
Sam4sxpro_WINC1500_AP_SCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000045e8  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004045e8  004045e8  0000c5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  004045f0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00012ce4  20000884  00404e74  00010884  2**2
                  ALLOC
  4 .stack        00003000  20013568  00417b58  00010884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000b74c  00000000  00000000  00010909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f82  00000000  00000000  0001c055  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000472f  00000000  00000000  0001dfd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009b0  00000000  00000000  00022706  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008b0  00000000  00000000  000230b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004c59  00000000  00000000  00023966  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b7b0  00000000  00000000  000285bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051da9  00000000  00000000  00033d6f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002144  00000000  00000000  00085b18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20016568 	.word	0x20016568
  400004:	00400b9d 	.word	0x00400b9d
  400008:	00400b99 	.word	0x00400b99
  40000c:	00400b99 	.word	0x00400b99
  400010:	00400b99 	.word	0x00400b99
  400014:	00400b99 	.word	0x00400b99
  400018:	00400b99 	.word	0x00400b99
	...
  40002c:	00400b99 	.word	0x00400b99
  400030:	00400b99 	.word	0x00400b99
  400034:	00000000 	.word	0x00000000
  400038:	00400b99 	.word	0x00400b99
  40003c:	00400b99 	.word	0x00400b99
  400040:	00400b99 	.word	0x00400b99
  400044:	00400b99 	.word	0x00400b99
  400048:	00400b99 	.word	0x00400b99
  40004c:	00400b99 	.word	0x00400b99
  400050:	00400b99 	.word	0x00400b99
  400054:	00400b99 	.word	0x00400b99
  400058:	00400b99 	.word	0x00400b99
  40005c:	00400b99 	.word	0x00400b99
  400060:	00400b99 	.word	0x00400b99
  400064:	00400b99 	.word	0x00400b99
  400068:	00000000 	.word	0x00000000
  40006c:	0040075d 	.word	0x0040075d
  400070:	00400771 	.word	0x00400771
  400074:	00400785 	.word	0x00400785
  400078:	00400b99 	.word	0x00400b99
  40007c:	00400b99 	.word	0x00400b99
	...
  400088:	00400b99 	.word	0x00400b99
  40008c:	00400b99 	.word	0x00400b99
  400090:	00400b99 	.word	0x00400b99
  400094:	00400b99 	.word	0x00400b99
  400098:	00400b99 	.word	0x00400b99
  40009c:	00400b99 	.word	0x00400b99
  4000a0:	00400b99 	.word	0x00400b99
  4000a4:	00400b99 	.word	0x00400b99
  4000a8:	00400b99 	.word	0x00400b99
  4000ac:	00400b99 	.word	0x00400b99
  4000b0:	00400b99 	.word	0x00400b99
  4000b4:	00400b99 	.word	0x00400b99
  4000b8:	00400b99 	.word	0x00400b99
  4000bc:	00400b99 	.word	0x00400b99
  4000c0:	00400b99 	.word	0x00400b99
  4000c4:	00400b99 	.word	0x00400b99
  4000c8:	00400b99 	.word	0x00400b99

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004045f0 	.word	0x004045f0

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004045f0 	.word	0x004045f0
  40011c:	20000888 	.word	0x20000888
  400120:	004045f0 	.word	0x004045f0
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	00400d61 	.word	0x00400d61
  40016c:	00400801 	.word	0x00400801
  400170:	00400855 	.word	0x00400855
  400174:	00400865 	.word	0x00400865
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00400875 	.word	0x00400875
  400184:	00400799 	.word	0x00400799
  400188:	00400c4d 	.word	0x00400c4d

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	2000095c 	.word	0x2000095c
  4001c4:	20000954 	.word	0x20000954

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000958 	.word	0x20000958
  400214:	2000095c 	.word	0x2000095c

00400218 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  400218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  40021a:	4844      	ldr	r0, [pc, #272]	; (40032c <board_init+0x114>)
  40021c:	4b44      	ldr	r3, [pc, #272]	; (400330 <board_init+0x118>)
  40021e:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400220:	200b      	movs	r0, #11
  400222:	4c44      	ldr	r4, [pc, #272]	; (400334 <board_init+0x11c>)
  400224:	47a0      	blx	r4
  400226:	200c      	movs	r0, #12
  400228:	47a0      	blx	r4
  40022a:	200d      	movs	r0, #13
  40022c:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40022e:	4b42      	ldr	r3, [pc, #264]	; (400338 <board_init+0x120>)
  400230:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400234:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400236:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400238:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40023c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400240:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400242:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400246:	635a      	str	r2, [r3, #52]	; 0x34
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400248:	4c3c      	ldr	r4, [pc, #240]	; (40033c <board_init+0x124>)
  40024a:	2604      	movs	r6, #4
  40024c:	6166      	str	r6, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40024e:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400252:	6666      	str	r6, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400254:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400258:	6566      	str	r6, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40025a:	6266      	str	r6, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40025c:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400260:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400262:	f022 0204 	bic.w	r2, r2, #4
  400266:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400268:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40026a:	f022 0204 	bic.w	r2, r2, #4
  40026e:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400270:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400274:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400276:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400278:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40027c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400280:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400282:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400284:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400288:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40028c:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40028e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400290:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400294:	4620      	mov	r0, r4
  400296:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40029a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40029e:	4b28      	ldr	r3, [pc, #160]	; (400340 <board_init+0x128>)
  4002a0:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4002a2:	4f28      	ldr	r7, [pc, #160]	; (400344 <board_init+0x12c>)
  4002a4:	2003      	movs	r0, #3
  4002a6:	4639      	mov	r1, r7
  4002a8:	4d27      	ldr	r5, [pc, #156]	; (400348 <board_init+0x130>)
  4002aa:	47a8      	blx	r5
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4002ac:	4630      	mov	r0, r6
  4002ae:	4639      	mov	r1, r7
  4002b0:	47a8      	blx	r5
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4002b2:	200c      	movs	r0, #12
  4002b4:	4639      	mov	r1, r7
  4002b6:	47a8      	blx	r5
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002b8:	200d      	movs	r0, #13
  4002ba:	4639      	mov	r1, r7
  4002bc:	47a8      	blx	r5
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002be:	200e      	movs	r0, #14
  4002c0:	4639      	mov	r1, r7
  4002c2:	47a8      	blx	r5
	 * Depending on the application requirements, the default PIN may not be available.
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */
#ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002c4:	200b      	movs	r0, #11
  4002c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002ca:	47a8      	blx	r5
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4002cc:	6666      	str	r6, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4002ce:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4002d2:	6566      	str	r6, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4002d4:	6266      	str	r6, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4002d6:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4002da:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4002dc:	f023 0304 	bic.w	r3, r3, #4
  4002e0:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4002e2:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4002e4:	f023 0304 	bic.w	r3, r3, #4
  4002e8:	6763      	str	r3, [r4, #116]	; 0x74


	//gpio_configure_pin(OV_SW_OVT_GPIO, OV_SW_OVT_FLAGS);
	//gpio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
	//gpio_configure_pin(OV_FSIN_GPIO, OV_FSIN_FLAGS);
	gpio_configure_pin(PIO_PA16_IDX, (PIO_INPUT | PIO_DEFAULT | PIO_IT_RISE_EDGE) );
  4002ea:	4c18      	ldr	r4, [pc, #96]	; (40034c <board_init+0x134>)
  4002ec:	2010      	movs	r0, #16
  4002ee:	4621      	mov	r1, r4
  4002f0:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA15_IDX, (PIO_INPUT | PIO_DEFAULT | PIO_IT_RISE_EDGE) );
  4002f2:	200f      	movs	r0, #15
  4002f4:	4621      	mov	r1, r4
  4002f6:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA24_IDX, (PIO_INPUT | PIO_PULLUP) );
  4002f8:	3c6f      	subs	r4, #111	; 0x6f
  4002fa:	2018      	movs	r0, #24
  4002fc:	4621      	mov	r1, r4
  4002fe:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA25_IDX, (PIO_INPUT | PIO_PULLUP) );
  400300:	2019      	movs	r0, #25
  400302:	4621      	mov	r1, r4
  400304:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA26_IDX, (PIO_INPUT | PIO_PULLUP) );
  400306:	201a      	movs	r0, #26
  400308:	4621      	mov	r1, r4
  40030a:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA27_IDX, (PIO_INPUT | PIO_PULLUP) );
  40030c:	201b      	movs	r0, #27
  40030e:	4621      	mov	r1, r4
  400310:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA28_IDX, (PIO_INPUT | PIO_PULLUP) );
  400312:	201c      	movs	r0, #28
  400314:	4621      	mov	r1, r4
  400316:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA29_IDX, (PIO_INPUT | PIO_PULLUP) );
  400318:	201d      	movs	r0, #29
  40031a:	4621      	mov	r1, r4
  40031c:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA30_IDX, (PIO_INPUT | PIO_PULLUP) );
  40031e:	201e      	movs	r0, #30
  400320:	4621      	mov	r1, r4
  400322:	47a8      	blx	r5
	gpio_configure_pin(PIO_PA31_IDX, (PIO_INPUT | PIO_PULLUP) );
  400324:	201f      	movs	r0, #31
  400326:	4621      	mov	r1, r4
  400328:	47a8      	blx	r5
  40032a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40032c:	400e1450 	.word	0x400e1450
  400330:	00400b91 	.word	0x00400b91
  400334:	00400885 	.word	0x00400885
  400338:	400e1200 	.word	0x400e1200
  40033c:	400e0e00 	.word	0x400e0e00
  400340:	004005a9 	.word	0x004005a9
  400344:	08000001 	.word	0x08000001
  400348:	00400485 	.word	0x00400485
  40034c:	28000070 	.word	0x28000070

00400350 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400350:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400352:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400356:	d02f      	beq.n	4003b8 <pio_set_peripheral+0x68>
  400358:	d807      	bhi.n	40036a <pio_set_peripheral+0x1a>
  40035a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40035e:	d014      	beq.n	40038a <pio_set_peripheral+0x3a>
  400360:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400364:	d01e      	beq.n	4003a4 <pio_set_peripheral+0x54>
  400366:	b939      	cbnz	r1, 400378 <pio_set_peripheral+0x28>
  400368:	4770      	bx	lr
  40036a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40036e:	d037      	beq.n	4003e0 <pio_set_peripheral+0x90>
  400370:	d804      	bhi.n	40037c <pio_set_peripheral+0x2c>
  400372:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400376:	d029      	beq.n	4003cc <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400378:	6042      	str	r2, [r0, #4]
  40037a:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40037c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400380:	d02e      	beq.n	4003e0 <pio_set_peripheral+0x90>
  400382:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400386:	d02b      	beq.n	4003e0 <pio_set_peripheral+0x90>
  400388:	e7f6      	b.n	400378 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40038a:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40038c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40038e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400390:	43d3      	mvns	r3, r2
  400392:	4021      	ands	r1, r4
  400394:	4019      	ands	r1, r3
  400396:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400398:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40039a:	6f44      	ldr	r4, [r0, #116]	; 0x74
  40039c:	4021      	ands	r1, r4
  40039e:	400b      	ands	r3, r1
  4003a0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003a2:	e01a      	b.n	4003da <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003a4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4003a6:	4313      	orrs	r3, r2
  4003a8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003aa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4003ac:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4003ae:	400b      	ands	r3, r1
  4003b0:	ea23 0302 	bic.w	r3, r3, r2
  4003b4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003b6:	e7df      	b.n	400378 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003b8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4003ba:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4003bc:	400b      	ands	r3, r1
  4003be:	ea23 0302 	bic.w	r3, r3, r2
  4003c2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003c4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003c6:	4313      	orrs	r3, r2
  4003c8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003ca:	e7d5      	b.n	400378 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003cc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4003ce:	4313      	orrs	r3, r2
  4003d0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003d2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003d4:	4313      	orrs	r3, r2
  4003d6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003d8:	e7ce      	b.n	400378 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4003da:	6042      	str	r2, [r0, #4]
}
  4003dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003e0:	4770      	bx	lr
  4003e2:	bf00      	nop

004003e4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4003e4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003e6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4003ea:	bf14      	ite	ne
  4003ec:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003ee:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4003f0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4003f4:	bf14      	ite	ne
  4003f6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4003f8:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4003fa:	f012 0f02 	tst.w	r2, #2
  4003fe:	d002      	beq.n	400406 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400400:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400404:	e004      	b.n	400410 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400406:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40040a:	bf18      	it	ne
  40040c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400410:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400412:	6001      	str	r1, [r0, #0]
  400414:	4770      	bx	lr
  400416:	bf00      	nop

00400418 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400418:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40041a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40041c:	9c01      	ldr	r4, [sp, #4]
  40041e:	b10c      	cbz	r4, 400424 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400420:	6641      	str	r1, [r0, #100]	; 0x64
  400422:	e000      	b.n	400426 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400424:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400426:	b10b      	cbz	r3, 40042c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400428:	6501      	str	r1, [r0, #80]	; 0x50
  40042a:	e000      	b.n	40042e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40042c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40042e:	b10a      	cbz	r2, 400434 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400430:	6301      	str	r1, [r0, #48]	; 0x30
  400432:	e000      	b.n	400436 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400434:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400436:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400438:	6001      	str	r1, [r0, #0]
}
  40043a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40043e:	4770      	bx	lr

00400440 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400440:	f012 0f10 	tst.w	r2, #16
  400444:	d010      	beq.n	400468 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400446:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40044a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40044e:	bf14      	ite	ne
  400450:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400454:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400458:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40045c:	bf14      	ite	ne
  40045e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400462:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400466:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400468:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40046c:	4770      	bx	lr
  40046e:	bf00      	nop

00400470 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400470:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400472:	6401      	str	r1, [r0, #64]	; 0x40
  400474:	4770      	bx	lr
  400476:	bf00      	nop

00400478 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400478:	6441      	str	r1, [r0, #68]	; 0x44
  40047a:	4770      	bx	lr

0040047c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40047c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40047e:	4770      	bx	lr

00400480 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400480:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400482:	4770      	bx	lr

00400484 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400484:	b570      	push	{r4, r5, r6, lr}
  400486:	b082      	sub	sp, #8
  400488:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40048a:	0943      	lsrs	r3, r0, #5
  40048c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400490:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400494:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400496:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40049a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40049e:	d047      	beq.n	400530 <pio_configure_pin+0xac>
  4004a0:	d809      	bhi.n	4004b6 <pio_configure_pin+0x32>
  4004a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004a6:	d021      	beq.n	4004ec <pio_configure_pin+0x68>
  4004a8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004ac:	d02f      	beq.n	40050e <pio_configure_pin+0x8a>
  4004ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004b2:	d16f      	bne.n	400594 <pio_configure_pin+0x110>
  4004b4:	e009      	b.n	4004ca <pio_configure_pin+0x46>
  4004b6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004ba:	d055      	beq.n	400568 <pio_configure_pin+0xe4>
  4004bc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004c0:	d052      	beq.n	400568 <pio_configure_pin+0xe4>
  4004c2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004c6:	d044      	beq.n	400552 <pio_configure_pin+0xce>
  4004c8:	e064      	b.n	400594 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4004ca:	f000 001f 	and.w	r0, r0, #31
  4004ce:	2601      	movs	r6, #1
  4004d0:	4086      	lsls	r6, r0
  4004d2:	4620      	mov	r0, r4
  4004d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004d8:	4632      	mov	r2, r6
  4004da:	4b30      	ldr	r3, [pc, #192]	; (40059c <pio_configure_pin+0x118>)
  4004dc:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004de:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004e2:	bf14      	ite	ne
  4004e4:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004e6:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004e8:	2001      	movs	r0, #1
  4004ea:	e054      	b.n	400596 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4004ec:	f000 001f 	and.w	r0, r0, #31
  4004f0:	2601      	movs	r6, #1
  4004f2:	4086      	lsls	r6, r0
  4004f4:	4620      	mov	r0, r4
  4004f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004fa:	4632      	mov	r2, r6
  4004fc:	4b27      	ldr	r3, [pc, #156]	; (40059c <pio_configure_pin+0x118>)
  4004fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400500:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400504:	bf14      	ite	ne
  400506:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400508:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40050a:	2001      	movs	r0, #1
  40050c:	e043      	b.n	400596 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40050e:	f000 001f 	and.w	r0, r0, #31
  400512:	2601      	movs	r6, #1
  400514:	4086      	lsls	r6, r0
  400516:	4620      	mov	r0, r4
  400518:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40051c:	4632      	mov	r2, r6
  40051e:	4b1f      	ldr	r3, [pc, #124]	; (40059c <pio_configure_pin+0x118>)
  400520:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400522:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400526:	bf14      	ite	ne
  400528:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40052a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40052c:	2001      	movs	r0, #1
  40052e:	e032      	b.n	400596 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400530:	f000 001f 	and.w	r0, r0, #31
  400534:	2601      	movs	r6, #1
  400536:	4086      	lsls	r6, r0
  400538:	4620      	mov	r0, r4
  40053a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40053e:	4632      	mov	r2, r6
  400540:	4b16      	ldr	r3, [pc, #88]	; (40059c <pio_configure_pin+0x118>)
  400542:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400544:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400548:	bf14      	ite	ne
  40054a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40054c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40054e:	2001      	movs	r0, #1
  400550:	e021      	b.n	400596 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400552:	f000 031f 	and.w	r3, r0, #31
  400556:	2601      	movs	r6, #1
  400558:	4620      	mov	r0, r4
  40055a:	fa06 f103 	lsl.w	r1, r6, r3
  40055e:	462a      	mov	r2, r5
  400560:	4b0f      	ldr	r3, [pc, #60]	; (4005a0 <pio_configure_pin+0x11c>)
  400562:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400564:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400566:	e016      	b.n	400596 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400568:	f000 031f 	and.w	r3, r0, #31
  40056c:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40056e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400572:	ea05 0106 	and.w	r1, r5, r6
  400576:	9100      	str	r1, [sp, #0]
  400578:	4620      	mov	r0, r4
  40057a:	fa06 f103 	lsl.w	r1, r6, r3
  40057e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400582:	bf14      	ite	ne
  400584:	2200      	movne	r2, #0
  400586:	2201      	moveq	r2, #1
  400588:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40058c:	4c05      	ldr	r4, [pc, #20]	; (4005a4 <pio_configure_pin+0x120>)
  40058e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400590:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400592:	e000      	b.n	400596 <pio_configure_pin+0x112>

	default:
		return 0;
  400594:	2000      	movs	r0, #0
	}

	return 1;
}
  400596:	b002      	add	sp, #8
  400598:	bd70      	pop	{r4, r5, r6, pc}
  40059a:	bf00      	nop
  40059c:	00400351 	.word	0x00400351
  4005a0:	004003e5 	.word	0x004003e5
  4005a4:	00400419 	.word	0x00400419

004005a8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4005a8:	b570      	push	{r4, r5, r6, lr}
  4005aa:	b082      	sub	sp, #8
  4005ac:	4606      	mov	r6, r0
  4005ae:	460d      	mov	r5, r1
  4005b0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4005b2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4005b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ba:	d038      	beq.n	40062e <pio_configure_pin_group+0x86>
  4005bc:	d809      	bhi.n	4005d2 <pio_configure_pin_group+0x2a>
  4005be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005c2:	d01c      	beq.n	4005fe <pio_configure_pin_group+0x56>
  4005c4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005c8:	d025      	beq.n	400616 <pio_configure_pin_group+0x6e>
  4005ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005ce:	d150      	bne.n	400672 <pio_configure_pin_group+0xca>
  4005d0:	e009      	b.n	4005e6 <pio_configure_pin_group+0x3e>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d03a      	beq.n	40064e <pio_configure_pin_group+0xa6>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d037      	beq.n	40064e <pio_configure_pin_group+0xa6>
  4005de:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005e2:	d030      	beq.n	400646 <pio_configure_pin_group+0x9e>
  4005e4:	e045      	b.n	400672 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4005e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005ea:	462a      	mov	r2, r5
  4005ec:	4b22      	ldr	r3, [pc, #136]	; (400678 <pio_configure_pin_group+0xd0>)
  4005ee:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005f0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4005f4:	bf14      	ite	ne
  4005f6:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005f8:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4005fa:	2001      	movs	r0, #1
  4005fc:	e03a      	b.n	400674 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4005fe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400602:	462a      	mov	r2, r5
  400604:	4b1c      	ldr	r3, [pc, #112]	; (400678 <pio_configure_pin_group+0xd0>)
  400606:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400608:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40060c:	bf14      	ite	ne
  40060e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400610:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400612:	2001      	movs	r0, #1
  400614:	e02e      	b.n	400674 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400616:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40061a:	462a      	mov	r2, r5
  40061c:	4b16      	ldr	r3, [pc, #88]	; (400678 <pio_configure_pin_group+0xd0>)
  40061e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400620:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400624:	bf14      	ite	ne
  400626:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400628:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40062a:	2001      	movs	r0, #1
  40062c:	e022      	b.n	400674 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40062e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400632:	462a      	mov	r2, r5
  400634:	4b10      	ldr	r3, [pc, #64]	; (400678 <pio_configure_pin_group+0xd0>)
  400636:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400638:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40063c:	bf14      	ite	ne
  40063e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400640:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400642:	2001      	movs	r0, #1
  400644:	e016      	b.n	400674 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400646:	4b0d      	ldr	r3, [pc, #52]	; (40067c <pio_configure_pin_group+0xd4>)
  400648:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40064a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40064c:	e012      	b.n	400674 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40064e:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400652:	f004 0301 	and.w	r3, r4, #1
  400656:	9300      	str	r3, [sp, #0]
  400658:	4630      	mov	r0, r6
  40065a:	4629      	mov	r1, r5
  40065c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400660:	bf14      	ite	ne
  400662:	2200      	movne	r2, #0
  400664:	2201      	moveq	r2, #1
  400666:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40066a:	4c05      	ldr	r4, [pc, #20]	; (400680 <pio_configure_pin_group+0xd8>)
  40066c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40066e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400670:	e000      	b.n	400674 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400672:	2000      	movs	r0, #0
	}

	return 1;
}
  400674:	b002      	add	sp, #8
  400676:	bd70      	pop	{r4, r5, r6, pc}
  400678:	00400351 	.word	0x00400351
  40067c:	004003e5 	.word	0x004003e5
  400680:	00400419 	.word	0x00400419

00400684 <pio_capture_enable>:
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  400684:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  400688:	f043 0301 	orr.w	r3, r3, #1
  40068c:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
	pio_capture_enable_flag = true;
  400690:	2201      	movs	r2, #1
  400692:	4b01      	ldr	r3, [pc, #4]	; (400698 <pio_capture_enable+0x14>)
  400694:	601a      	str	r2, [r3, #0]
  400696:	4770      	bx	lr
  400698:	20000960 	.word	0x20000960

0040069c <pio_capture_disable>:
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  40069c:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  4006a0:	f023 0301 	bic.w	r3, r3, #1
  4006a4:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
	pio_capture_enable_flag = false;
  4006a8:	2200      	movs	r2, #0
  4006aa:	4b01      	ldr	r3, [pc, #4]	; (4006b0 <pio_capture_disable+0x14>)
  4006ac:	601a      	str	r2, [r3, #0]
  4006ae:	4770      	bx	lr
  4006b0:	20000960 	.word	0x20000960

004006b4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4006b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006b8:	4681      	mov	r9, r0
  4006ba:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4006bc:	4b12      	ldr	r3, [pc, #72]	; (400708 <pio_handler_process+0x54>)
  4006be:	4798      	blx	r3
  4006c0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4006c2:	4648      	mov	r0, r9
  4006c4:	4b11      	ldr	r3, [pc, #68]	; (40070c <pio_handler_process+0x58>)
  4006c6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4006c8:	4005      	ands	r5, r0
  4006ca:	d013      	beq.n	4006f4 <pio_handler_process+0x40>
  4006cc:	4c10      	ldr	r4, [pc, #64]	; (400710 <pio_handler_process+0x5c>)
  4006ce:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4006d2:	6823      	ldr	r3, [r4, #0]
  4006d4:	4543      	cmp	r3, r8
  4006d6:	d108      	bne.n	4006ea <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4006d8:	6861      	ldr	r1, [r4, #4]
  4006da:	4229      	tst	r1, r5
  4006dc:	d005      	beq.n	4006ea <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4006de:	68e3      	ldr	r3, [r4, #12]
  4006e0:	4640      	mov	r0, r8
  4006e2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4006e4:	6863      	ldr	r3, [r4, #4]
  4006e6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4006ea:	42b4      	cmp	r4, r6
  4006ec:	d002      	beq.n	4006f4 <pio_handler_process+0x40>
  4006ee:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4006f0:	2d00      	cmp	r5, #0
  4006f2:	d1ee      	bne.n	4006d2 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4006f4:	4b07      	ldr	r3, [pc, #28]	; (400714 <pio_handler_process+0x60>)
  4006f6:	681b      	ldr	r3, [r3, #0]
  4006f8:	b123      	cbz	r3, 400704 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4006fa:	4b07      	ldr	r3, [pc, #28]	; (400718 <pio_handler_process+0x64>)
  4006fc:	681b      	ldr	r3, [r3, #0]
  4006fe:	b10b      	cbz	r3, 400704 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400700:	4648      	mov	r0, r9
  400702:	4798      	blx	r3
  400704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400708:	0040047d 	.word	0x0040047d
  40070c:	00400481 	.word	0x00400481
  400710:	200008a8 	.word	0x200008a8
  400714:	20000960 	.word	0x20000960
  400718:	200008a4 	.word	0x200008a4

0040071c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40071c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40071e:	4c0c      	ldr	r4, [pc, #48]	; (400750 <pio_handler_set+0x34>)
  400720:	6824      	ldr	r4, [r4, #0]
  400722:	2c06      	cmp	r4, #6
  400724:	d811      	bhi.n	40074a <pio_handler_set+0x2e>
  400726:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  400728:	4f0a      	ldr	r7, [pc, #40]	; (400754 <pio_handler_set+0x38>)
  40072a:	0122      	lsls	r2, r4, #4
  40072c:	18be      	adds	r6, r7, r2
  40072e:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400730:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  400732:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  400734:	9a06      	ldr	r2, [sp, #24]
  400736:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  400738:	3401      	adds	r4, #1
  40073a:	4a05      	ldr	r2, [pc, #20]	; (400750 <pio_handler_set+0x34>)
  40073c:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40073e:	4629      	mov	r1, r5
  400740:	461a      	mov	r2, r3
  400742:	4b05      	ldr	r3, [pc, #20]	; (400758 <pio_handler_set+0x3c>)
  400744:	4798      	blx	r3

	return 0;
  400746:	2000      	movs	r0, #0
  400748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  40074a:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40074c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40074e:	bf00      	nop
  400750:	200008a0 	.word	0x200008a0
  400754:	200008a8 	.word	0x200008a8
  400758:	00400441 	.word	0x00400441

0040075c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40075c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40075e:	4802      	ldr	r0, [pc, #8]	; (400768 <PIOA_Handler+0xc>)
  400760:	210b      	movs	r1, #11
  400762:	4b02      	ldr	r3, [pc, #8]	; (40076c <PIOA_Handler+0x10>)
  400764:	4798      	blx	r3
  400766:	bd08      	pop	{r3, pc}
  400768:	400e0e00 	.word	0x400e0e00
  40076c:	004006b5 	.word	0x004006b5

00400770 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400770:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400772:	4802      	ldr	r0, [pc, #8]	; (40077c <PIOB_Handler+0xc>)
  400774:	210c      	movs	r1, #12
  400776:	4b02      	ldr	r3, [pc, #8]	; (400780 <PIOB_Handler+0x10>)
  400778:	4798      	blx	r3
  40077a:	bd08      	pop	{r3, pc}
  40077c:	400e1000 	.word	0x400e1000
  400780:	004006b5 	.word	0x004006b5

00400784 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400784:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400786:	4802      	ldr	r0, [pc, #8]	; (400790 <PIOC_Handler+0xc>)
  400788:	210d      	movs	r1, #13
  40078a:	4b02      	ldr	r3, [pc, #8]	; (400794 <PIOC_Handler+0x10>)
  40078c:	4798      	blx	r3
  40078e:	bd08      	pop	{r3, pc}
  400790:	400e1200 	.word	0x400e1200
  400794:	004006b5 	.word	0x004006b5

00400798 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400798:	4a18      	ldr	r2, [pc, #96]	; (4007fc <pmc_switch_mck_to_pllack+0x64>)
  40079a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40079c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4007a0:	4318      	orrs	r0, r3
  4007a2:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007a6:	f013 0f08 	tst.w	r3, #8
  4007aa:	d003      	beq.n	4007b4 <pmc_switch_mck_to_pllack+0x1c>
  4007ac:	e009      	b.n	4007c2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007ae:	3b01      	subs	r3, #1
  4007b0:	d103      	bne.n	4007ba <pmc_switch_mck_to_pllack+0x22>
  4007b2:	e01e      	b.n	4007f2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007b8:	4910      	ldr	r1, [pc, #64]	; (4007fc <pmc_switch_mck_to_pllack+0x64>)
  4007ba:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007bc:	f012 0f08 	tst.w	r2, #8
  4007c0:	d0f5      	beq.n	4007ae <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4007c2:	4a0e      	ldr	r2, [pc, #56]	; (4007fc <pmc_switch_mck_to_pllack+0x64>)
  4007c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007c6:	f023 0303 	bic.w	r3, r3, #3
  4007ca:	f043 0302 	orr.w	r3, r3, #2
  4007ce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007d0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4007d2:	f010 0008 	ands.w	r0, r0, #8
  4007d6:	d004      	beq.n	4007e2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4007d8:	2000      	movs	r0, #0
  4007da:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007dc:	3b01      	subs	r3, #1
  4007de:	d103      	bne.n	4007e8 <pmc_switch_mck_to_pllack+0x50>
  4007e0:	e009      	b.n	4007f6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4007e6:	4905      	ldr	r1, [pc, #20]	; (4007fc <pmc_switch_mck_to_pllack+0x64>)
  4007e8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007ea:	f012 0f08 	tst.w	r2, #8
  4007ee:	d0f5      	beq.n	4007dc <pmc_switch_mck_to_pllack+0x44>
  4007f0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4007f2:	2001      	movs	r0, #1
  4007f4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4007f6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007f8:	4770      	bx	lr
  4007fa:	bf00      	nop
  4007fc:	400e0400 	.word	0x400e0400

00400800 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400800:	b138      	cbz	r0, 400812 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400802:	4911      	ldr	r1, [pc, #68]	; (400848 <pmc_switch_mainck_to_xtal+0x48>)
  400804:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400806:	4a11      	ldr	r2, [pc, #68]	; (40084c <pmc_switch_mainck_to_xtal+0x4c>)
  400808:	401a      	ands	r2, r3
  40080a:	4b11      	ldr	r3, [pc, #68]	; (400850 <pmc_switch_mainck_to_xtal+0x50>)
  40080c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40080e:	620b      	str	r3, [r1, #32]
  400810:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400812:	4a0d      	ldr	r2, [pc, #52]	; (400848 <pmc_switch_mainck_to_xtal+0x48>)
  400814:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400816:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40081a:	f023 0303 	bic.w	r3, r3, #3
  40081e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400822:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400826:	0209      	lsls	r1, r1, #8
  400828:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40082a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40082c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40082e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400830:	f013 0f01 	tst.w	r3, #1
  400834:	d0fb      	beq.n	40082e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400836:	4a04      	ldr	r2, [pc, #16]	; (400848 <pmc_switch_mainck_to_xtal+0x48>)
  400838:	6a13      	ldr	r3, [r2, #32]
  40083a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40083e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400842:	6213      	str	r3, [r2, #32]
  400844:	4770      	bx	lr
  400846:	bf00      	nop
  400848:	400e0400 	.word	0x400e0400
  40084c:	fec8fffc 	.word	0xfec8fffc
  400850:	01370002 	.word	0x01370002

00400854 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400854:	4b02      	ldr	r3, [pc, #8]	; (400860 <pmc_osc_is_ready_mainck+0xc>)
  400856:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400858:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40085c:	4770      	bx	lr
  40085e:	bf00      	nop
  400860:	400e0400 	.word	0x400e0400

00400864 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400864:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400868:	4b01      	ldr	r3, [pc, #4]	; (400870 <pmc_disable_pllack+0xc>)
  40086a:	629a      	str	r2, [r3, #40]	; 0x28
  40086c:	4770      	bx	lr
  40086e:	bf00      	nop
  400870:	400e0400 	.word	0x400e0400

00400874 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400874:	4b02      	ldr	r3, [pc, #8]	; (400880 <pmc_is_locked_pllack+0xc>)
  400876:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400878:	f000 0002 	and.w	r0, r0, #2
  40087c:	4770      	bx	lr
  40087e:	bf00      	nop
  400880:	400e0400 	.word	0x400e0400

00400884 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400884:	2822      	cmp	r0, #34	; 0x22
  400886:	d81e      	bhi.n	4008c6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400888:	281f      	cmp	r0, #31
  40088a:	d80c      	bhi.n	4008a6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40088c:	4b11      	ldr	r3, [pc, #68]	; (4008d4 <pmc_enable_periph_clk+0x50>)
  40088e:	699a      	ldr	r2, [r3, #24]
  400890:	2301      	movs	r3, #1
  400892:	4083      	lsls	r3, r0
  400894:	401a      	ands	r2, r3
  400896:	4293      	cmp	r3, r2
  400898:	d017      	beq.n	4008ca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40089a:	2301      	movs	r3, #1
  40089c:	4083      	lsls	r3, r0
  40089e:	4a0d      	ldr	r2, [pc, #52]	; (4008d4 <pmc_enable_periph_clk+0x50>)
  4008a0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4008a2:	2000      	movs	r0, #0
  4008a4:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4008a6:	4b0b      	ldr	r3, [pc, #44]	; (4008d4 <pmc_enable_periph_clk+0x50>)
  4008a8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4008ac:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4008ae:	2301      	movs	r3, #1
  4008b0:	4083      	lsls	r3, r0
  4008b2:	401a      	ands	r2, r3
  4008b4:	4293      	cmp	r3, r2
  4008b6:	d00a      	beq.n	4008ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4008b8:	2301      	movs	r3, #1
  4008ba:	4083      	lsls	r3, r0
  4008bc:	4a05      	ldr	r2, [pc, #20]	; (4008d4 <pmc_enable_periph_clk+0x50>)
  4008be:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4008c2:	2000      	movs	r0, #0
  4008c4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4008c6:	2001      	movs	r0, #1
  4008c8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4008ca:	2000      	movs	r0, #0
  4008cc:	4770      	bx	lr
  4008ce:	2000      	movs	r0, #0
}
  4008d0:	4770      	bx	lr
  4008d2:	bf00      	nop
  4008d4:	400e0400 	.word	0x400e0400

004008d8 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4008d8:	4b0f      	ldr	r3, [pc, #60]	; (400918 <twi_set_speed+0x40>)
  4008da:	4299      	cmp	r1, r3
  4008dc:	d819      	bhi.n	400912 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4008de:	0049      	lsls	r1, r1, #1
  4008e0:	fbb2 f2f1 	udiv	r2, r2, r1
  4008e4:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4008e6:	2aff      	cmp	r2, #255	; 0xff
  4008e8:	d907      	bls.n	4008fa <twi_set_speed+0x22>
  4008ea:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  4008ec:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4008ee:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4008f0:	2aff      	cmp	r2, #255	; 0xff
  4008f2:	d903      	bls.n	4008fc <twi_set_speed+0x24>
  4008f4:	2b07      	cmp	r3, #7
  4008f6:	d1f9      	bne.n	4008ec <twi_set_speed+0x14>
  4008f8:	e000      	b.n	4008fc <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4008fa:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4008fc:	0211      	lsls	r1, r2, #8
  4008fe:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400900:	041b      	lsls	r3, r3, #16
  400902:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  400906:	430b      	orrs	r3, r1
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400908:	b2d2      	uxtb	r2, r2
  40090a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40090c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40090e:	2000      	movs	r0, #0
  400910:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400912:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400914:	4770      	bx	lr
  400916:	bf00      	nop
  400918:	00061a80 	.word	0x00061a80

0040091c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40091c:	b538      	push	{r3, r4, r5, lr}
  40091e:	4604      	mov	r4, r0
  400920:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400922:	f04f 33ff 	mov.w	r3, #4294967295
  400926:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400928:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40092a:	2380      	movs	r3, #128	; 0x80
  40092c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40092e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400930:	2308      	movs	r3, #8
  400932:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400934:	2320      	movs	r3, #32
  400936:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400938:	2304      	movs	r3, #4
  40093a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40093c:	6849      	ldr	r1, [r1, #4]
  40093e:	682a      	ldr	r2, [r5, #0]
  400940:	4b05      	ldr	r3, [pc, #20]	; (400958 <twi_master_init+0x3c>)
  400942:	4798      	blx	r3
  400944:	2801      	cmp	r0, #1
  400946:	bf14      	ite	ne
  400948:	2000      	movne	r0, #0
  40094a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40094c:	7a6b      	ldrb	r3, [r5, #9]
  40094e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400950:	bf04      	itt	eq
  400952:	2340      	moveq	r3, #64	; 0x40
  400954:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400956:	bd38      	pop	{r3, r4, r5, pc}
  400958:	004008d9 	.word	0x004008d9

0040095c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40095c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400960:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400962:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400964:	2a00      	cmp	r2, #0
  400966:	d048      	beq.n	4009fa <twi_master_read+0x9e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400968:	2600      	movs	r6, #0
  40096a:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40096c:	684b      	ldr	r3, [r1, #4]
  40096e:	021b      	lsls	r3, r3, #8
  400970:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400974:	f443 5480 	orr.w	r4, r3, #4096	; 0x1000
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400978:	7c0b      	ldrb	r3, [r1, #16]
  40097a:	041b      	lsls	r3, r3, #16
  40097c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  400980:	4323      	orrs	r3, r4
  400982:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400984:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400986:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400988:	b15c      	cbz	r4, 4009a2 <twi_master_read+0x46>
		return 0;

	val = addr[0];
  40098a:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  40098c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  40098e:	bfc4      	itt	gt
  400990:	784e      	ldrbgt	r6, [r1, #1]
  400992:	ea46 2303 	orrgt.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  400996:	2c02      	cmp	r4, #2
  400998:	dd04      	ble.n	4009a4 <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  40099a:	7889      	ldrb	r1, [r1, #2]
  40099c:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4009a0:	e000      	b.n	4009a4 <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4009a2:	2300      	movs	r3, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4009a4:	60c3      	str	r3, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4009a6:	2a01      	cmp	r2, #1
  4009a8:	d103      	bne.n	4009b2 <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4009aa:	2303      	movs	r3, #3
  4009ac:	6003      	str	r3, [r0, #0]
		stop_sent = 1;
  4009ae:	2701      	movs	r7, #1
  4009b0:	e02f      	b.n	400a12 <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4009b2:	2301      	movs	r3, #1
  4009b4:	6003      	str	r3, [r0, #0]
		stop_sent = 0;
  4009b6:	2700      	movs	r7, #0
  4009b8:	e02b      	b.n	400a12 <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4009ba:	4621      	mov	r1, r4
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4009bc:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  4009be:	f413 7f80 	tst.w	r3, #256	; 0x100
  4009c2:	d11d      	bne.n	400a00 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4009c4:	1e4c      	subs	r4, r1, #1
  4009c6:	b1f1      	cbz	r1, 400a06 <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4009c8:	2a01      	cmp	r2, #1
  4009ca:	d104      	bne.n	4009d6 <twi_master_read+0x7a>
  4009cc:	bb77      	cbnz	r7, 400a2c <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  4009ce:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  4009d2:	4667      	mov	r7, ip
  4009d4:	e02a      	b.n	400a2c <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4009d6:	f013 0f02 	tst.w	r3, #2
  4009da:	d005      	beq.n	4009e8 <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4009dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4009de:	702b      	strb	r3, [r5, #0]

		cnt--;
  4009e0:	3a01      	subs	r2, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4009e2:	3501      	adds	r5, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4009e4:	4631      	mov	r1, r6
  4009e6:	e000      	b.n	4009ea <twi_master_read+0x8e>
  4009e8:	4621      	mov	r1, r4
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  4009ea:	2a00      	cmp	r2, #0
  4009ec:	d1e6      	bne.n	4009bc <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4009ee:	6a03      	ldr	r3, [r0, #32]
  4009f0:	f013 0f01 	tst.w	r3, #1
  4009f4:	d0fb      	beq.n	4009ee <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  4009f6:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
  4009f8:	e01c      	b.n	400a34 <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4009fa:	f04f 0e01 	mov.w	lr, #1
  4009fe:	e019      	b.n	400a34 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400a00:	f04f 0e05 	mov.w	lr, #5
  400a04:	e016      	b.n	400a34 <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400a06:	f04f 0e09 	mov.w	lr, #9
  400a0a:	e013      	b.n	400a34 <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400a0c:	f04f 0e05 	mov.w	lr, #5
  400a10:	e010      	b.n	400a34 <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400a12:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400a14:	f413 7e80 	ands.w	lr, r3, #256	; 0x100
  400a18:	d1f8      	bne.n	400a0c <twi_master_read+0xb0>
  400a1a:	f643 2497 	movw	r4, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400a1e:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  400a22:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  400a26:	f04f 0c01 	mov.w	ip, #1
  400a2a:	e7cd      	b.n	4009c8 <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  400a2c:	f013 0f02 	tst.w	r3, #2
  400a30:	d0c3      	beq.n	4009ba <twi_master_read+0x5e>
  400a32:	e7d3      	b.n	4009dc <twi_master_read+0x80>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400a34:	4670      	mov	r0, lr
  400a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a3a:	bf00      	nop

00400a3c <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400a3c:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400a3e:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400a40:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400a42:	2a00      	cmp	r2, #0
  400a44:	d040      	beq.n	400ac8 <twi_master_write+0x8c>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400a46:	b470      	push	{r4, r5, r6}
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400a48:	2600      	movs	r6, #0
  400a4a:	605e      	str	r6, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400a4c:	7c0c      	ldrb	r4, [r1, #16]
  400a4e:	0424      	lsls	r4, r4, #16
  400a50:	f404 05fe 	and.w	r5, r4, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400a54:	684c      	ldr	r4, [r1, #4]
  400a56:	0224      	lsls	r4, r4, #8
  400a58:	f404 7440 	and.w	r4, r4, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400a5c:	432c      	orrs	r4, r5
  400a5e:	605c      	str	r4, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400a60:	60de      	str	r6, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400a62:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400a64:	b15d      	cbz	r5, 400a7e <twi_master_write+0x42>
		return 0;

	val = addr[0];
  400a66:	780c      	ldrb	r4, [r1, #0]
	if (len > 1) {
  400a68:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  400a6a:	bfc4      	itt	gt
  400a6c:	784e      	ldrbgt	r6, [r1, #1]
  400a6e:	ea46 2404 	orrgt.w	r4, r6, r4, lsl #8
	}
	if (len > 2) {
  400a72:	2d02      	cmp	r5, #2
  400a74:	dd04      	ble.n	400a80 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  400a76:	7889      	ldrb	r1, [r1, #2]
  400a78:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
  400a7c:	e000      	b.n	400a80 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400a7e:	2400      	movs	r4, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400a80:	60dc      	str	r4, [r3, #12]
  400a82:	e00b      	b.n	400a9c <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400a84:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400a86:	f411 7f80 	tst.w	r1, #256	; 0x100
  400a8a:	d11f      	bne.n	400acc <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400a8c:	f011 0f04 	tst.w	r1, #4
  400a90:	d0f8      	beq.n	400a84 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400a92:	f810 1b01 	ldrb.w	r1, [r0], #1
  400a96:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400a98:	3a01      	subs	r2, #1
  400a9a:	d007      	beq.n	400aac <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400a9c:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400a9e:	f411 7f80 	tst.w	r1, #256	; 0x100
  400aa2:	d115      	bne.n	400ad0 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400aa4:	f011 0f04 	tst.w	r1, #4
  400aa8:	d0ec      	beq.n	400a84 <twi_master_write+0x48>
  400aaa:	e7f2      	b.n	400a92 <twi_master_write+0x56>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400aac:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400aae:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400ab2:	d10f      	bne.n	400ad4 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400ab4:	f012 0f04 	tst.w	r2, #4
  400ab8:	d0f8      	beq.n	400aac <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400aba:	2202      	movs	r2, #2
  400abc:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400abe:	6a1a      	ldr	r2, [r3, #32]
  400ac0:	f012 0f01 	tst.w	r2, #1
  400ac4:	d0fb      	beq.n	400abe <twi_master_write+0x82>
  400ac6:	e006      	b.n	400ad6 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400ac8:	2001      	movs	r0, #1

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400aca:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400acc:	2005      	movs	r0, #5
  400ace:	e002      	b.n	400ad6 <twi_master_write+0x9a>
  400ad0:	2005      	movs	r0, #5
  400ad2:	e000      	b.n	400ad6 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400ad4:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400ad6:	bc70      	pop	{r4, r5, r6}
  400ad8:	4770      	bx	lr
  400ada:	bf00      	nop

00400adc <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  400adc:	b500      	push	{lr}
  400ade:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  400ae0:	2300      	movs	r3, #0
  400ae2:	aa06      	add	r2, sp, #24
  400ae4:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  400ae8:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  400aea:	2201      	movs	r2, #1
  400aec:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  400aee:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  400af2:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  400af6:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  400af8:	a901      	add	r1, sp, #4
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <twi_probe+0x28>)
  400afc:	4798      	blx	r3
}
  400afe:	b007      	add	sp, #28
  400b00:	f85d fb04 	ldr.w	pc, [sp], #4
  400b04:	00400a3d 	.word	0x00400a3d

00400b08 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400b08:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400b0a:	23ac      	movs	r3, #172	; 0xac
  400b0c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400b0e:	680b      	ldr	r3, [r1, #0]
  400b10:	684a      	ldr	r2, [r1, #4]
  400b12:	fbb3 f3f2 	udiv	r3, r3, r2
  400b16:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400b18:	1e5c      	subs	r4, r3, #1
  400b1a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400b1e:	4294      	cmp	r4, r2
  400b20:	d80a      	bhi.n	400b38 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400b22:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400b24:	688b      	ldr	r3, [r1, #8]
  400b26:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400b28:	f240 2302 	movw	r3, #514	; 0x202
  400b2c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400b30:	2350      	movs	r3, #80	; 0x50
  400b32:	6003      	str	r3, [r0, #0]

	return 0;
  400b34:	2000      	movs	r0, #0
  400b36:	e000      	b.n	400b3a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400b38:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400b3a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b3e:	4770      	bx	lr

00400b40 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400b40:	6943      	ldr	r3, [r0, #20]
  400b42:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400b46:	bf1a      	itte	ne
  400b48:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b4a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400b4c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400b4e:	4770      	bx	lr

00400b50 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400b50:	6943      	ldr	r3, [r0, #20]
  400b52:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400b56:	bf1d      	ittte	ne
  400b58:	6983      	ldrne	r3, [r0, #24]
  400b5a:	700b      	strbne	r3, [r1, #0]
	return 0;
  400b5c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400b5e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop

00400b64 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b64:	6943      	ldr	r3, [r0, #20]
  400b66:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b6a:	bf1d      	ittte	ne
  400b6c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b70:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b72:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400b74:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400b76:	4770      	bx	lr

00400b78 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b78:	6943      	ldr	r3, [r0, #20]
  400b7a:	f013 0f01 	tst.w	r3, #1
  400b7e:	d005      	beq.n	400b8c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b80:	6983      	ldr	r3, [r0, #24]
  400b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b86:	600b      	str	r3, [r1, #0]

	return 0;
  400b88:	2000      	movs	r0, #0
  400b8a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400b8c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400b8e:	4770      	bx	lr

00400b90 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400b90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b94:	6043      	str	r3, [r0, #4]
  400b96:	4770      	bx	lr

00400b98 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400b98:	e7fe      	b.n	400b98 <Dummy_Handler>
  400b9a:	bf00      	nop

00400b9c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400b9c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400b9e:	4b20      	ldr	r3, [pc, #128]	; (400c20 <Reset_Handler+0x84>)
  400ba0:	4a20      	ldr	r2, [pc, #128]	; (400c24 <Reset_Handler+0x88>)
  400ba2:	429a      	cmp	r2, r3
  400ba4:	d913      	bls.n	400bce <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400ba6:	4b20      	ldr	r3, [pc, #128]	; (400c28 <Reset_Handler+0x8c>)
  400ba8:	4a1d      	ldr	r2, [pc, #116]	; (400c20 <Reset_Handler+0x84>)
  400baa:	429a      	cmp	r2, r3
  400bac:	d21f      	bcs.n	400bee <Reset_Handler+0x52>
  400bae:	4611      	mov	r1, r2
  400bb0:	3204      	adds	r2, #4
  400bb2:	3303      	adds	r3, #3
  400bb4:	1a9b      	subs	r3, r3, r2
  400bb6:	f023 0303 	bic.w	r3, r3, #3
  400bba:	3304      	adds	r3, #4
  400bbc:	4a19      	ldr	r2, [pc, #100]	; (400c24 <Reset_Handler+0x88>)
  400bbe:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400bc0:	f852 0b04 	ldr.w	r0, [r2], #4
  400bc4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400bc8:	429a      	cmp	r2, r3
  400bca:	d1f9      	bne.n	400bc0 <Reset_Handler+0x24>
  400bcc:	e00f      	b.n	400bee <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400bce:	4b14      	ldr	r3, [pc, #80]	; (400c20 <Reset_Handler+0x84>)
  400bd0:	4a14      	ldr	r2, [pc, #80]	; (400c24 <Reset_Handler+0x88>)
  400bd2:	429a      	cmp	r2, r3
  400bd4:	d20b      	bcs.n	400bee <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400bd6:	4b14      	ldr	r3, [pc, #80]	; (400c28 <Reset_Handler+0x8c>)
  400bd8:	4a11      	ldr	r2, [pc, #68]	; (400c20 <Reset_Handler+0x84>)
  400bda:	1a9a      	subs	r2, r3, r2
  400bdc:	4813      	ldr	r0, [pc, #76]	; (400c2c <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400bde:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400be0:	b12a      	cbz	r2, 400bee <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400be2:	f851 2904 	ldr.w	r2, [r1], #-4
  400be6:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400bea:	4281      	cmp	r1, r0
  400bec:	d1f9      	bne.n	400be2 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400bee:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400bf0:	4b0f      	ldr	r3, [pc, #60]	; (400c30 <Reset_Handler+0x94>)
  400bf2:	4a10      	ldr	r2, [pc, #64]	; (400c34 <Reset_Handler+0x98>)
  400bf4:	429a      	cmp	r2, r3
  400bf6:	d20b      	bcs.n	400c10 <Reset_Handler+0x74>
  400bf8:	1d13      	adds	r3, r2, #4
  400bfa:	4a0f      	ldr	r2, [pc, #60]	; (400c38 <Reset_Handler+0x9c>)
  400bfc:	1ad2      	subs	r2, r2, r3
  400bfe:	f022 0203 	bic.w	r2, r2, #3
  400c02:	441a      	add	r2, r3
  400c04:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400c06:	2100      	movs	r1, #0
  400c08:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400c0c:	4293      	cmp	r3, r2
  400c0e:	d1fb      	bne.n	400c08 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400c10:	4b0a      	ldr	r3, [pc, #40]	; (400c3c <Reset_Handler+0xa0>)
  400c12:	4a0b      	ldr	r2, [pc, #44]	; (400c40 <Reset_Handler+0xa4>)
  400c14:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400c16:	4b0b      	ldr	r3, [pc, #44]	; (400c44 <Reset_Handler+0xa8>)
  400c18:	4798      	blx	r3

	/* Branch to main function */
	main();
  400c1a:	4b0b      	ldr	r3, [pc, #44]	; (400c48 <Reset_Handler+0xac>)
  400c1c:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400c1e:	e7fe      	b.n	400c1e <Reset_Handler+0x82>
  400c20:	20000000 	.word	0x20000000
  400c24:	004045f0 	.word	0x004045f0
  400c28:	20000884 	.word	0x20000884
  400c2c:	004045ec 	.word	0x004045ec
  400c30:	20013568 	.word	0x20013568
  400c34:	20000884 	.word	0x20000884
  400c38:	2001356b 	.word	0x2001356b
  400c3c:	e000ed00 	.word	0xe000ed00
  400c40:	00400000 	.word	0x00400000
  400c44:	00401329 	.word	0x00401329
  400c48:	00400fdd 	.word	0x00400fdd

00400c4c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400c4c:	4b3d      	ldr	r3, [pc, #244]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c50:	f003 0303 	and.w	r3, r3, #3
  400c54:	2b03      	cmp	r3, #3
  400c56:	d85d      	bhi.n	400d14 <SystemCoreClockUpdate+0xc8>
  400c58:	e8df f003 	tbb	[pc, r3]
  400c5c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400c60:	4b39      	ldr	r3, [pc, #228]	; (400d48 <SystemCoreClockUpdate+0xfc>)
  400c62:	695b      	ldr	r3, [r3, #20]
  400c64:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c68:	bf14      	ite	ne
  400c6a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400c6e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400c72:	4b36      	ldr	r3, [pc, #216]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400c74:	601a      	str	r2, [r3, #0]
  400c76:	e04d      	b.n	400d14 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400c78:	4b32      	ldr	r3, [pc, #200]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400c7a:	6a1b      	ldr	r3, [r3, #32]
  400c7c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c80:	d003      	beq.n	400c8a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400c82:	4a33      	ldr	r2, [pc, #204]	; (400d50 <SystemCoreClockUpdate+0x104>)
  400c84:	4b31      	ldr	r3, [pc, #196]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400c86:	601a      	str	r2, [r3, #0]
  400c88:	e044      	b.n	400d14 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c8a:	4a32      	ldr	r2, [pc, #200]	; (400d54 <SystemCoreClockUpdate+0x108>)
  400c8c:	4b2f      	ldr	r3, [pc, #188]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400c8e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400c90:	4b2c      	ldr	r3, [pc, #176]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400c92:	6a1b      	ldr	r3, [r3, #32]
  400c94:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c98:	2b10      	cmp	r3, #16
  400c9a:	d002      	beq.n	400ca2 <SystemCoreClockUpdate+0x56>
  400c9c:	2b20      	cmp	r3, #32
  400c9e:	d004      	beq.n	400caa <SystemCoreClockUpdate+0x5e>
  400ca0:	e038      	b.n	400d14 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400ca2:	4a2d      	ldr	r2, [pc, #180]	; (400d58 <SystemCoreClockUpdate+0x10c>)
  400ca4:	4b29      	ldr	r3, [pc, #164]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400ca6:	601a      	str	r2, [r3, #0]
			break;
  400ca8:	e034      	b.n	400d14 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400caa:	4a29      	ldr	r2, [pc, #164]	; (400d50 <SystemCoreClockUpdate+0x104>)
  400cac:	4b27      	ldr	r3, [pc, #156]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400cae:	601a      	str	r2, [r3, #0]
			break;
  400cb0:	e030      	b.n	400d14 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400cb2:	4b24      	ldr	r3, [pc, #144]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400cb4:	6a1b      	ldr	r3, [r3, #32]
  400cb6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400cba:	d003      	beq.n	400cc4 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400cbc:	4a24      	ldr	r2, [pc, #144]	; (400d50 <SystemCoreClockUpdate+0x104>)
  400cbe:	4b23      	ldr	r3, [pc, #140]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400cc0:	601a      	str	r2, [r3, #0]
  400cc2:	e012      	b.n	400cea <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400cc4:	4a23      	ldr	r2, [pc, #140]	; (400d54 <SystemCoreClockUpdate+0x108>)
  400cc6:	4b21      	ldr	r3, [pc, #132]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400cc8:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400cca:	4b1e      	ldr	r3, [pc, #120]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400ccc:	6a1b      	ldr	r3, [r3, #32]
  400cce:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400cd2:	2b10      	cmp	r3, #16
  400cd4:	d002      	beq.n	400cdc <SystemCoreClockUpdate+0x90>
  400cd6:	2b20      	cmp	r3, #32
  400cd8:	d004      	beq.n	400ce4 <SystemCoreClockUpdate+0x98>
  400cda:	e006      	b.n	400cea <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400cdc:	4a1e      	ldr	r2, [pc, #120]	; (400d58 <SystemCoreClockUpdate+0x10c>)
  400cde:	4b1b      	ldr	r3, [pc, #108]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400ce0:	601a      	str	r2, [r3, #0]
					break;
  400ce2:	e002      	b.n	400cea <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ce4:	4a1a      	ldr	r2, [pc, #104]	; (400d50 <SystemCoreClockUpdate+0x104>)
  400ce6:	4b19      	ldr	r3, [pc, #100]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400ce8:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400cea:	4b16      	ldr	r3, [pc, #88]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cee:	f003 0303 	and.w	r3, r3, #3
  400cf2:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400cf4:	4a13      	ldr	r2, [pc, #76]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400cf6:	bf07      	ittee	eq
  400cf8:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400cfa:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400cfc:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400cfe:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400d00:	4812      	ldr	r0, [pc, #72]	; (400d4c <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400d02:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400d06:	6803      	ldr	r3, [r0, #0]
  400d08:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400d0c:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400d0e:	fbb3 f3f2 	udiv	r3, r3, r2
  400d12:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400d14:	4b0b      	ldr	r3, [pc, #44]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d18:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400d1c:	2b70      	cmp	r3, #112	; 0x70
  400d1e:	d107      	bne.n	400d30 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400d20:	4a0a      	ldr	r2, [pc, #40]	; (400d4c <SystemCoreClockUpdate+0x100>)
  400d22:	6813      	ldr	r3, [r2, #0]
  400d24:	490d      	ldr	r1, [pc, #52]	; (400d5c <SystemCoreClockUpdate+0x110>)
  400d26:	fba1 1303 	umull	r1, r3, r1, r3
  400d2a:	085b      	lsrs	r3, r3, #1
  400d2c:	6013      	str	r3, [r2, #0]
  400d2e:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d30:	4b04      	ldr	r3, [pc, #16]	; (400d44 <SystemCoreClockUpdate+0xf8>)
  400d32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400d34:	4905      	ldr	r1, [pc, #20]	; (400d4c <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400d36:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400d3a:	680b      	ldr	r3, [r1, #0]
  400d3c:	40d3      	lsrs	r3, r2
  400d3e:	600b      	str	r3, [r1, #0]
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	400e0400 	.word	0x400e0400
  400d48:	400e1410 	.word	0x400e1410
  400d4c:	2000000c 	.word	0x2000000c
  400d50:	00b71b00 	.word	0x00b71b00
  400d54:	003d0900 	.word	0x003d0900
  400d58:	007a1200 	.word	0x007a1200
  400d5c:	aaaaaaab 	.word	0xaaaaaaab

00400d60 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400d60:	4b1a      	ldr	r3, [pc, #104]	; (400dcc <system_init_flash+0x6c>)
  400d62:	4298      	cmp	r0, r3
  400d64:	d807      	bhi.n	400d76 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d66:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400d6a:	4a19      	ldr	r2, [pc, #100]	; (400dd0 <system_init_flash+0x70>)
  400d6c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400d6e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d72:	6013      	str	r3, [r2, #0]
  400d74:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400d76:	4b17      	ldr	r3, [pc, #92]	; (400dd4 <system_init_flash+0x74>)
  400d78:	4298      	cmp	r0, r3
  400d7a:	d806      	bhi.n	400d8a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d7c:	4b16      	ldr	r3, [pc, #88]	; (400dd8 <system_init_flash+0x78>)
  400d7e:	4a14      	ldr	r2, [pc, #80]	; (400dd0 <system_init_flash+0x70>)
  400d80:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400d82:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d86:	6013      	str	r3, [r2, #0]
  400d88:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400d8a:	4b14      	ldr	r3, [pc, #80]	; (400ddc <system_init_flash+0x7c>)
  400d8c:	4298      	cmp	r0, r3
  400d8e:	d806      	bhi.n	400d9e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d90:	4b13      	ldr	r3, [pc, #76]	; (400de0 <system_init_flash+0x80>)
  400d92:	4a0f      	ldr	r2, [pc, #60]	; (400dd0 <system_init_flash+0x70>)
  400d94:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400d96:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400d9a:	6013      	str	r3, [r2, #0]
  400d9c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400d9e:	4b11      	ldr	r3, [pc, #68]	; (400de4 <system_init_flash+0x84>)
  400da0:	4298      	cmp	r0, r3
  400da2:	d806      	bhi.n	400db2 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400da4:	4b10      	ldr	r3, [pc, #64]	; (400de8 <system_init_flash+0x88>)
  400da6:	4a0a      	ldr	r2, [pc, #40]	; (400dd0 <system_init_flash+0x70>)
  400da8:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400daa:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400dae:	6013      	str	r3, [r2, #0]
  400db0:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400db2:	4b0e      	ldr	r3, [pc, #56]	; (400dec <system_init_flash+0x8c>)
  400db4:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400db6:	bf94      	ite	ls
  400db8:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400dbc:	4b0c      	ldrhi	r3, [pc, #48]	; (400df0 <system_init_flash+0x90>)
  400dbe:	4a04      	ldr	r2, [pc, #16]	; (400dd0 <system_init_flash+0x70>)
  400dc0:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400dc2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400dc6:	6013      	str	r3, [r2, #0]
  400dc8:	4770      	bx	lr
  400dca:	bf00      	nop
  400dcc:	01312cff 	.word	0x01312cff
  400dd0:	400e0a00 	.word	0x400e0a00
  400dd4:	026259ff 	.word	0x026259ff
  400dd8:	04000100 	.word	0x04000100
  400ddc:	039386ff 	.word	0x039386ff
  400de0:	04000200 	.word	0x04000200
  400de4:	04c4b3ff 	.word	0x04c4b3ff
  400de8:	04000300 	.word	0x04000300
  400dec:	05f5e0ff 	.word	0x05f5e0ff
  400df0:	04000500 	.word	0x04000500

00400df4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400df4:	4b09      	ldr	r3, [pc, #36]	; (400e1c <_sbrk+0x28>)
  400df6:	681b      	ldr	r3, [r3, #0]
  400df8:	b913      	cbnz	r3, 400e00 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400dfa:	4a09      	ldr	r2, [pc, #36]	; (400e20 <_sbrk+0x2c>)
  400dfc:	4b07      	ldr	r3, [pc, #28]	; (400e1c <_sbrk+0x28>)
  400dfe:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400e00:	4b06      	ldr	r3, [pc, #24]	; (400e1c <_sbrk+0x28>)
  400e02:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400e04:	181a      	adds	r2, r3, r0
  400e06:	4907      	ldr	r1, [pc, #28]	; (400e24 <_sbrk+0x30>)
  400e08:	4291      	cmp	r1, r2
  400e0a:	db04      	blt.n	400e16 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400e0c:	4610      	mov	r0, r2
  400e0e:	4a03      	ldr	r2, [pc, #12]	; (400e1c <_sbrk+0x28>)
  400e10:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400e12:	4618      	mov	r0, r3
  400e14:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400e16:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400e1a:	4770      	bx	lr
  400e1c:	20000918 	.word	0x20000918
  400e20:	20016568 	.word	0x20016568
  400e24:	20027ffc 	.word	0x20027ffc

00400e28 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400e28:	f04f 30ff 	mov.w	r0, #4294967295
  400e2c:	4770      	bx	lr
  400e2e:	bf00      	nop

00400e30 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400e30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400e34:	604b      	str	r3, [r1, #4]

	return 0;
}
  400e36:	2000      	movs	r0, #0
  400e38:	4770      	bx	lr
  400e3a:	bf00      	nop

00400e3c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400e3c:	2001      	movs	r0, #1
  400e3e:	4770      	bx	lr

00400e40 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400e40:	2000      	movs	r0, #0
  400e42:	4770      	bx	lr

00400e44 <vsync_handler>:
static void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  400e44:	2201      	movs	r2, #1
  400e46:	4b01      	ldr	r3, [pc, #4]	; (400e4c <vsync_handler+0x8>)
  400e48:	601a      	str	r2, [r3, #0]
  400e4a:	4770      	bx	lr
  400e4c:	2000091c 	.word	0x2000091c

00400e50 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400e50:	b5f0      	push	{r4, r5, r6, r7, lr}
  400e52:	b083      	sub	sp, #12
  400e54:	4605      	mov	r5, r0
  400e56:	460c      	mov	r4, r1
	uint32_t val = 0;
  400e58:	2300      	movs	r3, #0
  400e5a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400e5c:	4b18      	ldr	r3, [pc, #96]	; (400ec0 <usart_serial_getchar+0x70>)
  400e5e:	4298      	cmp	r0, r3
  400e60:	d107      	bne.n	400e72 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400e62:	461f      	mov	r7, r3
  400e64:	4e17      	ldr	r6, [pc, #92]	; (400ec4 <usart_serial_getchar+0x74>)
  400e66:	4638      	mov	r0, r7
  400e68:	4621      	mov	r1, r4
  400e6a:	47b0      	blx	r6
  400e6c:	2800      	cmp	r0, #0
  400e6e:	d1fa      	bne.n	400e66 <usart_serial_getchar+0x16>
  400e70:	e017      	b.n	400ea2 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400e72:	4b15      	ldr	r3, [pc, #84]	; (400ec8 <usart_serial_getchar+0x78>)
  400e74:	4298      	cmp	r0, r3
  400e76:	d107      	bne.n	400e88 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400e78:	461e      	mov	r6, r3
  400e7a:	4d12      	ldr	r5, [pc, #72]	; (400ec4 <usart_serial_getchar+0x74>)
  400e7c:	4630      	mov	r0, r6
  400e7e:	4621      	mov	r1, r4
  400e80:	47a8      	blx	r5
  400e82:	2800      	cmp	r0, #0
  400e84:	d1fa      	bne.n	400e7c <usart_serial_getchar+0x2c>
  400e86:	e018      	b.n	400eba <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400e88:	4b10      	ldr	r3, [pc, #64]	; (400ecc <usart_serial_getchar+0x7c>)
  400e8a:	4298      	cmp	r0, r3
  400e8c:	d109      	bne.n	400ea2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400e8e:	461e      	mov	r6, r3
  400e90:	4d0f      	ldr	r5, [pc, #60]	; (400ed0 <usart_serial_getchar+0x80>)
  400e92:	4630      	mov	r0, r6
  400e94:	a901      	add	r1, sp, #4
  400e96:	47a8      	blx	r5
  400e98:	2800      	cmp	r0, #0
  400e9a:	d1fa      	bne.n	400e92 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400e9c:	9b01      	ldr	r3, [sp, #4]
  400e9e:	7023      	strb	r3, [r4, #0]
  400ea0:	e00b      	b.n	400eba <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ea2:	4b0c      	ldr	r3, [pc, #48]	; (400ed4 <usart_serial_getchar+0x84>)
  400ea4:	429d      	cmp	r5, r3
  400ea6:	d108      	bne.n	400eba <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400ea8:	461e      	mov	r6, r3
  400eaa:	4d09      	ldr	r5, [pc, #36]	; (400ed0 <usart_serial_getchar+0x80>)
  400eac:	4630      	mov	r0, r6
  400eae:	a901      	add	r1, sp, #4
  400eb0:	47a8      	blx	r5
  400eb2:	2800      	cmp	r0, #0
  400eb4:	d1fa      	bne.n	400eac <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400eb6:	9b01      	ldr	r3, [sp, #4]
  400eb8:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400eba:	b003      	add	sp, #12
  400ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400ebe:	bf00      	nop
  400ec0:	400e0600 	.word	0x400e0600
  400ec4:	00400b51 	.word	0x00400b51
  400ec8:	400e0800 	.word	0x400e0800
  400ecc:	40024000 	.word	0x40024000
  400ed0:	00400b79 	.word	0x00400b79
  400ed4:	40028000 	.word	0x40028000

00400ed8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400ed8:	b570      	push	{r4, r5, r6, lr}
  400eda:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400edc:	4b18      	ldr	r3, [pc, #96]	; (400f40 <usart_serial_putchar+0x68>)
  400ede:	4298      	cmp	r0, r3
  400ee0:	d108      	bne.n	400ef4 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ee2:	461e      	mov	r6, r3
  400ee4:	4d17      	ldr	r5, [pc, #92]	; (400f44 <usart_serial_putchar+0x6c>)
  400ee6:	4630      	mov	r0, r6
  400ee8:	4621      	mov	r1, r4
  400eea:	47a8      	blx	r5
  400eec:	2800      	cmp	r0, #0
  400eee:	d1fa      	bne.n	400ee6 <usart_serial_putchar+0xe>
		return 1;
  400ef0:	2001      	movs	r0, #1
  400ef2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400ef4:	4b14      	ldr	r3, [pc, #80]	; (400f48 <usart_serial_putchar+0x70>)
  400ef6:	4298      	cmp	r0, r3
  400ef8:	d108      	bne.n	400f0c <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400efa:	461e      	mov	r6, r3
  400efc:	4d11      	ldr	r5, [pc, #68]	; (400f44 <usart_serial_putchar+0x6c>)
  400efe:	4630      	mov	r0, r6
  400f00:	4621      	mov	r1, r4
  400f02:	47a8      	blx	r5
  400f04:	2800      	cmp	r0, #0
  400f06:	d1fa      	bne.n	400efe <usart_serial_putchar+0x26>
		return 1;
  400f08:	2001      	movs	r0, #1
  400f0a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f0c:	4b0f      	ldr	r3, [pc, #60]	; (400f4c <usart_serial_putchar+0x74>)
  400f0e:	4298      	cmp	r0, r3
  400f10:	d108      	bne.n	400f24 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400f12:	461e      	mov	r6, r3
  400f14:	4d0e      	ldr	r5, [pc, #56]	; (400f50 <usart_serial_putchar+0x78>)
  400f16:	4630      	mov	r0, r6
  400f18:	4621      	mov	r1, r4
  400f1a:	47a8      	blx	r5
  400f1c:	2800      	cmp	r0, #0
  400f1e:	d1fa      	bne.n	400f16 <usart_serial_putchar+0x3e>
		return 1;
  400f20:	2001      	movs	r0, #1
  400f22:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f24:	4b0b      	ldr	r3, [pc, #44]	; (400f54 <usart_serial_putchar+0x7c>)
  400f26:	4298      	cmp	r0, r3
  400f28:	d108      	bne.n	400f3c <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400f2a:	461e      	mov	r6, r3
  400f2c:	4d08      	ldr	r5, [pc, #32]	; (400f50 <usart_serial_putchar+0x78>)
  400f2e:	4630      	mov	r0, r6
  400f30:	4621      	mov	r1, r4
  400f32:	47a8      	blx	r5
  400f34:	2800      	cmp	r0, #0
  400f36:	d1fa      	bne.n	400f2e <usart_serial_putchar+0x56>
		return 1;
  400f38:	2001      	movs	r0, #1
  400f3a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400f3c:	2000      	movs	r0, #0
}
  400f3e:	bd70      	pop	{r4, r5, r6, pc}
  400f40:	400e0600 	.word	0x400e0600
  400f44:	00400b41 	.word	0x00400b41
  400f48:	400e0800 	.word	0x400e0800
  400f4c:	40024000 	.word	0x40024000
  400f50:	00400b65 	.word	0x00400b65
  400f54:	40028000 	.word	0x40028000

00400f58 <cmos_write_regs>:
const cmos_reg *p_cmos_conf = SM2010_QVGA_CONF;


		
uint32_t cmos_write_regs(Twi* const p_twi, const cmos_reg *p_reg_list)
{
  400f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f5c:	b086      	sub	sp, #24
  400f5e:	460c      	mov	r4, r1
	uint32_t ul_err;
	uint32_t ul_size = 0;
	twi_packet_t twi_packet_regs;
	cmos_reg *p_next = (cmos_reg *)p_reg_list;
	
	printf("Writing regs\r\n");
  400f60:	4817      	ldr	r0, [pc, #92]	; (400fc0 <cmos_write_regs+0x68>)
  400f62:	4b18      	ldr	r3, [pc, #96]	; (400fc4 <cmos_write_regs+0x6c>)
  400f64:	4798      	blx	r3
  400f66:	3401      	adds	r4, #1
			twi_packet_regs.addr_length = 1;
			twi_packet_regs.chip = 0x6e;
			twi_packet_regs.length = 1;
			twi_packet_regs.buffer = &(p_next->val);

			ul_err = twi_master_write(TWI0, &twi_packet_regs);
  400f68:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400fd8 <cmos_write_regs+0x80>
  400f6c:	4f16      	ldr	r7, [pc, #88]	; (400fc8 <cmos_write_regs+0x70>)
			delay_ms(5);
  400f6e:	4e17      	ldr	r6, [pc, #92]	; (400fcc <cmos_write_regs+0x74>)
	twi_packet_t twi_packet_regs;
	cmos_reg *p_next = (cmos_reg *)p_reg_list;
	
	printf("Writing regs\r\n");

	while (!((p_next->reg == 0xff) && (p_next->val == 0xff))) {
  400f70:	e017      	b.n	400fa2 <cmos_write_regs+0x4a>
		//if (p_next->reg == 0xFD) {
		//	delay_ms(5);
		//} else {
			twi_packet_regs.addr[0] = p_next->reg;
  400f72:	f88d 3004 	strb.w	r3, [sp, #4]
			twi_packet_regs.addr_length = 1;
  400f76:	2301      	movs	r3, #1
  400f78:	9302      	str	r3, [sp, #8]
			twi_packet_regs.chip = 0x6e;
  400f7a:	216e      	movs	r1, #110	; 0x6e
  400f7c:	f88d 1014 	strb.w	r1, [sp, #20]
			twi_packet_regs.length = 1;
  400f80:	9304      	str	r3, [sp, #16]
			twi_packet_regs.buffer = &(p_next->val);
  400f82:	9203      	str	r2, [sp, #12]

			ul_err = twi_master_write(TWI0, &twi_packet_regs);
  400f84:	4640      	mov	r0, r8
  400f86:	a901      	add	r1, sp, #4
  400f88:	47b8      	blx	r7
  400f8a:	4605      	mov	r5, r0
			delay_ms(5);
  400f8c:	f24a 706a 	movw	r0, #42858	; 0xa76a
  400f90:	47b0      	blx	r6
  400f92:	3402      	adds	r4, #2
			//printf("[%x]: %x\r\n", twi_packet_regs.addr[0], p_next->val);
			ul_size++;

			if (ul_err == TWI_BUSY) {
  400f94:	2d08      	cmp	r5, #8
  400f96:	d104      	bne.n	400fa2 <cmos_write_regs+0x4a>
				printf("error writing TWI\r\n");
  400f98:	480d      	ldr	r0, [pc, #52]	; (400fd0 <cmos_write_regs+0x78>)
  400f9a:	4b0a      	ldr	r3, [pc, #40]	; (400fc4 <cmos_write_regs+0x6c>)
  400f9c:	4798      	blx	r3
				return ul_err;
  400f9e:	2008      	movs	r0, #8
  400fa0:	e00b      	b.n	400fba <cmos_write_regs+0x62>
  400fa2:	4622      	mov	r2, r4
	twi_packet_t twi_packet_regs;
	cmos_reg *p_next = (cmos_reg *)p_reg_list;
	
	printf("Writing regs\r\n");

	while (!((p_next->reg == 0xff) && (p_next->val == 0xff))) {
  400fa4:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  400fa8:	2bff      	cmp	r3, #255	; 0xff
  400faa:	d1e2      	bne.n	400f72 <cmos_write_regs+0x1a>
  400fac:	7821      	ldrb	r1, [r4, #0]
  400fae:	29ff      	cmp	r1, #255	; 0xff
  400fb0:	d1df      	bne.n	400f72 <cmos_write_regs+0x1a>
			}
		//}

		p_next++;
	}
	printf("Done writing\r\n");
  400fb2:	4808      	ldr	r0, [pc, #32]	; (400fd4 <cmos_write_regs+0x7c>)
  400fb4:	4b03      	ldr	r3, [pc, #12]	; (400fc4 <cmos_write_regs+0x6c>)
  400fb6:	4798      	blx	r3
	return 0;
  400fb8:	2000      	movs	r0, #0
}
  400fba:	b006      	add	sp, #24
  400fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fc0:	004043ec 	.word	0x004043ec
  400fc4:	00401379 	.word	0x00401379
  400fc8:	00400a3d 	.word	0x00400a3d
  400fcc:	20000001 	.word	0x20000001
  400fd0:	004043fc 	.word	0x004043fc
  400fd4:	00404410 	.word	0x00404410
  400fd8:	40018000 	.word	0x40018000

00400fdc <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
  400fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fde:	b08f      	sub	sp, #60	; 0x3c
	//tstrWifiInitParam param;
	int8_t ret;

	/* Initialize the board. */
	sysclk_init();
  400fe0:	4b9e      	ldr	r3, [pc, #632]	; (40125c <main+0x280>)
  400fe2:	4798      	blx	r3
	board_init();
  400fe4:	4b9e      	ldr	r3, [pc, #632]	; (401260 <main+0x284>)
  400fe6:	4798      	blx	r3
  400fe8:	2008      	movs	r0, #8
  400fea:	4c9e      	ldr	r4, [pc, #632]	; (401264 <main+0x288>)
  400fec:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400fee:	4e9e      	ldr	r6, [pc, #632]	; (401268 <main+0x28c>)
  400ff0:	4b9e      	ldr	r3, [pc, #632]	; (40126c <main+0x290>)
  400ff2:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400ff4:	4a9e      	ldr	r2, [pc, #632]	; (401270 <main+0x294>)
  400ff6:	4b9f      	ldr	r3, [pc, #636]	; (401274 <main+0x298>)
  400ff8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400ffa:	4a9f      	ldr	r2, [pc, #636]	; (401278 <main+0x29c>)
  400ffc:	4b9f      	ldr	r3, [pc, #636]	; (40127c <main+0x2a0>)
  400ffe:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401000:	4d9f      	ldr	r5, [pc, #636]	; (401280 <main+0x2a4>)
  401002:	9502      	str	r5, [sp, #8]
	uart_settings.ul_baudrate = opt->baudrate;
  401004:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401008:	9303      	str	r3, [sp, #12]
	uart_settings.ul_mode = opt->paritytype;
  40100a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40100e:	9304      	str	r3, [sp, #16]
  401010:	2008      	movs	r0, #8
  401012:	47a0      	blx	r4
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401014:	4630      	mov	r0, r6
  401016:	a902      	add	r1, sp, #8
  401018:	4b9a      	ldr	r3, [pc, #616]	; (401284 <main+0x2a8>)
  40101a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40101c:	4f9a      	ldr	r7, [pc, #616]	; (401288 <main+0x2ac>)
  40101e:	683b      	ldr	r3, [r7, #0]
  401020:	6898      	ldr	r0, [r3, #8]
  401022:	2100      	movs	r1, #0
  401024:	4e99      	ldr	r6, [pc, #612]	; (40128c <main+0x2b0>)
  401026:	47b0      	blx	r6
	setbuf(stdin, NULL);
  401028:	683b      	ldr	r3, [r7, #0]
  40102a:	6858      	ldr	r0, [r3, #4]
  40102c:	2100      	movs	r1, #0
  40102e:	47b0      	blx	r6

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  401030:	4897      	ldr	r0, [pc, #604]	; (401290 <main+0x2b4>)
  401032:	4b98      	ldr	r3, [pc, #608]	; (401294 <main+0x2b8>)
  401034:	4798      	blx	r3
	//ioport_set_pin_level( IOPORT_CREATE_PIN(PIOC, 24), 1);
		
	/*--------------- Initialize the TWI ---------------	*/
	twi_options_t opt;
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_TWI0);
  401036:	2013      	movs	r0, #19
  401038:	47a0      	blx	r4

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  40103a:	950b      	str	r5, [sp, #44]	; 0x2c
	opt.speed  = (400000UL);
  40103c:	4b96      	ldr	r3, [pc, #600]	; (401298 <main+0x2bc>)
  40103e:	930c      	str	r3, [sp, #48]	; 0x30
	opt.chip = 0x6e;
  401040:	246e      	movs	r4, #110	; 0x6e
  401042:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
	twi_master_init(TWI0, &opt);
  401046:	4d95      	ldr	r5, [pc, #596]	; (40129c <main+0x2c0>)
  401048:	4628      	mov	r0, r5
  40104a:	a90b      	add	r1, sp, #44	; 0x2c
  40104c:	4b94      	ldr	r3, [pc, #592]	; (4012a0 <main+0x2c4>)
  40104e:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401050:	4b94      	ldr	r3, [pc, #592]	; (4012a4 <main+0x2c8>)
  401052:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401056:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40105a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40105e:	2100      	movs	r1, #0
  401060:	f883 1313 	strb.w	r1, [r3, #787]	; 0x313
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401064:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(TWI0_IRQn);
	NVIC_ClearPendingIRQ(TWI0_IRQn);
	NVIC_SetPriority(TWI0_IRQn, 0);
	NVIC_EnableIRQ(TWI0_IRQn);

	if (twi_probe(TWI0, 0x6e) == TWI_SUCCESS) {
  401066:	4628      	mov	r0, r5
  401068:	4621      	mov	r1, r4
  40106a:	4b8f      	ldr	r3, [pc, #572]	; (4012a8 <main+0x2cc>)
  40106c:	4798      	blx	r3
  40106e:	b918      	cbnz	r0, 401078 <main+0x9c>
		printf("cmos sensor found\r\n");
  401070:	488e      	ldr	r0, [pc, #568]	; (4012ac <main+0x2d0>)
  401072:	4b88      	ldr	r3, [pc, #544]	; (401294 <main+0x2b8>)
  401074:	4798      	blx	r3
  401076:	e002      	b.n	40107e <main+0xa2>
	} else {
		printf("not found\r\n");
  401078:	488d      	ldr	r0, [pc, #564]	; (4012b0 <main+0x2d4>)
  40107a:	4b86      	ldr	r3, [pc, #536]	; (401294 <main+0x2b8>)
  40107c:	4798      	blx	r3
	twi_packet_t twi_cmos_packet;
	uint8_t cmos_reg_buf;
	uint32_t cmos_read_status;
	uint32_t i;
	
	twi_cmos_packet.addr_length = 1;
  40107e:	2301      	movs	r3, #1
  401080:	9307      	str	r3, [sp, #28]
	twi_cmos_packet.chip = 0x6e;
  401082:	226e      	movs	r2, #110	; 0x6e
  401084:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	twi_cmos_packet.length = 1;
  401088:	9309      	str	r3, [sp, #36]	; 0x24
	twi_cmos_packet.buffer = &cmos_reg_buf;
  40108a:	f10d 0317 	add.w	r3, sp, #23
  40108e:	9308      	str	r3, [sp, #32]
	
	for (i = 0; i <= 0xfd; i++){
  401090:	2400      	movs	r4, #0
		twi_cmos_packet.addr[0] = i;
		cmos_read_status = twi_master_read(TWI0, &twi_cmos_packet);
  401092:	4e82      	ldr	r6, [pc, #520]	; (40129c <main+0x2c0>)
  401094:	4d87      	ldr	r5, [pc, #540]	; (4012b4 <main+0x2d8>)
		
		if (cmos_read_status == TWI_SUCCESS){
			printf("[%x]: %x\r\n", i, cmos_reg_buf);
		} else {
			printf("%x = NA\r\n", i);
  401096:	4f88      	ldr	r7, [pc, #544]	; (4012b8 <main+0x2dc>)
	twi_cmos_packet.chip = 0x6e;
	twi_cmos_packet.length = 1;
	twi_cmos_packet.buffer = &cmos_reg_buf;
	
	for (i = 0; i <= 0xfd; i++){
		twi_cmos_packet.addr[0] = i;
  401098:	a90e      	add	r1, sp, #56	; 0x38
  40109a:	f801 4d20 	strb.w	r4, [r1, #-32]!
		cmos_read_status = twi_master_read(TWI0, &twi_cmos_packet);
  40109e:	4630      	mov	r0, r6
  4010a0:	47a8      	blx	r5
		
		if (cmos_read_status == TWI_SUCCESS){
  4010a2:	b930      	cbnz	r0, 4010b2 <main+0xd6>
			printf("[%x]: %x\r\n", i, cmos_reg_buf);
  4010a4:	4885      	ldr	r0, [pc, #532]	; (4012bc <main+0x2e0>)
  4010a6:	4621      	mov	r1, r4
  4010a8:	f89d 2017 	ldrb.w	r2, [sp, #23]
  4010ac:	4b79      	ldr	r3, [pc, #484]	; (401294 <main+0x2b8>)
  4010ae:	4798      	blx	r3
  4010b0:	e003      	b.n	4010ba <main+0xde>
		} else {
			printf("%x = NA\r\n", i);
  4010b2:	4638      	mov	r0, r7
  4010b4:	4621      	mov	r1, r4
  4010b6:	4b77      	ldr	r3, [pc, #476]	; (401294 <main+0x2b8>)
  4010b8:	4798      	blx	r3
		}		
		delay_ms(5);
  4010ba:	f24a 706a 	movw	r0, #42858	; 0xa76a
  4010be:	4b80      	ldr	r3, [pc, #512]	; (4012c0 <main+0x2e4>)
  4010c0:	4798      	blx	r3
	twi_cmos_packet.addr_length = 1;
	twi_cmos_packet.chip = 0x6e;
	twi_cmos_packet.length = 1;
	twi_cmos_packet.buffer = &cmos_reg_buf;
	
	for (i = 0; i <= 0xfd; i++){
  4010c2:	3401      	adds	r4, #1
  4010c4:	2cfe      	cmp	r4, #254	; 0xfe
  4010c6:	d1e7      	bne.n	401098 <main+0xbc>
		} else {
			printf("%x = NA\r\n", i);
		}		
		delay_ms(5);
	}
	uint8_t cmos_val = 0x02;
  4010c8:	2302      	movs	r3, #2
  4010ca:	f88d 3016 	strb.w	r3, [sp, #22]
	twi_cmos_packet.addr[0] = 0x09;	
  4010ce:	2309      	movs	r3, #9
  4010d0:	f88d 3018 	strb.w	r3, [sp, #24]
	twi_cmos_packet.buffer = &cmos_val;
  4010d4:	f10d 0316 	add.w	r3, sp, #22
  4010d8:	9308      	str	r3, [sp, #32]
	twi_master_write(TWI0, &twi_cmos_packet);
  4010da:	4d70      	ldr	r5, [pc, #448]	; (40129c <main+0x2c0>)
  4010dc:	4628      	mov	r0, r5
  4010de:	a906      	add	r1, sp, #24
  4010e0:	4b78      	ldr	r3, [pc, #480]	; (4012c4 <main+0x2e8>)
  4010e2:	4798      	blx	r3
	delay_ms(5);
  4010e4:	f24a 706a 	movw	r0, #42858	; 0xa76a
  4010e8:	4c75      	ldr	r4, [pc, #468]	; (4012c0 <main+0x2e4>)
  4010ea:	47a0      	blx	r4
	
	cmos_read_status = twi_master_read(TWI0, &twi_cmos_packet);
  4010ec:	4628      	mov	r0, r5
  4010ee:	a906      	add	r1, sp, #24
  4010f0:	4b70      	ldr	r3, [pc, #448]	; (4012b4 <main+0x2d8>)
  4010f2:	4798      	blx	r3
	printf("read value [%x]: %x\r\n", twi_cmos_packet.addr[0], cmos_val);
  4010f4:	4874      	ldr	r0, [pc, #464]	; (4012c8 <main+0x2ec>)
  4010f6:	f89d 1018 	ldrb.w	r1, [sp, #24]
  4010fa:	f89d 2016 	ldrb.w	r2, [sp, #22]
  4010fe:	4b65      	ldr	r3, [pc, #404]	; (401294 <main+0x2b8>)
  401100:	4798      	blx	r3
	delay_ms(50);
  401102:	4872      	ldr	r0, [pc, #456]	; (4012cc <main+0x2f0>)
  401104:	47a0      	blx	r4
	
	// set to YUV422 QVGA mode
	cmos_write_regs( TWI0, p_cmos_conf );
  401106:	4628      	mov	r0, r5
  401108:	4b71      	ldr	r3, [pc, #452]	; (4012d0 <main+0x2f4>)
  40110a:	6819      	ldr	r1, [r3, #0]
  40110c:	4b71      	ldr	r3, [pc, #452]	; (4012d4 <main+0x2f8>)
  40110e:	4798      	blx	r3
	//PMC->PMC_SCER = PMC_SCER_PCK0;
	//while (!(PMC->PMC_SCSR & PMC_SCSR_PCK0)) {
	//}


	delay_ms(3000);
  401110:	4871      	ldr	r0, [pc, #452]	; (4012d8 <main+0x2fc>)
  401112:	47a0      	blx	r4

	/*--------------- Initialize Camera ---------------	*/
	
	volatile uint8_t *p_uc_data = (uint8_t *)g_p_uc_cap_dest_buf;
  401114:	4b71      	ldr	r3, [pc, #452]	; (4012dc <main+0x300>)
  401116:	681c      	ldr	r4, [r3, #0]
}

static void init_vsync_interrupts(void)
{
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h */
	pio_handler_set(PIOA, ID_PIOA, PIO_PA15, PIO_DEFAULT, vsync_handler);
  401118:	f505 2548 	add.w	r5, r5, #819200	; 0xc8000
  40111c:	f505 6560 	add.w	r5, r5, #3584	; 0xe00
  401120:	4b6f      	ldr	r3, [pc, #444]	; (4012e0 <main+0x304>)
  401122:	9300      	str	r3, [sp, #0]
  401124:	4628      	mov	r0, r5
  401126:	210b      	movs	r1, #11
  401128:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40112c:	2300      	movs	r3, #0
  40112e:	4e6d      	ldr	r6, [pc, #436]	; (4012e4 <main+0x308>)
  401130:	47b0      	blx	r6
  401132:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401136:	4b5b      	ldr	r3, [pc, #364]	; (4012a4 <main+0x2c8>)
  401138:	601a      	str	r2, [r3, #0]
}

static void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  40113a:	200b      	movs	r0, #11
  40113c:	4b49      	ldr	r3, [pc, #292]	; (401264 <main+0x288>)
  40113e:	4798      	blx	r3

	/* Disable pio capture so that DSIZE,ALWYS,HALFS and FRSTS can be changed */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  401140:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401144:	f023 0301 	bic.w	r3, r3, #1
  401148:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  40114c:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
  401150:	f043 0308 	orr.w	r3, r3, #8
  401154:	f8c5 3158 	str.w	r3, [r5, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  401158:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  40115c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
  401160:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  401164:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401168:	f043 0320 	orr.w	r3, r3, #32
  40116c:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);	//set ALWYS = 0
  401170:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401174:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  401178:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  40117c:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401180:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  401184:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150

	//#if !defined(DEFAULT_MODE_COLORED)
	/* Samples only data with even index */
	p_pio->PIO_PCMR |= PIO_PCMR_HALFS;				//set HALFS = 1
  401188:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  40118c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  401190:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_FRSTS);	//set FRSTS = 0
  401194:	f8d5 3150 	ldr.w	r3, [r5, #336]	; 0x150
  401198:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40119c:	f8c5 3150 	str.w	r3, [r5, #336]	; 0x150
	pio_capture_init(PIOA, ID_PIOA);
	
	//enable vsync interrupt and wait in while loop. 
	//after vsync interrupt, disable vsync interrupt. 
	
	pio_enable_interrupt(PIOA, PIO_PA15);
  4011a0:	4628      	mov	r0, r5
  4011a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4011a6:	4b50      	ldr	r3, [pc, #320]	; (4012e8 <main+0x30c>)
  4011a8:	4798      	blx	r3
	while (!g_ul_vsync_flag) {
  4011aa:	4b50      	ldr	r3, [pc, #320]	; (4012ec <main+0x310>)
  4011ac:	681a      	ldr	r2, [r3, #0]
  4011ae:	2a00      	cmp	r2, #0
  4011b0:	d0fc      	beq.n	4011ac <main+0x1d0>
	}
	printf("disabling vsync\r\n");
  4011b2:	484f      	ldr	r0, [pc, #316]	; (4012f0 <main+0x314>)
  4011b4:	4b37      	ldr	r3, [pc, #220]	; (401294 <main+0x2b8>)
  4011b6:	4798      	blx	r3
	pio_disable_interrupt(PIOA, PIO_PA15);
  4011b8:	4d4e      	ldr	r5, [pc, #312]	; (4012f4 <main+0x318>)
  4011ba:	4628      	mov	r0, r5
  4011bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4011c0:	4b4d      	ldr	r3, [pc, #308]	; (4012f8 <main+0x31c>)
  4011c2:	4798      	blx	r3
	
	//4. Write PIO_PCMR to set PCEN bit to one in order to enable the parallel capture mode
	//WITHOUT changing the previous configuration.
	//-----pio_capture_enable (lib)
	
	pio_capture_enable(PIOA);
  4011c4:	4628      	mov	r0, r5
  4011c6:	4b4d      	ldr	r3, [pc, #308]	; (4012fc <main+0x320>)
  4011c8:	4798      	blx	r3
	
	//2. Configure PDC transfer in PDC registers.
	//g_p_uc_cap_dest_buf = (uint8_t *)CAP_DEST;
	pio_capture_to_buffer(PIOA, g_p_uc_cap_dest_buf, (g_us_cap_line*g_us_cap_rows)>>2 );
  4011ca:	4b44      	ldr	r3, [pc, #272]	; (4012dc <main+0x300>)
  4011cc:	6819      	ldr	r1, [r3, #0]
  4011ce:	4b4c      	ldr	r3, [pc, #304]	; (401300 <main+0x324>)
  4011d0:	881a      	ldrh	r2, [r3, #0]
  4011d2:	4b4c      	ldr	r3, [pc, #304]	; (401304 <main+0x328>)
  4011d4:	881b      	ldrh	r3, [r3, #0]
  4011d6:	fb03 f302 	mul.w	r3, r3, r2
  4011da:	109b      	asrs	r3, r3, #2
 * \param ul_size Data frame size.
 */
static uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size)
{
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  4011dc:	f8d5 216c 	ldr.w	r2, [r5, #364]	; 0x16c
  4011e0:	b96a      	cbnz	r2, 4011fe <main+0x222>
  4011e2:	f8d5 217c 	ldr.w	r2, [r5, #380]	; 0x17c
  4011e6:	b952      	cbnz	r2, 4011fe <main+0x222>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  4011e8:	f8c5 1168 	str.w	r1, [r5, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  4011ec:	f8c5 316c 	str.w	r3, [r5, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  4011f0:	2301      	movs	r3, #1
  4011f2:	f8c5 3188 	str.w	r3, [r5, #392]	; 0x188
		printf("pio_capture_free_1\r\n");
  4011f6:	4844      	ldr	r0, [pc, #272]	; (401308 <main+0x32c>)
  4011f8:	4b26      	ldr	r3, [pc, #152]	; (401294 <main+0x2b8>)
  4011fa:	4798      	blx	r3
  4011fc:	e00f      	b.n	40121e <main+0x242>
		return 1;
	} else if (p_pio->PIO_RNCR == 0) {
  4011fe:	4a3d      	ldr	r2, [pc, #244]	; (4012f4 <main+0x318>)
  401200:	f8d2 217c 	ldr.w	r2, [r2, #380]	; 0x17c
  401204:	b942      	cbnz	r2, 401218 <main+0x23c>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  401206:	4a3b      	ldr	r2, [pc, #236]	; (4012f4 <main+0x318>)
  401208:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  40120c:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
		printf("pio_capture_free_2\r\n");	
  401210:	483e      	ldr	r0, [pc, #248]	; (40130c <main+0x330>)
  401212:	4b20      	ldr	r3, [pc, #128]	; (401294 <main+0x2b8>)
  401214:	4798      	blx	r3
  401216:	e002      	b.n	40121e <main+0x242>
		return 1;
	} else {
		printf("pdc not configured\r\n");	
  401218:	483d      	ldr	r0, [pc, #244]	; (401310 <main+0x334>)
  40121a:	4b1e      	ldr	r3, [pc, #120]	; (401294 <main+0x2b8>)
  40121c:	4798      	blx	r3
	//PIO_PCISR.
	//6. Check OVRE flag in PIO_PCISR.
	//-----while loop to wait end of capture
	
	/* Wait end of capture*/
	while (!((PIOA->PIO_PCISR & PIO_PCIMR_RXBUFF) == PIO_PCIMR_RXBUFF)) {
  40121e:	4b35      	ldr	r3, [pc, #212]	; (4012f4 <main+0x318>)
  401220:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
  401224:	f012 0f08 	tst.w	r2, #8
  401228:	d0fa      	beq.n	401220 <main+0x244>
	}	
	printf("frame capture done\r\n");
  40122a:	483a      	ldr	r0, [pc, #232]	; (401314 <main+0x338>)
  40122c:	4d19      	ldr	r5, [pc, #100]	; (401294 <main+0x2b8>)
  40122e:	47a8      	blx	r5

	/* Disable pio capture*/
	pio_capture_disable(PIOA);
  401230:	4830      	ldr	r0, [pc, #192]	; (4012f4 <main+0x318>)
  401232:	4b39      	ldr	r3, [pc, #228]	; (401318 <main+0x33c>)
  401234:	4798      	blx	r3

	/* Reset vsync flag*/
	g_ul_vsync_flag = false;
  401236:	2200      	movs	r2, #0
  401238:	4b2c      	ldr	r3, [pc, #176]	; (4012ec <main+0x310>)
  40123a:	601a      	str	r2, [r3, #0]
	//}

	/* Request scan. */
	//m2m_wifi_request_scan(M2M_WIFI_CH_ALL);

	printf("entering forever loop\r\n");
  40123c:	4837      	ldr	r0, [pc, #220]	; (40131c <main+0x340>)
  40123e:	47a8      	blx	r5
  401240:	f504 3796 	add.w	r7, r4, #76800	; 0x12c00
	
	uint32_t ul_cursor;
	for (ul_cursor = 76800; ul_cursor != 0; ul_cursor -= 1, p_uc_data += 1) {
		printf("%#02x,", *p_uc_data);
  401244:	4e36      	ldr	r6, [pc, #216]	; (401320 <main+0x344>)
  401246:	f814 1b01 	ldrb.w	r1, [r4], #1
  40124a:	4630      	mov	r0, r6
  40124c:	47a8      	blx	r5
	//m2m_wifi_request_scan(M2M_WIFI_CH_ALL);

	printf("entering forever loop\r\n");
	
	uint32_t ul_cursor;
	for (ul_cursor = 76800; ul_cursor != 0; ul_cursor -= 1, p_uc_data += 1) {
  40124e:	42bc      	cmp	r4, r7
  401250:	d1f9      	bne.n	401246 <main+0x26a>
		printf("%#02x,", *p_uc_data);
	}
	
	printf("busy waiting\r\n");
  401252:	4834      	ldr	r0, [pc, #208]	; (401324 <main+0x348>)
  401254:	4b0f      	ldr	r3, [pc, #60]	; (401294 <main+0x2b8>)
  401256:	4798      	blx	r3
	while (1) {
		/* Handle pending events from network controller. */
		//while (m2m_wifi_handle_events(NULL) != M2M_SUCCESS) {
		//}
	}
  401258:	e7fe      	b.n	401258 <main+0x27c>
  40125a:	bf00      	nop
  40125c:	00400129 	.word	0x00400129
  401260:	00400219 	.word	0x00400219
  401264:	00400885 	.word	0x00400885
  401268:	400e0600 	.word	0x400e0600
  40126c:	2000095c 	.word	0x2000095c
  401270:	00400ed9 	.word	0x00400ed9
  401274:	20000958 	.word	0x20000958
  401278:	00400e51 	.word	0x00400e51
  40127c:	20000954 	.word	0x20000954
  401280:	07270e00 	.word	0x07270e00
  401284:	00400b09 	.word	0x00400b09
  401288:	20000448 	.word	0x20000448
  40128c:	0040143d 	.word	0x0040143d
  401290:	00404420 	.word	0x00404420
  401294:	00401379 	.word	0x00401379
  401298:	00061a80 	.word	0x00061a80
  40129c:	40018000 	.word	0x40018000
  4012a0:	0040091d 	.word	0x0040091d
  4012a4:	e000e100 	.word	0xe000e100
  4012a8:	00400add 	.word	0x00400add
  4012ac:	00404478 	.word	0x00404478
  4012b0:	0040448c 	.word	0x0040448c
  4012b4:	0040095d 	.word	0x0040095d
  4012b8:	004044a4 	.word	0x004044a4
  4012bc:	00404498 	.word	0x00404498
  4012c0:	20000001 	.word	0x20000001
  4012c4:	00400a3d 	.word	0x00400a3d
  4012c8:	004044b0 	.word	0x004044b0
  4012cc:	00068a1c 	.word	0x00068a1c
  4012d0:	20000014 	.word	0x20000014
  4012d4:	00400f59 	.word	0x00400f59
  4012d8:	01885e6e 	.word	0x01885e6e
  4012dc:	20000018 	.word	0x20000018
  4012e0:	00400e45 	.word	0x00400e45
  4012e4:	0040071d 	.word	0x0040071d
  4012e8:	00400471 	.word	0x00400471
  4012ec:	2000091c 	.word	0x2000091c
  4012f0:	004044c8 	.word	0x004044c8
  4012f4:	400e0e00 	.word	0x400e0e00
  4012f8:	00400479 	.word	0x00400479
  4012fc:	00400685 	.word	0x00400685
  401300:	20000012 	.word	0x20000012
  401304:	20000010 	.word	0x20000010
  401308:	004044dc 	.word	0x004044dc
  40130c:	004044f4 	.word	0x004044f4
  401310:	0040450c 	.word	0x0040450c
  401314:	00404524 	.word	0x00404524
  401318:	0040069d 	.word	0x0040069d
  40131c:	0040453c 	.word	0x0040453c
  401320:	00404554 	.word	0x00404554
  401324:	0040455c 	.word	0x0040455c

00401328 <__libc_init_array>:
  401328:	b570      	push	{r4, r5, r6, lr}
  40132a:	4e0f      	ldr	r6, [pc, #60]	; (401368 <__libc_init_array+0x40>)
  40132c:	4d0f      	ldr	r5, [pc, #60]	; (40136c <__libc_init_array+0x44>)
  40132e:	1b76      	subs	r6, r6, r5
  401330:	10b6      	asrs	r6, r6, #2
  401332:	bf18      	it	ne
  401334:	2400      	movne	r4, #0
  401336:	d005      	beq.n	401344 <__libc_init_array+0x1c>
  401338:	3401      	adds	r4, #1
  40133a:	f855 3b04 	ldr.w	r3, [r5], #4
  40133e:	4798      	blx	r3
  401340:	42a6      	cmp	r6, r4
  401342:	d1f9      	bne.n	401338 <__libc_init_array+0x10>
  401344:	4e0a      	ldr	r6, [pc, #40]	; (401370 <__libc_init_array+0x48>)
  401346:	4d0b      	ldr	r5, [pc, #44]	; (401374 <__libc_init_array+0x4c>)
  401348:	1b76      	subs	r6, r6, r5
  40134a:	f003 f93b 	bl	4045c4 <_init>
  40134e:	10b6      	asrs	r6, r6, #2
  401350:	bf18      	it	ne
  401352:	2400      	movne	r4, #0
  401354:	d006      	beq.n	401364 <__libc_init_array+0x3c>
  401356:	3401      	adds	r4, #1
  401358:	f855 3b04 	ldr.w	r3, [r5], #4
  40135c:	4798      	blx	r3
  40135e:	42a6      	cmp	r6, r4
  401360:	d1f9      	bne.n	401356 <__libc_init_array+0x2e>
  401362:	bd70      	pop	{r4, r5, r6, pc}
  401364:	bd70      	pop	{r4, r5, r6, pc}
  401366:	bf00      	nop
  401368:	004045d0 	.word	0x004045d0
  40136c:	004045d0 	.word	0x004045d0
  401370:	004045d8 	.word	0x004045d8
  401374:	004045d0 	.word	0x004045d0

00401378 <iprintf>:
  401378:	b40f      	push	{r0, r1, r2, r3}
  40137a:	b500      	push	{lr}
  40137c:	4907      	ldr	r1, [pc, #28]	; (40139c <iprintf+0x24>)
  40137e:	b083      	sub	sp, #12
  401380:	ab04      	add	r3, sp, #16
  401382:	6808      	ldr	r0, [r1, #0]
  401384:	f853 2b04 	ldr.w	r2, [r3], #4
  401388:	6881      	ldr	r1, [r0, #8]
  40138a:	9301      	str	r3, [sp, #4]
  40138c:	f000 f916 	bl	4015bc <_vfiprintf_r>
  401390:	b003      	add	sp, #12
  401392:	f85d eb04 	ldr.w	lr, [sp], #4
  401396:	b004      	add	sp, #16
  401398:	4770      	bx	lr
  40139a:	bf00      	nop
  40139c:	20000448 	.word	0x20000448

004013a0 <memset>:
  4013a0:	b470      	push	{r4, r5, r6}
  4013a2:	0784      	lsls	r4, r0, #30
  4013a4:	d046      	beq.n	401434 <memset+0x94>
  4013a6:	1e54      	subs	r4, r2, #1
  4013a8:	2a00      	cmp	r2, #0
  4013aa:	d041      	beq.n	401430 <memset+0x90>
  4013ac:	b2cd      	uxtb	r5, r1
  4013ae:	4603      	mov	r3, r0
  4013b0:	e002      	b.n	4013b8 <memset+0x18>
  4013b2:	1e62      	subs	r2, r4, #1
  4013b4:	b3e4      	cbz	r4, 401430 <memset+0x90>
  4013b6:	4614      	mov	r4, r2
  4013b8:	f803 5b01 	strb.w	r5, [r3], #1
  4013bc:	079a      	lsls	r2, r3, #30
  4013be:	d1f8      	bne.n	4013b2 <memset+0x12>
  4013c0:	2c03      	cmp	r4, #3
  4013c2:	d92e      	bls.n	401422 <memset+0x82>
  4013c4:	b2cd      	uxtb	r5, r1
  4013c6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4013ca:	2c0f      	cmp	r4, #15
  4013cc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4013d0:	d919      	bls.n	401406 <memset+0x66>
  4013d2:	f103 0210 	add.w	r2, r3, #16
  4013d6:	4626      	mov	r6, r4
  4013d8:	3e10      	subs	r6, #16
  4013da:	2e0f      	cmp	r6, #15
  4013dc:	f842 5c10 	str.w	r5, [r2, #-16]
  4013e0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4013e4:	f842 5c08 	str.w	r5, [r2, #-8]
  4013e8:	f842 5c04 	str.w	r5, [r2, #-4]
  4013ec:	f102 0210 	add.w	r2, r2, #16
  4013f0:	d8f2      	bhi.n	4013d8 <memset+0x38>
  4013f2:	f1a4 0210 	sub.w	r2, r4, #16
  4013f6:	f022 020f 	bic.w	r2, r2, #15
  4013fa:	f004 040f 	and.w	r4, r4, #15
  4013fe:	3210      	adds	r2, #16
  401400:	2c03      	cmp	r4, #3
  401402:	4413      	add	r3, r2
  401404:	d90d      	bls.n	401422 <memset+0x82>
  401406:	461e      	mov	r6, r3
  401408:	4622      	mov	r2, r4
  40140a:	3a04      	subs	r2, #4
  40140c:	2a03      	cmp	r2, #3
  40140e:	f846 5b04 	str.w	r5, [r6], #4
  401412:	d8fa      	bhi.n	40140a <memset+0x6a>
  401414:	1f22      	subs	r2, r4, #4
  401416:	f022 0203 	bic.w	r2, r2, #3
  40141a:	3204      	adds	r2, #4
  40141c:	4413      	add	r3, r2
  40141e:	f004 0403 	and.w	r4, r4, #3
  401422:	b12c      	cbz	r4, 401430 <memset+0x90>
  401424:	b2c9      	uxtb	r1, r1
  401426:	441c      	add	r4, r3
  401428:	f803 1b01 	strb.w	r1, [r3], #1
  40142c:	42a3      	cmp	r3, r4
  40142e:	d1fb      	bne.n	401428 <memset+0x88>
  401430:	bc70      	pop	{r4, r5, r6}
  401432:	4770      	bx	lr
  401434:	4614      	mov	r4, r2
  401436:	4603      	mov	r3, r0
  401438:	e7c2      	b.n	4013c0 <memset+0x20>
  40143a:	bf00      	nop

0040143c <setbuf>:
  40143c:	2900      	cmp	r1, #0
  40143e:	bf0c      	ite	eq
  401440:	2202      	moveq	r2, #2
  401442:	2200      	movne	r2, #0
  401444:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401448:	f000 b800 	b.w	40144c <setvbuf>

0040144c <setvbuf>:
  40144c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401450:	4c3a      	ldr	r4, [pc, #232]	; (40153c <setvbuf+0xf0>)
  401452:	6826      	ldr	r6, [r4, #0]
  401454:	460d      	mov	r5, r1
  401456:	4604      	mov	r4, r0
  401458:	4690      	mov	r8, r2
  40145a:	461f      	mov	r7, r3
  40145c:	b116      	cbz	r6, 401464 <setvbuf+0x18>
  40145e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401460:	2b00      	cmp	r3, #0
  401462:	d03c      	beq.n	4014de <setvbuf+0x92>
  401464:	f1b8 0f02 	cmp.w	r8, #2
  401468:	d82f      	bhi.n	4014ca <setvbuf+0x7e>
  40146a:	2f00      	cmp	r7, #0
  40146c:	db2d      	blt.n	4014ca <setvbuf+0x7e>
  40146e:	4621      	mov	r1, r4
  401470:	4630      	mov	r0, r6
  401472:	f001 f803 	bl	40247c <_fflush_r>
  401476:	89a1      	ldrh	r1, [r4, #12]
  401478:	2300      	movs	r3, #0
  40147a:	6063      	str	r3, [r4, #4]
  40147c:	61a3      	str	r3, [r4, #24]
  40147e:	060b      	lsls	r3, r1, #24
  401480:	d427      	bmi.n	4014d2 <setvbuf+0x86>
  401482:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401486:	b289      	uxth	r1, r1
  401488:	f1b8 0f02 	cmp.w	r8, #2
  40148c:	81a1      	strh	r1, [r4, #12]
  40148e:	d02a      	beq.n	4014e6 <setvbuf+0x9a>
  401490:	2d00      	cmp	r5, #0
  401492:	d036      	beq.n	401502 <setvbuf+0xb6>
  401494:	f1b8 0f01 	cmp.w	r8, #1
  401498:	d011      	beq.n	4014be <setvbuf+0x72>
  40149a:	b289      	uxth	r1, r1
  40149c:	f001 0008 	and.w	r0, r1, #8
  4014a0:	4b27      	ldr	r3, [pc, #156]	; (401540 <setvbuf+0xf4>)
  4014a2:	63f3      	str	r3, [r6, #60]	; 0x3c
  4014a4:	b280      	uxth	r0, r0
  4014a6:	6025      	str	r5, [r4, #0]
  4014a8:	6125      	str	r5, [r4, #16]
  4014aa:	6167      	str	r7, [r4, #20]
  4014ac:	b178      	cbz	r0, 4014ce <setvbuf+0x82>
  4014ae:	f011 0f03 	tst.w	r1, #3
  4014b2:	bf18      	it	ne
  4014b4:	2700      	movne	r7, #0
  4014b6:	60a7      	str	r7, [r4, #8]
  4014b8:	2000      	movs	r0, #0
  4014ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014be:	f041 0101 	orr.w	r1, r1, #1
  4014c2:	427b      	negs	r3, r7
  4014c4:	81a1      	strh	r1, [r4, #12]
  4014c6:	61a3      	str	r3, [r4, #24]
  4014c8:	e7e7      	b.n	40149a <setvbuf+0x4e>
  4014ca:	f04f 30ff 	mov.w	r0, #4294967295
  4014ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014d2:	6921      	ldr	r1, [r4, #16]
  4014d4:	4630      	mov	r0, r6
  4014d6:	f001 f93d 	bl	402754 <_free_r>
  4014da:	89a1      	ldrh	r1, [r4, #12]
  4014dc:	e7d1      	b.n	401482 <setvbuf+0x36>
  4014de:	4630      	mov	r0, r6
  4014e0:	f001 f860 	bl	4025a4 <__sinit>
  4014e4:	e7be      	b.n	401464 <setvbuf+0x18>
  4014e6:	2000      	movs	r0, #0
  4014e8:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4014ec:	f041 0102 	orr.w	r1, r1, #2
  4014f0:	2500      	movs	r5, #0
  4014f2:	2201      	movs	r2, #1
  4014f4:	81a1      	strh	r1, [r4, #12]
  4014f6:	60a5      	str	r5, [r4, #8]
  4014f8:	6023      	str	r3, [r4, #0]
  4014fa:	6123      	str	r3, [r4, #16]
  4014fc:	6162      	str	r2, [r4, #20]
  4014fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401502:	2f00      	cmp	r7, #0
  401504:	bf08      	it	eq
  401506:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40150a:	4638      	mov	r0, r7
  40150c:	f001 fc2a 	bl	402d64 <malloc>
  401510:	4605      	mov	r5, r0
  401512:	b128      	cbz	r0, 401520 <setvbuf+0xd4>
  401514:	89a1      	ldrh	r1, [r4, #12]
  401516:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40151a:	b289      	uxth	r1, r1
  40151c:	81a1      	strh	r1, [r4, #12]
  40151e:	e7b9      	b.n	401494 <setvbuf+0x48>
  401520:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401524:	f001 fc1e 	bl	402d64 <malloc>
  401528:	4605      	mov	r5, r0
  40152a:	b918      	cbnz	r0, 401534 <setvbuf+0xe8>
  40152c:	89a1      	ldrh	r1, [r4, #12]
  40152e:	f04f 30ff 	mov.w	r0, #4294967295
  401532:	e7d9      	b.n	4014e8 <setvbuf+0x9c>
  401534:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401538:	e7ec      	b.n	401514 <setvbuf+0xc8>
  40153a:	bf00      	nop
  40153c:	20000448 	.word	0x20000448
  401540:	004024a9 	.word	0x004024a9

00401544 <__sprint_r.part.0>:
  401544:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401546:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40154a:	049c      	lsls	r4, r3, #18
  40154c:	460f      	mov	r7, r1
  40154e:	4692      	mov	sl, r2
  401550:	d52b      	bpl.n	4015aa <__sprint_r.part.0+0x66>
  401552:	6893      	ldr	r3, [r2, #8]
  401554:	6812      	ldr	r2, [r2, #0]
  401556:	b333      	cbz	r3, 4015a6 <__sprint_r.part.0+0x62>
  401558:	4680      	mov	r8, r0
  40155a:	f102 0908 	add.w	r9, r2, #8
  40155e:	e919 0060 	ldmdb	r9, {r5, r6}
  401562:	08b6      	lsrs	r6, r6, #2
  401564:	d017      	beq.n	401596 <__sprint_r.part.0+0x52>
  401566:	3d04      	subs	r5, #4
  401568:	2400      	movs	r4, #0
  40156a:	e001      	b.n	401570 <__sprint_r.part.0+0x2c>
  40156c:	42a6      	cmp	r6, r4
  40156e:	d010      	beq.n	401592 <__sprint_r.part.0+0x4e>
  401570:	4640      	mov	r0, r8
  401572:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401576:	463a      	mov	r2, r7
  401578:	f001 f88c 	bl	402694 <_fputwc_r>
  40157c:	1c43      	adds	r3, r0, #1
  40157e:	f104 0401 	add.w	r4, r4, #1
  401582:	d1f3      	bne.n	40156c <__sprint_r.part.0+0x28>
  401584:	2300      	movs	r3, #0
  401586:	f8ca 3008 	str.w	r3, [sl, #8]
  40158a:	f8ca 3004 	str.w	r3, [sl, #4]
  40158e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401592:	f8da 3008 	ldr.w	r3, [sl, #8]
  401596:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40159a:	f8ca 3008 	str.w	r3, [sl, #8]
  40159e:	f109 0908 	add.w	r9, r9, #8
  4015a2:	2b00      	cmp	r3, #0
  4015a4:	d1db      	bne.n	40155e <__sprint_r.part.0+0x1a>
  4015a6:	2000      	movs	r0, #0
  4015a8:	e7ec      	b.n	401584 <__sprint_r.part.0+0x40>
  4015aa:	f001 f9ab 	bl	402904 <__sfvwrite_r>
  4015ae:	2300      	movs	r3, #0
  4015b0:	f8ca 3008 	str.w	r3, [sl, #8]
  4015b4:	f8ca 3004 	str.w	r3, [sl, #4]
  4015b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004015bc <_vfiprintf_r>:
  4015bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015c0:	b0ab      	sub	sp, #172	; 0xac
  4015c2:	461c      	mov	r4, r3
  4015c4:	9100      	str	r1, [sp, #0]
  4015c6:	4693      	mov	fp, r2
  4015c8:	9304      	str	r3, [sp, #16]
  4015ca:	9001      	str	r0, [sp, #4]
  4015cc:	b118      	cbz	r0, 4015d6 <_vfiprintf_r+0x1a>
  4015ce:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4015d0:	2b00      	cmp	r3, #0
  4015d2:	f000 80e3 	beq.w	40179c <_vfiprintf_r+0x1e0>
  4015d6:	9b00      	ldr	r3, [sp, #0]
  4015d8:	8999      	ldrh	r1, [r3, #12]
  4015da:	b28a      	uxth	r2, r1
  4015dc:	0490      	lsls	r0, r2, #18
  4015de:	d408      	bmi.n	4015f2 <_vfiprintf_r+0x36>
  4015e0:	4618      	mov	r0, r3
  4015e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  4015e4:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  4015e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4015ec:	8182      	strh	r2, [r0, #12]
  4015ee:	6643      	str	r3, [r0, #100]	; 0x64
  4015f0:	b292      	uxth	r2, r2
  4015f2:	0711      	lsls	r1, r2, #28
  4015f4:	f140 80b2 	bpl.w	40175c <_vfiprintf_r+0x1a0>
  4015f8:	9b00      	ldr	r3, [sp, #0]
  4015fa:	691b      	ldr	r3, [r3, #16]
  4015fc:	2b00      	cmp	r3, #0
  4015fe:	f000 80ad 	beq.w	40175c <_vfiprintf_r+0x1a0>
  401602:	f002 021a 	and.w	r2, r2, #26
  401606:	2a0a      	cmp	r2, #10
  401608:	f000 80b4 	beq.w	401774 <_vfiprintf_r+0x1b8>
  40160c:	2300      	movs	r3, #0
  40160e:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  401612:	9309      	str	r3, [sp, #36]	; 0x24
  401614:	930f      	str	r3, [sp, #60]	; 0x3c
  401616:	930e      	str	r3, [sp, #56]	; 0x38
  401618:	9302      	str	r3, [sp, #8]
  40161a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40161e:	4654      	mov	r4, sl
  401620:	f89b 3000 	ldrb.w	r3, [fp]
  401624:	2b00      	cmp	r3, #0
  401626:	f000 84a3 	beq.w	401f70 <_vfiprintf_r+0x9b4>
  40162a:	2b25      	cmp	r3, #37	; 0x25
  40162c:	f000 84a0 	beq.w	401f70 <_vfiprintf_r+0x9b4>
  401630:	465a      	mov	r2, fp
  401632:	e001      	b.n	401638 <_vfiprintf_r+0x7c>
  401634:	2b25      	cmp	r3, #37	; 0x25
  401636:	d003      	beq.n	401640 <_vfiprintf_r+0x84>
  401638:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  40163c:	2b00      	cmp	r3, #0
  40163e:	d1f9      	bne.n	401634 <_vfiprintf_r+0x78>
  401640:	ebcb 0602 	rsb	r6, fp, r2
  401644:	4615      	mov	r5, r2
  401646:	b196      	cbz	r6, 40166e <_vfiprintf_r+0xb2>
  401648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40164a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40164c:	f8c4 b000 	str.w	fp, [r4]
  401650:	3301      	adds	r3, #1
  401652:	4432      	add	r2, r6
  401654:	2b07      	cmp	r3, #7
  401656:	6066      	str	r6, [r4, #4]
  401658:	920f      	str	r2, [sp, #60]	; 0x3c
  40165a:	930e      	str	r3, [sp, #56]	; 0x38
  40165c:	dd79      	ble.n	401752 <_vfiprintf_r+0x196>
  40165e:	2a00      	cmp	r2, #0
  401660:	f040 84af 	bne.w	401fc2 <_vfiprintf_r+0xa06>
  401664:	9b02      	ldr	r3, [sp, #8]
  401666:	920e      	str	r2, [sp, #56]	; 0x38
  401668:	4433      	add	r3, r6
  40166a:	4654      	mov	r4, sl
  40166c:	9302      	str	r3, [sp, #8]
  40166e:	782b      	ldrb	r3, [r5, #0]
  401670:	2b00      	cmp	r3, #0
  401672:	f000 8360 	beq.w	401d36 <_vfiprintf_r+0x77a>
  401676:	2100      	movs	r1, #0
  401678:	f04f 0300 	mov.w	r3, #0
  40167c:	f04f 3cff 	mov.w	ip, #4294967295
  401680:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401684:	1c68      	adds	r0, r5, #1
  401686:	786b      	ldrb	r3, [r5, #1]
  401688:	4688      	mov	r8, r1
  40168a:	460d      	mov	r5, r1
  40168c:	4666      	mov	r6, ip
  40168e:	f100 0b01 	add.w	fp, r0, #1
  401692:	f1a3 0220 	sub.w	r2, r3, #32
  401696:	2a58      	cmp	r2, #88	; 0x58
  401698:	f200 82ab 	bhi.w	401bf2 <_vfiprintf_r+0x636>
  40169c:	e8df f012 	tbh	[pc, r2, lsl #1]
  4016a0:	02a9029b 	.word	0x02a9029b
  4016a4:	02a302a9 	.word	0x02a302a9
  4016a8:	02a902a9 	.word	0x02a902a9
  4016ac:	02a902a9 	.word	0x02a902a9
  4016b0:	02a902a9 	.word	0x02a902a9
  4016b4:	02620255 	.word	0x02620255
  4016b8:	010d02a9 	.word	0x010d02a9
  4016bc:	02a9026e 	.word	0x02a9026e
  4016c0:	012f0129 	.word	0x012f0129
  4016c4:	012f012f 	.word	0x012f012f
  4016c8:	012f012f 	.word	0x012f012f
  4016cc:	012f012f 	.word	0x012f012f
  4016d0:	012f012f 	.word	0x012f012f
  4016d4:	02a902a9 	.word	0x02a902a9
  4016d8:	02a902a9 	.word	0x02a902a9
  4016dc:	02a902a9 	.word	0x02a902a9
  4016e0:	02a902a9 	.word	0x02a902a9
  4016e4:	02a902a9 	.word	0x02a902a9
  4016e8:	02a9013d 	.word	0x02a9013d
  4016ec:	02a902a9 	.word	0x02a902a9
  4016f0:	02a902a9 	.word	0x02a902a9
  4016f4:	02a902a9 	.word	0x02a902a9
  4016f8:	02a902a9 	.word	0x02a902a9
  4016fc:	017402a9 	.word	0x017402a9
  401700:	02a902a9 	.word	0x02a902a9
  401704:	02a902a9 	.word	0x02a902a9
  401708:	018b02a9 	.word	0x018b02a9
  40170c:	02a902a9 	.word	0x02a902a9
  401710:	02a901a3 	.word	0x02a901a3
  401714:	02a902a9 	.word	0x02a902a9
  401718:	02a902a9 	.word	0x02a902a9
  40171c:	02a902a9 	.word	0x02a902a9
  401720:	02a902a9 	.word	0x02a902a9
  401724:	01c702a9 	.word	0x01c702a9
  401728:	02a901da 	.word	0x02a901da
  40172c:	02a902a9 	.word	0x02a902a9
  401730:	01da0123 	.word	0x01da0123
  401734:	02a902a9 	.word	0x02a902a9
  401738:	02a9024c 	.word	0x02a9024c
  40173c:	0113028a 	.word	0x0113028a
  401740:	020701f3 	.word	0x020701f3
  401744:	020d02a9 	.word	0x020d02a9
  401748:	008102a9 	.word	0x008102a9
  40174c:	02a902a9 	.word	0x02a902a9
  401750:	0233      	.short	0x0233
  401752:	3408      	adds	r4, #8
  401754:	9b02      	ldr	r3, [sp, #8]
  401756:	4433      	add	r3, r6
  401758:	9302      	str	r3, [sp, #8]
  40175a:	e788      	b.n	40166e <_vfiprintf_r+0xb2>
  40175c:	9801      	ldr	r0, [sp, #4]
  40175e:	9900      	ldr	r1, [sp, #0]
  401760:	f000 fd70 	bl	402244 <__swsetup_r>
  401764:	b9a8      	cbnz	r0, 401792 <_vfiprintf_r+0x1d6>
  401766:	9b00      	ldr	r3, [sp, #0]
  401768:	899a      	ldrh	r2, [r3, #12]
  40176a:	f002 021a 	and.w	r2, r2, #26
  40176e:	2a0a      	cmp	r2, #10
  401770:	f47f af4c 	bne.w	40160c <_vfiprintf_r+0x50>
  401774:	9b00      	ldr	r3, [sp, #0]
  401776:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  40177a:	2b00      	cmp	r3, #0
  40177c:	f6ff af46 	blt.w	40160c <_vfiprintf_r+0x50>
  401780:	9801      	ldr	r0, [sp, #4]
  401782:	9900      	ldr	r1, [sp, #0]
  401784:	465a      	mov	r2, fp
  401786:	4623      	mov	r3, r4
  401788:	f000 fd20 	bl	4021cc <__sbprintf>
  40178c:	b02b      	add	sp, #172	; 0xac
  40178e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401792:	f04f 30ff 	mov.w	r0, #4294967295
  401796:	b02b      	add	sp, #172	; 0xac
  401798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40179c:	f000 ff02 	bl	4025a4 <__sinit>
  4017a0:	e719      	b.n	4015d6 <_vfiprintf_r+0x1a>
  4017a2:	f018 0f20 	tst.w	r8, #32
  4017a6:	9503      	str	r5, [sp, #12]
  4017a8:	46b4      	mov	ip, r6
  4017aa:	f000 810c 	beq.w	4019c6 <_vfiprintf_r+0x40a>
  4017ae:	9b04      	ldr	r3, [sp, #16]
  4017b0:	3307      	adds	r3, #7
  4017b2:	f023 0307 	bic.w	r3, r3, #7
  4017b6:	f103 0208 	add.w	r2, r3, #8
  4017ba:	e9d3 6700 	ldrd	r6, r7, [r3]
  4017be:	9204      	str	r2, [sp, #16]
  4017c0:	2301      	movs	r3, #1
  4017c2:	f04f 0200 	mov.w	r2, #0
  4017c6:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4017ca:	46e1      	mov	r9, ip
  4017cc:	2500      	movs	r5, #0
  4017ce:	f1bc 0f00 	cmp.w	ip, #0
  4017d2:	bfa8      	it	ge
  4017d4:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4017d8:	ea56 0207 	orrs.w	r2, r6, r7
  4017dc:	f040 80c4 	bne.w	401968 <_vfiprintf_r+0x3ac>
  4017e0:	f1bc 0f00 	cmp.w	ip, #0
  4017e4:	f000 8381 	beq.w	401eea <_vfiprintf_r+0x92e>
  4017e8:	2b01      	cmp	r3, #1
  4017ea:	f000 80c5 	beq.w	401978 <_vfiprintf_r+0x3bc>
  4017ee:	2b02      	cmp	r3, #2
  4017f0:	f000 8387 	beq.w	401f02 <_vfiprintf_r+0x946>
  4017f4:	4651      	mov	r1, sl
  4017f6:	08f2      	lsrs	r2, r6, #3
  4017f8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4017fc:	08f8      	lsrs	r0, r7, #3
  4017fe:	f006 0307 	and.w	r3, r6, #7
  401802:	4607      	mov	r7, r0
  401804:	4616      	mov	r6, r2
  401806:	3330      	adds	r3, #48	; 0x30
  401808:	ea56 0207 	orrs.w	r2, r6, r7
  40180c:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401810:	d1f1      	bne.n	4017f6 <_vfiprintf_r+0x23a>
  401812:	f018 0f01 	tst.w	r8, #1
  401816:	9107      	str	r1, [sp, #28]
  401818:	f040 83fc 	bne.w	402014 <_vfiprintf_r+0xa58>
  40181c:	ebc1 090a 	rsb	r9, r1, sl
  401820:	45e1      	cmp	r9, ip
  401822:	464e      	mov	r6, r9
  401824:	bfb8      	it	lt
  401826:	4666      	movlt	r6, ip
  401828:	b105      	cbz	r5, 40182c <_vfiprintf_r+0x270>
  40182a:	3601      	adds	r6, #1
  40182c:	f018 0302 	ands.w	r3, r8, #2
  401830:	9305      	str	r3, [sp, #20]
  401832:	bf18      	it	ne
  401834:	3602      	addne	r6, #2
  401836:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  40183a:	9306      	str	r3, [sp, #24]
  40183c:	f040 81fa 	bne.w	401c34 <_vfiprintf_r+0x678>
  401840:	9b03      	ldr	r3, [sp, #12]
  401842:	1b9d      	subs	r5, r3, r6
  401844:	2d00      	cmp	r5, #0
  401846:	f340 81f5 	ble.w	401c34 <_vfiprintf_r+0x678>
  40184a:	2d10      	cmp	r5, #16
  40184c:	f340 848c 	ble.w	402168 <_vfiprintf_r+0xbac>
  401850:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401854:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401856:	4fc6      	ldr	r7, [pc, #792]	; (401b70 <_vfiprintf_r+0x5b4>)
  401858:	4620      	mov	r0, r4
  40185a:	2310      	movs	r3, #16
  40185c:	4664      	mov	r4, ip
  40185e:	4671      	mov	r1, lr
  401860:	4684      	mov	ip, r0
  401862:	e007      	b.n	401874 <_vfiprintf_r+0x2b8>
  401864:	f101 0e02 	add.w	lr, r1, #2
  401868:	f10c 0c08 	add.w	ip, ip, #8
  40186c:	4601      	mov	r1, r0
  40186e:	3d10      	subs	r5, #16
  401870:	2d10      	cmp	r5, #16
  401872:	dd13      	ble.n	40189c <_vfiprintf_r+0x2e0>
  401874:	1c48      	adds	r0, r1, #1
  401876:	3210      	adds	r2, #16
  401878:	2807      	cmp	r0, #7
  40187a:	920f      	str	r2, [sp, #60]	; 0x3c
  40187c:	f8cc 7000 	str.w	r7, [ip]
  401880:	f8cc 3004 	str.w	r3, [ip, #4]
  401884:	900e      	str	r0, [sp, #56]	; 0x38
  401886:	dded      	ble.n	401864 <_vfiprintf_r+0x2a8>
  401888:	2a00      	cmp	r2, #0
  40188a:	f040 81c3 	bne.w	401c14 <_vfiprintf_r+0x658>
  40188e:	3d10      	subs	r5, #16
  401890:	2d10      	cmp	r5, #16
  401892:	4611      	mov	r1, r2
  401894:	f04f 0e01 	mov.w	lr, #1
  401898:	46d4      	mov	ip, sl
  40189a:	dceb      	bgt.n	401874 <_vfiprintf_r+0x2b8>
  40189c:	4663      	mov	r3, ip
  40189e:	4671      	mov	r1, lr
  4018a0:	46a4      	mov	ip, r4
  4018a2:	461c      	mov	r4, r3
  4018a4:	442a      	add	r2, r5
  4018a6:	2907      	cmp	r1, #7
  4018a8:	920f      	str	r2, [sp, #60]	; 0x3c
  4018aa:	6027      	str	r7, [r4, #0]
  4018ac:	6065      	str	r5, [r4, #4]
  4018ae:	910e      	str	r1, [sp, #56]	; 0x38
  4018b0:	f300 8346 	bgt.w	401f40 <_vfiprintf_r+0x984>
  4018b4:	3408      	adds	r4, #8
  4018b6:	1c48      	adds	r0, r1, #1
  4018b8:	e1bf      	b.n	401c3a <_vfiprintf_r+0x67e>
  4018ba:	4658      	mov	r0, fp
  4018bc:	f048 0804 	orr.w	r8, r8, #4
  4018c0:	f89b 3000 	ldrb.w	r3, [fp]
  4018c4:	e6e3      	b.n	40168e <_vfiprintf_r+0xd2>
  4018c6:	f018 0320 	ands.w	r3, r8, #32
  4018ca:	9503      	str	r5, [sp, #12]
  4018cc:	46b4      	mov	ip, r6
  4018ce:	d062      	beq.n	401996 <_vfiprintf_r+0x3da>
  4018d0:	9b04      	ldr	r3, [sp, #16]
  4018d2:	3307      	adds	r3, #7
  4018d4:	f023 0307 	bic.w	r3, r3, #7
  4018d8:	f103 0208 	add.w	r2, r3, #8
  4018dc:	e9d3 6700 	ldrd	r6, r7, [r3]
  4018e0:	9204      	str	r2, [sp, #16]
  4018e2:	2300      	movs	r3, #0
  4018e4:	e76d      	b.n	4017c2 <_vfiprintf_r+0x206>
  4018e6:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  4018ea:	f89b 3000 	ldrb.w	r3, [fp]
  4018ee:	4658      	mov	r0, fp
  4018f0:	e6cd      	b.n	40168e <_vfiprintf_r+0xd2>
  4018f2:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  4018f6:	f89b 3000 	ldrb.w	r3, [fp]
  4018fa:	4658      	mov	r0, fp
  4018fc:	e6c7      	b.n	40168e <_vfiprintf_r+0xd2>
  4018fe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401902:	2500      	movs	r5, #0
  401904:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401908:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40190c:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401910:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401914:	2a09      	cmp	r2, #9
  401916:	d9f5      	bls.n	401904 <_vfiprintf_r+0x348>
  401918:	e6bb      	b.n	401692 <_vfiprintf_r+0xd6>
  40191a:	f048 0810 	orr.w	r8, r8, #16
  40191e:	f018 0f20 	tst.w	r8, #32
  401922:	9503      	str	r5, [sp, #12]
  401924:	46b4      	mov	ip, r6
  401926:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40192a:	f000 809b 	beq.w	401a64 <_vfiprintf_r+0x4a8>
  40192e:	9904      	ldr	r1, [sp, #16]
  401930:	3107      	adds	r1, #7
  401932:	f021 0107 	bic.w	r1, r1, #7
  401936:	e9d1 2300 	ldrd	r2, r3, [r1]
  40193a:	3108      	adds	r1, #8
  40193c:	9104      	str	r1, [sp, #16]
  40193e:	4616      	mov	r6, r2
  401940:	461f      	mov	r7, r3
  401942:	2a00      	cmp	r2, #0
  401944:	f173 0300 	sbcs.w	r3, r3, #0
  401948:	f2c0 83a6 	blt.w	402098 <_vfiprintf_r+0xadc>
  40194c:	f1bc 0f00 	cmp.w	ip, #0
  401950:	bfa8      	it	ge
  401952:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  401956:	ea56 0207 	orrs.w	r2, r6, r7
  40195a:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  40195e:	46e1      	mov	r9, ip
  401960:	f04f 0301 	mov.w	r3, #1
  401964:	f43f af3c 	beq.w	4017e0 <_vfiprintf_r+0x224>
  401968:	2b01      	cmp	r3, #1
  40196a:	f47f af40 	bne.w	4017ee <_vfiprintf_r+0x232>
  40196e:	2f00      	cmp	r7, #0
  401970:	bf08      	it	eq
  401972:	2e0a      	cmpeq	r6, #10
  401974:	f080 8334 	bcs.w	401fe0 <_vfiprintf_r+0xa24>
  401978:	ab2a      	add	r3, sp, #168	; 0xa8
  40197a:	3630      	adds	r6, #48	; 0x30
  40197c:	f803 6d41 	strb.w	r6, [r3, #-65]!
  401980:	ebc3 090a 	rsb	r9, r3, sl
  401984:	9307      	str	r3, [sp, #28]
  401986:	e74b      	b.n	401820 <_vfiprintf_r+0x264>
  401988:	f048 0810 	orr.w	r8, r8, #16
  40198c:	f018 0320 	ands.w	r3, r8, #32
  401990:	9503      	str	r5, [sp, #12]
  401992:	46b4      	mov	ip, r6
  401994:	d19c      	bne.n	4018d0 <_vfiprintf_r+0x314>
  401996:	f018 0210 	ands.w	r2, r8, #16
  40199a:	f040 82f7 	bne.w	401f8c <_vfiprintf_r+0x9d0>
  40199e:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  4019a2:	f000 82f3 	beq.w	401f8c <_vfiprintf_r+0x9d0>
  4019a6:	9904      	ldr	r1, [sp, #16]
  4019a8:	4613      	mov	r3, r2
  4019aa:	460a      	mov	r2, r1
  4019ac:	3204      	adds	r2, #4
  4019ae:	880e      	ldrh	r6, [r1, #0]
  4019b0:	9204      	str	r2, [sp, #16]
  4019b2:	2700      	movs	r7, #0
  4019b4:	e705      	b.n	4017c2 <_vfiprintf_r+0x206>
  4019b6:	f048 0810 	orr.w	r8, r8, #16
  4019ba:	f018 0f20 	tst.w	r8, #32
  4019be:	9503      	str	r5, [sp, #12]
  4019c0:	46b4      	mov	ip, r6
  4019c2:	f47f aef4 	bne.w	4017ae <_vfiprintf_r+0x1f2>
  4019c6:	9a04      	ldr	r2, [sp, #16]
  4019c8:	f018 0f10 	tst.w	r8, #16
  4019cc:	4613      	mov	r3, r2
  4019ce:	f040 82e4 	bne.w	401f9a <_vfiprintf_r+0x9de>
  4019d2:	f018 0f40 	tst.w	r8, #64	; 0x40
  4019d6:	f000 82e0 	beq.w	401f9a <_vfiprintf_r+0x9de>
  4019da:	8816      	ldrh	r6, [r2, #0]
  4019dc:	3204      	adds	r2, #4
  4019de:	2700      	movs	r7, #0
  4019e0:	2301      	movs	r3, #1
  4019e2:	9204      	str	r2, [sp, #16]
  4019e4:	e6ed      	b.n	4017c2 <_vfiprintf_r+0x206>
  4019e6:	4a63      	ldr	r2, [pc, #396]	; (401b74 <_vfiprintf_r+0x5b8>)
  4019e8:	9503      	str	r5, [sp, #12]
  4019ea:	f018 0f20 	tst.w	r8, #32
  4019ee:	46b4      	mov	ip, r6
  4019f0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4019f4:	9209      	str	r2, [sp, #36]	; 0x24
  4019f6:	f000 8090 	beq.w	401b1a <_vfiprintf_r+0x55e>
  4019fa:	9a04      	ldr	r2, [sp, #16]
  4019fc:	3207      	adds	r2, #7
  4019fe:	f022 0207 	bic.w	r2, r2, #7
  401a02:	e9d2 6700 	ldrd	r6, r7, [r2]
  401a06:	f102 0108 	add.w	r1, r2, #8
  401a0a:	9104      	str	r1, [sp, #16]
  401a0c:	f018 0f01 	tst.w	r8, #1
  401a10:	f000 8290 	beq.w	401f34 <_vfiprintf_r+0x978>
  401a14:	ea56 0207 	orrs.w	r2, r6, r7
  401a18:	f000 828c 	beq.w	401f34 <_vfiprintf_r+0x978>
  401a1c:	2230      	movs	r2, #48	; 0x30
  401a1e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401a22:	f048 0802 	orr.w	r8, r8, #2
  401a26:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  401a2a:	2302      	movs	r3, #2
  401a2c:	e6c9      	b.n	4017c2 <_vfiprintf_r+0x206>
  401a2e:	9a04      	ldr	r2, [sp, #16]
  401a30:	9503      	str	r5, [sp, #12]
  401a32:	6813      	ldr	r3, [r2, #0]
  401a34:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401a38:	4613      	mov	r3, r2
  401a3a:	3304      	adds	r3, #4
  401a3c:	2601      	movs	r6, #1
  401a3e:	f04f 0100 	mov.w	r1, #0
  401a42:	9304      	str	r3, [sp, #16]
  401a44:	ab10      	add	r3, sp, #64	; 0x40
  401a46:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401a4a:	46b1      	mov	r9, r6
  401a4c:	9307      	str	r3, [sp, #28]
  401a4e:	f04f 0c00 	mov.w	ip, #0
  401a52:	e6eb      	b.n	40182c <_vfiprintf_r+0x270>
  401a54:	f018 0f20 	tst.w	r8, #32
  401a58:	9503      	str	r5, [sp, #12]
  401a5a:	46b4      	mov	ip, r6
  401a5c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401a60:	f47f af65 	bne.w	40192e <_vfiprintf_r+0x372>
  401a64:	f018 0f10 	tst.w	r8, #16
  401a68:	f040 82a2 	bne.w	401fb0 <_vfiprintf_r+0x9f4>
  401a6c:	f018 0f40 	tst.w	r8, #64	; 0x40
  401a70:	f000 829e 	beq.w	401fb0 <_vfiprintf_r+0x9f4>
  401a74:	9904      	ldr	r1, [sp, #16]
  401a76:	f9b1 6000 	ldrsh.w	r6, [r1]
  401a7a:	3104      	adds	r1, #4
  401a7c:	17f7      	asrs	r7, r6, #31
  401a7e:	4632      	mov	r2, r6
  401a80:	463b      	mov	r3, r7
  401a82:	9104      	str	r1, [sp, #16]
  401a84:	e75d      	b.n	401942 <_vfiprintf_r+0x386>
  401a86:	9904      	ldr	r1, [sp, #16]
  401a88:	9503      	str	r5, [sp, #12]
  401a8a:	2330      	movs	r3, #48	; 0x30
  401a8c:	460a      	mov	r2, r1
  401a8e:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  401a92:	2378      	movs	r3, #120	; 0x78
  401a94:	3204      	adds	r2, #4
  401a96:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401a9a:	4b37      	ldr	r3, [pc, #220]	; (401b78 <_vfiprintf_r+0x5bc>)
  401a9c:	9309      	str	r3, [sp, #36]	; 0x24
  401a9e:	46b4      	mov	ip, r6
  401aa0:	f048 0802 	orr.w	r8, r8, #2
  401aa4:	680e      	ldr	r6, [r1, #0]
  401aa6:	9204      	str	r2, [sp, #16]
  401aa8:	2700      	movs	r7, #0
  401aaa:	2302      	movs	r3, #2
  401aac:	e689      	b.n	4017c2 <_vfiprintf_r+0x206>
  401aae:	f048 0820 	orr.w	r8, r8, #32
  401ab2:	f89b 3000 	ldrb.w	r3, [fp]
  401ab6:	4658      	mov	r0, fp
  401ab8:	e5e9      	b.n	40168e <_vfiprintf_r+0xd2>
  401aba:	9a04      	ldr	r2, [sp, #16]
  401abc:	9503      	str	r5, [sp, #12]
  401abe:	6813      	ldr	r3, [r2, #0]
  401ac0:	9307      	str	r3, [sp, #28]
  401ac2:	f04f 0100 	mov.w	r1, #0
  401ac6:	46b4      	mov	ip, r6
  401ac8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401acc:	1d16      	adds	r6, r2, #4
  401ace:	2b00      	cmp	r3, #0
  401ad0:	f000 8350 	beq.w	402174 <_vfiprintf_r+0xbb8>
  401ad4:	f1bc 0f00 	cmp.w	ip, #0
  401ad8:	f2c0 832a 	blt.w	402130 <_vfiprintf_r+0xb74>
  401adc:	9d07      	ldr	r5, [sp, #28]
  401ade:	f8cd c010 	str.w	ip, [sp, #16]
  401ae2:	4662      	mov	r2, ip
  401ae4:	4628      	mov	r0, r5
  401ae6:	2100      	movs	r1, #0
  401ae8:	f001 fbd6 	bl	403298 <memchr>
  401aec:	f8dd c010 	ldr.w	ip, [sp, #16]
  401af0:	2800      	cmp	r0, #0
  401af2:	f000 8350 	beq.w	402196 <_vfiprintf_r+0xbda>
  401af6:	ebc5 0900 	rsb	r9, r5, r0
  401afa:	9604      	str	r6, [sp, #16]
  401afc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401b00:	f04f 0c00 	mov.w	ip, #0
  401b04:	e68c      	b.n	401820 <_vfiprintf_r+0x264>
  401b06:	4a1c      	ldr	r2, [pc, #112]	; (401b78 <_vfiprintf_r+0x5bc>)
  401b08:	9503      	str	r5, [sp, #12]
  401b0a:	f018 0f20 	tst.w	r8, #32
  401b0e:	46b4      	mov	ip, r6
  401b10:	9209      	str	r2, [sp, #36]	; 0x24
  401b12:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401b16:	f47f af70 	bne.w	4019fa <_vfiprintf_r+0x43e>
  401b1a:	9904      	ldr	r1, [sp, #16]
  401b1c:	f018 0f10 	tst.w	r8, #16
  401b20:	460a      	mov	r2, r1
  401b22:	f040 8240 	bne.w	401fa6 <_vfiprintf_r+0x9ea>
  401b26:	f018 0f40 	tst.w	r8, #64	; 0x40
  401b2a:	f000 823c 	beq.w	401fa6 <_vfiprintf_r+0x9ea>
  401b2e:	3204      	adds	r2, #4
  401b30:	880e      	ldrh	r6, [r1, #0]
  401b32:	9204      	str	r2, [sp, #16]
  401b34:	2700      	movs	r7, #0
  401b36:	e769      	b.n	401a0c <_vfiprintf_r+0x450>
  401b38:	f89b 3000 	ldrb.w	r3, [fp]
  401b3c:	2b6c      	cmp	r3, #108	; 0x6c
  401b3e:	f000 82ea 	beq.w	402116 <_vfiprintf_r+0xb5a>
  401b42:	f048 0810 	orr.w	r8, r8, #16
  401b46:	4658      	mov	r0, fp
  401b48:	e5a1      	b.n	40168e <_vfiprintf_r+0xd2>
  401b4a:	9a04      	ldr	r2, [sp, #16]
  401b4c:	6815      	ldr	r5, [r2, #0]
  401b4e:	4613      	mov	r3, r2
  401b50:	2d00      	cmp	r5, #0
  401b52:	f103 0304 	add.w	r3, r3, #4
  401b56:	f2c0 82e6 	blt.w	402126 <_vfiprintf_r+0xb6a>
  401b5a:	9304      	str	r3, [sp, #16]
  401b5c:	f89b 3000 	ldrb.w	r3, [fp]
  401b60:	4658      	mov	r0, fp
  401b62:	e594      	b.n	40168e <_vfiprintf_r+0xd2>
  401b64:	f89b 3000 	ldrb.w	r3, [fp]
  401b68:	4658      	mov	r0, fp
  401b6a:	212b      	movs	r1, #43	; 0x2b
  401b6c:	e58f      	b.n	40168e <_vfiprintf_r+0xd2>
  401b6e:	bf00      	nop
  401b70:	004045b4 	.word	0x004045b4
  401b74:	00404584 	.word	0x00404584
  401b78:	00404598 	.word	0x00404598
  401b7c:	f89b 3000 	ldrb.w	r3, [fp]
  401b80:	2b2a      	cmp	r3, #42	; 0x2a
  401b82:	f10b 0001 	add.w	r0, fp, #1
  401b86:	f000 830f 	beq.w	4021a8 <_vfiprintf_r+0xbec>
  401b8a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401b8e:	2a09      	cmp	r2, #9
  401b90:	4683      	mov	fp, r0
  401b92:	f04f 0600 	mov.w	r6, #0
  401b96:	f63f ad7c 	bhi.w	401692 <_vfiprintf_r+0xd6>
  401b9a:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401b9e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401ba2:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  401ba6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401baa:	2a09      	cmp	r2, #9
  401bac:	d9f5      	bls.n	401b9a <_vfiprintf_r+0x5de>
  401bae:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  401bb2:	e56e      	b.n	401692 <_vfiprintf_r+0xd6>
  401bb4:	f018 0f20 	tst.w	r8, #32
  401bb8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401bbc:	f000 8283 	beq.w	4020c6 <_vfiprintf_r+0xb0a>
  401bc0:	9a04      	ldr	r2, [sp, #16]
  401bc2:	9902      	ldr	r1, [sp, #8]
  401bc4:	6813      	ldr	r3, [r2, #0]
  401bc6:	17cf      	asrs	r7, r1, #31
  401bc8:	4608      	mov	r0, r1
  401bca:	3204      	adds	r2, #4
  401bcc:	4639      	mov	r1, r7
  401bce:	9204      	str	r2, [sp, #16]
  401bd0:	e9c3 0100 	strd	r0, r1, [r3]
  401bd4:	e524      	b.n	401620 <_vfiprintf_r+0x64>
  401bd6:	4658      	mov	r0, fp
  401bd8:	f89b 3000 	ldrb.w	r3, [fp]
  401bdc:	2900      	cmp	r1, #0
  401bde:	f47f ad56 	bne.w	40168e <_vfiprintf_r+0xd2>
  401be2:	2120      	movs	r1, #32
  401be4:	e553      	b.n	40168e <_vfiprintf_r+0xd2>
  401be6:	f048 0801 	orr.w	r8, r8, #1
  401bea:	4658      	mov	r0, fp
  401bec:	f89b 3000 	ldrb.w	r3, [fp]
  401bf0:	e54d      	b.n	40168e <_vfiprintf_r+0xd2>
  401bf2:	9503      	str	r5, [sp, #12]
  401bf4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401bf8:	2b00      	cmp	r3, #0
  401bfa:	f000 809c 	beq.w	401d36 <_vfiprintf_r+0x77a>
  401bfe:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401c02:	f04f 0300 	mov.w	r3, #0
  401c06:	2601      	movs	r6, #1
  401c08:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401c0c:	ab10      	add	r3, sp, #64	; 0x40
  401c0e:	46b1      	mov	r9, r6
  401c10:	9307      	str	r3, [sp, #28]
  401c12:	e71c      	b.n	401a4e <_vfiprintf_r+0x492>
  401c14:	9801      	ldr	r0, [sp, #4]
  401c16:	9900      	ldr	r1, [sp, #0]
  401c18:	9308      	str	r3, [sp, #32]
  401c1a:	aa0d      	add	r2, sp, #52	; 0x34
  401c1c:	f7ff fc92 	bl	401544 <__sprint_r.part.0>
  401c20:	2800      	cmp	r0, #0
  401c22:	f040 808f 	bne.w	401d44 <_vfiprintf_r+0x788>
  401c26:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c2a:	9b08      	ldr	r3, [sp, #32]
  401c2c:	f101 0e01 	add.w	lr, r1, #1
  401c30:	46d4      	mov	ip, sl
  401c32:	e61c      	b.n	40186e <_vfiprintf_r+0x2b2>
  401c34:	990e      	ldr	r1, [sp, #56]	; 0x38
  401c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c38:	1c48      	adds	r0, r1, #1
  401c3a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401c3e:	b16b      	cbz	r3, 401c5c <_vfiprintf_r+0x6a0>
  401c40:	3201      	adds	r2, #1
  401c42:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  401c46:	2101      	movs	r1, #1
  401c48:	2807      	cmp	r0, #7
  401c4a:	920f      	str	r2, [sp, #60]	; 0x3c
  401c4c:	900e      	str	r0, [sp, #56]	; 0x38
  401c4e:	6023      	str	r3, [r4, #0]
  401c50:	6061      	str	r1, [r4, #4]
  401c52:	f300 8134 	bgt.w	401ebe <_vfiprintf_r+0x902>
  401c56:	4601      	mov	r1, r0
  401c58:	3408      	adds	r4, #8
  401c5a:	3001      	adds	r0, #1
  401c5c:	9b05      	ldr	r3, [sp, #20]
  401c5e:	b163      	cbz	r3, 401c7a <_vfiprintf_r+0x6be>
  401c60:	3202      	adds	r2, #2
  401c62:	a90c      	add	r1, sp, #48	; 0x30
  401c64:	2302      	movs	r3, #2
  401c66:	2807      	cmp	r0, #7
  401c68:	920f      	str	r2, [sp, #60]	; 0x3c
  401c6a:	900e      	str	r0, [sp, #56]	; 0x38
  401c6c:	e884 000a 	stmia.w	r4, {r1, r3}
  401c70:	f300 8134 	bgt.w	401edc <_vfiprintf_r+0x920>
  401c74:	4601      	mov	r1, r0
  401c76:	3408      	adds	r4, #8
  401c78:	3001      	adds	r0, #1
  401c7a:	9b06      	ldr	r3, [sp, #24]
  401c7c:	2b80      	cmp	r3, #128	; 0x80
  401c7e:	f000 80d4 	beq.w	401e2a <_vfiprintf_r+0x86e>
  401c82:	ebc9 070c 	rsb	r7, r9, ip
  401c86:	2f00      	cmp	r7, #0
  401c88:	dd2b      	ble.n	401ce2 <_vfiprintf_r+0x726>
  401c8a:	2f10      	cmp	r7, #16
  401c8c:	4daa      	ldr	r5, [pc, #680]	; (401f38 <_vfiprintf_r+0x97c>)
  401c8e:	dd1f      	ble.n	401cd0 <_vfiprintf_r+0x714>
  401c90:	46a6      	mov	lr, r4
  401c92:	2310      	movs	r3, #16
  401c94:	9c01      	ldr	r4, [sp, #4]
  401c96:	e007      	b.n	401ca8 <_vfiprintf_r+0x6ec>
  401c98:	f101 0c02 	add.w	ip, r1, #2
  401c9c:	f10e 0e08 	add.w	lr, lr, #8
  401ca0:	4601      	mov	r1, r0
  401ca2:	3f10      	subs	r7, #16
  401ca4:	2f10      	cmp	r7, #16
  401ca6:	dd11      	ble.n	401ccc <_vfiprintf_r+0x710>
  401ca8:	1c48      	adds	r0, r1, #1
  401caa:	3210      	adds	r2, #16
  401cac:	2807      	cmp	r0, #7
  401cae:	920f      	str	r2, [sp, #60]	; 0x3c
  401cb0:	f8ce 5000 	str.w	r5, [lr]
  401cb4:	f8ce 3004 	str.w	r3, [lr, #4]
  401cb8:	900e      	str	r0, [sp, #56]	; 0x38
  401cba:	dded      	ble.n	401c98 <_vfiprintf_r+0x6dc>
  401cbc:	bb6a      	cbnz	r2, 401d1a <_vfiprintf_r+0x75e>
  401cbe:	3f10      	subs	r7, #16
  401cc0:	2f10      	cmp	r7, #16
  401cc2:	f04f 0c01 	mov.w	ip, #1
  401cc6:	4611      	mov	r1, r2
  401cc8:	46d6      	mov	lr, sl
  401cca:	dced      	bgt.n	401ca8 <_vfiprintf_r+0x6ec>
  401ccc:	4674      	mov	r4, lr
  401cce:	4660      	mov	r0, ip
  401cd0:	443a      	add	r2, r7
  401cd2:	2807      	cmp	r0, #7
  401cd4:	920f      	str	r2, [sp, #60]	; 0x3c
  401cd6:	e884 00a0 	stmia.w	r4, {r5, r7}
  401cda:	900e      	str	r0, [sp, #56]	; 0x38
  401cdc:	dc3b      	bgt.n	401d56 <_vfiprintf_r+0x79a>
  401cde:	3408      	adds	r4, #8
  401ce0:	3001      	adds	r0, #1
  401ce2:	eb02 0309 	add.w	r3, r2, r9
  401ce6:	9a07      	ldr	r2, [sp, #28]
  401ce8:	930f      	str	r3, [sp, #60]	; 0x3c
  401cea:	2807      	cmp	r0, #7
  401cec:	e884 0204 	stmia.w	r4, {r2, r9}
  401cf0:	900e      	str	r0, [sp, #56]	; 0x38
  401cf2:	dd3d      	ble.n	401d70 <_vfiprintf_r+0x7b4>
  401cf4:	2b00      	cmp	r3, #0
  401cf6:	f040 813e 	bne.w	401f76 <_vfiprintf_r+0x9ba>
  401cfa:	f018 0f04 	tst.w	r8, #4
  401cfe:	930e      	str	r3, [sp, #56]	; 0x38
  401d00:	f040 812f 	bne.w	401f62 <_vfiprintf_r+0x9a6>
  401d04:	9b02      	ldr	r3, [sp, #8]
  401d06:	9a03      	ldr	r2, [sp, #12]
  401d08:	4296      	cmp	r6, r2
  401d0a:	bfac      	ite	ge
  401d0c:	199b      	addge	r3, r3, r6
  401d0e:	189b      	addlt	r3, r3, r2
  401d10:	9302      	str	r3, [sp, #8]
  401d12:	2300      	movs	r3, #0
  401d14:	930e      	str	r3, [sp, #56]	; 0x38
  401d16:	4654      	mov	r4, sl
  401d18:	e482      	b.n	401620 <_vfiprintf_r+0x64>
  401d1a:	4620      	mov	r0, r4
  401d1c:	9900      	ldr	r1, [sp, #0]
  401d1e:	9305      	str	r3, [sp, #20]
  401d20:	aa0d      	add	r2, sp, #52	; 0x34
  401d22:	f7ff fc0f 	bl	401544 <__sprint_r.part.0>
  401d26:	b968      	cbnz	r0, 401d44 <_vfiprintf_r+0x788>
  401d28:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d2c:	9b05      	ldr	r3, [sp, #20]
  401d2e:	f101 0c01 	add.w	ip, r1, #1
  401d32:	46d6      	mov	lr, sl
  401d34:	e7b5      	b.n	401ca2 <_vfiprintf_r+0x6e6>
  401d36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401d38:	b123      	cbz	r3, 401d44 <_vfiprintf_r+0x788>
  401d3a:	9801      	ldr	r0, [sp, #4]
  401d3c:	9900      	ldr	r1, [sp, #0]
  401d3e:	aa0d      	add	r2, sp, #52	; 0x34
  401d40:	f7ff fc00 	bl	401544 <__sprint_r.part.0>
  401d44:	9b00      	ldr	r3, [sp, #0]
  401d46:	899b      	ldrh	r3, [r3, #12]
  401d48:	065b      	lsls	r3, r3, #25
  401d4a:	f53f ad22 	bmi.w	401792 <_vfiprintf_r+0x1d6>
  401d4e:	9802      	ldr	r0, [sp, #8]
  401d50:	b02b      	add	sp, #172	; 0xac
  401d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d56:	2a00      	cmp	r2, #0
  401d58:	f040 8191 	bne.w	40207e <_vfiprintf_r+0xac2>
  401d5c:	2201      	movs	r2, #1
  401d5e:	9907      	ldr	r1, [sp, #28]
  401d60:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  401d64:	464b      	mov	r3, r9
  401d66:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401d6a:	911a      	str	r1, [sp, #104]	; 0x68
  401d6c:	920e      	str	r2, [sp, #56]	; 0x38
  401d6e:	4654      	mov	r4, sl
  401d70:	f104 0208 	add.w	r2, r4, #8
  401d74:	f018 0f04 	tst.w	r8, #4
  401d78:	d039      	beq.n	401dee <_vfiprintf_r+0x832>
  401d7a:	9903      	ldr	r1, [sp, #12]
  401d7c:	1b8d      	subs	r5, r1, r6
  401d7e:	2d00      	cmp	r5, #0
  401d80:	dd35      	ble.n	401dee <_vfiprintf_r+0x832>
  401d82:	2d10      	cmp	r5, #16
  401d84:	f340 8202 	ble.w	40218c <_vfiprintf_r+0xbd0>
  401d88:	980e      	ldr	r0, [sp, #56]	; 0x38
  401d8a:	4f6c      	ldr	r7, [pc, #432]	; (401f3c <_vfiprintf_r+0x980>)
  401d8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401d90:	f8dd 9000 	ldr.w	r9, [sp]
  401d94:	2410      	movs	r4, #16
  401d96:	e006      	b.n	401da6 <_vfiprintf_r+0x7ea>
  401d98:	f100 0e02 	add.w	lr, r0, #2
  401d9c:	3208      	adds	r2, #8
  401d9e:	4608      	mov	r0, r1
  401da0:	3d10      	subs	r5, #16
  401da2:	2d10      	cmp	r5, #16
  401da4:	dd10      	ble.n	401dc8 <_vfiprintf_r+0x80c>
  401da6:	1c41      	adds	r1, r0, #1
  401da8:	3310      	adds	r3, #16
  401daa:	2907      	cmp	r1, #7
  401dac:	930f      	str	r3, [sp, #60]	; 0x3c
  401dae:	6017      	str	r7, [r2, #0]
  401db0:	6054      	str	r4, [r2, #4]
  401db2:	910e      	str	r1, [sp, #56]	; 0x38
  401db4:	ddf0      	ble.n	401d98 <_vfiprintf_r+0x7dc>
  401db6:	2b00      	cmp	r3, #0
  401db8:	d12a      	bne.n	401e10 <_vfiprintf_r+0x854>
  401dba:	3d10      	subs	r5, #16
  401dbc:	2d10      	cmp	r5, #16
  401dbe:	f04f 0e01 	mov.w	lr, #1
  401dc2:	4618      	mov	r0, r3
  401dc4:	4652      	mov	r2, sl
  401dc6:	dcee      	bgt.n	401da6 <_vfiprintf_r+0x7ea>
  401dc8:	442b      	add	r3, r5
  401dca:	f1be 0f07 	cmp.w	lr, #7
  401dce:	930f      	str	r3, [sp, #60]	; 0x3c
  401dd0:	6017      	str	r7, [r2, #0]
  401dd2:	6055      	str	r5, [r2, #4]
  401dd4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401dd8:	dd09      	ble.n	401dee <_vfiprintf_r+0x832>
  401dda:	2b00      	cmp	r3, #0
  401ddc:	d092      	beq.n	401d04 <_vfiprintf_r+0x748>
  401dde:	9801      	ldr	r0, [sp, #4]
  401de0:	9900      	ldr	r1, [sp, #0]
  401de2:	aa0d      	add	r2, sp, #52	; 0x34
  401de4:	f7ff fbae 	bl	401544 <__sprint_r.part.0>
  401de8:	2800      	cmp	r0, #0
  401dea:	d1ab      	bne.n	401d44 <_vfiprintf_r+0x788>
  401dec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401dee:	9a02      	ldr	r2, [sp, #8]
  401df0:	9903      	ldr	r1, [sp, #12]
  401df2:	428e      	cmp	r6, r1
  401df4:	bfac      	ite	ge
  401df6:	1992      	addge	r2, r2, r6
  401df8:	1852      	addlt	r2, r2, r1
  401dfa:	9202      	str	r2, [sp, #8]
  401dfc:	2b00      	cmp	r3, #0
  401dfe:	d088      	beq.n	401d12 <_vfiprintf_r+0x756>
  401e00:	9801      	ldr	r0, [sp, #4]
  401e02:	9900      	ldr	r1, [sp, #0]
  401e04:	aa0d      	add	r2, sp, #52	; 0x34
  401e06:	f7ff fb9d 	bl	401544 <__sprint_r.part.0>
  401e0a:	2800      	cmp	r0, #0
  401e0c:	d081      	beq.n	401d12 <_vfiprintf_r+0x756>
  401e0e:	e799      	b.n	401d44 <_vfiprintf_r+0x788>
  401e10:	4640      	mov	r0, r8
  401e12:	4649      	mov	r1, r9
  401e14:	aa0d      	add	r2, sp, #52	; 0x34
  401e16:	f7ff fb95 	bl	401544 <__sprint_r.part.0>
  401e1a:	2800      	cmp	r0, #0
  401e1c:	d192      	bne.n	401d44 <_vfiprintf_r+0x788>
  401e1e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401e22:	f100 0e01 	add.w	lr, r0, #1
  401e26:	4652      	mov	r2, sl
  401e28:	e7ba      	b.n	401da0 <_vfiprintf_r+0x7e4>
  401e2a:	9b03      	ldr	r3, [sp, #12]
  401e2c:	1b9f      	subs	r7, r3, r6
  401e2e:	2f00      	cmp	r7, #0
  401e30:	f77f af27 	ble.w	401c82 <_vfiprintf_r+0x6c6>
  401e34:	2f10      	cmp	r7, #16
  401e36:	4d40      	ldr	r5, [pc, #256]	; (401f38 <_vfiprintf_r+0x97c>)
  401e38:	f340 81b4 	ble.w	4021a4 <_vfiprintf_r+0xbe8>
  401e3c:	4620      	mov	r0, r4
  401e3e:	2310      	movs	r3, #16
  401e40:	4664      	mov	r4, ip
  401e42:	4684      	mov	ip, r0
  401e44:	e007      	b.n	401e56 <_vfiprintf_r+0x89a>
  401e46:	f101 0e02 	add.w	lr, r1, #2
  401e4a:	f10c 0c08 	add.w	ip, ip, #8
  401e4e:	4601      	mov	r1, r0
  401e50:	3f10      	subs	r7, #16
  401e52:	2f10      	cmp	r7, #16
  401e54:	dd11      	ble.n	401e7a <_vfiprintf_r+0x8be>
  401e56:	1c48      	adds	r0, r1, #1
  401e58:	3210      	adds	r2, #16
  401e5a:	2807      	cmp	r0, #7
  401e5c:	920f      	str	r2, [sp, #60]	; 0x3c
  401e5e:	f8cc 5000 	str.w	r5, [ip]
  401e62:	f8cc 3004 	str.w	r3, [ip, #4]
  401e66:	900e      	str	r0, [sp, #56]	; 0x38
  401e68:	dded      	ble.n	401e46 <_vfiprintf_r+0x88a>
  401e6a:	b9c2      	cbnz	r2, 401e9e <_vfiprintf_r+0x8e2>
  401e6c:	3f10      	subs	r7, #16
  401e6e:	2f10      	cmp	r7, #16
  401e70:	f04f 0e01 	mov.w	lr, #1
  401e74:	4611      	mov	r1, r2
  401e76:	46d4      	mov	ip, sl
  401e78:	dced      	bgt.n	401e56 <_vfiprintf_r+0x89a>
  401e7a:	4663      	mov	r3, ip
  401e7c:	46a4      	mov	ip, r4
  401e7e:	461c      	mov	r4, r3
  401e80:	443a      	add	r2, r7
  401e82:	f1be 0f07 	cmp.w	lr, #7
  401e86:	920f      	str	r2, [sp, #60]	; 0x3c
  401e88:	e884 00a0 	stmia.w	r4, {r5, r7}
  401e8c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401e90:	f300 80ef 	bgt.w	402072 <_vfiprintf_r+0xab6>
  401e94:	3408      	adds	r4, #8
  401e96:	f10e 0001 	add.w	r0, lr, #1
  401e9a:	4671      	mov	r1, lr
  401e9c:	e6f1      	b.n	401c82 <_vfiprintf_r+0x6c6>
  401e9e:	9801      	ldr	r0, [sp, #4]
  401ea0:	9900      	ldr	r1, [sp, #0]
  401ea2:	9305      	str	r3, [sp, #20]
  401ea4:	aa0d      	add	r2, sp, #52	; 0x34
  401ea6:	f7ff fb4d 	bl	401544 <__sprint_r.part.0>
  401eaa:	2800      	cmp	r0, #0
  401eac:	f47f af4a 	bne.w	401d44 <_vfiprintf_r+0x788>
  401eb0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401eb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401eb4:	9b05      	ldr	r3, [sp, #20]
  401eb6:	f101 0e01 	add.w	lr, r1, #1
  401eba:	46d4      	mov	ip, sl
  401ebc:	e7c8      	b.n	401e50 <_vfiprintf_r+0x894>
  401ebe:	2a00      	cmp	r2, #0
  401ec0:	f040 80c6 	bne.w	402050 <_vfiprintf_r+0xa94>
  401ec4:	9b05      	ldr	r3, [sp, #20]
  401ec6:	2b00      	cmp	r3, #0
  401ec8:	f000 8086 	beq.w	401fd8 <_vfiprintf_r+0xa1c>
  401ecc:	aa0c      	add	r2, sp, #48	; 0x30
  401ece:	2302      	movs	r3, #2
  401ed0:	921a      	str	r2, [sp, #104]	; 0x68
  401ed2:	4608      	mov	r0, r1
  401ed4:	931b      	str	r3, [sp, #108]	; 0x6c
  401ed6:	461a      	mov	r2, r3
  401ed8:	4654      	mov	r4, sl
  401eda:	e6cb      	b.n	401c74 <_vfiprintf_r+0x6b8>
  401edc:	2a00      	cmp	r2, #0
  401ede:	f040 80a6 	bne.w	40202e <_vfiprintf_r+0xa72>
  401ee2:	2001      	movs	r0, #1
  401ee4:	4611      	mov	r1, r2
  401ee6:	4654      	mov	r4, sl
  401ee8:	e6c7      	b.n	401c7a <_vfiprintf_r+0x6be>
  401eea:	bb03      	cbnz	r3, 401f2e <_vfiprintf_r+0x972>
  401eec:	f018 0f01 	tst.w	r8, #1
  401ef0:	d01d      	beq.n	401f2e <_vfiprintf_r+0x972>
  401ef2:	ab2a      	add	r3, sp, #168	; 0xa8
  401ef4:	2230      	movs	r2, #48	; 0x30
  401ef6:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401efa:	ebc3 090a 	rsb	r9, r3, sl
  401efe:	9307      	str	r3, [sp, #28]
  401f00:	e48e      	b.n	401820 <_vfiprintf_r+0x264>
  401f02:	9809      	ldr	r0, [sp, #36]	; 0x24
  401f04:	46d1      	mov	r9, sl
  401f06:	0933      	lsrs	r3, r6, #4
  401f08:	f006 010f 	and.w	r1, r6, #15
  401f0c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401f10:	093a      	lsrs	r2, r7, #4
  401f12:	461e      	mov	r6, r3
  401f14:	4617      	mov	r7, r2
  401f16:	5c43      	ldrb	r3, [r0, r1]
  401f18:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401f1c:	ea56 0307 	orrs.w	r3, r6, r7
  401f20:	d1f1      	bne.n	401f06 <_vfiprintf_r+0x94a>
  401f22:	464b      	mov	r3, r9
  401f24:	f8cd 901c 	str.w	r9, [sp, #28]
  401f28:	ebc3 090a 	rsb	r9, r3, sl
  401f2c:	e478      	b.n	401820 <_vfiprintf_r+0x264>
  401f2e:	f8cd a01c 	str.w	sl, [sp, #28]
  401f32:	e475      	b.n	401820 <_vfiprintf_r+0x264>
  401f34:	2302      	movs	r3, #2
  401f36:	e444      	b.n	4017c2 <_vfiprintf_r+0x206>
  401f38:	00404574 	.word	0x00404574
  401f3c:	004045b4 	.word	0x004045b4
  401f40:	2a00      	cmp	r2, #0
  401f42:	f040 80d7 	bne.w	4020f4 <_vfiprintf_r+0xb38>
  401f46:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401f4a:	2b00      	cmp	r3, #0
  401f4c:	f000 80ae 	beq.w	4020ac <_vfiprintf_r+0xaf0>
  401f50:	2301      	movs	r3, #1
  401f52:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401f56:	4618      	mov	r0, r3
  401f58:	931b      	str	r3, [sp, #108]	; 0x6c
  401f5a:	461a      	mov	r2, r3
  401f5c:	911a      	str	r1, [sp, #104]	; 0x68
  401f5e:	4654      	mov	r4, sl
  401f60:	e679      	b.n	401c56 <_vfiprintf_r+0x69a>
  401f62:	9a03      	ldr	r2, [sp, #12]
  401f64:	1b95      	subs	r5, r2, r6
  401f66:	2d00      	cmp	r5, #0
  401f68:	4652      	mov	r2, sl
  401f6a:	f73f af0a 	bgt.w	401d82 <_vfiprintf_r+0x7c6>
  401f6e:	e6c9      	b.n	401d04 <_vfiprintf_r+0x748>
  401f70:	465d      	mov	r5, fp
  401f72:	f7ff bb7c 	b.w	40166e <_vfiprintf_r+0xb2>
  401f76:	9801      	ldr	r0, [sp, #4]
  401f78:	9900      	ldr	r1, [sp, #0]
  401f7a:	aa0d      	add	r2, sp, #52	; 0x34
  401f7c:	f7ff fae2 	bl	401544 <__sprint_r.part.0>
  401f80:	2800      	cmp	r0, #0
  401f82:	f47f aedf 	bne.w	401d44 <_vfiprintf_r+0x788>
  401f86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401f88:	4652      	mov	r2, sl
  401f8a:	e6f3      	b.n	401d74 <_vfiprintf_r+0x7b8>
  401f8c:	9904      	ldr	r1, [sp, #16]
  401f8e:	460a      	mov	r2, r1
  401f90:	3204      	adds	r2, #4
  401f92:	680e      	ldr	r6, [r1, #0]
  401f94:	9204      	str	r2, [sp, #16]
  401f96:	2700      	movs	r7, #0
  401f98:	e413      	b.n	4017c2 <_vfiprintf_r+0x206>
  401f9a:	3204      	adds	r2, #4
  401f9c:	681e      	ldr	r6, [r3, #0]
  401f9e:	9204      	str	r2, [sp, #16]
  401fa0:	2301      	movs	r3, #1
  401fa2:	2700      	movs	r7, #0
  401fa4:	e40d      	b.n	4017c2 <_vfiprintf_r+0x206>
  401fa6:	6816      	ldr	r6, [r2, #0]
  401fa8:	3204      	adds	r2, #4
  401faa:	9204      	str	r2, [sp, #16]
  401fac:	2700      	movs	r7, #0
  401fae:	e52d      	b.n	401a0c <_vfiprintf_r+0x450>
  401fb0:	9a04      	ldr	r2, [sp, #16]
  401fb2:	6816      	ldr	r6, [r2, #0]
  401fb4:	4613      	mov	r3, r2
  401fb6:	3304      	adds	r3, #4
  401fb8:	17f7      	asrs	r7, r6, #31
  401fba:	9304      	str	r3, [sp, #16]
  401fbc:	4632      	mov	r2, r6
  401fbe:	463b      	mov	r3, r7
  401fc0:	e4bf      	b.n	401942 <_vfiprintf_r+0x386>
  401fc2:	9801      	ldr	r0, [sp, #4]
  401fc4:	9900      	ldr	r1, [sp, #0]
  401fc6:	aa0d      	add	r2, sp, #52	; 0x34
  401fc8:	f7ff fabc 	bl	401544 <__sprint_r.part.0>
  401fcc:	2800      	cmp	r0, #0
  401fce:	f47f aeb9 	bne.w	401d44 <_vfiprintf_r+0x788>
  401fd2:	4654      	mov	r4, sl
  401fd4:	f7ff bbbe 	b.w	401754 <_vfiprintf_r+0x198>
  401fd8:	4608      	mov	r0, r1
  401fda:	4654      	mov	r4, sl
  401fdc:	4611      	mov	r1, r2
  401fde:	e64c      	b.n	401c7a <_vfiprintf_r+0x6be>
  401fe0:	46d1      	mov	r9, sl
  401fe2:	f8cd c014 	str.w	ip, [sp, #20]
  401fe6:	4630      	mov	r0, r6
  401fe8:	4639      	mov	r1, r7
  401fea:	220a      	movs	r2, #10
  401fec:	2300      	movs	r3, #0
  401fee:	f001 feab 	bl	403d48 <__aeabi_uldivmod>
  401ff2:	3230      	adds	r2, #48	; 0x30
  401ff4:	4630      	mov	r0, r6
  401ff6:	4639      	mov	r1, r7
  401ff8:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401ffc:	2300      	movs	r3, #0
  401ffe:	220a      	movs	r2, #10
  402000:	f001 fea2 	bl	403d48 <__aeabi_uldivmod>
  402004:	4606      	mov	r6, r0
  402006:	460f      	mov	r7, r1
  402008:	ea56 0307 	orrs.w	r3, r6, r7
  40200c:	d1eb      	bne.n	401fe6 <_vfiprintf_r+0xa2a>
  40200e:	f8dd c014 	ldr.w	ip, [sp, #20]
  402012:	e786      	b.n	401f22 <_vfiprintf_r+0x966>
  402014:	2b30      	cmp	r3, #48	; 0x30
  402016:	9b07      	ldr	r3, [sp, #28]
  402018:	d086      	beq.n	401f28 <_vfiprintf_r+0x96c>
  40201a:	3b01      	subs	r3, #1
  40201c:	461a      	mov	r2, r3
  40201e:	9307      	str	r3, [sp, #28]
  402020:	2330      	movs	r3, #48	; 0x30
  402022:	ebc2 090a 	rsb	r9, r2, sl
  402026:	f801 3c01 	strb.w	r3, [r1, #-1]
  40202a:	f7ff bbf9 	b.w	401820 <_vfiprintf_r+0x264>
  40202e:	9801      	ldr	r0, [sp, #4]
  402030:	9900      	ldr	r1, [sp, #0]
  402032:	f8cd c014 	str.w	ip, [sp, #20]
  402036:	aa0d      	add	r2, sp, #52	; 0x34
  402038:	f7ff fa84 	bl	401544 <__sprint_r.part.0>
  40203c:	2800      	cmp	r0, #0
  40203e:	f47f ae81 	bne.w	401d44 <_vfiprintf_r+0x788>
  402042:	990e      	ldr	r1, [sp, #56]	; 0x38
  402044:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402046:	f8dd c014 	ldr.w	ip, [sp, #20]
  40204a:	1c48      	adds	r0, r1, #1
  40204c:	4654      	mov	r4, sl
  40204e:	e614      	b.n	401c7a <_vfiprintf_r+0x6be>
  402050:	9801      	ldr	r0, [sp, #4]
  402052:	9900      	ldr	r1, [sp, #0]
  402054:	f8cd c020 	str.w	ip, [sp, #32]
  402058:	aa0d      	add	r2, sp, #52	; 0x34
  40205a:	f7ff fa73 	bl	401544 <__sprint_r.part.0>
  40205e:	2800      	cmp	r0, #0
  402060:	f47f ae70 	bne.w	401d44 <_vfiprintf_r+0x788>
  402064:	990e      	ldr	r1, [sp, #56]	; 0x38
  402066:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402068:	f8dd c020 	ldr.w	ip, [sp, #32]
  40206c:	1c48      	adds	r0, r1, #1
  40206e:	4654      	mov	r4, sl
  402070:	e5f4      	b.n	401c5c <_vfiprintf_r+0x6a0>
  402072:	2a00      	cmp	r2, #0
  402074:	d167      	bne.n	402146 <_vfiprintf_r+0xb8a>
  402076:	2001      	movs	r0, #1
  402078:	4611      	mov	r1, r2
  40207a:	4654      	mov	r4, sl
  40207c:	e601      	b.n	401c82 <_vfiprintf_r+0x6c6>
  40207e:	9801      	ldr	r0, [sp, #4]
  402080:	9900      	ldr	r1, [sp, #0]
  402082:	aa0d      	add	r2, sp, #52	; 0x34
  402084:	f7ff fa5e 	bl	401544 <__sprint_r.part.0>
  402088:	2800      	cmp	r0, #0
  40208a:	f47f ae5b 	bne.w	401d44 <_vfiprintf_r+0x788>
  40208e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402090:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402092:	3001      	adds	r0, #1
  402094:	4654      	mov	r4, sl
  402096:	e624      	b.n	401ce2 <_vfiprintf_r+0x726>
  402098:	252d      	movs	r5, #45	; 0x2d
  40209a:	4276      	negs	r6, r6
  40209c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4020a0:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  4020a4:	46e1      	mov	r9, ip
  4020a6:	2301      	movs	r3, #1
  4020a8:	f7ff bb91 	b.w	4017ce <_vfiprintf_r+0x212>
  4020ac:	9b05      	ldr	r3, [sp, #20]
  4020ae:	4611      	mov	r1, r2
  4020b0:	2001      	movs	r0, #1
  4020b2:	4654      	mov	r4, sl
  4020b4:	2b00      	cmp	r3, #0
  4020b6:	f43f ade4 	beq.w	401c82 <_vfiprintf_r+0x6c6>
  4020ba:	aa0c      	add	r2, sp, #48	; 0x30
  4020bc:	2302      	movs	r3, #2
  4020be:	e88a 000c 	stmia.w	sl, {r2, r3}
  4020c2:	461a      	mov	r2, r3
  4020c4:	e5d6      	b.n	401c74 <_vfiprintf_r+0x6b8>
  4020c6:	f018 0f10 	tst.w	r8, #16
  4020ca:	d10b      	bne.n	4020e4 <_vfiprintf_r+0xb28>
  4020cc:	f018 0f40 	tst.w	r8, #64	; 0x40
  4020d0:	d008      	beq.n	4020e4 <_vfiprintf_r+0xb28>
  4020d2:	9a04      	ldr	r2, [sp, #16]
  4020d4:	6813      	ldr	r3, [r2, #0]
  4020d6:	3204      	adds	r2, #4
  4020d8:	9204      	str	r2, [sp, #16]
  4020da:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4020de:	801a      	strh	r2, [r3, #0]
  4020e0:	f7ff ba9e 	b.w	401620 <_vfiprintf_r+0x64>
  4020e4:	9a04      	ldr	r2, [sp, #16]
  4020e6:	6813      	ldr	r3, [r2, #0]
  4020e8:	3204      	adds	r2, #4
  4020ea:	9204      	str	r2, [sp, #16]
  4020ec:	9a02      	ldr	r2, [sp, #8]
  4020ee:	601a      	str	r2, [r3, #0]
  4020f0:	f7ff ba96 	b.w	401620 <_vfiprintf_r+0x64>
  4020f4:	9801      	ldr	r0, [sp, #4]
  4020f6:	9900      	ldr	r1, [sp, #0]
  4020f8:	f8cd c020 	str.w	ip, [sp, #32]
  4020fc:	aa0d      	add	r2, sp, #52	; 0x34
  4020fe:	f7ff fa21 	bl	401544 <__sprint_r.part.0>
  402102:	2800      	cmp	r0, #0
  402104:	f47f ae1e 	bne.w	401d44 <_vfiprintf_r+0x788>
  402108:	990e      	ldr	r1, [sp, #56]	; 0x38
  40210a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40210c:	f8dd c020 	ldr.w	ip, [sp, #32]
  402110:	1c48      	adds	r0, r1, #1
  402112:	4654      	mov	r4, sl
  402114:	e591      	b.n	401c3a <_vfiprintf_r+0x67e>
  402116:	f048 0820 	orr.w	r8, r8, #32
  40211a:	f10b 0001 	add.w	r0, fp, #1
  40211e:	f89b 3001 	ldrb.w	r3, [fp, #1]
  402122:	f7ff bab4 	b.w	40168e <_vfiprintf_r+0xd2>
  402126:	426d      	negs	r5, r5
  402128:	9304      	str	r3, [sp, #16]
  40212a:	4658      	mov	r0, fp
  40212c:	f7ff bbc6 	b.w	4018bc <_vfiprintf_r+0x300>
  402130:	9807      	ldr	r0, [sp, #28]
  402132:	9604      	str	r6, [sp, #16]
  402134:	f001 fc46 	bl	4039c4 <strlen>
  402138:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  40213c:	4681      	mov	r9, r0
  40213e:	f04f 0c00 	mov.w	ip, #0
  402142:	f7ff bb6d 	b.w	401820 <_vfiprintf_r+0x264>
  402146:	9801      	ldr	r0, [sp, #4]
  402148:	9900      	ldr	r1, [sp, #0]
  40214a:	f8cd c014 	str.w	ip, [sp, #20]
  40214e:	aa0d      	add	r2, sp, #52	; 0x34
  402150:	f7ff f9f8 	bl	401544 <__sprint_r.part.0>
  402154:	2800      	cmp	r0, #0
  402156:	f47f adf5 	bne.w	401d44 <_vfiprintf_r+0x788>
  40215a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40215c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40215e:	f8dd c014 	ldr.w	ip, [sp, #20]
  402162:	1c48      	adds	r0, r1, #1
  402164:	4654      	mov	r4, sl
  402166:	e58c      	b.n	401c82 <_vfiprintf_r+0x6c6>
  402168:	990e      	ldr	r1, [sp, #56]	; 0x38
  40216a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40216c:	4f15      	ldr	r7, [pc, #84]	; (4021c4 <_vfiprintf_r+0xc08>)
  40216e:	3101      	adds	r1, #1
  402170:	f7ff bb98 	b.w	4018a4 <_vfiprintf_r+0x2e8>
  402174:	f1bc 0f06 	cmp.w	ip, #6
  402178:	bf28      	it	cs
  40217a:	f04f 0c06 	movcs.w	ip, #6
  40217e:	4b12      	ldr	r3, [pc, #72]	; (4021c8 <_vfiprintf_r+0xc0c>)
  402180:	9604      	str	r6, [sp, #16]
  402182:	46e1      	mov	r9, ip
  402184:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  402188:	9307      	str	r3, [sp, #28]
  40218a:	e460      	b.n	401a4e <_vfiprintf_r+0x492>
  40218c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40218e:	4f0d      	ldr	r7, [pc, #52]	; (4021c4 <_vfiprintf_r+0xc08>)
  402190:	f101 0e01 	add.w	lr, r1, #1
  402194:	e618      	b.n	401dc8 <_vfiprintf_r+0x80c>
  402196:	46e1      	mov	r9, ip
  402198:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  40219c:	9604      	str	r6, [sp, #16]
  40219e:	4684      	mov	ip, r0
  4021a0:	f7ff bb3e 	b.w	401820 <_vfiprintf_r+0x264>
  4021a4:	4686      	mov	lr, r0
  4021a6:	e66b      	b.n	401e80 <_vfiprintf_r+0x8c4>
  4021a8:	9a04      	ldr	r2, [sp, #16]
  4021aa:	f89b 3001 	ldrb.w	r3, [fp, #1]
  4021ae:	6816      	ldr	r6, [r2, #0]
  4021b0:	3204      	adds	r2, #4
  4021b2:	2e00      	cmp	r6, #0
  4021b4:	9204      	str	r2, [sp, #16]
  4021b6:	f6bf aa6a 	bge.w	40168e <_vfiprintf_r+0xd2>
  4021ba:	f04f 36ff 	mov.w	r6, #4294967295
  4021be:	f7ff ba66 	b.w	40168e <_vfiprintf_r+0xd2>
  4021c2:	bf00      	nop
  4021c4:	004045b4 	.word	0x004045b4
  4021c8:	004045ac 	.word	0x004045ac

004021cc <__sbprintf>:
  4021cc:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  4021d0:	460c      	mov	r4, r1
  4021d2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4021d6:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  4021da:	69e7      	ldr	r7, [r4, #28]
  4021dc:	6e49      	ldr	r1, [r1, #100]	; 0x64
  4021de:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  4021e2:	9119      	str	r1, [sp, #100]	; 0x64
  4021e4:	ad1a      	add	r5, sp, #104	; 0x68
  4021e6:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4021ea:	f02e 0e02 	bic.w	lr, lr, #2
  4021ee:	f04f 0c00 	mov.w	ip, #0
  4021f2:	9707      	str	r7, [sp, #28]
  4021f4:	4669      	mov	r1, sp
  4021f6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4021f8:	9500      	str	r5, [sp, #0]
  4021fa:	9504      	str	r5, [sp, #16]
  4021fc:	9602      	str	r6, [sp, #8]
  4021fe:	9605      	str	r6, [sp, #20]
  402200:	f8ad e00c 	strh.w	lr, [sp, #12]
  402204:	f8ad 900e 	strh.w	r9, [sp, #14]
  402208:	9709      	str	r7, [sp, #36]	; 0x24
  40220a:	f8cd c018 	str.w	ip, [sp, #24]
  40220e:	4606      	mov	r6, r0
  402210:	f7ff f9d4 	bl	4015bc <_vfiprintf_r>
  402214:	1e05      	subs	r5, r0, #0
  402216:	db07      	blt.n	402228 <__sbprintf+0x5c>
  402218:	4630      	mov	r0, r6
  40221a:	4669      	mov	r1, sp
  40221c:	f000 f92e 	bl	40247c <_fflush_r>
  402220:	2800      	cmp	r0, #0
  402222:	bf18      	it	ne
  402224:	f04f 35ff 	movne.w	r5, #4294967295
  402228:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40222c:	065b      	lsls	r3, r3, #25
  40222e:	d503      	bpl.n	402238 <__sbprintf+0x6c>
  402230:	89a3      	ldrh	r3, [r4, #12]
  402232:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402236:	81a3      	strh	r3, [r4, #12]
  402238:	4628      	mov	r0, r5
  40223a:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40223e:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  402242:	bf00      	nop

00402244 <__swsetup_r>:
  402244:	b538      	push	{r3, r4, r5, lr}
  402246:	4b2f      	ldr	r3, [pc, #188]	; (402304 <__swsetup_r+0xc0>)
  402248:	681b      	ldr	r3, [r3, #0]
  40224a:	4605      	mov	r5, r0
  40224c:	460c      	mov	r4, r1
  40224e:	b113      	cbz	r3, 402256 <__swsetup_r+0x12>
  402250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402252:	2a00      	cmp	r2, #0
  402254:	d036      	beq.n	4022c4 <__swsetup_r+0x80>
  402256:	89a2      	ldrh	r2, [r4, #12]
  402258:	b293      	uxth	r3, r2
  40225a:	0718      	lsls	r0, r3, #28
  40225c:	d50c      	bpl.n	402278 <__swsetup_r+0x34>
  40225e:	6920      	ldr	r0, [r4, #16]
  402260:	b1a8      	cbz	r0, 40228e <__swsetup_r+0x4a>
  402262:	f013 0201 	ands.w	r2, r3, #1
  402266:	d01e      	beq.n	4022a6 <__swsetup_r+0x62>
  402268:	6963      	ldr	r3, [r4, #20]
  40226a:	2200      	movs	r2, #0
  40226c:	425b      	negs	r3, r3
  40226e:	61a3      	str	r3, [r4, #24]
  402270:	60a2      	str	r2, [r4, #8]
  402272:	b1f0      	cbz	r0, 4022b2 <__swsetup_r+0x6e>
  402274:	2000      	movs	r0, #0
  402276:	bd38      	pop	{r3, r4, r5, pc}
  402278:	06d9      	lsls	r1, r3, #27
  40227a:	d53b      	bpl.n	4022f4 <__swsetup_r+0xb0>
  40227c:	0758      	lsls	r0, r3, #29
  40227e:	d425      	bmi.n	4022cc <__swsetup_r+0x88>
  402280:	6920      	ldr	r0, [r4, #16]
  402282:	f042 0308 	orr.w	r3, r2, #8
  402286:	81a3      	strh	r3, [r4, #12]
  402288:	b29b      	uxth	r3, r3
  40228a:	2800      	cmp	r0, #0
  40228c:	d1e9      	bne.n	402262 <__swsetup_r+0x1e>
  40228e:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402292:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402296:	d0e4      	beq.n	402262 <__swsetup_r+0x1e>
  402298:	4628      	mov	r0, r5
  40229a:	4621      	mov	r1, r4
  40229c:	f000 fcf2 	bl	402c84 <__smakebuf_r>
  4022a0:	89a3      	ldrh	r3, [r4, #12]
  4022a2:	6920      	ldr	r0, [r4, #16]
  4022a4:	e7dd      	b.n	402262 <__swsetup_r+0x1e>
  4022a6:	0799      	lsls	r1, r3, #30
  4022a8:	bf58      	it	pl
  4022aa:	6962      	ldrpl	r2, [r4, #20]
  4022ac:	60a2      	str	r2, [r4, #8]
  4022ae:	2800      	cmp	r0, #0
  4022b0:	d1e0      	bne.n	402274 <__swsetup_r+0x30>
  4022b2:	89a3      	ldrh	r3, [r4, #12]
  4022b4:	061a      	lsls	r2, r3, #24
  4022b6:	d5de      	bpl.n	402276 <__swsetup_r+0x32>
  4022b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022bc:	81a3      	strh	r3, [r4, #12]
  4022be:	f04f 30ff 	mov.w	r0, #4294967295
  4022c2:	bd38      	pop	{r3, r4, r5, pc}
  4022c4:	4618      	mov	r0, r3
  4022c6:	f000 f96d 	bl	4025a4 <__sinit>
  4022ca:	e7c4      	b.n	402256 <__swsetup_r+0x12>
  4022cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4022ce:	b149      	cbz	r1, 4022e4 <__swsetup_r+0xa0>
  4022d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4022d4:	4299      	cmp	r1, r3
  4022d6:	d003      	beq.n	4022e0 <__swsetup_r+0x9c>
  4022d8:	4628      	mov	r0, r5
  4022da:	f000 fa3b 	bl	402754 <_free_r>
  4022de:	89a2      	ldrh	r2, [r4, #12]
  4022e0:	2300      	movs	r3, #0
  4022e2:	6323      	str	r3, [r4, #48]	; 0x30
  4022e4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4022e8:	2300      	movs	r3, #0
  4022ea:	6920      	ldr	r0, [r4, #16]
  4022ec:	6063      	str	r3, [r4, #4]
  4022ee:	b292      	uxth	r2, r2
  4022f0:	6020      	str	r0, [r4, #0]
  4022f2:	e7c6      	b.n	402282 <__swsetup_r+0x3e>
  4022f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4022f8:	2309      	movs	r3, #9
  4022fa:	602b      	str	r3, [r5, #0]
  4022fc:	f04f 30ff 	mov.w	r0, #4294967295
  402300:	81a2      	strh	r2, [r4, #12]
  402302:	bd38      	pop	{r3, r4, r5, pc}
  402304:	20000448 	.word	0x20000448

00402308 <register_fini>:
  402308:	4b02      	ldr	r3, [pc, #8]	; (402314 <register_fini+0xc>)
  40230a:	b113      	cbz	r3, 402312 <register_fini+0xa>
  40230c:	4802      	ldr	r0, [pc, #8]	; (402318 <register_fini+0x10>)
  40230e:	f000 b805 	b.w	40231c <atexit>
  402312:	4770      	bx	lr
  402314:	00000000 	.word	0x00000000
  402318:	004025b9 	.word	0x004025b9

0040231c <atexit>:
  40231c:	4601      	mov	r1, r0
  40231e:	2000      	movs	r0, #0
  402320:	4602      	mov	r2, r0
  402322:	4603      	mov	r3, r0
  402324:	f001 bc1c 	b.w	403b60 <__register_exitproc>

00402328 <__sflush_r>:
  402328:	898b      	ldrh	r3, [r1, #12]
  40232a:	b29a      	uxth	r2, r3
  40232c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402330:	460d      	mov	r5, r1
  402332:	0711      	lsls	r1, r2, #28
  402334:	4680      	mov	r8, r0
  402336:	d43c      	bmi.n	4023b2 <__sflush_r+0x8a>
  402338:	686a      	ldr	r2, [r5, #4]
  40233a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40233e:	2a00      	cmp	r2, #0
  402340:	81ab      	strh	r3, [r5, #12]
  402342:	dd65      	ble.n	402410 <__sflush_r+0xe8>
  402344:	6aae      	ldr	r6, [r5, #40]	; 0x28
  402346:	2e00      	cmp	r6, #0
  402348:	d04b      	beq.n	4023e2 <__sflush_r+0xba>
  40234a:	b29b      	uxth	r3, r3
  40234c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402350:	2100      	movs	r1, #0
  402352:	b292      	uxth	r2, r2
  402354:	f8d8 4000 	ldr.w	r4, [r8]
  402358:	f8c8 1000 	str.w	r1, [r8]
  40235c:	2a00      	cmp	r2, #0
  40235e:	d05b      	beq.n	402418 <__sflush_r+0xf0>
  402360:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402362:	075f      	lsls	r7, r3, #29
  402364:	d505      	bpl.n	402372 <__sflush_r+0x4a>
  402366:	6869      	ldr	r1, [r5, #4]
  402368:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40236a:	1a52      	subs	r2, r2, r1
  40236c:	b10b      	cbz	r3, 402372 <__sflush_r+0x4a>
  40236e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402370:	1ad2      	subs	r2, r2, r3
  402372:	4640      	mov	r0, r8
  402374:	69e9      	ldr	r1, [r5, #28]
  402376:	2300      	movs	r3, #0
  402378:	47b0      	blx	r6
  40237a:	1c46      	adds	r6, r0, #1
  40237c:	d056      	beq.n	40242c <__sflush_r+0x104>
  40237e:	89ab      	ldrh	r3, [r5, #12]
  402380:	692a      	ldr	r2, [r5, #16]
  402382:	602a      	str	r2, [r5, #0]
  402384:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402388:	b29b      	uxth	r3, r3
  40238a:	2200      	movs	r2, #0
  40238c:	606a      	str	r2, [r5, #4]
  40238e:	04da      	lsls	r2, r3, #19
  402390:	81ab      	strh	r3, [r5, #12]
  402392:	d43b      	bmi.n	40240c <__sflush_r+0xe4>
  402394:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402396:	f8c8 4000 	str.w	r4, [r8]
  40239a:	b311      	cbz	r1, 4023e2 <__sflush_r+0xba>
  40239c:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4023a0:	4299      	cmp	r1, r3
  4023a2:	d002      	beq.n	4023aa <__sflush_r+0x82>
  4023a4:	4640      	mov	r0, r8
  4023a6:	f000 f9d5 	bl	402754 <_free_r>
  4023aa:	2000      	movs	r0, #0
  4023ac:	6328      	str	r0, [r5, #48]	; 0x30
  4023ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023b2:	692e      	ldr	r6, [r5, #16]
  4023b4:	b1ae      	cbz	r6, 4023e2 <__sflush_r+0xba>
  4023b6:	682c      	ldr	r4, [r5, #0]
  4023b8:	602e      	str	r6, [r5, #0]
  4023ba:	0791      	lsls	r1, r2, #30
  4023bc:	bf0c      	ite	eq
  4023be:	696b      	ldreq	r3, [r5, #20]
  4023c0:	2300      	movne	r3, #0
  4023c2:	1ba4      	subs	r4, r4, r6
  4023c4:	60ab      	str	r3, [r5, #8]
  4023c6:	e00a      	b.n	4023de <__sflush_r+0xb6>
  4023c8:	4632      	mov	r2, r6
  4023ca:	4623      	mov	r3, r4
  4023cc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4023ce:	69e9      	ldr	r1, [r5, #28]
  4023d0:	4640      	mov	r0, r8
  4023d2:	47b8      	blx	r7
  4023d4:	2800      	cmp	r0, #0
  4023d6:	eba4 0400 	sub.w	r4, r4, r0
  4023da:	4406      	add	r6, r0
  4023dc:	dd04      	ble.n	4023e8 <__sflush_r+0xc0>
  4023de:	2c00      	cmp	r4, #0
  4023e0:	dcf2      	bgt.n	4023c8 <__sflush_r+0xa0>
  4023e2:	2000      	movs	r0, #0
  4023e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023e8:	89ab      	ldrh	r3, [r5, #12]
  4023ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4023ee:	81ab      	strh	r3, [r5, #12]
  4023f0:	f04f 30ff 	mov.w	r0, #4294967295
  4023f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023f8:	89ab      	ldrh	r3, [r5, #12]
  4023fa:	692a      	ldr	r2, [r5, #16]
  4023fc:	6069      	str	r1, [r5, #4]
  4023fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402402:	b29b      	uxth	r3, r3
  402404:	81ab      	strh	r3, [r5, #12]
  402406:	04db      	lsls	r3, r3, #19
  402408:	602a      	str	r2, [r5, #0]
  40240a:	d5c3      	bpl.n	402394 <__sflush_r+0x6c>
  40240c:	6528      	str	r0, [r5, #80]	; 0x50
  40240e:	e7c1      	b.n	402394 <__sflush_r+0x6c>
  402410:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402412:	2a00      	cmp	r2, #0
  402414:	dc96      	bgt.n	402344 <__sflush_r+0x1c>
  402416:	e7e4      	b.n	4023e2 <__sflush_r+0xba>
  402418:	2301      	movs	r3, #1
  40241a:	4640      	mov	r0, r8
  40241c:	69e9      	ldr	r1, [r5, #28]
  40241e:	47b0      	blx	r6
  402420:	1c43      	adds	r3, r0, #1
  402422:	4602      	mov	r2, r0
  402424:	d019      	beq.n	40245a <__sflush_r+0x132>
  402426:	89ab      	ldrh	r3, [r5, #12]
  402428:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40242a:	e79a      	b.n	402362 <__sflush_r+0x3a>
  40242c:	f8d8 1000 	ldr.w	r1, [r8]
  402430:	2900      	cmp	r1, #0
  402432:	d0e1      	beq.n	4023f8 <__sflush_r+0xd0>
  402434:	291d      	cmp	r1, #29
  402436:	d007      	beq.n	402448 <__sflush_r+0x120>
  402438:	2916      	cmp	r1, #22
  40243a:	d005      	beq.n	402448 <__sflush_r+0x120>
  40243c:	89ab      	ldrh	r3, [r5, #12]
  40243e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402442:	81ab      	strh	r3, [r5, #12]
  402444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402448:	89ab      	ldrh	r3, [r5, #12]
  40244a:	692a      	ldr	r2, [r5, #16]
  40244c:	602a      	str	r2, [r5, #0]
  40244e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402452:	2200      	movs	r2, #0
  402454:	81ab      	strh	r3, [r5, #12]
  402456:	606a      	str	r2, [r5, #4]
  402458:	e79c      	b.n	402394 <__sflush_r+0x6c>
  40245a:	f8d8 3000 	ldr.w	r3, [r8]
  40245e:	2b00      	cmp	r3, #0
  402460:	d0e1      	beq.n	402426 <__sflush_r+0xfe>
  402462:	2b1d      	cmp	r3, #29
  402464:	d007      	beq.n	402476 <__sflush_r+0x14e>
  402466:	2b16      	cmp	r3, #22
  402468:	d005      	beq.n	402476 <__sflush_r+0x14e>
  40246a:	89ab      	ldrh	r3, [r5, #12]
  40246c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402470:	81ab      	strh	r3, [r5, #12]
  402472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402476:	f8c8 4000 	str.w	r4, [r8]
  40247a:	e7b2      	b.n	4023e2 <__sflush_r+0xba>

0040247c <_fflush_r>:
  40247c:	b510      	push	{r4, lr}
  40247e:	4604      	mov	r4, r0
  402480:	b082      	sub	sp, #8
  402482:	b108      	cbz	r0, 402488 <_fflush_r+0xc>
  402484:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402486:	b153      	cbz	r3, 40249e <_fflush_r+0x22>
  402488:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40248c:	b908      	cbnz	r0, 402492 <_fflush_r+0x16>
  40248e:	b002      	add	sp, #8
  402490:	bd10      	pop	{r4, pc}
  402492:	4620      	mov	r0, r4
  402494:	b002      	add	sp, #8
  402496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40249a:	f7ff bf45 	b.w	402328 <__sflush_r>
  40249e:	9101      	str	r1, [sp, #4]
  4024a0:	f000 f880 	bl	4025a4 <__sinit>
  4024a4:	9901      	ldr	r1, [sp, #4]
  4024a6:	e7ef      	b.n	402488 <_fflush_r+0xc>

004024a8 <_cleanup_r>:
  4024a8:	4901      	ldr	r1, [pc, #4]	; (4024b0 <_cleanup_r+0x8>)
  4024aa:	f000 bbb7 	b.w	402c1c <_fwalk_reent>
  4024ae:	bf00      	nop
  4024b0:	00403c29 	.word	0x00403c29

004024b4 <__sinit.part.1>:
  4024b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024b8:	4b35      	ldr	r3, [pc, #212]	; (402590 <__sinit.part.1+0xdc>)
  4024ba:	6845      	ldr	r5, [r0, #4]
  4024bc:	63c3      	str	r3, [r0, #60]	; 0x3c
  4024be:	2400      	movs	r4, #0
  4024c0:	4607      	mov	r7, r0
  4024c2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4024c6:	2304      	movs	r3, #4
  4024c8:	2103      	movs	r1, #3
  4024ca:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4024ce:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4024d2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4024d6:	b083      	sub	sp, #12
  4024d8:	602c      	str	r4, [r5, #0]
  4024da:	606c      	str	r4, [r5, #4]
  4024dc:	60ac      	str	r4, [r5, #8]
  4024de:	666c      	str	r4, [r5, #100]	; 0x64
  4024e0:	81ec      	strh	r4, [r5, #14]
  4024e2:	612c      	str	r4, [r5, #16]
  4024e4:	616c      	str	r4, [r5, #20]
  4024e6:	61ac      	str	r4, [r5, #24]
  4024e8:	81ab      	strh	r3, [r5, #12]
  4024ea:	4621      	mov	r1, r4
  4024ec:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4024f0:	2208      	movs	r2, #8
  4024f2:	f7fe ff55 	bl	4013a0 <memset>
  4024f6:	68be      	ldr	r6, [r7, #8]
  4024f8:	f8df b098 	ldr.w	fp, [pc, #152]	; 402594 <__sinit.part.1+0xe0>
  4024fc:	f8df a098 	ldr.w	sl, [pc, #152]	; 402598 <__sinit.part.1+0xe4>
  402500:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40259c <__sinit.part.1+0xe8>
  402504:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4025a0 <__sinit.part.1+0xec>
  402508:	f8c5 b020 	str.w	fp, [r5, #32]
  40250c:	2301      	movs	r3, #1
  40250e:	2209      	movs	r2, #9
  402510:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402514:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402518:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40251c:	61ed      	str	r5, [r5, #28]
  40251e:	4621      	mov	r1, r4
  402520:	81f3      	strh	r3, [r6, #14]
  402522:	81b2      	strh	r2, [r6, #12]
  402524:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402528:	6034      	str	r4, [r6, #0]
  40252a:	6074      	str	r4, [r6, #4]
  40252c:	60b4      	str	r4, [r6, #8]
  40252e:	6674      	str	r4, [r6, #100]	; 0x64
  402530:	6134      	str	r4, [r6, #16]
  402532:	6174      	str	r4, [r6, #20]
  402534:	61b4      	str	r4, [r6, #24]
  402536:	2208      	movs	r2, #8
  402538:	9301      	str	r3, [sp, #4]
  40253a:	f7fe ff31 	bl	4013a0 <memset>
  40253e:	68fd      	ldr	r5, [r7, #12]
  402540:	61f6      	str	r6, [r6, #28]
  402542:	2012      	movs	r0, #18
  402544:	2202      	movs	r2, #2
  402546:	f8c6 b020 	str.w	fp, [r6, #32]
  40254a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40254e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402552:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402556:	4621      	mov	r1, r4
  402558:	81a8      	strh	r0, [r5, #12]
  40255a:	81ea      	strh	r2, [r5, #14]
  40255c:	602c      	str	r4, [r5, #0]
  40255e:	606c      	str	r4, [r5, #4]
  402560:	60ac      	str	r4, [r5, #8]
  402562:	666c      	str	r4, [r5, #100]	; 0x64
  402564:	612c      	str	r4, [r5, #16]
  402566:	616c      	str	r4, [r5, #20]
  402568:	61ac      	str	r4, [r5, #24]
  40256a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40256e:	2208      	movs	r2, #8
  402570:	f7fe ff16 	bl	4013a0 <memset>
  402574:	9b01      	ldr	r3, [sp, #4]
  402576:	61ed      	str	r5, [r5, #28]
  402578:	f8c5 b020 	str.w	fp, [r5, #32]
  40257c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402580:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402584:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402588:	63bb      	str	r3, [r7, #56]	; 0x38
  40258a:	b003      	add	sp, #12
  40258c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402590:	004024a9 	.word	0x004024a9
  402594:	00403941 	.word	0x00403941
  402598:	00403965 	.word	0x00403965
  40259c:	0040399d 	.word	0x0040399d
  4025a0:	004039bd 	.word	0x004039bd

004025a4 <__sinit>:
  4025a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4025a6:	b103      	cbz	r3, 4025aa <__sinit+0x6>
  4025a8:	4770      	bx	lr
  4025aa:	f7ff bf83 	b.w	4024b4 <__sinit.part.1>
  4025ae:	bf00      	nop

004025b0 <__sfp_lock_acquire>:
  4025b0:	4770      	bx	lr
  4025b2:	bf00      	nop

004025b4 <__sfp_lock_release>:
  4025b4:	4770      	bx	lr
  4025b6:	bf00      	nop

004025b8 <__libc_fini_array>:
  4025b8:	b538      	push	{r3, r4, r5, lr}
  4025ba:	4b08      	ldr	r3, [pc, #32]	; (4025dc <__libc_fini_array+0x24>)
  4025bc:	4d08      	ldr	r5, [pc, #32]	; (4025e0 <__libc_fini_array+0x28>)
  4025be:	1aed      	subs	r5, r5, r3
  4025c0:	10ac      	asrs	r4, r5, #2
  4025c2:	bf18      	it	ne
  4025c4:	18ed      	addne	r5, r5, r3
  4025c6:	d005      	beq.n	4025d4 <__libc_fini_array+0x1c>
  4025c8:	3c01      	subs	r4, #1
  4025ca:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4025ce:	4798      	blx	r3
  4025d0:	2c00      	cmp	r4, #0
  4025d2:	d1f9      	bne.n	4025c8 <__libc_fini_array+0x10>
  4025d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025d8:	f001 bffe 	b.w	4045d8 <_fini>
  4025dc:	004045e4 	.word	0x004045e4
  4025e0:	004045e8 	.word	0x004045e8

004025e4 <__fputwc>:
  4025e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4025e8:	b082      	sub	sp, #8
  4025ea:	4607      	mov	r7, r0
  4025ec:	460e      	mov	r6, r1
  4025ee:	4614      	mov	r4, r2
  4025f0:	f000 fb42 	bl	402c78 <__locale_mb_cur_max>
  4025f4:	2801      	cmp	r0, #1
  4025f6:	d041      	beq.n	40267c <__fputwc+0x98>
  4025f8:	4638      	mov	r0, r7
  4025fa:	a901      	add	r1, sp, #4
  4025fc:	4632      	mov	r2, r6
  4025fe:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402602:	f001 fa61 	bl	403ac8 <_wcrtomb_r>
  402606:	f1b0 3fff 	cmp.w	r0, #4294967295
  40260a:	4680      	mov	r8, r0
  40260c:	d02f      	beq.n	40266e <__fputwc+0x8a>
  40260e:	2800      	cmp	r0, #0
  402610:	d03c      	beq.n	40268c <__fputwc+0xa8>
  402612:	f89d 1004 	ldrb.w	r1, [sp, #4]
  402616:	2500      	movs	r5, #0
  402618:	e009      	b.n	40262e <__fputwc+0x4a>
  40261a:	6823      	ldr	r3, [r4, #0]
  40261c:	7019      	strb	r1, [r3, #0]
  40261e:	6823      	ldr	r3, [r4, #0]
  402620:	3301      	adds	r3, #1
  402622:	6023      	str	r3, [r4, #0]
  402624:	3501      	adds	r5, #1
  402626:	45a8      	cmp	r8, r5
  402628:	d930      	bls.n	40268c <__fputwc+0xa8>
  40262a:	ab01      	add	r3, sp, #4
  40262c:	5d59      	ldrb	r1, [r3, r5]
  40262e:	68a3      	ldr	r3, [r4, #8]
  402630:	3b01      	subs	r3, #1
  402632:	2b00      	cmp	r3, #0
  402634:	60a3      	str	r3, [r4, #8]
  402636:	daf0      	bge.n	40261a <__fputwc+0x36>
  402638:	69a2      	ldr	r2, [r4, #24]
  40263a:	4293      	cmp	r3, r2
  40263c:	db07      	blt.n	40264e <__fputwc+0x6a>
  40263e:	6823      	ldr	r3, [r4, #0]
  402640:	7019      	strb	r1, [r3, #0]
  402642:	6823      	ldr	r3, [r4, #0]
  402644:	7819      	ldrb	r1, [r3, #0]
  402646:	290a      	cmp	r1, #10
  402648:	f103 0301 	add.w	r3, r3, #1
  40264c:	d1e9      	bne.n	402622 <__fputwc+0x3e>
  40264e:	4638      	mov	r0, r7
  402650:	4622      	mov	r2, r4
  402652:	f001 f9e5 	bl	403a20 <__swbuf_r>
  402656:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40265a:	fab0 f080 	clz	r0, r0
  40265e:	0940      	lsrs	r0, r0, #5
  402660:	2800      	cmp	r0, #0
  402662:	d0df      	beq.n	402624 <__fputwc+0x40>
  402664:	f04f 30ff 	mov.w	r0, #4294967295
  402668:	b002      	add	sp, #8
  40266a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40266e:	89a3      	ldrh	r3, [r4, #12]
  402670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402674:	81a3      	strh	r3, [r4, #12]
  402676:	b002      	add	sp, #8
  402678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40267c:	1e73      	subs	r3, r6, #1
  40267e:	2bfe      	cmp	r3, #254	; 0xfe
  402680:	d8ba      	bhi.n	4025f8 <__fputwc+0x14>
  402682:	b2f1      	uxtb	r1, r6
  402684:	4680      	mov	r8, r0
  402686:	f88d 1004 	strb.w	r1, [sp, #4]
  40268a:	e7c4      	b.n	402616 <__fputwc+0x32>
  40268c:	4630      	mov	r0, r6
  40268e:	b002      	add	sp, #8
  402690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402694 <_fputwc_r>:
  402694:	8993      	ldrh	r3, [r2, #12]
  402696:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40269a:	d10b      	bne.n	4026b4 <_fputwc_r+0x20>
  40269c:	b410      	push	{r4}
  40269e:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4026a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4026a4:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4026a8:	6654      	str	r4, [r2, #100]	; 0x64
  4026aa:	8193      	strh	r3, [r2, #12]
  4026ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  4026b0:	f7ff bf98 	b.w	4025e4 <__fputwc>
  4026b4:	f7ff bf96 	b.w	4025e4 <__fputwc>

004026b8 <_malloc_trim_r>:
  4026b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026ba:	4f23      	ldr	r7, [pc, #140]	; (402748 <_malloc_trim_r+0x90>)
  4026bc:	460c      	mov	r4, r1
  4026be:	4606      	mov	r6, r0
  4026c0:	f000 ff32 	bl	403528 <__malloc_lock>
  4026c4:	68bb      	ldr	r3, [r7, #8]
  4026c6:	685d      	ldr	r5, [r3, #4]
  4026c8:	f025 0503 	bic.w	r5, r5, #3
  4026cc:	1b29      	subs	r1, r5, r4
  4026ce:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4026d2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4026d6:	f021 010f 	bic.w	r1, r1, #15
  4026da:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4026de:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4026e2:	db07      	blt.n	4026f4 <_malloc_trim_r+0x3c>
  4026e4:	4630      	mov	r0, r6
  4026e6:	2100      	movs	r1, #0
  4026e8:	f001 f918 	bl	40391c <_sbrk_r>
  4026ec:	68bb      	ldr	r3, [r7, #8]
  4026ee:	442b      	add	r3, r5
  4026f0:	4298      	cmp	r0, r3
  4026f2:	d004      	beq.n	4026fe <_malloc_trim_r+0x46>
  4026f4:	4630      	mov	r0, r6
  4026f6:	f000 ff19 	bl	40352c <__malloc_unlock>
  4026fa:	2000      	movs	r0, #0
  4026fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4026fe:	4630      	mov	r0, r6
  402700:	4261      	negs	r1, r4
  402702:	f001 f90b 	bl	40391c <_sbrk_r>
  402706:	3001      	adds	r0, #1
  402708:	d00d      	beq.n	402726 <_malloc_trim_r+0x6e>
  40270a:	4b10      	ldr	r3, [pc, #64]	; (40274c <_malloc_trim_r+0x94>)
  40270c:	68ba      	ldr	r2, [r7, #8]
  40270e:	6819      	ldr	r1, [r3, #0]
  402710:	1b2d      	subs	r5, r5, r4
  402712:	f045 0501 	orr.w	r5, r5, #1
  402716:	4630      	mov	r0, r6
  402718:	1b09      	subs	r1, r1, r4
  40271a:	6055      	str	r5, [r2, #4]
  40271c:	6019      	str	r1, [r3, #0]
  40271e:	f000 ff05 	bl	40352c <__malloc_unlock>
  402722:	2001      	movs	r0, #1
  402724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402726:	4630      	mov	r0, r6
  402728:	2100      	movs	r1, #0
  40272a:	f001 f8f7 	bl	40391c <_sbrk_r>
  40272e:	68ba      	ldr	r2, [r7, #8]
  402730:	1a83      	subs	r3, r0, r2
  402732:	2b0f      	cmp	r3, #15
  402734:	ddde      	ble.n	4026f4 <_malloc_trim_r+0x3c>
  402736:	4c06      	ldr	r4, [pc, #24]	; (402750 <_malloc_trim_r+0x98>)
  402738:	4904      	ldr	r1, [pc, #16]	; (40274c <_malloc_trim_r+0x94>)
  40273a:	6824      	ldr	r4, [r4, #0]
  40273c:	f043 0301 	orr.w	r3, r3, #1
  402740:	1b00      	subs	r0, r0, r4
  402742:	6053      	str	r3, [r2, #4]
  402744:	6008      	str	r0, [r1, #0]
  402746:	e7d5      	b.n	4026f4 <_malloc_trim_r+0x3c>
  402748:	20000470 	.word	0x20000470
  40274c:	2000092c 	.word	0x2000092c
  402750:	2000087c 	.word	0x2000087c

00402754 <_free_r>:
  402754:	2900      	cmp	r1, #0
  402756:	d04e      	beq.n	4027f6 <_free_r+0xa2>
  402758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40275c:	460c      	mov	r4, r1
  40275e:	4680      	mov	r8, r0
  402760:	f000 fee2 	bl	403528 <__malloc_lock>
  402764:	f854 7c04 	ldr.w	r7, [r4, #-4]
  402768:	4962      	ldr	r1, [pc, #392]	; (4028f4 <_free_r+0x1a0>)
  40276a:	f027 0201 	bic.w	r2, r7, #1
  40276e:	f1a4 0508 	sub.w	r5, r4, #8
  402772:	18ab      	adds	r3, r5, r2
  402774:	688e      	ldr	r6, [r1, #8]
  402776:	6858      	ldr	r0, [r3, #4]
  402778:	429e      	cmp	r6, r3
  40277a:	f020 0003 	bic.w	r0, r0, #3
  40277e:	d05a      	beq.n	402836 <_free_r+0xe2>
  402780:	07fe      	lsls	r6, r7, #31
  402782:	6058      	str	r0, [r3, #4]
  402784:	d40b      	bmi.n	40279e <_free_r+0x4a>
  402786:	f854 7c08 	ldr.w	r7, [r4, #-8]
  40278a:	1bed      	subs	r5, r5, r7
  40278c:	f101 0e08 	add.w	lr, r1, #8
  402790:	68ac      	ldr	r4, [r5, #8]
  402792:	4574      	cmp	r4, lr
  402794:	443a      	add	r2, r7
  402796:	d067      	beq.n	402868 <_free_r+0x114>
  402798:	68ef      	ldr	r7, [r5, #12]
  40279a:	60e7      	str	r7, [r4, #12]
  40279c:	60bc      	str	r4, [r7, #8]
  40279e:	181c      	adds	r4, r3, r0
  4027a0:	6864      	ldr	r4, [r4, #4]
  4027a2:	07e4      	lsls	r4, r4, #31
  4027a4:	d40c      	bmi.n	4027c0 <_free_r+0x6c>
  4027a6:	4f54      	ldr	r7, [pc, #336]	; (4028f8 <_free_r+0x1a4>)
  4027a8:	689c      	ldr	r4, [r3, #8]
  4027aa:	42bc      	cmp	r4, r7
  4027ac:	4402      	add	r2, r0
  4027ae:	d07c      	beq.n	4028aa <_free_r+0x156>
  4027b0:	68d8      	ldr	r0, [r3, #12]
  4027b2:	60e0      	str	r0, [r4, #12]
  4027b4:	f042 0301 	orr.w	r3, r2, #1
  4027b8:	6084      	str	r4, [r0, #8]
  4027ba:	606b      	str	r3, [r5, #4]
  4027bc:	50aa      	str	r2, [r5, r2]
  4027be:	e003      	b.n	4027c8 <_free_r+0x74>
  4027c0:	f042 0301 	orr.w	r3, r2, #1
  4027c4:	606b      	str	r3, [r5, #4]
  4027c6:	50aa      	str	r2, [r5, r2]
  4027c8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4027cc:	d214      	bcs.n	4027f8 <_free_r+0xa4>
  4027ce:	08d2      	lsrs	r2, r2, #3
  4027d0:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4027d4:	6848      	ldr	r0, [r1, #4]
  4027d6:	689f      	ldr	r7, [r3, #8]
  4027d8:	60af      	str	r7, [r5, #8]
  4027da:	1092      	asrs	r2, r2, #2
  4027dc:	2401      	movs	r4, #1
  4027de:	fa04 f202 	lsl.w	r2, r4, r2
  4027e2:	4310      	orrs	r0, r2
  4027e4:	60eb      	str	r3, [r5, #12]
  4027e6:	6048      	str	r0, [r1, #4]
  4027e8:	609d      	str	r5, [r3, #8]
  4027ea:	60fd      	str	r5, [r7, #12]
  4027ec:	4640      	mov	r0, r8
  4027ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4027f2:	f000 be9b 	b.w	40352c <__malloc_unlock>
  4027f6:	4770      	bx	lr
  4027f8:	0a53      	lsrs	r3, r2, #9
  4027fa:	2b04      	cmp	r3, #4
  4027fc:	d847      	bhi.n	40288e <_free_r+0x13a>
  4027fe:	0993      	lsrs	r3, r2, #6
  402800:	f103 0438 	add.w	r4, r3, #56	; 0x38
  402804:	0060      	lsls	r0, r4, #1
  402806:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40280a:	493a      	ldr	r1, [pc, #232]	; (4028f4 <_free_r+0x1a0>)
  40280c:	6883      	ldr	r3, [r0, #8]
  40280e:	4283      	cmp	r3, r0
  402810:	d043      	beq.n	40289a <_free_r+0x146>
  402812:	6859      	ldr	r1, [r3, #4]
  402814:	f021 0103 	bic.w	r1, r1, #3
  402818:	4291      	cmp	r1, r2
  40281a:	d902      	bls.n	402822 <_free_r+0xce>
  40281c:	689b      	ldr	r3, [r3, #8]
  40281e:	4298      	cmp	r0, r3
  402820:	d1f7      	bne.n	402812 <_free_r+0xbe>
  402822:	68da      	ldr	r2, [r3, #12]
  402824:	60ea      	str	r2, [r5, #12]
  402826:	60ab      	str	r3, [r5, #8]
  402828:	4640      	mov	r0, r8
  40282a:	6095      	str	r5, [r2, #8]
  40282c:	60dd      	str	r5, [r3, #12]
  40282e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402832:	f000 be7b 	b.w	40352c <__malloc_unlock>
  402836:	07ff      	lsls	r7, r7, #31
  402838:	4402      	add	r2, r0
  40283a:	d407      	bmi.n	40284c <_free_r+0xf8>
  40283c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  402840:	1aed      	subs	r5, r5, r3
  402842:	441a      	add	r2, r3
  402844:	68a8      	ldr	r0, [r5, #8]
  402846:	68eb      	ldr	r3, [r5, #12]
  402848:	60c3      	str	r3, [r0, #12]
  40284a:	6098      	str	r0, [r3, #8]
  40284c:	4b2b      	ldr	r3, [pc, #172]	; (4028fc <_free_r+0x1a8>)
  40284e:	681b      	ldr	r3, [r3, #0]
  402850:	f042 0001 	orr.w	r0, r2, #1
  402854:	429a      	cmp	r2, r3
  402856:	6068      	str	r0, [r5, #4]
  402858:	608d      	str	r5, [r1, #8]
  40285a:	d3c7      	bcc.n	4027ec <_free_r+0x98>
  40285c:	4b28      	ldr	r3, [pc, #160]	; (402900 <_free_r+0x1ac>)
  40285e:	4640      	mov	r0, r8
  402860:	6819      	ldr	r1, [r3, #0]
  402862:	f7ff ff29 	bl	4026b8 <_malloc_trim_r>
  402866:	e7c1      	b.n	4027ec <_free_r+0x98>
  402868:	1819      	adds	r1, r3, r0
  40286a:	6849      	ldr	r1, [r1, #4]
  40286c:	07c9      	lsls	r1, r1, #31
  40286e:	d409      	bmi.n	402884 <_free_r+0x130>
  402870:	68d9      	ldr	r1, [r3, #12]
  402872:	689b      	ldr	r3, [r3, #8]
  402874:	4402      	add	r2, r0
  402876:	f042 0001 	orr.w	r0, r2, #1
  40287a:	60d9      	str	r1, [r3, #12]
  40287c:	608b      	str	r3, [r1, #8]
  40287e:	6068      	str	r0, [r5, #4]
  402880:	50aa      	str	r2, [r5, r2]
  402882:	e7b3      	b.n	4027ec <_free_r+0x98>
  402884:	f042 0301 	orr.w	r3, r2, #1
  402888:	606b      	str	r3, [r5, #4]
  40288a:	50aa      	str	r2, [r5, r2]
  40288c:	e7ae      	b.n	4027ec <_free_r+0x98>
  40288e:	2b14      	cmp	r3, #20
  402890:	d814      	bhi.n	4028bc <_free_r+0x168>
  402892:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  402896:	0060      	lsls	r0, r4, #1
  402898:	e7b5      	b.n	402806 <_free_r+0xb2>
  40289a:	684a      	ldr	r2, [r1, #4]
  40289c:	10a4      	asrs	r4, r4, #2
  40289e:	2001      	movs	r0, #1
  4028a0:	40a0      	lsls	r0, r4
  4028a2:	4302      	orrs	r2, r0
  4028a4:	604a      	str	r2, [r1, #4]
  4028a6:	461a      	mov	r2, r3
  4028a8:	e7bc      	b.n	402824 <_free_r+0xd0>
  4028aa:	f042 0301 	orr.w	r3, r2, #1
  4028ae:	614d      	str	r5, [r1, #20]
  4028b0:	610d      	str	r5, [r1, #16]
  4028b2:	60ec      	str	r4, [r5, #12]
  4028b4:	60ac      	str	r4, [r5, #8]
  4028b6:	606b      	str	r3, [r5, #4]
  4028b8:	50aa      	str	r2, [r5, r2]
  4028ba:	e797      	b.n	4027ec <_free_r+0x98>
  4028bc:	2b54      	cmp	r3, #84	; 0x54
  4028be:	d804      	bhi.n	4028ca <_free_r+0x176>
  4028c0:	0b13      	lsrs	r3, r2, #12
  4028c2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4028c6:	0060      	lsls	r0, r4, #1
  4028c8:	e79d      	b.n	402806 <_free_r+0xb2>
  4028ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4028ce:	d804      	bhi.n	4028da <_free_r+0x186>
  4028d0:	0bd3      	lsrs	r3, r2, #15
  4028d2:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4028d6:	0060      	lsls	r0, r4, #1
  4028d8:	e795      	b.n	402806 <_free_r+0xb2>
  4028da:	f240 5054 	movw	r0, #1364	; 0x554
  4028de:	4283      	cmp	r3, r0
  4028e0:	d804      	bhi.n	4028ec <_free_r+0x198>
  4028e2:	0c93      	lsrs	r3, r2, #18
  4028e4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4028e8:	0060      	lsls	r0, r4, #1
  4028ea:	e78c      	b.n	402806 <_free_r+0xb2>
  4028ec:	20fc      	movs	r0, #252	; 0xfc
  4028ee:	247e      	movs	r4, #126	; 0x7e
  4028f0:	e789      	b.n	402806 <_free_r+0xb2>
  4028f2:	bf00      	nop
  4028f4:	20000470 	.word	0x20000470
  4028f8:	20000478 	.word	0x20000478
  4028fc:	20000878 	.word	0x20000878
  402900:	20000928 	.word	0x20000928

00402904 <__sfvwrite_r>:
  402904:	6893      	ldr	r3, [r2, #8]
  402906:	2b00      	cmp	r3, #0
  402908:	d07a      	beq.n	402a00 <__sfvwrite_r+0xfc>
  40290a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40290e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  402912:	f01e 0f08 	tst.w	lr, #8
  402916:	b083      	sub	sp, #12
  402918:	460c      	mov	r4, r1
  40291a:	4681      	mov	r9, r0
  40291c:	4616      	mov	r6, r2
  40291e:	d026      	beq.n	40296e <__sfvwrite_r+0x6a>
  402920:	690b      	ldr	r3, [r1, #16]
  402922:	b323      	cbz	r3, 40296e <__sfvwrite_r+0x6a>
  402924:	f00e 0802 	and.w	r8, lr, #2
  402928:	fa1f f088 	uxth.w	r0, r8
  40292c:	6835      	ldr	r5, [r6, #0]
  40292e:	b370      	cbz	r0, 40298e <__sfvwrite_r+0x8a>
  402930:	f04f 0a00 	mov.w	sl, #0
  402934:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 402c18 <__sfvwrite_r+0x314>
  402938:	46d0      	mov	r8, sl
  40293a:	45d8      	cmp	r8, fp
  40293c:	4643      	mov	r3, r8
  40293e:	4652      	mov	r2, sl
  402940:	bf28      	it	cs
  402942:	465b      	movcs	r3, fp
  402944:	4648      	mov	r0, r9
  402946:	f1b8 0f00 	cmp.w	r8, #0
  40294a:	d053      	beq.n	4029f4 <__sfvwrite_r+0xf0>
  40294c:	69e1      	ldr	r1, [r4, #28]
  40294e:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402950:	47b8      	blx	r7
  402952:	2800      	cmp	r0, #0
  402954:	dd73      	ble.n	402a3e <__sfvwrite_r+0x13a>
  402956:	68b3      	ldr	r3, [r6, #8]
  402958:	1a1b      	subs	r3, r3, r0
  40295a:	4482      	add	sl, r0
  40295c:	ebc0 0808 	rsb	r8, r0, r8
  402960:	60b3      	str	r3, [r6, #8]
  402962:	2b00      	cmp	r3, #0
  402964:	d1e9      	bne.n	40293a <__sfvwrite_r+0x36>
  402966:	2000      	movs	r0, #0
  402968:	b003      	add	sp, #12
  40296a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40296e:	4648      	mov	r0, r9
  402970:	4621      	mov	r1, r4
  402972:	f7ff fc67 	bl	402244 <__swsetup_r>
  402976:	2800      	cmp	r0, #0
  402978:	f040 8145 	bne.w	402c06 <__sfvwrite_r+0x302>
  40297c:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402980:	6835      	ldr	r5, [r6, #0]
  402982:	f00e 0802 	and.w	r8, lr, #2
  402986:	fa1f f088 	uxth.w	r0, r8
  40298a:	2800      	cmp	r0, #0
  40298c:	d1d0      	bne.n	402930 <__sfvwrite_r+0x2c>
  40298e:	f01e 0b01 	ands.w	fp, lr, #1
  402992:	d15d      	bne.n	402a50 <__sfvwrite_r+0x14c>
  402994:	46d8      	mov	r8, fp
  402996:	f1b8 0f00 	cmp.w	r8, #0
  40299a:	d025      	beq.n	4029e8 <__sfvwrite_r+0xe4>
  40299c:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4029a0:	68a7      	ldr	r7, [r4, #8]
  4029a2:	d02f      	beq.n	402a04 <__sfvwrite_r+0x100>
  4029a4:	45b8      	cmp	r8, r7
  4029a6:	46ba      	mov	sl, r7
  4029a8:	f0c0 80a9 	bcc.w	402afe <__sfvwrite_r+0x1fa>
  4029ac:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4029b0:	f040 80b6 	bne.w	402b20 <__sfvwrite_r+0x21c>
  4029b4:	6820      	ldr	r0, [r4, #0]
  4029b6:	4652      	mov	r2, sl
  4029b8:	4659      	mov	r1, fp
  4029ba:	f000 fd51 	bl	403460 <memmove>
  4029be:	68a0      	ldr	r0, [r4, #8]
  4029c0:	6822      	ldr	r2, [r4, #0]
  4029c2:	1bc0      	subs	r0, r0, r7
  4029c4:	eb02 030a 	add.w	r3, r2, sl
  4029c8:	60a0      	str	r0, [r4, #8]
  4029ca:	6023      	str	r3, [r4, #0]
  4029cc:	4640      	mov	r0, r8
  4029ce:	68b3      	ldr	r3, [r6, #8]
  4029d0:	1a1b      	subs	r3, r3, r0
  4029d2:	4483      	add	fp, r0
  4029d4:	ebc0 0808 	rsb	r8, r0, r8
  4029d8:	60b3      	str	r3, [r6, #8]
  4029da:	2b00      	cmp	r3, #0
  4029dc:	d0c3      	beq.n	402966 <__sfvwrite_r+0x62>
  4029de:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4029e2:	f1b8 0f00 	cmp.w	r8, #0
  4029e6:	d1d9      	bne.n	40299c <__sfvwrite_r+0x98>
  4029e8:	f8d5 b000 	ldr.w	fp, [r5]
  4029ec:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4029f0:	3508      	adds	r5, #8
  4029f2:	e7d0      	b.n	402996 <__sfvwrite_r+0x92>
  4029f4:	f8d5 a000 	ldr.w	sl, [r5]
  4029f8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4029fc:	3508      	adds	r5, #8
  4029fe:	e79c      	b.n	40293a <__sfvwrite_r+0x36>
  402a00:	2000      	movs	r0, #0
  402a02:	4770      	bx	lr
  402a04:	6820      	ldr	r0, [r4, #0]
  402a06:	6923      	ldr	r3, [r4, #16]
  402a08:	4298      	cmp	r0, r3
  402a0a:	d803      	bhi.n	402a14 <__sfvwrite_r+0x110>
  402a0c:	6962      	ldr	r2, [r4, #20]
  402a0e:	4590      	cmp	r8, r2
  402a10:	f080 80b9 	bcs.w	402b86 <__sfvwrite_r+0x282>
  402a14:	4547      	cmp	r7, r8
  402a16:	bf28      	it	cs
  402a18:	4647      	movcs	r7, r8
  402a1a:	463a      	mov	r2, r7
  402a1c:	4659      	mov	r1, fp
  402a1e:	f000 fd1f 	bl	403460 <memmove>
  402a22:	68a3      	ldr	r3, [r4, #8]
  402a24:	6822      	ldr	r2, [r4, #0]
  402a26:	1bdb      	subs	r3, r3, r7
  402a28:	443a      	add	r2, r7
  402a2a:	60a3      	str	r3, [r4, #8]
  402a2c:	6022      	str	r2, [r4, #0]
  402a2e:	2b00      	cmp	r3, #0
  402a30:	d14a      	bne.n	402ac8 <__sfvwrite_r+0x1c4>
  402a32:	4648      	mov	r0, r9
  402a34:	4621      	mov	r1, r4
  402a36:	f7ff fd21 	bl	40247c <_fflush_r>
  402a3a:	2800      	cmp	r0, #0
  402a3c:	d044      	beq.n	402ac8 <__sfvwrite_r+0x1c4>
  402a3e:	89a3      	ldrh	r3, [r4, #12]
  402a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a44:	f04f 30ff 	mov.w	r0, #4294967295
  402a48:	81a3      	strh	r3, [r4, #12]
  402a4a:	b003      	add	sp, #12
  402a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a50:	4680      	mov	r8, r0
  402a52:	9000      	str	r0, [sp, #0]
  402a54:	4683      	mov	fp, r0
  402a56:	4682      	mov	sl, r0
  402a58:	f1ba 0f00 	cmp.w	sl, #0
  402a5c:	d02c      	beq.n	402ab8 <__sfvwrite_r+0x1b4>
  402a5e:	9b00      	ldr	r3, [sp, #0]
  402a60:	2b00      	cmp	r3, #0
  402a62:	d050      	beq.n	402b06 <__sfvwrite_r+0x202>
  402a64:	6820      	ldr	r0, [r4, #0]
  402a66:	6921      	ldr	r1, [r4, #16]
  402a68:	f8d4 e008 	ldr.w	lr, [r4, #8]
  402a6c:	6962      	ldr	r2, [r4, #20]
  402a6e:	45d0      	cmp	r8, sl
  402a70:	4643      	mov	r3, r8
  402a72:	bf28      	it	cs
  402a74:	4653      	movcs	r3, sl
  402a76:	4288      	cmp	r0, r1
  402a78:	461f      	mov	r7, r3
  402a7a:	d904      	bls.n	402a86 <__sfvwrite_r+0x182>
  402a7c:	eb0e 0c02 	add.w	ip, lr, r2
  402a80:	4563      	cmp	r3, ip
  402a82:	f300 8092 	bgt.w	402baa <__sfvwrite_r+0x2a6>
  402a86:	4293      	cmp	r3, r2
  402a88:	db20      	blt.n	402acc <__sfvwrite_r+0x1c8>
  402a8a:	4613      	mov	r3, r2
  402a8c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402a8e:	69e1      	ldr	r1, [r4, #28]
  402a90:	4648      	mov	r0, r9
  402a92:	465a      	mov	r2, fp
  402a94:	47b8      	blx	r7
  402a96:	1e07      	subs	r7, r0, #0
  402a98:	ddd1      	ble.n	402a3e <__sfvwrite_r+0x13a>
  402a9a:	ebb8 0807 	subs.w	r8, r8, r7
  402a9e:	d025      	beq.n	402aec <__sfvwrite_r+0x1e8>
  402aa0:	68b3      	ldr	r3, [r6, #8]
  402aa2:	1bdb      	subs	r3, r3, r7
  402aa4:	44bb      	add	fp, r7
  402aa6:	ebc7 0a0a 	rsb	sl, r7, sl
  402aaa:	60b3      	str	r3, [r6, #8]
  402aac:	2b00      	cmp	r3, #0
  402aae:	f43f af5a 	beq.w	402966 <__sfvwrite_r+0x62>
  402ab2:	f1ba 0f00 	cmp.w	sl, #0
  402ab6:	d1d2      	bne.n	402a5e <__sfvwrite_r+0x15a>
  402ab8:	2300      	movs	r3, #0
  402aba:	f8d5 b000 	ldr.w	fp, [r5]
  402abe:	f8d5 a004 	ldr.w	sl, [r5, #4]
  402ac2:	9300      	str	r3, [sp, #0]
  402ac4:	3508      	adds	r5, #8
  402ac6:	e7c7      	b.n	402a58 <__sfvwrite_r+0x154>
  402ac8:	4638      	mov	r0, r7
  402aca:	e780      	b.n	4029ce <__sfvwrite_r+0xca>
  402acc:	461a      	mov	r2, r3
  402ace:	4659      	mov	r1, fp
  402ad0:	9301      	str	r3, [sp, #4]
  402ad2:	f000 fcc5 	bl	403460 <memmove>
  402ad6:	68a2      	ldr	r2, [r4, #8]
  402ad8:	6821      	ldr	r1, [r4, #0]
  402ada:	9b01      	ldr	r3, [sp, #4]
  402adc:	ebb8 0807 	subs.w	r8, r8, r7
  402ae0:	eba2 0203 	sub.w	r2, r2, r3
  402ae4:	440b      	add	r3, r1
  402ae6:	60a2      	str	r2, [r4, #8]
  402ae8:	6023      	str	r3, [r4, #0]
  402aea:	d1d9      	bne.n	402aa0 <__sfvwrite_r+0x19c>
  402aec:	4648      	mov	r0, r9
  402aee:	4621      	mov	r1, r4
  402af0:	f7ff fcc4 	bl	40247c <_fflush_r>
  402af4:	2800      	cmp	r0, #0
  402af6:	d1a2      	bne.n	402a3e <__sfvwrite_r+0x13a>
  402af8:	f8cd 8000 	str.w	r8, [sp]
  402afc:	e7d0      	b.n	402aa0 <__sfvwrite_r+0x19c>
  402afe:	6820      	ldr	r0, [r4, #0]
  402b00:	4647      	mov	r7, r8
  402b02:	46c2      	mov	sl, r8
  402b04:	e757      	b.n	4029b6 <__sfvwrite_r+0xb2>
  402b06:	4658      	mov	r0, fp
  402b08:	210a      	movs	r1, #10
  402b0a:	4652      	mov	r2, sl
  402b0c:	f000 fbc4 	bl	403298 <memchr>
  402b10:	2800      	cmp	r0, #0
  402b12:	d073      	beq.n	402bfc <__sfvwrite_r+0x2f8>
  402b14:	3001      	adds	r0, #1
  402b16:	2301      	movs	r3, #1
  402b18:	ebcb 0800 	rsb	r8, fp, r0
  402b1c:	9300      	str	r3, [sp, #0]
  402b1e:	e7a1      	b.n	402a64 <__sfvwrite_r+0x160>
  402b20:	6967      	ldr	r7, [r4, #20]
  402b22:	6921      	ldr	r1, [r4, #16]
  402b24:	6823      	ldr	r3, [r4, #0]
  402b26:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  402b2a:	1a5b      	subs	r3, r3, r1
  402b2c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  402b30:	1c58      	adds	r0, r3, #1
  402b32:	107f      	asrs	r7, r7, #1
  402b34:	4440      	add	r0, r8
  402b36:	4287      	cmp	r7, r0
  402b38:	463a      	mov	r2, r7
  402b3a:	bf3c      	itt	cc
  402b3c:	4607      	movcc	r7, r0
  402b3e:	463a      	movcc	r2, r7
  402b40:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  402b44:	9300      	str	r3, [sp, #0]
  402b46:	d046      	beq.n	402bd6 <__sfvwrite_r+0x2d2>
  402b48:	4611      	mov	r1, r2
  402b4a:	4648      	mov	r0, r9
  402b4c:	f000 f912 	bl	402d74 <_malloc_r>
  402b50:	9b00      	ldr	r3, [sp, #0]
  402b52:	4682      	mov	sl, r0
  402b54:	2800      	cmp	r0, #0
  402b56:	d059      	beq.n	402c0c <__sfvwrite_r+0x308>
  402b58:	461a      	mov	r2, r3
  402b5a:	6921      	ldr	r1, [r4, #16]
  402b5c:	9300      	str	r3, [sp, #0]
  402b5e:	f000 fbe5 	bl	40332c <memcpy>
  402b62:	89a2      	ldrh	r2, [r4, #12]
  402b64:	9b00      	ldr	r3, [sp, #0]
  402b66:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  402b6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  402b6e:	81a2      	strh	r2, [r4, #12]
  402b70:	eb0a 0003 	add.w	r0, sl, r3
  402b74:	1afb      	subs	r3, r7, r3
  402b76:	f8c4 a010 	str.w	sl, [r4, #16]
  402b7a:	6167      	str	r7, [r4, #20]
  402b7c:	6020      	str	r0, [r4, #0]
  402b7e:	60a3      	str	r3, [r4, #8]
  402b80:	4647      	mov	r7, r8
  402b82:	46c2      	mov	sl, r8
  402b84:	e717      	b.n	4029b6 <__sfvwrite_r+0xb2>
  402b86:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402b8a:	4543      	cmp	r3, r8
  402b8c:	bf28      	it	cs
  402b8e:	4643      	movcs	r3, r8
  402b90:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402b92:	fb93 f3f2 	sdiv	r3, r3, r2
  402b96:	4648      	mov	r0, r9
  402b98:	fb03 f302 	mul.w	r3, r3, r2
  402b9c:	69e1      	ldr	r1, [r4, #28]
  402b9e:	465a      	mov	r2, fp
  402ba0:	47b8      	blx	r7
  402ba2:	2800      	cmp	r0, #0
  402ba4:	f73f af13 	bgt.w	4029ce <__sfvwrite_r+0xca>
  402ba8:	e749      	b.n	402a3e <__sfvwrite_r+0x13a>
  402baa:	4662      	mov	r2, ip
  402bac:	4659      	mov	r1, fp
  402bae:	f8cd c004 	str.w	ip, [sp, #4]
  402bb2:	f000 fc55 	bl	403460 <memmove>
  402bb6:	6823      	ldr	r3, [r4, #0]
  402bb8:	f8dd c004 	ldr.w	ip, [sp, #4]
  402bbc:	4463      	add	r3, ip
  402bbe:	6023      	str	r3, [r4, #0]
  402bc0:	4648      	mov	r0, r9
  402bc2:	4621      	mov	r1, r4
  402bc4:	f7ff fc5a 	bl	40247c <_fflush_r>
  402bc8:	f8dd c004 	ldr.w	ip, [sp, #4]
  402bcc:	2800      	cmp	r0, #0
  402bce:	f47f af36 	bne.w	402a3e <__sfvwrite_r+0x13a>
  402bd2:	4667      	mov	r7, ip
  402bd4:	e761      	b.n	402a9a <__sfvwrite_r+0x196>
  402bd6:	4648      	mov	r0, r9
  402bd8:	f000 fcaa 	bl	403530 <_realloc_r>
  402bdc:	9b00      	ldr	r3, [sp, #0]
  402bde:	4682      	mov	sl, r0
  402be0:	2800      	cmp	r0, #0
  402be2:	d1c5      	bne.n	402b70 <__sfvwrite_r+0x26c>
  402be4:	4648      	mov	r0, r9
  402be6:	6921      	ldr	r1, [r4, #16]
  402be8:	f7ff fdb4 	bl	402754 <_free_r>
  402bec:	89a3      	ldrh	r3, [r4, #12]
  402bee:	220c      	movs	r2, #12
  402bf0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402bf4:	b29b      	uxth	r3, r3
  402bf6:	f8c9 2000 	str.w	r2, [r9]
  402bfa:	e721      	b.n	402a40 <__sfvwrite_r+0x13c>
  402bfc:	2301      	movs	r3, #1
  402bfe:	f10a 0801 	add.w	r8, sl, #1
  402c02:	9300      	str	r3, [sp, #0]
  402c04:	e72e      	b.n	402a64 <__sfvwrite_r+0x160>
  402c06:	f04f 30ff 	mov.w	r0, #4294967295
  402c0a:	e6ad      	b.n	402968 <__sfvwrite_r+0x64>
  402c0c:	230c      	movs	r3, #12
  402c0e:	f8c9 3000 	str.w	r3, [r9]
  402c12:	89a3      	ldrh	r3, [r4, #12]
  402c14:	e714      	b.n	402a40 <__sfvwrite_r+0x13c>
  402c16:	bf00      	nop
  402c18:	7ffffc00 	.word	0x7ffffc00

00402c1c <_fwalk_reent>:
  402c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402c20:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402c24:	d01f      	beq.n	402c66 <_fwalk_reent+0x4a>
  402c26:	4688      	mov	r8, r1
  402c28:	4606      	mov	r6, r0
  402c2a:	f04f 0900 	mov.w	r9, #0
  402c2e:	687d      	ldr	r5, [r7, #4]
  402c30:	68bc      	ldr	r4, [r7, #8]
  402c32:	3d01      	subs	r5, #1
  402c34:	d411      	bmi.n	402c5a <_fwalk_reent+0x3e>
  402c36:	89a3      	ldrh	r3, [r4, #12]
  402c38:	2b01      	cmp	r3, #1
  402c3a:	f105 35ff 	add.w	r5, r5, #4294967295
  402c3e:	d908      	bls.n	402c52 <_fwalk_reent+0x36>
  402c40:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402c44:	3301      	adds	r3, #1
  402c46:	4621      	mov	r1, r4
  402c48:	4630      	mov	r0, r6
  402c4a:	d002      	beq.n	402c52 <_fwalk_reent+0x36>
  402c4c:	47c0      	blx	r8
  402c4e:	ea49 0900 	orr.w	r9, r9, r0
  402c52:	1c6b      	adds	r3, r5, #1
  402c54:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402c58:	d1ed      	bne.n	402c36 <_fwalk_reent+0x1a>
  402c5a:	683f      	ldr	r7, [r7, #0]
  402c5c:	2f00      	cmp	r7, #0
  402c5e:	d1e6      	bne.n	402c2e <_fwalk_reent+0x12>
  402c60:	4648      	mov	r0, r9
  402c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c66:	46b9      	mov	r9, r7
  402c68:	4648      	mov	r0, r9
  402c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402c6e:	bf00      	nop

00402c70 <__locale_charset>:
  402c70:	4800      	ldr	r0, [pc, #0]	; (402c74 <__locale_charset+0x4>)
  402c72:	4770      	bx	lr
  402c74:	2000044c 	.word	0x2000044c

00402c78 <__locale_mb_cur_max>:
  402c78:	4b01      	ldr	r3, [pc, #4]	; (402c80 <__locale_mb_cur_max+0x8>)
  402c7a:	6818      	ldr	r0, [r3, #0]
  402c7c:	4770      	bx	lr
  402c7e:	bf00      	nop
  402c80:	2000046c 	.word	0x2000046c

00402c84 <__smakebuf_r>:
  402c84:	898b      	ldrh	r3, [r1, #12]
  402c86:	b29a      	uxth	r2, r3
  402c88:	f012 0f02 	tst.w	r2, #2
  402c8c:	d13c      	bne.n	402d08 <__smakebuf_r+0x84>
  402c8e:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c90:	460c      	mov	r4, r1
  402c92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402c96:	2900      	cmp	r1, #0
  402c98:	b091      	sub	sp, #68	; 0x44
  402c9a:	4605      	mov	r5, r0
  402c9c:	db19      	blt.n	402cd2 <__smakebuf_r+0x4e>
  402c9e:	aa01      	add	r2, sp, #4
  402ca0:	f001 f804 	bl	403cac <_fstat_r>
  402ca4:	2800      	cmp	r0, #0
  402ca6:	db12      	blt.n	402cce <__smakebuf_r+0x4a>
  402ca8:	9b02      	ldr	r3, [sp, #8]
  402caa:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  402cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402cb2:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402cb6:	fab7 f787 	clz	r7, r7
  402cba:	ea4f 1757 	mov.w	r7, r7, lsr #5
  402cbe:	d02a      	beq.n	402d16 <__smakebuf_r+0x92>
  402cc0:	89a3      	ldrh	r3, [r4, #12]
  402cc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402cc6:	81a3      	strh	r3, [r4, #12]
  402cc8:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402ccc:	e00b      	b.n	402ce6 <__smakebuf_r+0x62>
  402cce:	89a3      	ldrh	r3, [r4, #12]
  402cd0:	b29a      	uxth	r2, r3
  402cd2:	f012 0f80 	tst.w	r2, #128	; 0x80
  402cd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402cda:	81a3      	strh	r3, [r4, #12]
  402cdc:	bf0c      	ite	eq
  402cde:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402ce2:	2640      	movne	r6, #64	; 0x40
  402ce4:	2700      	movs	r7, #0
  402ce6:	4628      	mov	r0, r5
  402ce8:	4631      	mov	r1, r6
  402cea:	f000 f843 	bl	402d74 <_malloc_r>
  402cee:	89a3      	ldrh	r3, [r4, #12]
  402cf0:	b340      	cbz	r0, 402d44 <__smakebuf_r+0xc0>
  402cf2:	4a1a      	ldr	r2, [pc, #104]	; (402d5c <__smakebuf_r+0xd8>)
  402cf4:	63ea      	str	r2, [r5, #60]	; 0x3c
  402cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402cfa:	81a3      	strh	r3, [r4, #12]
  402cfc:	6020      	str	r0, [r4, #0]
  402cfe:	6120      	str	r0, [r4, #16]
  402d00:	6166      	str	r6, [r4, #20]
  402d02:	b99f      	cbnz	r7, 402d2c <__smakebuf_r+0xa8>
  402d04:	b011      	add	sp, #68	; 0x44
  402d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d08:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402d0c:	2201      	movs	r2, #1
  402d0e:	600b      	str	r3, [r1, #0]
  402d10:	610b      	str	r3, [r1, #16]
  402d12:	614a      	str	r2, [r1, #20]
  402d14:	4770      	bx	lr
  402d16:	4b12      	ldr	r3, [pc, #72]	; (402d60 <__smakebuf_r+0xdc>)
  402d18:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402d1a:	429a      	cmp	r2, r3
  402d1c:	d1d0      	bne.n	402cc0 <__smakebuf_r+0x3c>
  402d1e:	89a3      	ldrh	r3, [r4, #12]
  402d20:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402d24:	4333      	orrs	r3, r6
  402d26:	81a3      	strh	r3, [r4, #12]
  402d28:	64e6      	str	r6, [r4, #76]	; 0x4c
  402d2a:	e7dc      	b.n	402ce6 <__smakebuf_r+0x62>
  402d2c:	4628      	mov	r0, r5
  402d2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402d32:	f000 ffcf 	bl	403cd4 <_isatty_r>
  402d36:	2800      	cmp	r0, #0
  402d38:	d0e4      	beq.n	402d04 <__smakebuf_r+0x80>
  402d3a:	89a3      	ldrh	r3, [r4, #12]
  402d3c:	f043 0301 	orr.w	r3, r3, #1
  402d40:	81a3      	strh	r3, [r4, #12]
  402d42:	e7df      	b.n	402d04 <__smakebuf_r+0x80>
  402d44:	059a      	lsls	r2, r3, #22
  402d46:	d4dd      	bmi.n	402d04 <__smakebuf_r+0x80>
  402d48:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402d4c:	f043 0302 	orr.w	r3, r3, #2
  402d50:	2101      	movs	r1, #1
  402d52:	81a3      	strh	r3, [r4, #12]
  402d54:	6022      	str	r2, [r4, #0]
  402d56:	6122      	str	r2, [r4, #16]
  402d58:	6161      	str	r1, [r4, #20]
  402d5a:	e7d3      	b.n	402d04 <__smakebuf_r+0x80>
  402d5c:	004024a9 	.word	0x004024a9
  402d60:	0040399d 	.word	0x0040399d

00402d64 <malloc>:
  402d64:	4b02      	ldr	r3, [pc, #8]	; (402d70 <malloc+0xc>)
  402d66:	4601      	mov	r1, r0
  402d68:	6818      	ldr	r0, [r3, #0]
  402d6a:	f000 b803 	b.w	402d74 <_malloc_r>
  402d6e:	bf00      	nop
  402d70:	20000448 	.word	0x20000448

00402d74 <_malloc_r>:
  402d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d78:	f101 050b 	add.w	r5, r1, #11
  402d7c:	2d16      	cmp	r5, #22
  402d7e:	b083      	sub	sp, #12
  402d80:	4606      	mov	r6, r0
  402d82:	d927      	bls.n	402dd4 <_malloc_r+0x60>
  402d84:	f035 0507 	bics.w	r5, r5, #7
  402d88:	f100 80b6 	bmi.w	402ef8 <_malloc_r+0x184>
  402d8c:	42a9      	cmp	r1, r5
  402d8e:	f200 80b3 	bhi.w	402ef8 <_malloc_r+0x184>
  402d92:	f000 fbc9 	bl	403528 <__malloc_lock>
  402d96:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402d9a:	d222      	bcs.n	402de2 <_malloc_r+0x6e>
  402d9c:	4fc2      	ldr	r7, [pc, #776]	; (4030a8 <_malloc_r+0x334>)
  402d9e:	08e8      	lsrs	r0, r5, #3
  402da0:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402da4:	68dc      	ldr	r4, [r3, #12]
  402da6:	429c      	cmp	r4, r3
  402da8:	f000 81c8 	beq.w	40313c <_malloc_r+0x3c8>
  402dac:	6863      	ldr	r3, [r4, #4]
  402dae:	68e1      	ldr	r1, [r4, #12]
  402db0:	68a5      	ldr	r5, [r4, #8]
  402db2:	f023 0303 	bic.w	r3, r3, #3
  402db6:	4423      	add	r3, r4
  402db8:	4630      	mov	r0, r6
  402dba:	685a      	ldr	r2, [r3, #4]
  402dbc:	60e9      	str	r1, [r5, #12]
  402dbe:	f042 0201 	orr.w	r2, r2, #1
  402dc2:	608d      	str	r5, [r1, #8]
  402dc4:	605a      	str	r2, [r3, #4]
  402dc6:	f000 fbb1 	bl	40352c <__malloc_unlock>
  402dca:	3408      	adds	r4, #8
  402dcc:	4620      	mov	r0, r4
  402dce:	b003      	add	sp, #12
  402dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dd4:	2910      	cmp	r1, #16
  402dd6:	f200 808f 	bhi.w	402ef8 <_malloc_r+0x184>
  402dda:	f000 fba5 	bl	403528 <__malloc_lock>
  402dde:	2510      	movs	r5, #16
  402de0:	e7dc      	b.n	402d9c <_malloc_r+0x28>
  402de2:	0a68      	lsrs	r0, r5, #9
  402de4:	f000 808f 	beq.w	402f06 <_malloc_r+0x192>
  402de8:	2804      	cmp	r0, #4
  402dea:	f200 8154 	bhi.w	403096 <_malloc_r+0x322>
  402dee:	09a8      	lsrs	r0, r5, #6
  402df0:	3038      	adds	r0, #56	; 0x38
  402df2:	0041      	lsls	r1, r0, #1
  402df4:	4fac      	ldr	r7, [pc, #688]	; (4030a8 <_malloc_r+0x334>)
  402df6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402dfa:	68cc      	ldr	r4, [r1, #12]
  402dfc:	42a1      	cmp	r1, r4
  402dfe:	d106      	bne.n	402e0e <_malloc_r+0x9a>
  402e00:	e00c      	b.n	402e1c <_malloc_r+0xa8>
  402e02:	2a00      	cmp	r2, #0
  402e04:	f280 8082 	bge.w	402f0c <_malloc_r+0x198>
  402e08:	68e4      	ldr	r4, [r4, #12]
  402e0a:	42a1      	cmp	r1, r4
  402e0c:	d006      	beq.n	402e1c <_malloc_r+0xa8>
  402e0e:	6863      	ldr	r3, [r4, #4]
  402e10:	f023 0303 	bic.w	r3, r3, #3
  402e14:	1b5a      	subs	r2, r3, r5
  402e16:	2a0f      	cmp	r2, #15
  402e18:	ddf3      	ble.n	402e02 <_malloc_r+0x8e>
  402e1a:	3801      	subs	r0, #1
  402e1c:	3001      	adds	r0, #1
  402e1e:	49a2      	ldr	r1, [pc, #648]	; (4030a8 <_malloc_r+0x334>)
  402e20:	693c      	ldr	r4, [r7, #16]
  402e22:	f101 0e08 	add.w	lr, r1, #8
  402e26:	4574      	cmp	r4, lr
  402e28:	f000 817d 	beq.w	403126 <_malloc_r+0x3b2>
  402e2c:	6863      	ldr	r3, [r4, #4]
  402e2e:	f023 0303 	bic.w	r3, r3, #3
  402e32:	1b5a      	subs	r2, r3, r5
  402e34:	2a0f      	cmp	r2, #15
  402e36:	f300 8163 	bgt.w	403100 <_malloc_r+0x38c>
  402e3a:	2a00      	cmp	r2, #0
  402e3c:	f8c1 e014 	str.w	lr, [r1, #20]
  402e40:	f8c1 e010 	str.w	lr, [r1, #16]
  402e44:	da73      	bge.n	402f2e <_malloc_r+0x1ba>
  402e46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e4a:	f080 8139 	bcs.w	4030c0 <_malloc_r+0x34c>
  402e4e:	08db      	lsrs	r3, r3, #3
  402e50:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402e54:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402e58:	684a      	ldr	r2, [r1, #4]
  402e5a:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402e5e:	f8c4 9008 	str.w	r9, [r4, #8]
  402e62:	2301      	movs	r3, #1
  402e64:	fa03 f30c 	lsl.w	r3, r3, ip
  402e68:	4313      	orrs	r3, r2
  402e6a:	f8c4 800c 	str.w	r8, [r4, #12]
  402e6e:	604b      	str	r3, [r1, #4]
  402e70:	f8c8 4008 	str.w	r4, [r8, #8]
  402e74:	f8c9 400c 	str.w	r4, [r9, #12]
  402e78:	1082      	asrs	r2, r0, #2
  402e7a:	2401      	movs	r4, #1
  402e7c:	4094      	lsls	r4, r2
  402e7e:	429c      	cmp	r4, r3
  402e80:	d862      	bhi.n	402f48 <_malloc_r+0x1d4>
  402e82:	4223      	tst	r3, r4
  402e84:	d106      	bne.n	402e94 <_malloc_r+0x120>
  402e86:	f020 0003 	bic.w	r0, r0, #3
  402e8a:	0064      	lsls	r4, r4, #1
  402e8c:	4223      	tst	r3, r4
  402e8e:	f100 0004 	add.w	r0, r0, #4
  402e92:	d0fa      	beq.n	402e8a <_malloc_r+0x116>
  402e94:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402e98:	46c4      	mov	ip, r8
  402e9a:	4681      	mov	r9, r0
  402e9c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402ea0:	459c      	cmp	ip, r3
  402ea2:	d107      	bne.n	402eb4 <_malloc_r+0x140>
  402ea4:	e141      	b.n	40312a <_malloc_r+0x3b6>
  402ea6:	2900      	cmp	r1, #0
  402ea8:	f280 8151 	bge.w	40314e <_malloc_r+0x3da>
  402eac:	68db      	ldr	r3, [r3, #12]
  402eae:	459c      	cmp	ip, r3
  402eb0:	f000 813b 	beq.w	40312a <_malloc_r+0x3b6>
  402eb4:	685a      	ldr	r2, [r3, #4]
  402eb6:	f022 0203 	bic.w	r2, r2, #3
  402eba:	1b51      	subs	r1, r2, r5
  402ebc:	290f      	cmp	r1, #15
  402ebe:	ddf2      	ble.n	402ea6 <_malloc_r+0x132>
  402ec0:	461c      	mov	r4, r3
  402ec2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402ec6:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402eca:	195a      	adds	r2, r3, r5
  402ecc:	f045 0901 	orr.w	r9, r5, #1
  402ed0:	f041 0501 	orr.w	r5, r1, #1
  402ed4:	f8c3 9004 	str.w	r9, [r3, #4]
  402ed8:	4630      	mov	r0, r6
  402eda:	f8c8 c00c 	str.w	ip, [r8, #12]
  402ede:	f8cc 8008 	str.w	r8, [ip, #8]
  402ee2:	617a      	str	r2, [r7, #20]
  402ee4:	613a      	str	r2, [r7, #16]
  402ee6:	f8c2 e00c 	str.w	lr, [r2, #12]
  402eea:	f8c2 e008 	str.w	lr, [r2, #8]
  402eee:	6055      	str	r5, [r2, #4]
  402ef0:	5051      	str	r1, [r2, r1]
  402ef2:	f000 fb1b 	bl	40352c <__malloc_unlock>
  402ef6:	e769      	b.n	402dcc <_malloc_r+0x58>
  402ef8:	2400      	movs	r4, #0
  402efa:	230c      	movs	r3, #12
  402efc:	4620      	mov	r0, r4
  402efe:	6033      	str	r3, [r6, #0]
  402f00:	b003      	add	sp, #12
  402f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f06:	217e      	movs	r1, #126	; 0x7e
  402f08:	203f      	movs	r0, #63	; 0x3f
  402f0a:	e773      	b.n	402df4 <_malloc_r+0x80>
  402f0c:	4423      	add	r3, r4
  402f0e:	68e1      	ldr	r1, [r4, #12]
  402f10:	685a      	ldr	r2, [r3, #4]
  402f12:	68a5      	ldr	r5, [r4, #8]
  402f14:	f042 0201 	orr.w	r2, r2, #1
  402f18:	60e9      	str	r1, [r5, #12]
  402f1a:	4630      	mov	r0, r6
  402f1c:	608d      	str	r5, [r1, #8]
  402f1e:	605a      	str	r2, [r3, #4]
  402f20:	f000 fb04 	bl	40352c <__malloc_unlock>
  402f24:	3408      	adds	r4, #8
  402f26:	4620      	mov	r0, r4
  402f28:	b003      	add	sp, #12
  402f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f2e:	4423      	add	r3, r4
  402f30:	4630      	mov	r0, r6
  402f32:	685a      	ldr	r2, [r3, #4]
  402f34:	f042 0201 	orr.w	r2, r2, #1
  402f38:	605a      	str	r2, [r3, #4]
  402f3a:	f000 faf7 	bl	40352c <__malloc_unlock>
  402f3e:	3408      	adds	r4, #8
  402f40:	4620      	mov	r0, r4
  402f42:	b003      	add	sp, #12
  402f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f48:	68bc      	ldr	r4, [r7, #8]
  402f4a:	6863      	ldr	r3, [r4, #4]
  402f4c:	f023 0803 	bic.w	r8, r3, #3
  402f50:	4545      	cmp	r5, r8
  402f52:	d804      	bhi.n	402f5e <_malloc_r+0x1ea>
  402f54:	ebc5 0308 	rsb	r3, r5, r8
  402f58:	2b0f      	cmp	r3, #15
  402f5a:	f300 808c 	bgt.w	403076 <_malloc_r+0x302>
  402f5e:	4b53      	ldr	r3, [pc, #332]	; (4030ac <_malloc_r+0x338>)
  402f60:	f8df a158 	ldr.w	sl, [pc, #344]	; 4030bc <_malloc_r+0x348>
  402f64:	681a      	ldr	r2, [r3, #0]
  402f66:	f8da 3000 	ldr.w	r3, [sl]
  402f6a:	3301      	adds	r3, #1
  402f6c:	442a      	add	r2, r5
  402f6e:	eb04 0b08 	add.w	fp, r4, r8
  402f72:	f000 8150 	beq.w	403216 <_malloc_r+0x4a2>
  402f76:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402f7a:	320f      	adds	r2, #15
  402f7c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402f80:	f022 020f 	bic.w	r2, r2, #15
  402f84:	4611      	mov	r1, r2
  402f86:	4630      	mov	r0, r6
  402f88:	9201      	str	r2, [sp, #4]
  402f8a:	f000 fcc7 	bl	40391c <_sbrk_r>
  402f8e:	f1b0 3fff 	cmp.w	r0, #4294967295
  402f92:	4681      	mov	r9, r0
  402f94:	9a01      	ldr	r2, [sp, #4]
  402f96:	f000 8147 	beq.w	403228 <_malloc_r+0x4b4>
  402f9a:	4583      	cmp	fp, r0
  402f9c:	f200 80ee 	bhi.w	40317c <_malloc_r+0x408>
  402fa0:	4b43      	ldr	r3, [pc, #268]	; (4030b0 <_malloc_r+0x33c>)
  402fa2:	6819      	ldr	r1, [r3, #0]
  402fa4:	45cb      	cmp	fp, r9
  402fa6:	4411      	add	r1, r2
  402fa8:	6019      	str	r1, [r3, #0]
  402faa:	f000 8142 	beq.w	403232 <_malloc_r+0x4be>
  402fae:	f8da 0000 	ldr.w	r0, [sl]
  402fb2:	f8df e108 	ldr.w	lr, [pc, #264]	; 4030bc <_malloc_r+0x348>
  402fb6:	3001      	adds	r0, #1
  402fb8:	bf1b      	ittet	ne
  402fba:	ebcb 0b09 	rsbne	fp, fp, r9
  402fbe:	4459      	addne	r1, fp
  402fc0:	f8ce 9000 	streq.w	r9, [lr]
  402fc4:	6019      	strne	r1, [r3, #0]
  402fc6:	f019 0107 	ands.w	r1, r9, #7
  402fca:	f000 8107 	beq.w	4031dc <_malloc_r+0x468>
  402fce:	f1c1 0008 	rsb	r0, r1, #8
  402fd2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402fd6:	4481      	add	r9, r0
  402fd8:	3108      	adds	r1, #8
  402fda:	444a      	add	r2, r9
  402fdc:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402fe0:	ebc2 0a01 	rsb	sl, r2, r1
  402fe4:	4651      	mov	r1, sl
  402fe6:	4630      	mov	r0, r6
  402fe8:	9301      	str	r3, [sp, #4]
  402fea:	f000 fc97 	bl	40391c <_sbrk_r>
  402fee:	1c43      	adds	r3, r0, #1
  402ff0:	9b01      	ldr	r3, [sp, #4]
  402ff2:	f000 812c 	beq.w	40324e <_malloc_r+0x4da>
  402ff6:	ebc9 0200 	rsb	r2, r9, r0
  402ffa:	4452      	add	r2, sl
  402ffc:	f042 0201 	orr.w	r2, r2, #1
  403000:	6819      	ldr	r1, [r3, #0]
  403002:	f8c7 9008 	str.w	r9, [r7, #8]
  403006:	4451      	add	r1, sl
  403008:	42bc      	cmp	r4, r7
  40300a:	f8c9 2004 	str.w	r2, [r9, #4]
  40300e:	6019      	str	r1, [r3, #0]
  403010:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4030b0 <_malloc_r+0x33c>
  403014:	d016      	beq.n	403044 <_malloc_r+0x2d0>
  403016:	f1b8 0f0f 	cmp.w	r8, #15
  40301a:	f240 80ee 	bls.w	4031fa <_malloc_r+0x486>
  40301e:	6862      	ldr	r2, [r4, #4]
  403020:	f1a8 030c 	sub.w	r3, r8, #12
  403024:	f023 0307 	bic.w	r3, r3, #7
  403028:	18e0      	adds	r0, r4, r3
  40302a:	f002 0201 	and.w	r2, r2, #1
  40302e:	f04f 0e05 	mov.w	lr, #5
  403032:	431a      	orrs	r2, r3
  403034:	2b0f      	cmp	r3, #15
  403036:	6062      	str	r2, [r4, #4]
  403038:	f8c0 e004 	str.w	lr, [r0, #4]
  40303c:	f8c0 e008 	str.w	lr, [r0, #8]
  403040:	f200 8109 	bhi.w	403256 <_malloc_r+0x4e2>
  403044:	4b1b      	ldr	r3, [pc, #108]	; (4030b4 <_malloc_r+0x340>)
  403046:	68bc      	ldr	r4, [r7, #8]
  403048:	681a      	ldr	r2, [r3, #0]
  40304a:	4291      	cmp	r1, r2
  40304c:	bf88      	it	hi
  40304e:	6019      	strhi	r1, [r3, #0]
  403050:	4b19      	ldr	r3, [pc, #100]	; (4030b8 <_malloc_r+0x344>)
  403052:	681a      	ldr	r2, [r3, #0]
  403054:	4291      	cmp	r1, r2
  403056:	6862      	ldr	r2, [r4, #4]
  403058:	bf88      	it	hi
  40305a:	6019      	strhi	r1, [r3, #0]
  40305c:	f022 0203 	bic.w	r2, r2, #3
  403060:	4295      	cmp	r5, r2
  403062:	eba2 0305 	sub.w	r3, r2, r5
  403066:	d801      	bhi.n	40306c <_malloc_r+0x2f8>
  403068:	2b0f      	cmp	r3, #15
  40306a:	dc04      	bgt.n	403076 <_malloc_r+0x302>
  40306c:	4630      	mov	r0, r6
  40306e:	f000 fa5d 	bl	40352c <__malloc_unlock>
  403072:	2400      	movs	r4, #0
  403074:	e6aa      	b.n	402dcc <_malloc_r+0x58>
  403076:	1962      	adds	r2, r4, r5
  403078:	f043 0301 	orr.w	r3, r3, #1
  40307c:	f045 0501 	orr.w	r5, r5, #1
  403080:	6065      	str	r5, [r4, #4]
  403082:	4630      	mov	r0, r6
  403084:	60ba      	str	r2, [r7, #8]
  403086:	6053      	str	r3, [r2, #4]
  403088:	f000 fa50 	bl	40352c <__malloc_unlock>
  40308c:	3408      	adds	r4, #8
  40308e:	4620      	mov	r0, r4
  403090:	b003      	add	sp, #12
  403092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403096:	2814      	cmp	r0, #20
  403098:	d968      	bls.n	40316c <_malloc_r+0x3f8>
  40309a:	2854      	cmp	r0, #84	; 0x54
  40309c:	f200 8097 	bhi.w	4031ce <_malloc_r+0x45a>
  4030a0:	0b28      	lsrs	r0, r5, #12
  4030a2:	306e      	adds	r0, #110	; 0x6e
  4030a4:	0041      	lsls	r1, r0, #1
  4030a6:	e6a5      	b.n	402df4 <_malloc_r+0x80>
  4030a8:	20000470 	.word	0x20000470
  4030ac:	20000928 	.word	0x20000928
  4030b0:	2000092c 	.word	0x2000092c
  4030b4:	20000924 	.word	0x20000924
  4030b8:	20000920 	.word	0x20000920
  4030bc:	2000087c 	.word	0x2000087c
  4030c0:	0a5a      	lsrs	r2, r3, #9
  4030c2:	2a04      	cmp	r2, #4
  4030c4:	d955      	bls.n	403172 <_malloc_r+0x3fe>
  4030c6:	2a14      	cmp	r2, #20
  4030c8:	f200 80a7 	bhi.w	40321a <_malloc_r+0x4a6>
  4030cc:	325b      	adds	r2, #91	; 0x5b
  4030ce:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4030d2:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  4030d6:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 403294 <_malloc_r+0x520>
  4030da:	f8dc 1008 	ldr.w	r1, [ip, #8]
  4030de:	4561      	cmp	r1, ip
  4030e0:	d07f      	beq.n	4031e2 <_malloc_r+0x46e>
  4030e2:	684a      	ldr	r2, [r1, #4]
  4030e4:	f022 0203 	bic.w	r2, r2, #3
  4030e8:	4293      	cmp	r3, r2
  4030ea:	d202      	bcs.n	4030f2 <_malloc_r+0x37e>
  4030ec:	6889      	ldr	r1, [r1, #8]
  4030ee:	458c      	cmp	ip, r1
  4030f0:	d1f7      	bne.n	4030e2 <_malloc_r+0x36e>
  4030f2:	68ca      	ldr	r2, [r1, #12]
  4030f4:	687b      	ldr	r3, [r7, #4]
  4030f6:	60e2      	str	r2, [r4, #12]
  4030f8:	60a1      	str	r1, [r4, #8]
  4030fa:	6094      	str	r4, [r2, #8]
  4030fc:	60cc      	str	r4, [r1, #12]
  4030fe:	e6bb      	b.n	402e78 <_malloc_r+0x104>
  403100:	1963      	adds	r3, r4, r5
  403102:	f042 0701 	orr.w	r7, r2, #1
  403106:	f045 0501 	orr.w	r5, r5, #1
  40310a:	6065      	str	r5, [r4, #4]
  40310c:	4630      	mov	r0, r6
  40310e:	614b      	str	r3, [r1, #20]
  403110:	610b      	str	r3, [r1, #16]
  403112:	f8c3 e00c 	str.w	lr, [r3, #12]
  403116:	f8c3 e008 	str.w	lr, [r3, #8]
  40311a:	605f      	str	r7, [r3, #4]
  40311c:	509a      	str	r2, [r3, r2]
  40311e:	3408      	adds	r4, #8
  403120:	f000 fa04 	bl	40352c <__malloc_unlock>
  403124:	e652      	b.n	402dcc <_malloc_r+0x58>
  403126:	684b      	ldr	r3, [r1, #4]
  403128:	e6a6      	b.n	402e78 <_malloc_r+0x104>
  40312a:	f109 0901 	add.w	r9, r9, #1
  40312e:	f019 0f03 	tst.w	r9, #3
  403132:	f10c 0c08 	add.w	ip, ip, #8
  403136:	f47f aeb1 	bne.w	402e9c <_malloc_r+0x128>
  40313a:	e02c      	b.n	403196 <_malloc_r+0x422>
  40313c:	f104 0308 	add.w	r3, r4, #8
  403140:	6964      	ldr	r4, [r4, #20]
  403142:	42a3      	cmp	r3, r4
  403144:	bf08      	it	eq
  403146:	3002      	addeq	r0, #2
  403148:	f43f ae69 	beq.w	402e1e <_malloc_r+0xaa>
  40314c:	e62e      	b.n	402dac <_malloc_r+0x38>
  40314e:	441a      	add	r2, r3
  403150:	461c      	mov	r4, r3
  403152:	6851      	ldr	r1, [r2, #4]
  403154:	68db      	ldr	r3, [r3, #12]
  403156:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40315a:	f041 0101 	orr.w	r1, r1, #1
  40315e:	6051      	str	r1, [r2, #4]
  403160:	4630      	mov	r0, r6
  403162:	60eb      	str	r3, [r5, #12]
  403164:	609d      	str	r5, [r3, #8]
  403166:	f000 f9e1 	bl	40352c <__malloc_unlock>
  40316a:	e62f      	b.n	402dcc <_malloc_r+0x58>
  40316c:	305b      	adds	r0, #91	; 0x5b
  40316e:	0041      	lsls	r1, r0, #1
  403170:	e640      	b.n	402df4 <_malloc_r+0x80>
  403172:	099a      	lsrs	r2, r3, #6
  403174:	3238      	adds	r2, #56	; 0x38
  403176:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40317a:	e7aa      	b.n	4030d2 <_malloc_r+0x35e>
  40317c:	42bc      	cmp	r4, r7
  40317e:	4b45      	ldr	r3, [pc, #276]	; (403294 <_malloc_r+0x520>)
  403180:	f43f af0e 	beq.w	402fa0 <_malloc_r+0x22c>
  403184:	689c      	ldr	r4, [r3, #8]
  403186:	6862      	ldr	r2, [r4, #4]
  403188:	f022 0203 	bic.w	r2, r2, #3
  40318c:	e768      	b.n	403060 <_malloc_r+0x2ec>
  40318e:	f8d8 8000 	ldr.w	r8, [r8]
  403192:	4598      	cmp	r8, r3
  403194:	d17c      	bne.n	403290 <_malloc_r+0x51c>
  403196:	f010 0f03 	tst.w	r0, #3
  40319a:	f1a8 0308 	sub.w	r3, r8, #8
  40319e:	f100 30ff 	add.w	r0, r0, #4294967295
  4031a2:	d1f4      	bne.n	40318e <_malloc_r+0x41a>
  4031a4:	687b      	ldr	r3, [r7, #4]
  4031a6:	ea23 0304 	bic.w	r3, r3, r4
  4031aa:	607b      	str	r3, [r7, #4]
  4031ac:	0064      	lsls	r4, r4, #1
  4031ae:	429c      	cmp	r4, r3
  4031b0:	f63f aeca 	bhi.w	402f48 <_malloc_r+0x1d4>
  4031b4:	2c00      	cmp	r4, #0
  4031b6:	f43f aec7 	beq.w	402f48 <_malloc_r+0x1d4>
  4031ba:	4223      	tst	r3, r4
  4031bc:	4648      	mov	r0, r9
  4031be:	f47f ae69 	bne.w	402e94 <_malloc_r+0x120>
  4031c2:	0064      	lsls	r4, r4, #1
  4031c4:	4223      	tst	r3, r4
  4031c6:	f100 0004 	add.w	r0, r0, #4
  4031ca:	d0fa      	beq.n	4031c2 <_malloc_r+0x44e>
  4031cc:	e662      	b.n	402e94 <_malloc_r+0x120>
  4031ce:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4031d2:	d818      	bhi.n	403206 <_malloc_r+0x492>
  4031d4:	0be8      	lsrs	r0, r5, #15
  4031d6:	3077      	adds	r0, #119	; 0x77
  4031d8:	0041      	lsls	r1, r0, #1
  4031da:	e60b      	b.n	402df4 <_malloc_r+0x80>
  4031dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4031e0:	e6fb      	b.n	402fda <_malloc_r+0x266>
  4031e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4031e6:	1092      	asrs	r2, r2, #2
  4031e8:	f04f 0c01 	mov.w	ip, #1
  4031ec:	fa0c f202 	lsl.w	r2, ip, r2
  4031f0:	4313      	orrs	r3, r2
  4031f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4031f6:	460a      	mov	r2, r1
  4031f8:	e77d      	b.n	4030f6 <_malloc_r+0x382>
  4031fa:	2301      	movs	r3, #1
  4031fc:	f8c9 3004 	str.w	r3, [r9, #4]
  403200:	464c      	mov	r4, r9
  403202:	2200      	movs	r2, #0
  403204:	e72c      	b.n	403060 <_malloc_r+0x2ec>
  403206:	f240 5354 	movw	r3, #1364	; 0x554
  40320a:	4298      	cmp	r0, r3
  40320c:	d81c      	bhi.n	403248 <_malloc_r+0x4d4>
  40320e:	0ca8      	lsrs	r0, r5, #18
  403210:	307c      	adds	r0, #124	; 0x7c
  403212:	0041      	lsls	r1, r0, #1
  403214:	e5ee      	b.n	402df4 <_malloc_r+0x80>
  403216:	3210      	adds	r2, #16
  403218:	e6b4      	b.n	402f84 <_malloc_r+0x210>
  40321a:	2a54      	cmp	r2, #84	; 0x54
  40321c:	d823      	bhi.n	403266 <_malloc_r+0x4f2>
  40321e:	0b1a      	lsrs	r2, r3, #12
  403220:	326e      	adds	r2, #110	; 0x6e
  403222:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403226:	e754      	b.n	4030d2 <_malloc_r+0x35e>
  403228:	68bc      	ldr	r4, [r7, #8]
  40322a:	6862      	ldr	r2, [r4, #4]
  40322c:	f022 0203 	bic.w	r2, r2, #3
  403230:	e716      	b.n	403060 <_malloc_r+0x2ec>
  403232:	f3cb 000b 	ubfx	r0, fp, #0, #12
  403236:	2800      	cmp	r0, #0
  403238:	f47f aeb9 	bne.w	402fae <_malloc_r+0x23a>
  40323c:	4442      	add	r2, r8
  40323e:	68bb      	ldr	r3, [r7, #8]
  403240:	f042 0201 	orr.w	r2, r2, #1
  403244:	605a      	str	r2, [r3, #4]
  403246:	e6fd      	b.n	403044 <_malloc_r+0x2d0>
  403248:	21fc      	movs	r1, #252	; 0xfc
  40324a:	207e      	movs	r0, #126	; 0x7e
  40324c:	e5d2      	b.n	402df4 <_malloc_r+0x80>
  40324e:	2201      	movs	r2, #1
  403250:	f04f 0a00 	mov.w	sl, #0
  403254:	e6d4      	b.n	403000 <_malloc_r+0x28c>
  403256:	f104 0108 	add.w	r1, r4, #8
  40325a:	4630      	mov	r0, r6
  40325c:	f7ff fa7a 	bl	402754 <_free_r>
  403260:	f8da 1000 	ldr.w	r1, [sl]
  403264:	e6ee      	b.n	403044 <_malloc_r+0x2d0>
  403266:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40326a:	d804      	bhi.n	403276 <_malloc_r+0x502>
  40326c:	0bda      	lsrs	r2, r3, #15
  40326e:	3277      	adds	r2, #119	; 0x77
  403270:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403274:	e72d      	b.n	4030d2 <_malloc_r+0x35e>
  403276:	f240 5154 	movw	r1, #1364	; 0x554
  40327a:	428a      	cmp	r2, r1
  40327c:	d804      	bhi.n	403288 <_malloc_r+0x514>
  40327e:	0c9a      	lsrs	r2, r3, #18
  403280:	327c      	adds	r2, #124	; 0x7c
  403282:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403286:	e724      	b.n	4030d2 <_malloc_r+0x35e>
  403288:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  40328c:	227e      	movs	r2, #126	; 0x7e
  40328e:	e720      	b.n	4030d2 <_malloc_r+0x35e>
  403290:	687b      	ldr	r3, [r7, #4]
  403292:	e78b      	b.n	4031ac <_malloc_r+0x438>
  403294:	20000470 	.word	0x20000470

00403298 <memchr>:
  403298:	0783      	lsls	r3, r0, #30
  40329a:	b470      	push	{r4, r5, r6}
  40329c:	b2c9      	uxtb	r1, r1
  40329e:	d040      	beq.n	403322 <memchr+0x8a>
  4032a0:	1e54      	subs	r4, r2, #1
  4032a2:	2a00      	cmp	r2, #0
  4032a4:	d03f      	beq.n	403326 <memchr+0x8e>
  4032a6:	7803      	ldrb	r3, [r0, #0]
  4032a8:	428b      	cmp	r3, r1
  4032aa:	bf18      	it	ne
  4032ac:	1c43      	addne	r3, r0, #1
  4032ae:	d106      	bne.n	4032be <memchr+0x26>
  4032b0:	e01d      	b.n	4032ee <memchr+0x56>
  4032b2:	b1f4      	cbz	r4, 4032f2 <memchr+0x5a>
  4032b4:	7802      	ldrb	r2, [r0, #0]
  4032b6:	428a      	cmp	r2, r1
  4032b8:	f104 34ff 	add.w	r4, r4, #4294967295
  4032bc:	d017      	beq.n	4032ee <memchr+0x56>
  4032be:	f013 0f03 	tst.w	r3, #3
  4032c2:	4618      	mov	r0, r3
  4032c4:	f103 0301 	add.w	r3, r3, #1
  4032c8:	d1f3      	bne.n	4032b2 <memchr+0x1a>
  4032ca:	2c03      	cmp	r4, #3
  4032cc:	d814      	bhi.n	4032f8 <memchr+0x60>
  4032ce:	b184      	cbz	r4, 4032f2 <memchr+0x5a>
  4032d0:	7803      	ldrb	r3, [r0, #0]
  4032d2:	428b      	cmp	r3, r1
  4032d4:	d00b      	beq.n	4032ee <memchr+0x56>
  4032d6:	1905      	adds	r5, r0, r4
  4032d8:	1c43      	adds	r3, r0, #1
  4032da:	e002      	b.n	4032e2 <memchr+0x4a>
  4032dc:	7802      	ldrb	r2, [r0, #0]
  4032de:	428a      	cmp	r2, r1
  4032e0:	d005      	beq.n	4032ee <memchr+0x56>
  4032e2:	42ab      	cmp	r3, r5
  4032e4:	4618      	mov	r0, r3
  4032e6:	f103 0301 	add.w	r3, r3, #1
  4032ea:	d1f7      	bne.n	4032dc <memchr+0x44>
  4032ec:	2000      	movs	r0, #0
  4032ee:	bc70      	pop	{r4, r5, r6}
  4032f0:	4770      	bx	lr
  4032f2:	4620      	mov	r0, r4
  4032f4:	bc70      	pop	{r4, r5, r6}
  4032f6:	4770      	bx	lr
  4032f8:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4032fc:	4602      	mov	r2, r0
  4032fe:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403302:	4610      	mov	r0, r2
  403304:	3204      	adds	r2, #4
  403306:	6803      	ldr	r3, [r0, #0]
  403308:	4073      	eors	r3, r6
  40330a:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40330e:	ea25 0303 	bic.w	r3, r5, r3
  403312:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403316:	d1da      	bne.n	4032ce <memchr+0x36>
  403318:	3c04      	subs	r4, #4
  40331a:	2c03      	cmp	r4, #3
  40331c:	4610      	mov	r0, r2
  40331e:	d8f0      	bhi.n	403302 <memchr+0x6a>
  403320:	e7d5      	b.n	4032ce <memchr+0x36>
  403322:	4614      	mov	r4, r2
  403324:	e7d1      	b.n	4032ca <memchr+0x32>
  403326:	4610      	mov	r0, r2
  403328:	e7e1      	b.n	4032ee <memchr+0x56>
  40332a:	bf00      	nop

0040332c <memcpy>:
  40332c:	4684      	mov	ip, r0
  40332e:	ea41 0300 	orr.w	r3, r1, r0
  403332:	f013 0303 	ands.w	r3, r3, #3
  403336:	d16d      	bne.n	403414 <memcpy+0xe8>
  403338:	3a40      	subs	r2, #64	; 0x40
  40333a:	d341      	bcc.n	4033c0 <memcpy+0x94>
  40333c:	f851 3b04 	ldr.w	r3, [r1], #4
  403340:	f840 3b04 	str.w	r3, [r0], #4
  403344:	f851 3b04 	ldr.w	r3, [r1], #4
  403348:	f840 3b04 	str.w	r3, [r0], #4
  40334c:	f851 3b04 	ldr.w	r3, [r1], #4
  403350:	f840 3b04 	str.w	r3, [r0], #4
  403354:	f851 3b04 	ldr.w	r3, [r1], #4
  403358:	f840 3b04 	str.w	r3, [r0], #4
  40335c:	f851 3b04 	ldr.w	r3, [r1], #4
  403360:	f840 3b04 	str.w	r3, [r0], #4
  403364:	f851 3b04 	ldr.w	r3, [r1], #4
  403368:	f840 3b04 	str.w	r3, [r0], #4
  40336c:	f851 3b04 	ldr.w	r3, [r1], #4
  403370:	f840 3b04 	str.w	r3, [r0], #4
  403374:	f851 3b04 	ldr.w	r3, [r1], #4
  403378:	f840 3b04 	str.w	r3, [r0], #4
  40337c:	f851 3b04 	ldr.w	r3, [r1], #4
  403380:	f840 3b04 	str.w	r3, [r0], #4
  403384:	f851 3b04 	ldr.w	r3, [r1], #4
  403388:	f840 3b04 	str.w	r3, [r0], #4
  40338c:	f851 3b04 	ldr.w	r3, [r1], #4
  403390:	f840 3b04 	str.w	r3, [r0], #4
  403394:	f851 3b04 	ldr.w	r3, [r1], #4
  403398:	f840 3b04 	str.w	r3, [r0], #4
  40339c:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a0:	f840 3b04 	str.w	r3, [r0], #4
  4033a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a8:	f840 3b04 	str.w	r3, [r0], #4
  4033ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b0:	f840 3b04 	str.w	r3, [r0], #4
  4033b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b8:	f840 3b04 	str.w	r3, [r0], #4
  4033bc:	3a40      	subs	r2, #64	; 0x40
  4033be:	d2bd      	bcs.n	40333c <memcpy+0x10>
  4033c0:	3230      	adds	r2, #48	; 0x30
  4033c2:	d311      	bcc.n	4033e8 <memcpy+0xbc>
  4033c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033c8:	f840 3b04 	str.w	r3, [r0], #4
  4033cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d0:	f840 3b04 	str.w	r3, [r0], #4
  4033d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d8:	f840 3b04 	str.w	r3, [r0], #4
  4033dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4033e0:	f840 3b04 	str.w	r3, [r0], #4
  4033e4:	3a10      	subs	r2, #16
  4033e6:	d2ed      	bcs.n	4033c4 <memcpy+0x98>
  4033e8:	320c      	adds	r2, #12
  4033ea:	d305      	bcc.n	4033f8 <memcpy+0xcc>
  4033ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4033f0:	f840 3b04 	str.w	r3, [r0], #4
  4033f4:	3a04      	subs	r2, #4
  4033f6:	d2f9      	bcs.n	4033ec <memcpy+0xc0>
  4033f8:	3204      	adds	r2, #4
  4033fa:	d008      	beq.n	40340e <memcpy+0xe2>
  4033fc:	07d2      	lsls	r2, r2, #31
  4033fe:	bf1c      	itt	ne
  403400:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403404:	f800 3b01 	strbne.w	r3, [r0], #1
  403408:	d301      	bcc.n	40340e <memcpy+0xe2>
  40340a:	880b      	ldrh	r3, [r1, #0]
  40340c:	8003      	strh	r3, [r0, #0]
  40340e:	4660      	mov	r0, ip
  403410:	4770      	bx	lr
  403412:	bf00      	nop
  403414:	2a08      	cmp	r2, #8
  403416:	d313      	bcc.n	403440 <memcpy+0x114>
  403418:	078b      	lsls	r3, r1, #30
  40341a:	d08d      	beq.n	403338 <memcpy+0xc>
  40341c:	f010 0303 	ands.w	r3, r0, #3
  403420:	d08a      	beq.n	403338 <memcpy+0xc>
  403422:	f1c3 0304 	rsb	r3, r3, #4
  403426:	1ad2      	subs	r2, r2, r3
  403428:	07db      	lsls	r3, r3, #31
  40342a:	bf1c      	itt	ne
  40342c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403430:	f800 3b01 	strbne.w	r3, [r0], #1
  403434:	d380      	bcc.n	403338 <memcpy+0xc>
  403436:	f831 3b02 	ldrh.w	r3, [r1], #2
  40343a:	f820 3b02 	strh.w	r3, [r0], #2
  40343e:	e77b      	b.n	403338 <memcpy+0xc>
  403440:	3a04      	subs	r2, #4
  403442:	d3d9      	bcc.n	4033f8 <memcpy+0xcc>
  403444:	3a01      	subs	r2, #1
  403446:	f811 3b01 	ldrb.w	r3, [r1], #1
  40344a:	f800 3b01 	strb.w	r3, [r0], #1
  40344e:	d2f9      	bcs.n	403444 <memcpy+0x118>
  403450:	780b      	ldrb	r3, [r1, #0]
  403452:	7003      	strb	r3, [r0, #0]
  403454:	784b      	ldrb	r3, [r1, #1]
  403456:	7043      	strb	r3, [r0, #1]
  403458:	788b      	ldrb	r3, [r1, #2]
  40345a:	7083      	strb	r3, [r0, #2]
  40345c:	4660      	mov	r0, ip
  40345e:	4770      	bx	lr

00403460 <memmove>:
  403460:	4288      	cmp	r0, r1
  403462:	b5f0      	push	{r4, r5, r6, r7, lr}
  403464:	d90d      	bls.n	403482 <memmove+0x22>
  403466:	188b      	adds	r3, r1, r2
  403468:	4298      	cmp	r0, r3
  40346a:	d20a      	bcs.n	403482 <memmove+0x22>
  40346c:	1881      	adds	r1, r0, r2
  40346e:	2a00      	cmp	r2, #0
  403470:	d054      	beq.n	40351c <memmove+0xbc>
  403472:	1a9a      	subs	r2, r3, r2
  403474:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403478:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40347c:	4293      	cmp	r3, r2
  40347e:	d1f9      	bne.n	403474 <memmove+0x14>
  403480:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403482:	2a0f      	cmp	r2, #15
  403484:	d948      	bls.n	403518 <memmove+0xb8>
  403486:	ea40 0301 	orr.w	r3, r0, r1
  40348a:	079b      	lsls	r3, r3, #30
  40348c:	d147      	bne.n	40351e <memmove+0xbe>
  40348e:	f100 0410 	add.w	r4, r0, #16
  403492:	f101 0310 	add.w	r3, r1, #16
  403496:	4615      	mov	r5, r2
  403498:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40349c:	f844 6c10 	str.w	r6, [r4, #-16]
  4034a0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4034a4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4034a8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4034ac:	f844 6c08 	str.w	r6, [r4, #-8]
  4034b0:	3d10      	subs	r5, #16
  4034b2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4034b6:	f844 6c04 	str.w	r6, [r4, #-4]
  4034ba:	2d0f      	cmp	r5, #15
  4034bc:	f103 0310 	add.w	r3, r3, #16
  4034c0:	f104 0410 	add.w	r4, r4, #16
  4034c4:	d8e8      	bhi.n	403498 <memmove+0x38>
  4034c6:	f1a2 0310 	sub.w	r3, r2, #16
  4034ca:	f023 030f 	bic.w	r3, r3, #15
  4034ce:	f002 0e0f 	and.w	lr, r2, #15
  4034d2:	3310      	adds	r3, #16
  4034d4:	f1be 0f03 	cmp.w	lr, #3
  4034d8:	4419      	add	r1, r3
  4034da:	4403      	add	r3, r0
  4034dc:	d921      	bls.n	403522 <memmove+0xc2>
  4034de:	1f1e      	subs	r6, r3, #4
  4034e0:	460d      	mov	r5, r1
  4034e2:	4674      	mov	r4, lr
  4034e4:	3c04      	subs	r4, #4
  4034e6:	f855 7b04 	ldr.w	r7, [r5], #4
  4034ea:	f846 7f04 	str.w	r7, [r6, #4]!
  4034ee:	2c03      	cmp	r4, #3
  4034f0:	d8f8      	bhi.n	4034e4 <memmove+0x84>
  4034f2:	f1ae 0404 	sub.w	r4, lr, #4
  4034f6:	f024 0403 	bic.w	r4, r4, #3
  4034fa:	3404      	adds	r4, #4
  4034fc:	4423      	add	r3, r4
  4034fe:	4421      	add	r1, r4
  403500:	f002 0203 	and.w	r2, r2, #3
  403504:	b152      	cbz	r2, 40351c <memmove+0xbc>
  403506:	3b01      	subs	r3, #1
  403508:	440a      	add	r2, r1
  40350a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40350e:	f803 4f01 	strb.w	r4, [r3, #1]!
  403512:	4291      	cmp	r1, r2
  403514:	d1f9      	bne.n	40350a <memmove+0xaa>
  403516:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403518:	4603      	mov	r3, r0
  40351a:	e7f3      	b.n	403504 <memmove+0xa4>
  40351c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40351e:	4603      	mov	r3, r0
  403520:	e7f1      	b.n	403506 <memmove+0xa6>
  403522:	4672      	mov	r2, lr
  403524:	e7ee      	b.n	403504 <memmove+0xa4>
  403526:	bf00      	nop

00403528 <__malloc_lock>:
  403528:	4770      	bx	lr
  40352a:	bf00      	nop

0040352c <__malloc_unlock>:
  40352c:	4770      	bx	lr
  40352e:	bf00      	nop

00403530 <_realloc_r>:
  403530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403534:	4617      	mov	r7, r2
  403536:	b083      	sub	sp, #12
  403538:	460e      	mov	r6, r1
  40353a:	2900      	cmp	r1, #0
  40353c:	f000 80e7 	beq.w	40370e <_realloc_r+0x1de>
  403540:	4681      	mov	r9, r0
  403542:	f107 050b 	add.w	r5, r7, #11
  403546:	f7ff ffef 	bl	403528 <__malloc_lock>
  40354a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40354e:	2d16      	cmp	r5, #22
  403550:	f023 0403 	bic.w	r4, r3, #3
  403554:	f1a6 0808 	sub.w	r8, r6, #8
  403558:	d84c      	bhi.n	4035f4 <_realloc_r+0xc4>
  40355a:	2210      	movs	r2, #16
  40355c:	4615      	mov	r5, r2
  40355e:	42af      	cmp	r7, r5
  403560:	d84d      	bhi.n	4035fe <_realloc_r+0xce>
  403562:	4294      	cmp	r4, r2
  403564:	f280 8084 	bge.w	403670 <_realloc_r+0x140>
  403568:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 403918 <_realloc_r+0x3e8>
  40356c:	f8db 0008 	ldr.w	r0, [fp, #8]
  403570:	eb08 0104 	add.w	r1, r8, r4
  403574:	4288      	cmp	r0, r1
  403576:	f000 80d6 	beq.w	403726 <_realloc_r+0x1f6>
  40357a:	6848      	ldr	r0, [r1, #4]
  40357c:	f020 0e01 	bic.w	lr, r0, #1
  403580:	448e      	add	lr, r1
  403582:	f8de e004 	ldr.w	lr, [lr, #4]
  403586:	f01e 0f01 	tst.w	lr, #1
  40358a:	d13f      	bne.n	40360c <_realloc_r+0xdc>
  40358c:	f020 0003 	bic.w	r0, r0, #3
  403590:	4420      	add	r0, r4
  403592:	4290      	cmp	r0, r2
  403594:	f280 80c1 	bge.w	40371a <_realloc_r+0x1ea>
  403598:	07db      	lsls	r3, r3, #31
  40359a:	f100 808f 	bmi.w	4036bc <_realloc_r+0x18c>
  40359e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4035a2:	ebc3 0a08 	rsb	sl, r3, r8
  4035a6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4035aa:	f023 0303 	bic.w	r3, r3, #3
  4035ae:	eb00 0e03 	add.w	lr, r0, r3
  4035b2:	4596      	cmp	lr, r2
  4035b4:	db34      	blt.n	403620 <_realloc_r+0xf0>
  4035b6:	68cb      	ldr	r3, [r1, #12]
  4035b8:	688a      	ldr	r2, [r1, #8]
  4035ba:	4657      	mov	r7, sl
  4035bc:	60d3      	str	r3, [r2, #12]
  4035be:	609a      	str	r2, [r3, #8]
  4035c0:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4035c4:	f8da 300c 	ldr.w	r3, [sl, #12]
  4035c8:	60cb      	str	r3, [r1, #12]
  4035ca:	1f22      	subs	r2, r4, #4
  4035cc:	2a24      	cmp	r2, #36	; 0x24
  4035ce:	6099      	str	r1, [r3, #8]
  4035d0:	f200 8136 	bhi.w	403840 <_realloc_r+0x310>
  4035d4:	2a13      	cmp	r2, #19
  4035d6:	f240 80fd 	bls.w	4037d4 <_realloc_r+0x2a4>
  4035da:	6833      	ldr	r3, [r6, #0]
  4035dc:	f8ca 3008 	str.w	r3, [sl, #8]
  4035e0:	6873      	ldr	r3, [r6, #4]
  4035e2:	f8ca 300c 	str.w	r3, [sl, #12]
  4035e6:	2a1b      	cmp	r2, #27
  4035e8:	f200 8140 	bhi.w	40386c <_realloc_r+0x33c>
  4035ec:	3608      	adds	r6, #8
  4035ee:	f10a 0310 	add.w	r3, sl, #16
  4035f2:	e0f0      	b.n	4037d6 <_realloc_r+0x2a6>
  4035f4:	f025 0507 	bic.w	r5, r5, #7
  4035f8:	2d00      	cmp	r5, #0
  4035fa:	462a      	mov	r2, r5
  4035fc:	daaf      	bge.n	40355e <_realloc_r+0x2e>
  4035fe:	230c      	movs	r3, #12
  403600:	2000      	movs	r0, #0
  403602:	f8c9 3000 	str.w	r3, [r9]
  403606:	b003      	add	sp, #12
  403608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40360c:	07d9      	lsls	r1, r3, #31
  40360e:	d455      	bmi.n	4036bc <_realloc_r+0x18c>
  403610:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403614:	ebc3 0a08 	rsb	sl, r3, r8
  403618:	f8da 3004 	ldr.w	r3, [sl, #4]
  40361c:	f023 0303 	bic.w	r3, r3, #3
  403620:	4423      	add	r3, r4
  403622:	4293      	cmp	r3, r2
  403624:	db4a      	blt.n	4036bc <_realloc_r+0x18c>
  403626:	4657      	mov	r7, sl
  403628:	f8da 100c 	ldr.w	r1, [sl, #12]
  40362c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403630:	1f22      	subs	r2, r4, #4
  403632:	2a24      	cmp	r2, #36	; 0x24
  403634:	60c1      	str	r1, [r0, #12]
  403636:	6088      	str	r0, [r1, #8]
  403638:	f200 810e 	bhi.w	403858 <_realloc_r+0x328>
  40363c:	2a13      	cmp	r2, #19
  40363e:	f240 8109 	bls.w	403854 <_realloc_r+0x324>
  403642:	6831      	ldr	r1, [r6, #0]
  403644:	f8ca 1008 	str.w	r1, [sl, #8]
  403648:	6871      	ldr	r1, [r6, #4]
  40364a:	f8ca 100c 	str.w	r1, [sl, #12]
  40364e:	2a1b      	cmp	r2, #27
  403650:	f200 8121 	bhi.w	403896 <_realloc_r+0x366>
  403654:	3608      	adds	r6, #8
  403656:	f10a 0210 	add.w	r2, sl, #16
  40365a:	6831      	ldr	r1, [r6, #0]
  40365c:	6011      	str	r1, [r2, #0]
  40365e:	6871      	ldr	r1, [r6, #4]
  403660:	6051      	str	r1, [r2, #4]
  403662:	68b1      	ldr	r1, [r6, #8]
  403664:	6091      	str	r1, [r2, #8]
  403666:	461c      	mov	r4, r3
  403668:	f8da 3004 	ldr.w	r3, [sl, #4]
  40366c:	463e      	mov	r6, r7
  40366e:	46d0      	mov	r8, sl
  403670:	1b62      	subs	r2, r4, r5
  403672:	2a0f      	cmp	r2, #15
  403674:	f003 0301 	and.w	r3, r3, #1
  403678:	d80e      	bhi.n	403698 <_realloc_r+0x168>
  40367a:	4323      	orrs	r3, r4
  40367c:	4444      	add	r4, r8
  40367e:	f8c8 3004 	str.w	r3, [r8, #4]
  403682:	6863      	ldr	r3, [r4, #4]
  403684:	f043 0301 	orr.w	r3, r3, #1
  403688:	6063      	str	r3, [r4, #4]
  40368a:	4648      	mov	r0, r9
  40368c:	f7ff ff4e 	bl	40352c <__malloc_unlock>
  403690:	4630      	mov	r0, r6
  403692:	b003      	add	sp, #12
  403694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403698:	eb08 0105 	add.w	r1, r8, r5
  40369c:	431d      	orrs	r5, r3
  40369e:	f042 0301 	orr.w	r3, r2, #1
  4036a2:	440a      	add	r2, r1
  4036a4:	f8c8 5004 	str.w	r5, [r8, #4]
  4036a8:	604b      	str	r3, [r1, #4]
  4036aa:	6853      	ldr	r3, [r2, #4]
  4036ac:	f043 0301 	orr.w	r3, r3, #1
  4036b0:	3108      	adds	r1, #8
  4036b2:	6053      	str	r3, [r2, #4]
  4036b4:	4648      	mov	r0, r9
  4036b6:	f7ff f84d 	bl	402754 <_free_r>
  4036ba:	e7e6      	b.n	40368a <_realloc_r+0x15a>
  4036bc:	4639      	mov	r1, r7
  4036be:	4648      	mov	r0, r9
  4036c0:	f7ff fb58 	bl	402d74 <_malloc_r>
  4036c4:	4607      	mov	r7, r0
  4036c6:	b1d8      	cbz	r0, 403700 <_realloc_r+0x1d0>
  4036c8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4036cc:	f023 0201 	bic.w	r2, r3, #1
  4036d0:	4442      	add	r2, r8
  4036d2:	f1a0 0108 	sub.w	r1, r0, #8
  4036d6:	4291      	cmp	r1, r2
  4036d8:	f000 80ac 	beq.w	403834 <_realloc_r+0x304>
  4036dc:	1f22      	subs	r2, r4, #4
  4036de:	2a24      	cmp	r2, #36	; 0x24
  4036e0:	f200 8099 	bhi.w	403816 <_realloc_r+0x2e6>
  4036e4:	2a13      	cmp	r2, #19
  4036e6:	d86a      	bhi.n	4037be <_realloc_r+0x28e>
  4036e8:	4603      	mov	r3, r0
  4036ea:	4632      	mov	r2, r6
  4036ec:	6811      	ldr	r1, [r2, #0]
  4036ee:	6019      	str	r1, [r3, #0]
  4036f0:	6851      	ldr	r1, [r2, #4]
  4036f2:	6059      	str	r1, [r3, #4]
  4036f4:	6892      	ldr	r2, [r2, #8]
  4036f6:	609a      	str	r2, [r3, #8]
  4036f8:	4631      	mov	r1, r6
  4036fa:	4648      	mov	r0, r9
  4036fc:	f7ff f82a 	bl	402754 <_free_r>
  403700:	4648      	mov	r0, r9
  403702:	f7ff ff13 	bl	40352c <__malloc_unlock>
  403706:	4638      	mov	r0, r7
  403708:	b003      	add	sp, #12
  40370a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40370e:	4611      	mov	r1, r2
  403710:	b003      	add	sp, #12
  403712:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403716:	f7ff bb2d 	b.w	402d74 <_malloc_r>
  40371a:	68ca      	ldr	r2, [r1, #12]
  40371c:	6889      	ldr	r1, [r1, #8]
  40371e:	4604      	mov	r4, r0
  403720:	60ca      	str	r2, [r1, #12]
  403722:	6091      	str	r1, [r2, #8]
  403724:	e7a4      	b.n	403670 <_realloc_r+0x140>
  403726:	6841      	ldr	r1, [r0, #4]
  403728:	f021 0103 	bic.w	r1, r1, #3
  40372c:	4421      	add	r1, r4
  40372e:	f105 0010 	add.w	r0, r5, #16
  403732:	4281      	cmp	r1, r0
  403734:	da5b      	bge.n	4037ee <_realloc_r+0x2be>
  403736:	07db      	lsls	r3, r3, #31
  403738:	d4c0      	bmi.n	4036bc <_realloc_r+0x18c>
  40373a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40373e:	ebc3 0a08 	rsb	sl, r3, r8
  403742:	f8da 3004 	ldr.w	r3, [sl, #4]
  403746:	f023 0303 	bic.w	r3, r3, #3
  40374a:	eb01 0c03 	add.w	ip, r1, r3
  40374e:	4560      	cmp	r0, ip
  403750:	f73f af66 	bgt.w	403620 <_realloc_r+0xf0>
  403754:	4657      	mov	r7, sl
  403756:	f8da 300c 	ldr.w	r3, [sl, #12]
  40375a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40375e:	1f22      	subs	r2, r4, #4
  403760:	2a24      	cmp	r2, #36	; 0x24
  403762:	60cb      	str	r3, [r1, #12]
  403764:	6099      	str	r1, [r3, #8]
  403766:	f200 80b8 	bhi.w	4038da <_realloc_r+0x3aa>
  40376a:	2a13      	cmp	r2, #19
  40376c:	f240 80a9 	bls.w	4038c2 <_realloc_r+0x392>
  403770:	6833      	ldr	r3, [r6, #0]
  403772:	f8ca 3008 	str.w	r3, [sl, #8]
  403776:	6873      	ldr	r3, [r6, #4]
  403778:	f8ca 300c 	str.w	r3, [sl, #12]
  40377c:	2a1b      	cmp	r2, #27
  40377e:	f200 80b5 	bhi.w	4038ec <_realloc_r+0x3bc>
  403782:	3608      	adds	r6, #8
  403784:	f10a 0310 	add.w	r3, sl, #16
  403788:	6832      	ldr	r2, [r6, #0]
  40378a:	601a      	str	r2, [r3, #0]
  40378c:	6872      	ldr	r2, [r6, #4]
  40378e:	605a      	str	r2, [r3, #4]
  403790:	68b2      	ldr	r2, [r6, #8]
  403792:	609a      	str	r2, [r3, #8]
  403794:	eb0a 0205 	add.w	r2, sl, r5
  403798:	ebc5 030c 	rsb	r3, r5, ip
  40379c:	f043 0301 	orr.w	r3, r3, #1
  4037a0:	f8cb 2008 	str.w	r2, [fp, #8]
  4037a4:	6053      	str	r3, [r2, #4]
  4037a6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4037aa:	f003 0301 	and.w	r3, r3, #1
  4037ae:	431d      	orrs	r5, r3
  4037b0:	4648      	mov	r0, r9
  4037b2:	f8ca 5004 	str.w	r5, [sl, #4]
  4037b6:	f7ff feb9 	bl	40352c <__malloc_unlock>
  4037ba:	4638      	mov	r0, r7
  4037bc:	e769      	b.n	403692 <_realloc_r+0x162>
  4037be:	6833      	ldr	r3, [r6, #0]
  4037c0:	6003      	str	r3, [r0, #0]
  4037c2:	6873      	ldr	r3, [r6, #4]
  4037c4:	6043      	str	r3, [r0, #4]
  4037c6:	2a1b      	cmp	r2, #27
  4037c8:	d829      	bhi.n	40381e <_realloc_r+0x2ee>
  4037ca:	f100 0308 	add.w	r3, r0, #8
  4037ce:	f106 0208 	add.w	r2, r6, #8
  4037d2:	e78b      	b.n	4036ec <_realloc_r+0x1bc>
  4037d4:	463b      	mov	r3, r7
  4037d6:	6832      	ldr	r2, [r6, #0]
  4037d8:	601a      	str	r2, [r3, #0]
  4037da:	6872      	ldr	r2, [r6, #4]
  4037dc:	605a      	str	r2, [r3, #4]
  4037de:	68b2      	ldr	r2, [r6, #8]
  4037e0:	609a      	str	r2, [r3, #8]
  4037e2:	463e      	mov	r6, r7
  4037e4:	4674      	mov	r4, lr
  4037e6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4037ea:	46d0      	mov	r8, sl
  4037ec:	e740      	b.n	403670 <_realloc_r+0x140>
  4037ee:	eb08 0205 	add.w	r2, r8, r5
  4037f2:	1b4b      	subs	r3, r1, r5
  4037f4:	f043 0301 	orr.w	r3, r3, #1
  4037f8:	f8cb 2008 	str.w	r2, [fp, #8]
  4037fc:	6053      	str	r3, [r2, #4]
  4037fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403802:	f003 0301 	and.w	r3, r3, #1
  403806:	431d      	orrs	r5, r3
  403808:	4648      	mov	r0, r9
  40380a:	f846 5c04 	str.w	r5, [r6, #-4]
  40380e:	f7ff fe8d 	bl	40352c <__malloc_unlock>
  403812:	4630      	mov	r0, r6
  403814:	e73d      	b.n	403692 <_realloc_r+0x162>
  403816:	4631      	mov	r1, r6
  403818:	f7ff fe22 	bl	403460 <memmove>
  40381c:	e76c      	b.n	4036f8 <_realloc_r+0x1c8>
  40381e:	68b3      	ldr	r3, [r6, #8]
  403820:	6083      	str	r3, [r0, #8]
  403822:	68f3      	ldr	r3, [r6, #12]
  403824:	60c3      	str	r3, [r0, #12]
  403826:	2a24      	cmp	r2, #36	; 0x24
  403828:	d02c      	beq.n	403884 <_realloc_r+0x354>
  40382a:	f100 0310 	add.w	r3, r0, #16
  40382e:	f106 0210 	add.w	r2, r6, #16
  403832:	e75b      	b.n	4036ec <_realloc_r+0x1bc>
  403834:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403838:	f022 0203 	bic.w	r2, r2, #3
  40383c:	4414      	add	r4, r2
  40383e:	e717      	b.n	403670 <_realloc_r+0x140>
  403840:	4631      	mov	r1, r6
  403842:	4638      	mov	r0, r7
  403844:	4674      	mov	r4, lr
  403846:	463e      	mov	r6, r7
  403848:	f7ff fe0a 	bl	403460 <memmove>
  40384c:	46d0      	mov	r8, sl
  40384e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403852:	e70d      	b.n	403670 <_realloc_r+0x140>
  403854:	463a      	mov	r2, r7
  403856:	e700      	b.n	40365a <_realloc_r+0x12a>
  403858:	4631      	mov	r1, r6
  40385a:	4638      	mov	r0, r7
  40385c:	461c      	mov	r4, r3
  40385e:	463e      	mov	r6, r7
  403860:	f7ff fdfe 	bl	403460 <memmove>
  403864:	46d0      	mov	r8, sl
  403866:	f8da 3004 	ldr.w	r3, [sl, #4]
  40386a:	e701      	b.n	403670 <_realloc_r+0x140>
  40386c:	68b3      	ldr	r3, [r6, #8]
  40386e:	f8ca 3010 	str.w	r3, [sl, #16]
  403872:	68f3      	ldr	r3, [r6, #12]
  403874:	f8ca 3014 	str.w	r3, [sl, #20]
  403878:	2a24      	cmp	r2, #36	; 0x24
  40387a:	d018      	beq.n	4038ae <_realloc_r+0x37e>
  40387c:	3610      	adds	r6, #16
  40387e:	f10a 0318 	add.w	r3, sl, #24
  403882:	e7a8      	b.n	4037d6 <_realloc_r+0x2a6>
  403884:	6933      	ldr	r3, [r6, #16]
  403886:	6103      	str	r3, [r0, #16]
  403888:	6973      	ldr	r3, [r6, #20]
  40388a:	6143      	str	r3, [r0, #20]
  40388c:	f106 0218 	add.w	r2, r6, #24
  403890:	f100 0318 	add.w	r3, r0, #24
  403894:	e72a      	b.n	4036ec <_realloc_r+0x1bc>
  403896:	68b1      	ldr	r1, [r6, #8]
  403898:	f8ca 1010 	str.w	r1, [sl, #16]
  40389c:	68f1      	ldr	r1, [r6, #12]
  40389e:	f8ca 1014 	str.w	r1, [sl, #20]
  4038a2:	2a24      	cmp	r2, #36	; 0x24
  4038a4:	d00f      	beq.n	4038c6 <_realloc_r+0x396>
  4038a6:	3610      	adds	r6, #16
  4038a8:	f10a 0218 	add.w	r2, sl, #24
  4038ac:	e6d5      	b.n	40365a <_realloc_r+0x12a>
  4038ae:	6933      	ldr	r3, [r6, #16]
  4038b0:	f8ca 3018 	str.w	r3, [sl, #24]
  4038b4:	6973      	ldr	r3, [r6, #20]
  4038b6:	f8ca 301c 	str.w	r3, [sl, #28]
  4038ba:	3618      	adds	r6, #24
  4038bc:	f10a 0320 	add.w	r3, sl, #32
  4038c0:	e789      	b.n	4037d6 <_realloc_r+0x2a6>
  4038c2:	463b      	mov	r3, r7
  4038c4:	e760      	b.n	403788 <_realloc_r+0x258>
  4038c6:	6932      	ldr	r2, [r6, #16]
  4038c8:	f8ca 2018 	str.w	r2, [sl, #24]
  4038cc:	6972      	ldr	r2, [r6, #20]
  4038ce:	f8ca 201c 	str.w	r2, [sl, #28]
  4038d2:	3618      	adds	r6, #24
  4038d4:	f10a 0220 	add.w	r2, sl, #32
  4038d8:	e6bf      	b.n	40365a <_realloc_r+0x12a>
  4038da:	4631      	mov	r1, r6
  4038dc:	4638      	mov	r0, r7
  4038de:	f8cd c004 	str.w	ip, [sp, #4]
  4038e2:	f7ff fdbd 	bl	403460 <memmove>
  4038e6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4038ea:	e753      	b.n	403794 <_realloc_r+0x264>
  4038ec:	68b3      	ldr	r3, [r6, #8]
  4038ee:	f8ca 3010 	str.w	r3, [sl, #16]
  4038f2:	68f3      	ldr	r3, [r6, #12]
  4038f4:	f8ca 3014 	str.w	r3, [sl, #20]
  4038f8:	2a24      	cmp	r2, #36	; 0x24
  4038fa:	d003      	beq.n	403904 <_realloc_r+0x3d4>
  4038fc:	3610      	adds	r6, #16
  4038fe:	f10a 0318 	add.w	r3, sl, #24
  403902:	e741      	b.n	403788 <_realloc_r+0x258>
  403904:	6933      	ldr	r3, [r6, #16]
  403906:	f8ca 3018 	str.w	r3, [sl, #24]
  40390a:	6973      	ldr	r3, [r6, #20]
  40390c:	f8ca 301c 	str.w	r3, [sl, #28]
  403910:	3618      	adds	r6, #24
  403912:	f10a 0320 	add.w	r3, sl, #32
  403916:	e737      	b.n	403788 <_realloc_r+0x258>
  403918:	20000470 	.word	0x20000470

0040391c <_sbrk_r>:
  40391c:	b538      	push	{r3, r4, r5, lr}
  40391e:	4c07      	ldr	r4, [pc, #28]	; (40393c <_sbrk_r+0x20>)
  403920:	2300      	movs	r3, #0
  403922:	4605      	mov	r5, r0
  403924:	4608      	mov	r0, r1
  403926:	6023      	str	r3, [r4, #0]
  403928:	f7fd fa64 	bl	400df4 <_sbrk>
  40392c:	1c43      	adds	r3, r0, #1
  40392e:	d000      	beq.n	403932 <_sbrk_r+0x16>
  403930:	bd38      	pop	{r3, r4, r5, pc}
  403932:	6823      	ldr	r3, [r4, #0]
  403934:	2b00      	cmp	r3, #0
  403936:	d0fb      	beq.n	403930 <_sbrk_r+0x14>
  403938:	602b      	str	r3, [r5, #0]
  40393a:	bd38      	pop	{r3, r4, r5, pc}
  40393c:	20013564 	.word	0x20013564

00403940 <__sread>:
  403940:	b510      	push	{r4, lr}
  403942:	460c      	mov	r4, r1
  403944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403948:	f000 f9ea 	bl	403d20 <_read_r>
  40394c:	2800      	cmp	r0, #0
  40394e:	db03      	blt.n	403958 <__sread+0x18>
  403950:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403952:	4403      	add	r3, r0
  403954:	6523      	str	r3, [r4, #80]	; 0x50
  403956:	bd10      	pop	{r4, pc}
  403958:	89a3      	ldrh	r3, [r4, #12]
  40395a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40395e:	81a3      	strh	r3, [r4, #12]
  403960:	bd10      	pop	{r4, pc}
  403962:	bf00      	nop

00403964 <__swrite>:
  403964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403968:	4616      	mov	r6, r2
  40396a:	898a      	ldrh	r2, [r1, #12]
  40396c:	461d      	mov	r5, r3
  40396e:	05d3      	lsls	r3, r2, #23
  403970:	460c      	mov	r4, r1
  403972:	4607      	mov	r7, r0
  403974:	d506      	bpl.n	403984 <__swrite+0x20>
  403976:	2200      	movs	r2, #0
  403978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40397c:	2302      	movs	r3, #2
  40397e:	f000 f9bb 	bl	403cf8 <_lseek_r>
  403982:	89a2      	ldrh	r2, [r4, #12]
  403984:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403988:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40398c:	81a2      	strh	r2, [r4, #12]
  40398e:	4638      	mov	r0, r7
  403990:	4632      	mov	r2, r6
  403992:	462b      	mov	r3, r5
  403994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403998:	f000 b8ce 	b.w	403b38 <_write_r>

0040399c <__sseek>:
  40399c:	b510      	push	{r4, lr}
  40399e:	460c      	mov	r4, r1
  4039a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039a4:	f000 f9a8 	bl	403cf8 <_lseek_r>
  4039a8:	89a3      	ldrh	r3, [r4, #12]
  4039aa:	1c42      	adds	r2, r0, #1
  4039ac:	bf0e      	itee	eq
  4039ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4039b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4039b6:	6520      	strne	r0, [r4, #80]	; 0x50
  4039b8:	81a3      	strh	r3, [r4, #12]
  4039ba:	bd10      	pop	{r4, pc}

004039bc <__sclose>:
  4039bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039c0:	f000 b920 	b.w	403c04 <_close_r>

004039c4 <strlen>:
  4039c4:	f020 0103 	bic.w	r1, r0, #3
  4039c8:	f010 0003 	ands.w	r0, r0, #3
  4039cc:	f1c0 0000 	rsb	r0, r0, #0
  4039d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4039d4:	f100 0c04 	add.w	ip, r0, #4
  4039d8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4039dc:	f06f 0200 	mvn.w	r2, #0
  4039e0:	bf1c      	itt	ne
  4039e2:	fa22 f20c 	lsrne.w	r2, r2, ip
  4039e6:	4313      	orrne	r3, r2
  4039e8:	f04f 0c01 	mov.w	ip, #1
  4039ec:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4039f0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4039f4:	eba3 020c 	sub.w	r2, r3, ip
  4039f8:	ea22 0203 	bic.w	r2, r2, r3
  4039fc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403a00:	bf04      	itt	eq
  403a02:	f851 3b04 	ldreq.w	r3, [r1], #4
  403a06:	3004      	addeq	r0, #4
  403a08:	d0f4      	beq.n	4039f4 <strlen+0x30>
  403a0a:	f1c2 0100 	rsb	r1, r2, #0
  403a0e:	ea02 0201 	and.w	r2, r2, r1
  403a12:	fab2 f282 	clz	r2, r2
  403a16:	f1c2 021f 	rsb	r2, r2, #31
  403a1a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403a1e:	4770      	bx	lr

00403a20 <__swbuf_r>:
  403a20:	b570      	push	{r4, r5, r6, lr}
  403a22:	460d      	mov	r5, r1
  403a24:	4614      	mov	r4, r2
  403a26:	4606      	mov	r6, r0
  403a28:	b110      	cbz	r0, 403a30 <__swbuf_r+0x10>
  403a2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a2c:	2b00      	cmp	r3, #0
  403a2e:	d048      	beq.n	403ac2 <__swbuf_r+0xa2>
  403a30:	89a2      	ldrh	r2, [r4, #12]
  403a32:	69a3      	ldr	r3, [r4, #24]
  403a34:	60a3      	str	r3, [r4, #8]
  403a36:	b291      	uxth	r1, r2
  403a38:	0708      	lsls	r0, r1, #28
  403a3a:	d538      	bpl.n	403aae <__swbuf_r+0x8e>
  403a3c:	6923      	ldr	r3, [r4, #16]
  403a3e:	2b00      	cmp	r3, #0
  403a40:	d035      	beq.n	403aae <__swbuf_r+0x8e>
  403a42:	0489      	lsls	r1, r1, #18
  403a44:	b2ed      	uxtb	r5, r5
  403a46:	d515      	bpl.n	403a74 <__swbuf_r+0x54>
  403a48:	6822      	ldr	r2, [r4, #0]
  403a4a:	6961      	ldr	r1, [r4, #20]
  403a4c:	1ad3      	subs	r3, r2, r3
  403a4e:	428b      	cmp	r3, r1
  403a50:	da1c      	bge.n	403a8c <__swbuf_r+0x6c>
  403a52:	3301      	adds	r3, #1
  403a54:	68a1      	ldr	r1, [r4, #8]
  403a56:	1c50      	adds	r0, r2, #1
  403a58:	3901      	subs	r1, #1
  403a5a:	60a1      	str	r1, [r4, #8]
  403a5c:	6020      	str	r0, [r4, #0]
  403a5e:	7015      	strb	r5, [r2, #0]
  403a60:	6962      	ldr	r2, [r4, #20]
  403a62:	429a      	cmp	r2, r3
  403a64:	d01a      	beq.n	403a9c <__swbuf_r+0x7c>
  403a66:	89a3      	ldrh	r3, [r4, #12]
  403a68:	07db      	lsls	r3, r3, #31
  403a6a:	d501      	bpl.n	403a70 <__swbuf_r+0x50>
  403a6c:	2d0a      	cmp	r5, #10
  403a6e:	d015      	beq.n	403a9c <__swbuf_r+0x7c>
  403a70:	4628      	mov	r0, r5
  403a72:	bd70      	pop	{r4, r5, r6, pc}
  403a74:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403a76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403a7a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403a7e:	81a2      	strh	r2, [r4, #12]
  403a80:	6822      	ldr	r2, [r4, #0]
  403a82:	6661      	str	r1, [r4, #100]	; 0x64
  403a84:	6961      	ldr	r1, [r4, #20]
  403a86:	1ad3      	subs	r3, r2, r3
  403a88:	428b      	cmp	r3, r1
  403a8a:	dbe2      	blt.n	403a52 <__swbuf_r+0x32>
  403a8c:	4630      	mov	r0, r6
  403a8e:	4621      	mov	r1, r4
  403a90:	f7fe fcf4 	bl	40247c <_fflush_r>
  403a94:	b940      	cbnz	r0, 403aa8 <__swbuf_r+0x88>
  403a96:	6822      	ldr	r2, [r4, #0]
  403a98:	2301      	movs	r3, #1
  403a9a:	e7db      	b.n	403a54 <__swbuf_r+0x34>
  403a9c:	4630      	mov	r0, r6
  403a9e:	4621      	mov	r1, r4
  403aa0:	f7fe fcec 	bl	40247c <_fflush_r>
  403aa4:	2800      	cmp	r0, #0
  403aa6:	d0e3      	beq.n	403a70 <__swbuf_r+0x50>
  403aa8:	f04f 30ff 	mov.w	r0, #4294967295
  403aac:	bd70      	pop	{r4, r5, r6, pc}
  403aae:	4630      	mov	r0, r6
  403ab0:	4621      	mov	r1, r4
  403ab2:	f7fe fbc7 	bl	402244 <__swsetup_r>
  403ab6:	2800      	cmp	r0, #0
  403ab8:	d1f6      	bne.n	403aa8 <__swbuf_r+0x88>
  403aba:	89a2      	ldrh	r2, [r4, #12]
  403abc:	6923      	ldr	r3, [r4, #16]
  403abe:	b291      	uxth	r1, r2
  403ac0:	e7bf      	b.n	403a42 <__swbuf_r+0x22>
  403ac2:	f7fe fd6f 	bl	4025a4 <__sinit>
  403ac6:	e7b3      	b.n	403a30 <__swbuf_r+0x10>

00403ac8 <_wcrtomb_r>:
  403ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403acc:	4605      	mov	r5, r0
  403ace:	b086      	sub	sp, #24
  403ad0:	461e      	mov	r6, r3
  403ad2:	460c      	mov	r4, r1
  403ad4:	b1a1      	cbz	r1, 403b00 <_wcrtomb_r+0x38>
  403ad6:	4b10      	ldr	r3, [pc, #64]	; (403b18 <_wcrtomb_r+0x50>)
  403ad8:	4617      	mov	r7, r2
  403ada:	f8d3 8000 	ldr.w	r8, [r3]
  403ade:	f7ff f8c7 	bl	402c70 <__locale_charset>
  403ae2:	9600      	str	r6, [sp, #0]
  403ae4:	4603      	mov	r3, r0
  403ae6:	4621      	mov	r1, r4
  403ae8:	463a      	mov	r2, r7
  403aea:	4628      	mov	r0, r5
  403aec:	47c0      	blx	r8
  403aee:	1c43      	adds	r3, r0, #1
  403af0:	d103      	bne.n	403afa <_wcrtomb_r+0x32>
  403af2:	2200      	movs	r2, #0
  403af4:	238a      	movs	r3, #138	; 0x8a
  403af6:	6032      	str	r2, [r6, #0]
  403af8:	602b      	str	r3, [r5, #0]
  403afa:	b006      	add	sp, #24
  403afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b00:	4b05      	ldr	r3, [pc, #20]	; (403b18 <_wcrtomb_r+0x50>)
  403b02:	681f      	ldr	r7, [r3, #0]
  403b04:	f7ff f8b4 	bl	402c70 <__locale_charset>
  403b08:	9600      	str	r6, [sp, #0]
  403b0a:	4603      	mov	r3, r0
  403b0c:	4622      	mov	r2, r4
  403b0e:	4628      	mov	r0, r5
  403b10:	a903      	add	r1, sp, #12
  403b12:	47b8      	blx	r7
  403b14:	e7eb      	b.n	403aee <_wcrtomb_r+0x26>
  403b16:	bf00      	nop
  403b18:	20000880 	.word	0x20000880

00403b1c <__ascii_wctomb>:
  403b1c:	b121      	cbz	r1, 403b28 <__ascii_wctomb+0xc>
  403b1e:	2aff      	cmp	r2, #255	; 0xff
  403b20:	d804      	bhi.n	403b2c <__ascii_wctomb+0x10>
  403b22:	700a      	strb	r2, [r1, #0]
  403b24:	2001      	movs	r0, #1
  403b26:	4770      	bx	lr
  403b28:	4608      	mov	r0, r1
  403b2a:	4770      	bx	lr
  403b2c:	238a      	movs	r3, #138	; 0x8a
  403b2e:	6003      	str	r3, [r0, #0]
  403b30:	f04f 30ff 	mov.w	r0, #4294967295
  403b34:	4770      	bx	lr
  403b36:	bf00      	nop

00403b38 <_write_r>:
  403b38:	b570      	push	{r4, r5, r6, lr}
  403b3a:	4c08      	ldr	r4, [pc, #32]	; (403b5c <_write_r+0x24>)
  403b3c:	4606      	mov	r6, r0
  403b3e:	2500      	movs	r5, #0
  403b40:	4608      	mov	r0, r1
  403b42:	4611      	mov	r1, r2
  403b44:	461a      	mov	r2, r3
  403b46:	6025      	str	r5, [r4, #0]
  403b48:	f7fc fb3e 	bl	4001c8 <_write>
  403b4c:	1c43      	adds	r3, r0, #1
  403b4e:	d000      	beq.n	403b52 <_write_r+0x1a>
  403b50:	bd70      	pop	{r4, r5, r6, pc}
  403b52:	6823      	ldr	r3, [r4, #0]
  403b54:	2b00      	cmp	r3, #0
  403b56:	d0fb      	beq.n	403b50 <_write_r+0x18>
  403b58:	6033      	str	r3, [r6, #0]
  403b5a:	bd70      	pop	{r4, r5, r6, pc}
  403b5c:	20013564 	.word	0x20013564

00403b60 <__register_exitproc>:
  403b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b64:	4c25      	ldr	r4, [pc, #148]	; (403bfc <__register_exitproc+0x9c>)
  403b66:	6825      	ldr	r5, [r4, #0]
  403b68:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403b6c:	4606      	mov	r6, r0
  403b6e:	4688      	mov	r8, r1
  403b70:	4692      	mov	sl, r2
  403b72:	4699      	mov	r9, r3
  403b74:	b3cc      	cbz	r4, 403bea <__register_exitproc+0x8a>
  403b76:	6860      	ldr	r0, [r4, #4]
  403b78:	281f      	cmp	r0, #31
  403b7a:	dc18      	bgt.n	403bae <__register_exitproc+0x4e>
  403b7c:	1c43      	adds	r3, r0, #1
  403b7e:	b17e      	cbz	r6, 403ba0 <__register_exitproc+0x40>
  403b80:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403b84:	2101      	movs	r1, #1
  403b86:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403b8a:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  403b8e:	fa01 f200 	lsl.w	r2, r1, r0
  403b92:	4317      	orrs	r7, r2
  403b94:	2e02      	cmp	r6, #2
  403b96:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403b9a:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403b9e:	d01e      	beq.n	403bde <__register_exitproc+0x7e>
  403ba0:	3002      	adds	r0, #2
  403ba2:	6063      	str	r3, [r4, #4]
  403ba4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403ba8:	2000      	movs	r0, #0
  403baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403bae:	4b14      	ldr	r3, [pc, #80]	; (403c00 <__register_exitproc+0xa0>)
  403bb0:	b303      	cbz	r3, 403bf4 <__register_exitproc+0x94>
  403bb2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403bb6:	f7ff f8d5 	bl	402d64 <malloc>
  403bba:	4604      	mov	r4, r0
  403bbc:	b1d0      	cbz	r0, 403bf4 <__register_exitproc+0x94>
  403bbe:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403bc2:	2700      	movs	r7, #0
  403bc4:	e880 0088 	stmia.w	r0, {r3, r7}
  403bc8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403bcc:	4638      	mov	r0, r7
  403bce:	2301      	movs	r3, #1
  403bd0:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403bd4:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403bd8:	2e00      	cmp	r6, #0
  403bda:	d0e1      	beq.n	403ba0 <__register_exitproc+0x40>
  403bdc:	e7d0      	b.n	403b80 <__register_exitproc+0x20>
  403bde:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403be2:	430a      	orrs	r2, r1
  403be4:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403be8:	e7da      	b.n	403ba0 <__register_exitproc+0x40>
  403bea:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403bee:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403bf2:	e7c0      	b.n	403b76 <__register_exitproc+0x16>
  403bf4:	f04f 30ff 	mov.w	r0, #4294967295
  403bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403bfc:	00404570 	.word	0x00404570
  403c00:	00402d65 	.word	0x00402d65

00403c04 <_close_r>:
  403c04:	b538      	push	{r3, r4, r5, lr}
  403c06:	4c07      	ldr	r4, [pc, #28]	; (403c24 <_close_r+0x20>)
  403c08:	2300      	movs	r3, #0
  403c0a:	4605      	mov	r5, r0
  403c0c:	4608      	mov	r0, r1
  403c0e:	6023      	str	r3, [r4, #0]
  403c10:	f7fd f90a 	bl	400e28 <_close>
  403c14:	1c43      	adds	r3, r0, #1
  403c16:	d000      	beq.n	403c1a <_close_r+0x16>
  403c18:	bd38      	pop	{r3, r4, r5, pc}
  403c1a:	6823      	ldr	r3, [r4, #0]
  403c1c:	2b00      	cmp	r3, #0
  403c1e:	d0fb      	beq.n	403c18 <_close_r+0x14>
  403c20:	602b      	str	r3, [r5, #0]
  403c22:	bd38      	pop	{r3, r4, r5, pc}
  403c24:	20013564 	.word	0x20013564

00403c28 <_fclose_r>:
  403c28:	2900      	cmp	r1, #0
  403c2a:	d03d      	beq.n	403ca8 <_fclose_r+0x80>
  403c2c:	b570      	push	{r4, r5, r6, lr}
  403c2e:	4605      	mov	r5, r0
  403c30:	460c      	mov	r4, r1
  403c32:	b108      	cbz	r0, 403c38 <_fclose_r+0x10>
  403c34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c36:	b37b      	cbz	r3, 403c98 <_fclose_r+0x70>
  403c38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c3c:	b90b      	cbnz	r3, 403c42 <_fclose_r+0x1a>
  403c3e:	2000      	movs	r0, #0
  403c40:	bd70      	pop	{r4, r5, r6, pc}
  403c42:	4628      	mov	r0, r5
  403c44:	4621      	mov	r1, r4
  403c46:	f7fe fb6f 	bl	402328 <__sflush_r>
  403c4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403c4c:	4606      	mov	r6, r0
  403c4e:	b133      	cbz	r3, 403c5e <_fclose_r+0x36>
  403c50:	4628      	mov	r0, r5
  403c52:	69e1      	ldr	r1, [r4, #28]
  403c54:	4798      	blx	r3
  403c56:	2800      	cmp	r0, #0
  403c58:	bfb8      	it	lt
  403c5a:	f04f 36ff 	movlt.w	r6, #4294967295
  403c5e:	89a3      	ldrh	r3, [r4, #12]
  403c60:	061b      	lsls	r3, r3, #24
  403c62:	d41c      	bmi.n	403c9e <_fclose_r+0x76>
  403c64:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403c66:	b141      	cbz	r1, 403c7a <_fclose_r+0x52>
  403c68:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403c6c:	4299      	cmp	r1, r3
  403c6e:	d002      	beq.n	403c76 <_fclose_r+0x4e>
  403c70:	4628      	mov	r0, r5
  403c72:	f7fe fd6f 	bl	402754 <_free_r>
  403c76:	2300      	movs	r3, #0
  403c78:	6323      	str	r3, [r4, #48]	; 0x30
  403c7a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403c7c:	b121      	cbz	r1, 403c88 <_fclose_r+0x60>
  403c7e:	4628      	mov	r0, r5
  403c80:	f7fe fd68 	bl	402754 <_free_r>
  403c84:	2300      	movs	r3, #0
  403c86:	6463      	str	r3, [r4, #68]	; 0x44
  403c88:	f7fe fc92 	bl	4025b0 <__sfp_lock_acquire>
  403c8c:	2300      	movs	r3, #0
  403c8e:	81a3      	strh	r3, [r4, #12]
  403c90:	f7fe fc90 	bl	4025b4 <__sfp_lock_release>
  403c94:	4630      	mov	r0, r6
  403c96:	bd70      	pop	{r4, r5, r6, pc}
  403c98:	f7fe fc84 	bl	4025a4 <__sinit>
  403c9c:	e7cc      	b.n	403c38 <_fclose_r+0x10>
  403c9e:	4628      	mov	r0, r5
  403ca0:	6921      	ldr	r1, [r4, #16]
  403ca2:	f7fe fd57 	bl	402754 <_free_r>
  403ca6:	e7dd      	b.n	403c64 <_fclose_r+0x3c>
  403ca8:	2000      	movs	r0, #0
  403caa:	4770      	bx	lr

00403cac <_fstat_r>:
  403cac:	b538      	push	{r3, r4, r5, lr}
  403cae:	4c08      	ldr	r4, [pc, #32]	; (403cd0 <_fstat_r+0x24>)
  403cb0:	2300      	movs	r3, #0
  403cb2:	4605      	mov	r5, r0
  403cb4:	4608      	mov	r0, r1
  403cb6:	4611      	mov	r1, r2
  403cb8:	6023      	str	r3, [r4, #0]
  403cba:	f7fd f8b9 	bl	400e30 <_fstat>
  403cbe:	1c43      	adds	r3, r0, #1
  403cc0:	d000      	beq.n	403cc4 <_fstat_r+0x18>
  403cc2:	bd38      	pop	{r3, r4, r5, pc}
  403cc4:	6823      	ldr	r3, [r4, #0]
  403cc6:	2b00      	cmp	r3, #0
  403cc8:	d0fb      	beq.n	403cc2 <_fstat_r+0x16>
  403cca:	602b      	str	r3, [r5, #0]
  403ccc:	bd38      	pop	{r3, r4, r5, pc}
  403cce:	bf00      	nop
  403cd0:	20013564 	.word	0x20013564

00403cd4 <_isatty_r>:
  403cd4:	b538      	push	{r3, r4, r5, lr}
  403cd6:	4c07      	ldr	r4, [pc, #28]	; (403cf4 <_isatty_r+0x20>)
  403cd8:	2300      	movs	r3, #0
  403cda:	4605      	mov	r5, r0
  403cdc:	4608      	mov	r0, r1
  403cde:	6023      	str	r3, [r4, #0]
  403ce0:	f7fd f8ac 	bl	400e3c <_isatty>
  403ce4:	1c43      	adds	r3, r0, #1
  403ce6:	d000      	beq.n	403cea <_isatty_r+0x16>
  403ce8:	bd38      	pop	{r3, r4, r5, pc}
  403cea:	6823      	ldr	r3, [r4, #0]
  403cec:	2b00      	cmp	r3, #0
  403cee:	d0fb      	beq.n	403ce8 <_isatty_r+0x14>
  403cf0:	602b      	str	r3, [r5, #0]
  403cf2:	bd38      	pop	{r3, r4, r5, pc}
  403cf4:	20013564 	.word	0x20013564

00403cf8 <_lseek_r>:
  403cf8:	b570      	push	{r4, r5, r6, lr}
  403cfa:	4c08      	ldr	r4, [pc, #32]	; (403d1c <_lseek_r+0x24>)
  403cfc:	4606      	mov	r6, r0
  403cfe:	2500      	movs	r5, #0
  403d00:	4608      	mov	r0, r1
  403d02:	4611      	mov	r1, r2
  403d04:	461a      	mov	r2, r3
  403d06:	6025      	str	r5, [r4, #0]
  403d08:	f7fd f89a 	bl	400e40 <_lseek>
  403d0c:	1c43      	adds	r3, r0, #1
  403d0e:	d000      	beq.n	403d12 <_lseek_r+0x1a>
  403d10:	bd70      	pop	{r4, r5, r6, pc}
  403d12:	6823      	ldr	r3, [r4, #0]
  403d14:	2b00      	cmp	r3, #0
  403d16:	d0fb      	beq.n	403d10 <_lseek_r+0x18>
  403d18:	6033      	str	r3, [r6, #0]
  403d1a:	bd70      	pop	{r4, r5, r6, pc}
  403d1c:	20013564 	.word	0x20013564

00403d20 <_read_r>:
  403d20:	b570      	push	{r4, r5, r6, lr}
  403d22:	4c08      	ldr	r4, [pc, #32]	; (403d44 <_read_r+0x24>)
  403d24:	4606      	mov	r6, r0
  403d26:	2500      	movs	r5, #0
  403d28:	4608      	mov	r0, r1
  403d2a:	4611      	mov	r1, r2
  403d2c:	461a      	mov	r2, r3
  403d2e:	6025      	str	r5, [r4, #0]
  403d30:	f7fc fa2c 	bl	40018c <_read>
  403d34:	1c43      	adds	r3, r0, #1
  403d36:	d000      	beq.n	403d3a <_read_r+0x1a>
  403d38:	bd70      	pop	{r4, r5, r6, pc}
  403d3a:	6823      	ldr	r3, [r4, #0]
  403d3c:	2b00      	cmp	r3, #0
  403d3e:	d0fb      	beq.n	403d38 <_read_r+0x18>
  403d40:	6033      	str	r3, [r6, #0]
  403d42:	bd70      	pop	{r4, r5, r6, pc}
  403d44:	20013564 	.word	0x20013564

00403d48 <__aeabi_uldivmod>:
  403d48:	b953      	cbnz	r3, 403d60 <__aeabi_uldivmod+0x18>
  403d4a:	b94a      	cbnz	r2, 403d60 <__aeabi_uldivmod+0x18>
  403d4c:	2900      	cmp	r1, #0
  403d4e:	bf08      	it	eq
  403d50:	2800      	cmpeq	r0, #0
  403d52:	bf1c      	itt	ne
  403d54:	f04f 31ff 	movne.w	r1, #4294967295
  403d58:	f04f 30ff 	movne.w	r0, #4294967295
  403d5c:	f000 b83c 	b.w	403dd8 <__aeabi_idiv0>
  403d60:	b082      	sub	sp, #8
  403d62:	46ec      	mov	ip, sp
  403d64:	e92d 5000 	stmdb	sp!, {ip, lr}
  403d68:	f000 f81e 	bl	403da8 <__gnu_uldivmod_helper>
  403d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403d70:	b002      	add	sp, #8
  403d72:	bc0c      	pop	{r2, r3}
  403d74:	4770      	bx	lr
  403d76:	bf00      	nop

00403d78 <__gnu_ldivmod_helper>:
  403d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d7c:	9c06      	ldr	r4, [sp, #24]
  403d7e:	4615      	mov	r5, r2
  403d80:	4606      	mov	r6, r0
  403d82:	460f      	mov	r7, r1
  403d84:	4698      	mov	r8, r3
  403d86:	f000 f829 	bl	403ddc <__divdi3>
  403d8a:	fb05 f301 	mul.w	r3, r5, r1
  403d8e:	fb00 3808 	mla	r8, r0, r8, r3
  403d92:	fba5 2300 	umull	r2, r3, r5, r0
  403d96:	1ab2      	subs	r2, r6, r2
  403d98:	4443      	add	r3, r8
  403d9a:	eb67 0303 	sbc.w	r3, r7, r3
  403d9e:	e9c4 2300 	strd	r2, r3, [r4]
  403da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403da6:	bf00      	nop

00403da8 <__gnu_uldivmod_helper>:
  403da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403dac:	9c06      	ldr	r4, [sp, #24]
  403dae:	4690      	mov	r8, r2
  403db0:	4606      	mov	r6, r0
  403db2:	460f      	mov	r7, r1
  403db4:	461d      	mov	r5, r3
  403db6:	f000 f95f 	bl	404078 <__udivdi3>
  403dba:	fb00 f505 	mul.w	r5, r0, r5
  403dbe:	fba0 2308 	umull	r2, r3, r0, r8
  403dc2:	fb08 5501 	mla	r5, r8, r1, r5
  403dc6:	1ab2      	subs	r2, r6, r2
  403dc8:	442b      	add	r3, r5
  403dca:	eb67 0303 	sbc.w	r3, r7, r3
  403dce:	e9c4 2300 	strd	r2, r3, [r4]
  403dd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dd6:	bf00      	nop

00403dd8 <__aeabi_idiv0>:
  403dd8:	4770      	bx	lr
  403dda:	bf00      	nop

00403ddc <__divdi3>:
  403ddc:	2900      	cmp	r1, #0
  403dde:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403de2:	f2c0 80a6 	blt.w	403f32 <__divdi3+0x156>
  403de6:	2600      	movs	r6, #0
  403de8:	2b00      	cmp	r3, #0
  403dea:	f2c0 809c 	blt.w	403f26 <__divdi3+0x14a>
  403dee:	4688      	mov	r8, r1
  403df0:	4694      	mov	ip, r2
  403df2:	469e      	mov	lr, r3
  403df4:	4615      	mov	r5, r2
  403df6:	4604      	mov	r4, r0
  403df8:	460f      	mov	r7, r1
  403dfa:	2b00      	cmp	r3, #0
  403dfc:	d13d      	bne.n	403e7a <__divdi3+0x9e>
  403dfe:	428a      	cmp	r2, r1
  403e00:	d959      	bls.n	403eb6 <__divdi3+0xda>
  403e02:	fab2 f382 	clz	r3, r2
  403e06:	b13b      	cbz	r3, 403e18 <__divdi3+0x3c>
  403e08:	f1c3 0220 	rsb	r2, r3, #32
  403e0c:	409f      	lsls	r7, r3
  403e0e:	fa20 f202 	lsr.w	r2, r0, r2
  403e12:	409d      	lsls	r5, r3
  403e14:	4317      	orrs	r7, r2
  403e16:	409c      	lsls	r4, r3
  403e18:	0c29      	lsrs	r1, r5, #16
  403e1a:	0c22      	lsrs	r2, r4, #16
  403e1c:	fbb7 fef1 	udiv	lr, r7, r1
  403e20:	b2a8      	uxth	r0, r5
  403e22:	fb01 771e 	mls	r7, r1, lr, r7
  403e26:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403e2a:	fb00 f30e 	mul.w	r3, r0, lr
  403e2e:	42bb      	cmp	r3, r7
  403e30:	d90a      	bls.n	403e48 <__divdi3+0x6c>
  403e32:	197f      	adds	r7, r7, r5
  403e34:	f10e 32ff 	add.w	r2, lr, #4294967295
  403e38:	f080 8105 	bcs.w	404046 <__divdi3+0x26a>
  403e3c:	42bb      	cmp	r3, r7
  403e3e:	f240 8102 	bls.w	404046 <__divdi3+0x26a>
  403e42:	f1ae 0e02 	sub.w	lr, lr, #2
  403e46:	442f      	add	r7, r5
  403e48:	1aff      	subs	r7, r7, r3
  403e4a:	b2a4      	uxth	r4, r4
  403e4c:	fbb7 f3f1 	udiv	r3, r7, r1
  403e50:	fb01 7713 	mls	r7, r1, r3, r7
  403e54:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403e58:	fb00 f003 	mul.w	r0, r0, r3
  403e5c:	42b8      	cmp	r0, r7
  403e5e:	d908      	bls.n	403e72 <__divdi3+0x96>
  403e60:	197f      	adds	r7, r7, r5
  403e62:	f103 32ff 	add.w	r2, r3, #4294967295
  403e66:	f080 80f0 	bcs.w	40404a <__divdi3+0x26e>
  403e6a:	42b8      	cmp	r0, r7
  403e6c:	f240 80ed 	bls.w	40404a <__divdi3+0x26e>
  403e70:	3b02      	subs	r3, #2
  403e72:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403e76:	2200      	movs	r2, #0
  403e78:	e003      	b.n	403e82 <__divdi3+0xa6>
  403e7a:	428b      	cmp	r3, r1
  403e7c:	d90f      	bls.n	403e9e <__divdi3+0xc2>
  403e7e:	2200      	movs	r2, #0
  403e80:	4613      	mov	r3, r2
  403e82:	1c34      	adds	r4, r6, #0
  403e84:	bf18      	it	ne
  403e86:	2401      	movne	r4, #1
  403e88:	4260      	negs	r0, r4
  403e8a:	f04f 0500 	mov.w	r5, #0
  403e8e:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403e92:	4058      	eors	r0, r3
  403e94:	4051      	eors	r1, r2
  403e96:	1900      	adds	r0, r0, r4
  403e98:	4169      	adcs	r1, r5
  403e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403e9e:	fab3 f283 	clz	r2, r3
  403ea2:	2a00      	cmp	r2, #0
  403ea4:	f040 8086 	bne.w	403fb4 <__divdi3+0x1d8>
  403ea8:	428b      	cmp	r3, r1
  403eaa:	d302      	bcc.n	403eb2 <__divdi3+0xd6>
  403eac:	4584      	cmp	ip, r0
  403eae:	f200 80db 	bhi.w	404068 <__divdi3+0x28c>
  403eb2:	2301      	movs	r3, #1
  403eb4:	e7e5      	b.n	403e82 <__divdi3+0xa6>
  403eb6:	b912      	cbnz	r2, 403ebe <__divdi3+0xe2>
  403eb8:	2301      	movs	r3, #1
  403eba:	fbb3 f5f2 	udiv	r5, r3, r2
  403ebe:	fab5 f085 	clz	r0, r5
  403ec2:	2800      	cmp	r0, #0
  403ec4:	d13b      	bne.n	403f3e <__divdi3+0x162>
  403ec6:	1b78      	subs	r0, r7, r5
  403ec8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403ecc:	fa1f fc85 	uxth.w	ip, r5
  403ed0:	2201      	movs	r2, #1
  403ed2:	fbb0 f8fe 	udiv	r8, r0, lr
  403ed6:	0c21      	lsrs	r1, r4, #16
  403ed8:	fb0e 0718 	mls	r7, lr, r8, r0
  403edc:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403ee0:	fb0c f308 	mul.w	r3, ip, r8
  403ee4:	42bb      	cmp	r3, r7
  403ee6:	d907      	bls.n	403ef8 <__divdi3+0x11c>
  403ee8:	197f      	adds	r7, r7, r5
  403eea:	f108 31ff 	add.w	r1, r8, #4294967295
  403eee:	d202      	bcs.n	403ef6 <__divdi3+0x11a>
  403ef0:	42bb      	cmp	r3, r7
  403ef2:	f200 80bd 	bhi.w	404070 <__divdi3+0x294>
  403ef6:	4688      	mov	r8, r1
  403ef8:	1aff      	subs	r7, r7, r3
  403efa:	b2a4      	uxth	r4, r4
  403efc:	fbb7 f3fe 	udiv	r3, r7, lr
  403f00:	fb0e 7713 	mls	r7, lr, r3, r7
  403f04:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403f08:	fb0c fc03 	mul.w	ip, ip, r3
  403f0c:	45bc      	cmp	ip, r7
  403f0e:	d907      	bls.n	403f20 <__divdi3+0x144>
  403f10:	197f      	adds	r7, r7, r5
  403f12:	f103 31ff 	add.w	r1, r3, #4294967295
  403f16:	d202      	bcs.n	403f1e <__divdi3+0x142>
  403f18:	45bc      	cmp	ip, r7
  403f1a:	f200 80a7 	bhi.w	40406c <__divdi3+0x290>
  403f1e:	460b      	mov	r3, r1
  403f20:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403f24:	e7ad      	b.n	403e82 <__divdi3+0xa6>
  403f26:	4252      	negs	r2, r2
  403f28:	ea6f 0606 	mvn.w	r6, r6
  403f2c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403f30:	e75d      	b.n	403dee <__divdi3+0x12>
  403f32:	4240      	negs	r0, r0
  403f34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403f38:	f04f 36ff 	mov.w	r6, #4294967295
  403f3c:	e754      	b.n	403de8 <__divdi3+0xc>
  403f3e:	f1c0 0220 	rsb	r2, r0, #32
  403f42:	fa24 f102 	lsr.w	r1, r4, r2
  403f46:	fa07 f300 	lsl.w	r3, r7, r0
  403f4a:	4085      	lsls	r5, r0
  403f4c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403f50:	40d7      	lsrs	r7, r2
  403f52:	4319      	orrs	r1, r3
  403f54:	fbb7 f2fe 	udiv	r2, r7, lr
  403f58:	0c0b      	lsrs	r3, r1, #16
  403f5a:	fb0e 7712 	mls	r7, lr, r2, r7
  403f5e:	fa1f fc85 	uxth.w	ip, r5
  403f62:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403f66:	fb0c f702 	mul.w	r7, ip, r2
  403f6a:	429f      	cmp	r7, r3
  403f6c:	fa04 f400 	lsl.w	r4, r4, r0
  403f70:	d907      	bls.n	403f82 <__divdi3+0x1a6>
  403f72:	195b      	adds	r3, r3, r5
  403f74:	f102 30ff 	add.w	r0, r2, #4294967295
  403f78:	d274      	bcs.n	404064 <__divdi3+0x288>
  403f7a:	429f      	cmp	r7, r3
  403f7c:	d972      	bls.n	404064 <__divdi3+0x288>
  403f7e:	3a02      	subs	r2, #2
  403f80:	442b      	add	r3, r5
  403f82:	1bdf      	subs	r7, r3, r7
  403f84:	b289      	uxth	r1, r1
  403f86:	fbb7 f8fe 	udiv	r8, r7, lr
  403f8a:	fb0e 7318 	mls	r3, lr, r8, r7
  403f8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403f92:	fb0c f708 	mul.w	r7, ip, r8
  403f96:	429f      	cmp	r7, r3
  403f98:	d908      	bls.n	403fac <__divdi3+0x1d0>
  403f9a:	195b      	adds	r3, r3, r5
  403f9c:	f108 31ff 	add.w	r1, r8, #4294967295
  403fa0:	d25c      	bcs.n	40405c <__divdi3+0x280>
  403fa2:	429f      	cmp	r7, r3
  403fa4:	d95a      	bls.n	40405c <__divdi3+0x280>
  403fa6:	f1a8 0802 	sub.w	r8, r8, #2
  403faa:	442b      	add	r3, r5
  403fac:	1bd8      	subs	r0, r3, r7
  403fae:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403fb2:	e78e      	b.n	403ed2 <__divdi3+0xf6>
  403fb4:	f1c2 0320 	rsb	r3, r2, #32
  403fb8:	fa2c f103 	lsr.w	r1, ip, r3
  403fbc:	fa0e fe02 	lsl.w	lr, lr, r2
  403fc0:	fa20 f703 	lsr.w	r7, r0, r3
  403fc4:	ea41 0e0e 	orr.w	lr, r1, lr
  403fc8:	fa08 f002 	lsl.w	r0, r8, r2
  403fcc:	fa28 f103 	lsr.w	r1, r8, r3
  403fd0:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403fd4:	4338      	orrs	r0, r7
  403fd6:	fbb1 f8f5 	udiv	r8, r1, r5
  403fda:	0c03      	lsrs	r3, r0, #16
  403fdc:	fb05 1118 	mls	r1, r5, r8, r1
  403fe0:	fa1f f78e 	uxth.w	r7, lr
  403fe4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403fe8:	fb07 f308 	mul.w	r3, r7, r8
  403fec:	428b      	cmp	r3, r1
  403fee:	fa0c fc02 	lsl.w	ip, ip, r2
  403ff2:	d909      	bls.n	404008 <__divdi3+0x22c>
  403ff4:	eb11 010e 	adds.w	r1, r1, lr
  403ff8:	f108 39ff 	add.w	r9, r8, #4294967295
  403ffc:	d230      	bcs.n	404060 <__divdi3+0x284>
  403ffe:	428b      	cmp	r3, r1
  404000:	d92e      	bls.n	404060 <__divdi3+0x284>
  404002:	f1a8 0802 	sub.w	r8, r8, #2
  404006:	4471      	add	r1, lr
  404008:	1ac9      	subs	r1, r1, r3
  40400a:	b280      	uxth	r0, r0
  40400c:	fbb1 f3f5 	udiv	r3, r1, r5
  404010:	fb05 1113 	mls	r1, r5, r3, r1
  404014:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404018:	fb07 f703 	mul.w	r7, r7, r3
  40401c:	428f      	cmp	r7, r1
  40401e:	d908      	bls.n	404032 <__divdi3+0x256>
  404020:	eb11 010e 	adds.w	r1, r1, lr
  404024:	f103 30ff 	add.w	r0, r3, #4294967295
  404028:	d216      	bcs.n	404058 <__divdi3+0x27c>
  40402a:	428f      	cmp	r7, r1
  40402c:	d914      	bls.n	404058 <__divdi3+0x27c>
  40402e:	3b02      	subs	r3, #2
  404030:	4471      	add	r1, lr
  404032:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404036:	1bc9      	subs	r1, r1, r7
  404038:	fba3 890c 	umull	r8, r9, r3, ip
  40403c:	4549      	cmp	r1, r9
  40403e:	d309      	bcc.n	404054 <__divdi3+0x278>
  404040:	d005      	beq.n	40404e <__divdi3+0x272>
  404042:	2200      	movs	r2, #0
  404044:	e71d      	b.n	403e82 <__divdi3+0xa6>
  404046:	4696      	mov	lr, r2
  404048:	e6fe      	b.n	403e48 <__divdi3+0x6c>
  40404a:	4613      	mov	r3, r2
  40404c:	e711      	b.n	403e72 <__divdi3+0x96>
  40404e:	4094      	lsls	r4, r2
  404050:	4544      	cmp	r4, r8
  404052:	d2f6      	bcs.n	404042 <__divdi3+0x266>
  404054:	3b01      	subs	r3, #1
  404056:	e7f4      	b.n	404042 <__divdi3+0x266>
  404058:	4603      	mov	r3, r0
  40405a:	e7ea      	b.n	404032 <__divdi3+0x256>
  40405c:	4688      	mov	r8, r1
  40405e:	e7a5      	b.n	403fac <__divdi3+0x1d0>
  404060:	46c8      	mov	r8, r9
  404062:	e7d1      	b.n	404008 <__divdi3+0x22c>
  404064:	4602      	mov	r2, r0
  404066:	e78c      	b.n	403f82 <__divdi3+0x1a6>
  404068:	4613      	mov	r3, r2
  40406a:	e70a      	b.n	403e82 <__divdi3+0xa6>
  40406c:	3b02      	subs	r3, #2
  40406e:	e757      	b.n	403f20 <__divdi3+0x144>
  404070:	f1a8 0802 	sub.w	r8, r8, #2
  404074:	442f      	add	r7, r5
  404076:	e73f      	b.n	403ef8 <__divdi3+0x11c>

00404078 <__udivdi3>:
  404078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40407c:	2b00      	cmp	r3, #0
  40407e:	d144      	bne.n	40410a <__udivdi3+0x92>
  404080:	428a      	cmp	r2, r1
  404082:	4615      	mov	r5, r2
  404084:	4604      	mov	r4, r0
  404086:	d94f      	bls.n	404128 <__udivdi3+0xb0>
  404088:	fab2 f782 	clz	r7, r2
  40408c:	460e      	mov	r6, r1
  40408e:	b14f      	cbz	r7, 4040a4 <__udivdi3+0x2c>
  404090:	f1c7 0320 	rsb	r3, r7, #32
  404094:	40b9      	lsls	r1, r7
  404096:	fa20 f603 	lsr.w	r6, r0, r3
  40409a:	fa02 f507 	lsl.w	r5, r2, r7
  40409e:	430e      	orrs	r6, r1
  4040a0:	fa00 f407 	lsl.w	r4, r0, r7
  4040a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4040a8:	0c23      	lsrs	r3, r4, #16
  4040aa:	fbb6 f0fe 	udiv	r0, r6, lr
  4040ae:	b2af      	uxth	r7, r5
  4040b0:	fb0e 6110 	mls	r1, lr, r0, r6
  4040b4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4040b8:	fb07 f100 	mul.w	r1, r7, r0
  4040bc:	4299      	cmp	r1, r3
  4040be:	d909      	bls.n	4040d4 <__udivdi3+0x5c>
  4040c0:	195b      	adds	r3, r3, r5
  4040c2:	f100 32ff 	add.w	r2, r0, #4294967295
  4040c6:	f080 80ec 	bcs.w	4042a2 <__udivdi3+0x22a>
  4040ca:	4299      	cmp	r1, r3
  4040cc:	f240 80e9 	bls.w	4042a2 <__udivdi3+0x22a>
  4040d0:	3802      	subs	r0, #2
  4040d2:	442b      	add	r3, r5
  4040d4:	1a5a      	subs	r2, r3, r1
  4040d6:	b2a4      	uxth	r4, r4
  4040d8:	fbb2 f3fe 	udiv	r3, r2, lr
  4040dc:	fb0e 2213 	mls	r2, lr, r3, r2
  4040e0:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4040e4:	fb07 f703 	mul.w	r7, r7, r3
  4040e8:	4297      	cmp	r7, r2
  4040ea:	d908      	bls.n	4040fe <__udivdi3+0x86>
  4040ec:	1952      	adds	r2, r2, r5
  4040ee:	f103 31ff 	add.w	r1, r3, #4294967295
  4040f2:	f080 80d8 	bcs.w	4042a6 <__udivdi3+0x22e>
  4040f6:	4297      	cmp	r7, r2
  4040f8:	f240 80d5 	bls.w	4042a6 <__udivdi3+0x22e>
  4040fc:	3b02      	subs	r3, #2
  4040fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404102:	2600      	movs	r6, #0
  404104:	4631      	mov	r1, r6
  404106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40410a:	428b      	cmp	r3, r1
  40410c:	d847      	bhi.n	40419e <__udivdi3+0x126>
  40410e:	fab3 f683 	clz	r6, r3
  404112:	2e00      	cmp	r6, #0
  404114:	d148      	bne.n	4041a8 <__udivdi3+0x130>
  404116:	428b      	cmp	r3, r1
  404118:	d302      	bcc.n	404120 <__udivdi3+0xa8>
  40411a:	4282      	cmp	r2, r0
  40411c:	f200 80cd 	bhi.w	4042ba <__udivdi3+0x242>
  404120:	2001      	movs	r0, #1
  404122:	4631      	mov	r1, r6
  404124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404128:	b912      	cbnz	r2, 404130 <__udivdi3+0xb8>
  40412a:	2501      	movs	r5, #1
  40412c:	fbb5 f5f2 	udiv	r5, r5, r2
  404130:	fab5 f885 	clz	r8, r5
  404134:	f1b8 0f00 	cmp.w	r8, #0
  404138:	d177      	bne.n	40422a <__udivdi3+0x1b2>
  40413a:	1b4a      	subs	r2, r1, r5
  40413c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404140:	b2af      	uxth	r7, r5
  404142:	2601      	movs	r6, #1
  404144:	fbb2 f0fe 	udiv	r0, r2, lr
  404148:	0c23      	lsrs	r3, r4, #16
  40414a:	fb0e 2110 	mls	r1, lr, r0, r2
  40414e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  404152:	fb07 f300 	mul.w	r3, r7, r0
  404156:	428b      	cmp	r3, r1
  404158:	d907      	bls.n	40416a <__udivdi3+0xf2>
  40415a:	1949      	adds	r1, r1, r5
  40415c:	f100 32ff 	add.w	r2, r0, #4294967295
  404160:	d202      	bcs.n	404168 <__udivdi3+0xf0>
  404162:	428b      	cmp	r3, r1
  404164:	f200 80ba 	bhi.w	4042dc <__udivdi3+0x264>
  404168:	4610      	mov	r0, r2
  40416a:	1ac9      	subs	r1, r1, r3
  40416c:	b2a4      	uxth	r4, r4
  40416e:	fbb1 f3fe 	udiv	r3, r1, lr
  404172:	fb0e 1113 	mls	r1, lr, r3, r1
  404176:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40417a:	fb07 f703 	mul.w	r7, r7, r3
  40417e:	42a7      	cmp	r7, r4
  404180:	d908      	bls.n	404194 <__udivdi3+0x11c>
  404182:	1964      	adds	r4, r4, r5
  404184:	f103 32ff 	add.w	r2, r3, #4294967295
  404188:	f080 808f 	bcs.w	4042aa <__udivdi3+0x232>
  40418c:	42a7      	cmp	r7, r4
  40418e:	f240 808c 	bls.w	4042aa <__udivdi3+0x232>
  404192:	3b02      	subs	r3, #2
  404194:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404198:	4631      	mov	r1, r6
  40419a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40419e:	2600      	movs	r6, #0
  4041a0:	4630      	mov	r0, r6
  4041a2:	4631      	mov	r1, r6
  4041a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041a8:	f1c6 0420 	rsb	r4, r6, #32
  4041ac:	fa22 f504 	lsr.w	r5, r2, r4
  4041b0:	40b3      	lsls	r3, r6
  4041b2:	432b      	orrs	r3, r5
  4041b4:	fa20 fc04 	lsr.w	ip, r0, r4
  4041b8:	fa01 f706 	lsl.w	r7, r1, r6
  4041bc:	fa21 f504 	lsr.w	r5, r1, r4
  4041c0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4041c4:	ea4c 0707 	orr.w	r7, ip, r7
  4041c8:	fbb5 f8fe 	udiv	r8, r5, lr
  4041cc:	0c39      	lsrs	r1, r7, #16
  4041ce:	fb0e 5518 	mls	r5, lr, r8, r5
  4041d2:	fa1f fc83 	uxth.w	ip, r3
  4041d6:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  4041da:	fb0c f108 	mul.w	r1, ip, r8
  4041de:	42a9      	cmp	r1, r5
  4041e0:	fa02 f206 	lsl.w	r2, r2, r6
  4041e4:	d904      	bls.n	4041f0 <__udivdi3+0x178>
  4041e6:	18ed      	adds	r5, r5, r3
  4041e8:	f108 34ff 	add.w	r4, r8, #4294967295
  4041ec:	d367      	bcc.n	4042be <__udivdi3+0x246>
  4041ee:	46a0      	mov	r8, r4
  4041f0:	1a6d      	subs	r5, r5, r1
  4041f2:	b2bf      	uxth	r7, r7
  4041f4:	fbb5 f4fe 	udiv	r4, r5, lr
  4041f8:	fb0e 5514 	mls	r5, lr, r4, r5
  4041fc:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  404200:	fb0c fc04 	mul.w	ip, ip, r4
  404204:	458c      	cmp	ip, r1
  404206:	d904      	bls.n	404212 <__udivdi3+0x19a>
  404208:	18c9      	adds	r1, r1, r3
  40420a:	f104 35ff 	add.w	r5, r4, #4294967295
  40420e:	d35c      	bcc.n	4042ca <__udivdi3+0x252>
  404210:	462c      	mov	r4, r5
  404212:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  404216:	ebcc 0101 	rsb	r1, ip, r1
  40421a:	fba4 2302 	umull	r2, r3, r4, r2
  40421e:	4299      	cmp	r1, r3
  404220:	d348      	bcc.n	4042b4 <__udivdi3+0x23c>
  404222:	d044      	beq.n	4042ae <__udivdi3+0x236>
  404224:	4620      	mov	r0, r4
  404226:	2600      	movs	r6, #0
  404228:	e76c      	b.n	404104 <__udivdi3+0x8c>
  40422a:	f1c8 0420 	rsb	r4, r8, #32
  40422e:	fa01 f308 	lsl.w	r3, r1, r8
  404232:	fa05 f508 	lsl.w	r5, r5, r8
  404236:	fa20 f704 	lsr.w	r7, r0, r4
  40423a:	40e1      	lsrs	r1, r4
  40423c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404240:	431f      	orrs	r7, r3
  404242:	fbb1 f6fe 	udiv	r6, r1, lr
  404246:	0c3a      	lsrs	r2, r7, #16
  404248:	fb0e 1116 	mls	r1, lr, r6, r1
  40424c:	fa1f fc85 	uxth.w	ip, r5
  404250:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  404254:	fb0c f206 	mul.w	r2, ip, r6
  404258:	429a      	cmp	r2, r3
  40425a:	fa00 f408 	lsl.w	r4, r0, r8
  40425e:	d907      	bls.n	404270 <__udivdi3+0x1f8>
  404260:	195b      	adds	r3, r3, r5
  404262:	f106 31ff 	add.w	r1, r6, #4294967295
  404266:	d237      	bcs.n	4042d8 <__udivdi3+0x260>
  404268:	429a      	cmp	r2, r3
  40426a:	d935      	bls.n	4042d8 <__udivdi3+0x260>
  40426c:	3e02      	subs	r6, #2
  40426e:	442b      	add	r3, r5
  404270:	1a9b      	subs	r3, r3, r2
  404272:	b2bf      	uxth	r7, r7
  404274:	fbb3 f0fe 	udiv	r0, r3, lr
  404278:	fb0e 3310 	mls	r3, lr, r0, r3
  40427c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  404280:	fb0c f100 	mul.w	r1, ip, r0
  404284:	4299      	cmp	r1, r3
  404286:	d907      	bls.n	404298 <__udivdi3+0x220>
  404288:	195b      	adds	r3, r3, r5
  40428a:	f100 32ff 	add.w	r2, r0, #4294967295
  40428e:	d221      	bcs.n	4042d4 <__udivdi3+0x25c>
  404290:	4299      	cmp	r1, r3
  404292:	d91f      	bls.n	4042d4 <__udivdi3+0x25c>
  404294:	3802      	subs	r0, #2
  404296:	442b      	add	r3, r5
  404298:	1a5a      	subs	r2, r3, r1
  40429a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  40429e:	4667      	mov	r7, ip
  4042a0:	e750      	b.n	404144 <__udivdi3+0xcc>
  4042a2:	4610      	mov	r0, r2
  4042a4:	e716      	b.n	4040d4 <__udivdi3+0x5c>
  4042a6:	460b      	mov	r3, r1
  4042a8:	e729      	b.n	4040fe <__udivdi3+0x86>
  4042aa:	4613      	mov	r3, r2
  4042ac:	e772      	b.n	404194 <__udivdi3+0x11c>
  4042ae:	40b0      	lsls	r0, r6
  4042b0:	4290      	cmp	r0, r2
  4042b2:	d2b7      	bcs.n	404224 <__udivdi3+0x1ac>
  4042b4:	1e60      	subs	r0, r4, #1
  4042b6:	2600      	movs	r6, #0
  4042b8:	e724      	b.n	404104 <__udivdi3+0x8c>
  4042ba:	4630      	mov	r0, r6
  4042bc:	e722      	b.n	404104 <__udivdi3+0x8c>
  4042be:	42a9      	cmp	r1, r5
  4042c0:	d995      	bls.n	4041ee <__udivdi3+0x176>
  4042c2:	f1a8 0802 	sub.w	r8, r8, #2
  4042c6:	441d      	add	r5, r3
  4042c8:	e792      	b.n	4041f0 <__udivdi3+0x178>
  4042ca:	458c      	cmp	ip, r1
  4042cc:	d9a0      	bls.n	404210 <__udivdi3+0x198>
  4042ce:	3c02      	subs	r4, #2
  4042d0:	4419      	add	r1, r3
  4042d2:	e79e      	b.n	404212 <__udivdi3+0x19a>
  4042d4:	4610      	mov	r0, r2
  4042d6:	e7df      	b.n	404298 <__udivdi3+0x220>
  4042d8:	460e      	mov	r6, r1
  4042da:	e7c9      	b.n	404270 <__udivdi3+0x1f8>
  4042dc:	3802      	subs	r0, #2
  4042de:	4429      	add	r1, r5
  4042e0:	e743      	b.n	40416a <__udivdi3+0xf2>
  4042e2:	bf00      	nop

004042e4 <SM2010_QVGA_CONF>:
  4042e4:	8012 0209 0215 1012 201e 0013 1401 2102     ......... .....!
  4042f4:	028c 648d 1887 0713 8011 202b 4092 999d     ...d......+ .@..
  404304:	30eb 20bb 21f5 3ce1 0316 f62f 2033 0834     .0. .!.<../.3 4.
  404314:	5035 4a65 5066 0536 f637 4638 f69b 469c     5PeJfP6.7.8F...F
  404324:	01bc f6bd 46be 1482 2383 239a 6f70 3f72     .....F...#.#por?
  404334:	3f73 2774 9077 1e7a 307b 1a84 2085 0289     s?t'w.z.{0... ..
  404344:	648a 3086 a696 0c97 1898 5580 7024 8025     .d.0.......U$p%.
  404354:	0069 0a94 201f 2022 2026 4056 d361 4879     i.... " & V@a.yH
  404364:	603b 203c 8039 b03f 8039 5840 5441 4e42     ;`< 9.?.9.@XATBN
  404374:	4443 3e44 3945 3546 3147 2e48 2b49 294b     CDD>E9F5G1H.I+K)
  404384:	274c 234e 204f 1e50 0551 1052 0b53 1554     L'N#O P.Q.R.S.T.
  404394:	8757 7258 5f59 7e5a 1f5b 0e5c 955d 2860     W.XrY_Z~[.\.].`(
  4043a4:	e0b0 c0b1 b0b2 88b3 016a 6623 03a0 e006     ........j.#f....
  4043b4:	31a1 0ba2 26a3 05a4 25a5 06a6 80a7 80a8     .1...&...%......
  4043c4:	20a9 20aa 20ab 3cac f0ad 18c8 20c9 17ca     . . . .<..... ..
  4043d4:	1fcb 00af 18c5 00c6 20c7 80ae 40cc 58cd     ......... ...@.X
  4043e4:	4cee 078e 798f ffff 7257 7469 6e69 2067     .L...y..Writing 
  4043f4:	6572 7367 0a0d 0000 7265 6f72 2072 7277     regs....error wr
  404404:	7469 6e69 2067 5754 0d49 000a 6f44 656e     iting TWI...Done
  404414:	7720 6972 6974 676e 0a0d 0000 2d2d 5320      writing....-- S
  404424:	324d 3130 2030 7845 6d61 6c70 2065 2d2d     M2010 Example --
  404434:	0a0d 2d2d 5320 4d41 5334 585f 4c50 4941     ..-- SAM4S_XPLAI
  404444:	454e 5f44 5250 204f 2d2d 0a0d 2d2d 4320     NED_PRO --..-- C
  404454:	6d6f 6970 656c 3a64 4a20 6e75 2020 2039     ompiled: Jun  9 
  404464:	3032 3631 3120 3a38 3130 343a 2036 2d2d     2016 18:01:46 --
  404474:	0a0d 0000 6d63 736f 7320 6e65 6f73 2072     ....cmos sensor 
  404484:	6f66 6e75 0d64 000a 6f6e 2074 6f66 6e75     found...not foun
  404494:	0d64 000a 255b 5d78 203a 7825 0a0d 0000     d...[%x]: %x....
  4044a4:	7825 3d20 4e20 0d41 000a 0000 6572 6461     %x = NA.....read
  4044b4:	7620 6c61 6575 5b20 7825 3a5d 2520 0d78      value [%x]: %x.
  4044c4:	000a 0000 6964 6173 6c62 6e69 2067 7376     ....disabling vs
  4044d4:	6e79 0d63 000a 0000 6970 5f6f 6163 7470     ync.....pio_capt
  4044e4:	7275 5f65 7266 6565 315f 0a0d 0000 0000     ure_free_1......
  4044f4:	6970 5f6f 6163 7470 7275 5f65 7266 6565     pio_capture_free
  404504:	325f 0a0d 0000 0000 6470 2063 6f6e 2074     _2......pdc not 
  404514:	6f63 666e 6769 7275 6465 0a0d 0000 0000     configured......
  404524:	7266 6d61 2065 6163 7470 7275 2065 6f64     frame capture do
  404534:	656e 0a0d 0000 0000 6e65 6574 6972 676e     ne......entering
  404544:	6620 726f 7665 7265 6c20 6f6f 0d70 000a      forever loop...
  404554:	2325 3230 2c78 0000 7562 7973 7720 6961     %#02x,..busy wai
  404564:	6974 676e 0a0d 0000 0043 0000               ting....C...

00404570 <_global_impure_ptr>:
  404570:	0020 2000                                    .. 

00404574 <zeroes.6869>:
  404574:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  404584:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  404594:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  4045a4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..

004045b4 <blanks.6868>:
  4045b4:	2020 2020 2020 2020 2020 2020 2020 2020                     

004045c4 <_init>:
  4045c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045c6:	bf00      	nop
  4045c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045ca:	bc08      	pop	{r3}
  4045cc:	469e      	mov	lr, r3
  4045ce:	4770      	bx	lr

004045d0 <__init_array_start>:
  4045d0:	00402309 	.word	0x00402309

004045d4 <__frame_dummy_init_array_entry>:
  4045d4:	004000f1                                ..@.

004045d8 <_fini>:
  4045d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045da:	bf00      	nop
  4045dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4045de:	bc08      	pop	{r3}
  4045e0:	469e      	mov	lr, r3
  4045e2:	4770      	bx	lr

004045e4 <__fini_array_start>:
  4045e4:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <g_us_cap_rows>:
20000010:	00f0                                        ..

20000012 <g_us_cap_line>:
20000012:	0140                                        @.

20000014 <p_cmos_conf>:
20000014:	42e4 0040                                   .B@.

20000018 <g_p_uc_cap_dest_buf>:
20000018:	0964 2000 0000 0000                         d.. ....

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
20000054:	456c 0040 0000 0000 0000 0000 0000 0000     lE@.............
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <_impure_ptr>:
20000448:	0020 2000                                    .. 

2000044c <lc_ctype_charset>:
2000044c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2000046c <__mb_cur_max>:
2000046c:	0001 0000                                   ....

20000470 <__malloc_av_>:
	...
20000478:	0470 2000 0470 2000 0478 2000 0478 2000     p.. p.. x.. x.. 
20000488:	0480 2000 0480 2000 0488 2000 0488 2000     ... ... ... ... 
20000498:	0490 2000 0490 2000 0498 2000 0498 2000     ... ... ... ... 
200004a8:	04a0 2000 04a0 2000 04a8 2000 04a8 2000     ... ... ... ... 
200004b8:	04b0 2000 04b0 2000 04b8 2000 04b8 2000     ... ... ... ... 
200004c8:	04c0 2000 04c0 2000 04c8 2000 04c8 2000     ... ... ... ... 
200004d8:	04d0 2000 04d0 2000 04d8 2000 04d8 2000     ... ... ... ... 
200004e8:	04e0 2000 04e0 2000 04e8 2000 04e8 2000     ... ... ... ... 
200004f8:	04f0 2000 04f0 2000 04f8 2000 04f8 2000     ... ... ... ... 
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 
20000848:	0840 2000 0840 2000 0848 2000 0848 2000     @.. @.. H.. H.. 
20000858:	0850 2000 0850 2000 0858 2000 0858 2000     P.. P.. X.. X.. 
20000868:	0860 2000 0860 2000 0868 2000 0868 2000     `.. `.. h.. h.. 

20000878 <__malloc_trim_threshold>:
20000878:	0000 0002                                   ....

2000087c <__malloc_sbrk_base>:
2000087c:	ffff ffff                                   ....

20000880 <__wctomb>:
20000880:	3b1d 0040                                   .;@.
