+incdir+../../../../bench/ddr_model/
+incdir+../rtl/verilog/ddr_ctrl_ip/
+incdir+./wb_bfm/
./wb_ddr_ctrl_tb.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_input_if.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_decoder_64_syn.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_csr.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_rank_timer.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_encoder_64_syn.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_arbiter.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_timing_param.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_rdata_path.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_decoder_32_syn.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_encoder.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_cmd_gen.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip_phy_alt_mem_phy_seq_wrapper.vo
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_controller.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip_controller_phy.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_odt_gen.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip_phy_alt_mem_phy.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip_phy.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_fifo.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_list.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_sideband.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ddr2_odt_gen.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_wdata_path.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_phy_defines.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_addr_cmd_wrap.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip_phy_alt_mem_phy_pll.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_buffer.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_controller_st_top.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_burst_gen.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_lpddr2_addr_cmd.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ddr3_odt_gen.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_buffer_manager.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_rdwr_data_tmg.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_encoder_32_syn.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip_alt_mem_ddrx_controller_top.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_define.iv
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_ecc_decoder.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_addr_cmd.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_dataid_manager.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_mm_st_converter.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_burst_tracking.v
../rtl/verilog/ddr_ctrl_ip/alt_mem_ddrx_tbp.v
../rtl/verilog/ddr_ctrl_ip/ddr_ctrl_ip.v

../rtl/verilog/ddr_ctrl_ip/altera_primitives.v
../rtl/verilog/ddr_ctrl_ip/cycloneiii_atoms.v
../rtl/verilog/ddr_ctrl_ip/sgate.v
../rtl/verilog/ddr_ctrl_ip/altera_mf.v
../rtl/verilog/ddr_ctrl_ip/220model.v

../../../../bench/ddr_model/ddr.v

../rtl/verilog/bufram.v
../rtl/verilog/ddr_ctrl_wrapper.v
../rtl/verilog/dpram_altera.v
../rtl/verilog/dpram_generic.v
../rtl/verilog/dual_clock_fifo.v
../rtl/verilog/wb_ddr_ctrl.v
../rtl/verilog/wb_port_arbiter.v
../rtl/verilog/wb_port.v

./wb_bfm/wb_bfm_master.v
./wb_bfm/wb_bfm_memory.v
./wb_bfm/wb_bfm_slave.v
./wb_bfm/wb_bfm_transactor.v
