\babel@toc {english}{}\relax 
\contentsline {chapter}{\numberline {1}FPGA Prototype}{1}{chapter.1}%
\contentsline {section}{\numberline {1.1}FPGA Architecture}{1}{section.1.1}%
\contentsline {section}{\numberline {1.2}FPGA Prototype test}{3}{section.1.2}%
\contentsline {section}{\numberline {1.3}Real measurement using FPGA prototype}{3}{section.1.3}%
\contentsline {subsection}{\numberline {1.3.1}Reading Chip ID}{3}{subsection.1.3.1}%
\contentsline {subsection}{\numberline {1.3.2}Write Data/Address}{3}{subsection.1.3.2}%
\contentsline {subsubsection}{Write data (0x12345678)}{4}{subsubsection*.3}%
\contentsline {subsubsection}{Write address (0xc):}{5}{subsubsection*.4}%
\contentsline {subsection}{\numberline {1.3.3}Read Data}{5}{subsection.1.3.3}%
\contentsline {subsubsection}{Read address (0xc):}{6}{subsubsection*.5}%
\contentsline {subsubsection}{Read Data (0x12345678):}{7}{subsubsection*.6}%
\contentsline {subsection}{\numberline {1.3.4}ADC Recording:}{7}{subsection.1.3.4}%
\contentsline {subsection}{\numberline {1.3.5}Recording during the simulation}{8}{subsection.1.3.5}%
