Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 15 22:53:15 2022
| Host         : E5-CSE-136-29 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopFile_timing_summary_routed.rpt -pb TopFile_timing_summary_routed.pb -rpx TopFile_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFile
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     296         
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (436)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (636)
5. checking no_input_delay (0)
6. checking no_output_delay (96)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (436)
--------------------------
 There are 296 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/idexereg_dp/ealuc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/idexereg_dp/ealuc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/idexereg_dp/ealuc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dp/idexereg_dp/ealuc_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp/ifidreg_dp/dinstOut_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp/ifidreg_dp/dinstOut_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp/ifidreg_dp/dinstOut_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (636)
--------------------------------------------------
 There are 636 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (96)
--------------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  732          inf        0.000                      0                  732           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           732 Endpoints
Min Delay           732 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 3.094ns (48.081%)  route 3.341ns (51.919%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[18]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[18]/Q
                         net (fo=4, routed)           3.341     3.797    eqa_OBUF[18]
    V20                  OBUF (Prop_obuf_I_O)         2.638     6.434 r  eqa_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.434    eqa[18]
    V20                                                               r  eqa[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 3.069ns (48.151%)  route 3.304ns (51.849%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[0]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[0]/Q
                         net (fo=3, routed)           3.304     3.760    eqa_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.613     6.373 r  eqa_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.373    eqa[0]
    T19                                                               r  eqa[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 3.098ns (48.654%)  route 3.269ns (51.346%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[22]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[22]/Q
                         net (fo=4, routed)           3.269     3.725    eqa_OBUF[22]
    N20                  OBUF (Prop_obuf_I_O)         2.642     6.367 r  eqa_OBUF[22]_inst/O
                         net (fo=0)                   0.000     6.367    eqa[22]
    N20                                                               r  eqa[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 3.057ns (48.082%)  route 3.301ns (51.918%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[1]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[1]/Q
                         net (fo=4, routed)           3.301     3.757    eqa_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.601     6.358 r  eqa_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.358    eqa[1]
    P16                                                               r  eqa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 3.055ns (48.545%)  route 3.238ns (51.455%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[12]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[12]/Q
                         net (fo=4, routed)           3.238     3.694    eqa_OBUF[12]
    R16                  OBUF (Prop_obuf_I_O)         2.599     6.293 r  eqa_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.293    eqa[12]
    R16                                                               r  eqa[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.095ns (49.252%)  route 3.189ns (50.748%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[15]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[15]/Q
                         net (fo=4, routed)           3.189     3.645    eqa_OBUF[15]
    Y19                  OBUF (Prop_obuf_I_O)         2.639     6.285 r  eqa_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.285    eqa[15]
    Y19                                                               r  eqa[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.263ns  (logic 3.075ns (49.104%)  route 3.187ns (50.896%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[5]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[5]/Q
                         net (fo=4, routed)           3.187     3.643    eqa_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.619     6.263 r  eqa_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.263    eqa[5]
    W19                                                               r  eqa[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.245ns  (logic 3.075ns (49.235%)  route 3.170ns (50.765%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[14]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[14]/Q
                         net (fo=4, routed)           3.170     3.626    eqa_OBUF[14]
    V16                  OBUF (Prop_obuf_I_O)         2.619     6.245 r  eqa_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.245    eqa[14]
    V16                                                               r  eqa[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 3.055ns (49.281%)  route 3.144ns (50.719%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[2]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[2]/Q
                         net (fo=4, routed)           3.144     3.600    eqa_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.599     6.198 r  eqa_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.198    eqa[2]
    P15                                                               r  eqa[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/eqa_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eqa[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 3.080ns (49.796%)  route 3.105ns (50.204%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  dp/idexereg_dp/eqa_reg[8]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/idexereg_dp/eqa_reg[8]/Q
                         net (fo=4, routed)           3.105     3.561    eqa_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         2.624     6.184 r  eqa_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.184    eqa[8]
    V17                                                               r  eqa[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/exememreg_dp/mqb_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  dp/exememreg_dp/mqb_reg[2]/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exememreg_dp/mqb_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    dp/datamem_dp/memory_reg_0_31_2_2/D
    SLICE_X42Y45         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/ifidreg_dp/dinstOut_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/idexereg_dp/edestReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE                         0.000     0.000 r  dp/ifidreg_dp/dinstOut_reg[12]/C
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/ifidreg_dp/dinstOut_reg[12]/Q
                         net (fo=1, routed)           0.056     0.197    dp/idexereg_dp/Q[1]
    SLICE_X37Y48         FDRE                                         r  dp/idexereg_dp/edestReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwbreb_dp/wr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/rf_dp/registers_reg_r2_0_31_6_11/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  dp/memwbreb_dp/wr_reg[8]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwbreb_dp/wr_reg[8]/Q
                         net (fo=2, routed)           0.075     0.203    dp/rf_dp/registers_reg_r2_0_31_6_11/DIB0
    SLICE_X38Y45         RAMD32                                       r  dp/rf_dp/registers_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/cu_dp/aluc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dp/idexereg_dp/ealuc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.158ns (75.624%)  route 0.051ns (24.376%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  dp/cu_dp/aluc_reg[1]/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dp/cu_dp/aluc_reg[1]/Q
                         net (fo=1, routed)           0.051     0.209    dp/idexereg_dp/D[1]
    SLICE_X37Y49         FDRE                                         r  dp/idexereg_dp/ealuc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwbreb_dp/wr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/rf_dp/registers_reg_r2_0_31_30_31__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.128ns (58.696%)  route 0.090ns (41.304%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  dp/memwbreb_dp/wr_reg[31]/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwbreb_dp/wr_reg[31]/Q
                         net (fo=4, routed)           0.090     0.218    dp/rf_dp/registers_reg_r2_0_31_30_31__0/D
    SLICE_X42Y48         RAMD32                                       r  dp/rf_dp/registers_reg_r2_0_31_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/idexereg_dp/edestReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/exememreg_dp/mdestReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.938%)  route 0.114ns (47.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE                         0.000     0.000 r  dp/idexereg_dp/edestReg_reg[1]/C
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/idexereg_dp/edestReg_reg[1]/Q
                         net (fo=5, routed)           0.114     0.242    dp/exememreg_dp/edestReg[1]
    SLICE_X39Y47         FDRE                                         r  dp/exememreg_dp/mdestReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwbreb_dp/wr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/rf_dp/registers_reg_r1_0_31_18_23/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.278%)  route 0.117ns (47.722%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  dp/memwbreb_dp/wr_reg[18]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwbreb_dp/wr_reg[18]/Q
                         net (fo=2, routed)           0.117     0.245    dp/rf_dp/registers_reg_r1_0_31_18_23/DIA0
    SLICE_X42Y51         RAMD32                                       r  dp/rf_dp/registers_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/memwbreb_dp/wr_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/rf_dp/registers_reg_r2_0_31_18_23/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.630%)  route 0.120ns (48.370%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE                         0.000     0.000 r  dp/memwbreb_dp/wr_reg[23]/C
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/memwbreb_dp/wr_reg[23]/Q
                         net (fo=2, routed)           0.120     0.248    dp/rf_dp/registers_reg_r2_0_31_18_23/DIC1
    SLICE_X42Y50         RAMD32                                       r  dp/rf_dp/registers_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/memwbreb_dp/wr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.066%)  route 0.123ns (48.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  dp/exememreg_dp/mr_reg[10]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dp/exememreg_dp/mr_reg[10]/Q
                         net (fo=2, routed)           0.123     0.251    dp/memwbreb_dp/wr_reg[31]_0[10]
    SLICE_X39Y45         FDRE                                         r  dp/memwbreb_dp/wr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/exememreg_dp/mqb_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/datamem_dp/memory_reg_0_31_4_4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  dp/exememreg_dp/mqb_reg[4]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/exememreg_dp/mqb_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    dp/datamem_dp/memory_reg_0_31_4_4/D
    SLICE_X38Y42         RAMS32                                       r  dp/datamem_dp/memory_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------





