INFO: [VRFC 10-2263] Analyzing Verilog file "/home/franco/TP1/TP1.sim/sim_1/impl/func/xsim/top_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_0
INFO: [VRFC 10-311] analyzing module register__parameterized0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
