Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 22:58:59 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[7] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[7] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_7__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_7_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_7_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[6] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[6] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_6__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[5] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[5] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_5__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[4] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[4] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_4__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[3] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[3] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_3__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[2] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[2] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_2__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[1] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[1] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_1__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               1.0000     1.0000
  input external delay                                                                      1.0000     2.0000 r
  wdata_in[0] (in)                                           0.2506                         0.2506     2.2506 r
  wdata_in[0] (net)              1     2505.9155                                            0.0000     2.2506 r
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1820                         0.4430     2.6936 r
  io_r_wdata_in_0__net (net)     1       0.5112                                             0.0000     2.6936 r
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1820    0.0000               0.0000     2.6936 r
  data arrival time                                                                                    2.6936

  clock wclk2x (rise edge)                                                                  1.0000     1.0000
  clock network delay (ideal)                                                               1.0000     2.0000
  clock uncertainty                                                                        -0.1000     1.9000
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     1.9000 r
  library setup time                                                                       -0.1722     1.7278
  data required time                                                                                   1.7278
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.7278
  data arrival time                                                                                   -2.6936
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.9657


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U5/A1 (AND2X1_RVT)                                    0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U5/Y (AND2X1_RVT)                                               0.0487                         0.0746     2.7742 r
  wptr_full/n69 (net)                           2       2.0273                                             0.0000     2.7742 r
  wptr_full/U17/A (INVX2_RVT)                                     0.0000    0.0487    0.0000               0.0000     2.7742 r
  wptr_full/U17/Y (INVX2_RVT)                                               0.0263                         0.0188     2.7930 f
  wptr_full/n15 (net)                           2       1.0103                                             0.0000     2.7930 f
  wptr_full/U16/A1 (AND3X1_RVT)                                   0.0000    0.0263    0.0000               0.0000     2.7930 f
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0335                         0.0640     2.8570 f
  wptr_full/n53 (net)                           1       1.2306                                             0.0000     2.8570 f
  wptr_full/U8/S0 (MUX21X2_RVT)                                   0.0000    0.0335    0.0000               0.0000     2.8570 f
  wptr_full/U8/Y (MUX21X2_RVT)                                              0.0437                         0.0961     2.9531 f
  wptr_full/n95 (net)                           2       2.1905                                             0.0000     2.9531 f
  wptr_full/U7/A1 (XNOR2X2_RVT)                                   0.0000    0.0437    0.0000               0.0000     2.9531 f
  wptr_full/U7/Y (XNOR2X2_RVT)                                              0.0313                         0.0904     3.0435 r
  wptr_full/n12 (net)                           1       0.4516                                             0.0000     3.0435 r
  wptr_full/U25/A4 (AND4X1_RVT)                                   0.0000    0.0313    0.0000               0.0000     3.0435 r
  wptr_full/U25/Y (AND4X1_RVT)                                              0.0354                         0.0891     3.1326 r
  wptr_full/n6 (net)                            1       0.5524                                             0.0000     3.1326 r
  wptr_full/U6/A1 (AND3X1_RVT)                                    0.0000    0.0354    0.0000               0.0000     3.1326 r
  wptr_full/U6/Y (AND3X1_RVT)                                               0.0275                         0.0598     3.1924 r
  wptr_full/n3 (net)                            1       0.5122                                             0.0000     3.1924 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0275    0.0000               0.0000     3.1924 r
  data arrival time                                                                                                   3.1924

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     2.9000 r
  library setup time                                                                                      -0.1276     2.7724
  data required time                                                                                                  2.7724
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7724
  data arrival time                                                                                                  -3.1924
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4200


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U27/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U27/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n41 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U44/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U44/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n87 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/U89/S0 (MUX21X2_RVT)                                 0.0000    0.0439    0.0000               0.0000     2.8480 r
  rptr_empty/U89/Y (MUX21X2_RVT)                                            0.0436                         0.1012     2.9492 f
  rptr_empty/n95 (net)                          2       2.1905                                             0.0000     2.9492 f
  rptr_empty/U12/A1 (XNOR2X2_RVT)                                 0.0000    0.0436    0.0000               0.0000     2.9492 f
  rptr_empty/U12/Y (XNOR2X2_RVT)                                            0.0313                         0.0904     3.0395 r
  rptr_empty/n7 (net)                           1       0.4516                                             0.0000     3.0395 r
  rptr_empty/U7/A4 (AND4X1_RVT)                                   0.0000    0.0313    0.0000               0.0000     3.0395 r
  rptr_empty/U7/Y (AND4X1_RVT)                                              0.0346                         0.0881     3.1277 r
  rptr_empty/n3 (net)                           1       0.4641                                             0.0000     3.1277 r
  rptr_empty/U4/A3 (AND3X1_RVT)                                   0.0000    0.0346    0.0000               0.0000     3.1277 r
  rptr_empty/U4/Y (AND3X1_RVT)                                              0.0272                         0.0672     3.1948 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     3.1948 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0272    0.0000               0.0000     3.1948 r
  data arrival time                                                                                                   3.1948

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1212     2.7788
  data required time                                                                                                  2.7788
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7788
  data arrival time                                                                                                  -3.1948
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4161


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U65/A1 (NAND2X0_RVT)                                  0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U65/Y (NAND2X0_RVT)                                             0.0957                         0.0535     2.7530 f
  wptr_full/n34 (net)                           2       1.0286                                             0.0000     2.7530 f
  wptr_full/U63/A1 (NAND2X0_RVT)                                  0.0000    0.0957    0.0000               0.0000     2.7530 f
  wptr_full/U63/Y (NAND2X0_RVT)                                             0.0653                         0.0756     2.8286 r
  wptr_full/n48 (net)                           2       1.1264                                             0.0000     2.8286 r
  wptr_full/U61/A1 (AND2X1_RVT)                                   0.0000    0.0653    0.0000               0.0000     2.8286 r
  wptr_full/U61/Y (AND2X1_RVT)                                              0.0338                         0.0644     2.8930 r
  wptr_full/n86 (net)                           3       1.6881                                             0.0000     2.8930 r
  wptr_full/U59/A2 (OA21X1_RVT)                                   0.0000    0.0338    0.0000               0.0000     2.8930 r
  wptr_full/U59/Y (OA21X1_RVT)                                              0.0413                         0.0784     2.9714 r
  wptr_full/n100 (net)                          2       2.2064                                             0.0000     2.9714 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0413    0.0000               0.0000     2.9714 r
  data arrival time                                                                                                   2.9714

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1318     2.7682
  data required time                                                                                                  2.7682
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7682
  data arrival time                                                                                                  -2.9714
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2033


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 f
  winc (in)                                                                 0.2574                         0.2574     2.2574 f
  winc (net)                                    1     2574.0898                                            0.0000     2.2574 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     2.2574 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1635                         0.3882     2.6456 f
  io_b_winc_net (net)                          16       9.6974                                             0.0000     2.6456 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6456 f
  wptr_full/winc (net)                                  9.6974                                             0.0000     2.6456 f
  wptr_full/U65/A1 (NAND2X0_RVT)                                  0.0000    0.1635    0.0000               0.0000     2.6456 f
  wptr_full/U65/Y (NAND2X0_RVT)                                             0.0896                         0.0958     2.7414 r
  wptr_full/n34 (net)                           2       1.0307                                             0.0000     2.7414 r
  wptr_full/U63/A1 (NAND2X0_RVT)                                  0.0000    0.0896    0.0000               0.0000     2.7414 r
  wptr_full/U63/Y (NAND2X0_RVT)                                             0.0663                         0.0523     2.7937 f
  wptr_full/n48 (net)                           2       1.1278                                             0.0000     2.7937 f
  wptr_full/U61/A1 (AND2X1_RVT)                                   0.0000    0.0663    0.0000               0.0000     2.7937 f
  wptr_full/U61/Y (AND2X1_RVT)                                              0.0321                         0.0747     2.8684 f
  wptr_full/n86 (net)                           3       1.6718                                             0.0000     2.8684 f
  wptr_full/U9/A (INVX0_RVT)                                      0.0000    0.0321    0.0000               0.0000     2.8684 f
  wptr_full/U9/Y (INVX0_RVT)                                                0.0224                         0.0256     2.8940 r
  wptr_full/n47 (net)                           1       0.5592                                             0.0000     2.8940 r
  wptr_full/U77/A3 (AO22X1_RVT)                                   0.0000    0.0224    0.0000               0.0000     2.8940 r
  wptr_full/U77/Y (AO22X1_RVT)                                              0.0447                         0.0717     2.9658 r
  wptr_full/n101 (net)                          2       2.2064                                             0.0000     2.9658 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0447    0.0000               0.0000     2.9658 r
  data arrival time                                                                                                   2.9658

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1329     2.7671
  data required time                                                                                                  2.7671
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7671
  data arrival time                                                                                                  -2.9658
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1987


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U78/A1 (NAND3X1_RVT)                                  0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U78/Y (NAND3X1_RVT)                                             0.0438                         0.1108     2.8104 f
  wptr_full/n83 (net)                           4       3.1994                                             0.0000     2.8104 f
  wptr_full/U11/A2 (OR2X1_RVT)                                    0.0000    0.0438    0.0000               0.0000     2.8104 f
  wptr_full/U11/Y (OR2X1_RVT)                                               0.0348                         0.0643     2.8747 f
  wptr_full/n85 (net)                           2       2.2176                                             0.0000     2.8747 f
  wptr_full/U105/A1 (XOR2X2_RVT)                                  0.0000    0.0348    0.0000               0.0000     2.8747 f
  wptr_full/U105/Y (XOR2X2_RVT)                                             0.0308                         0.0932     2.9679 r
  wptr_full/n115 (net)                          1       0.5122                                             0.0000     2.9679 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0308    0.0000               0.0000     2.9679 r
  data arrival time                                                                                                   2.9679

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1286     2.7714
  data required time                                                                                                  2.7714
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7714
  data arrival time                                                                                                  -2.9679
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1965


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U22/A1 (NAND2X0_RVT)                                 0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U22/Y (NAND2X0_RVT)                                            0.0979                         0.0556     2.7569 f
  rptr_empty/n50 (net)                          2       1.1076                                             0.0000     2.7569 f
  rptr_empty/U10/A2 (AND3X1_RVT)                                  0.0000    0.0979    0.0000               0.0000     2.7569 f
  rptr_empty/U10/Y (AND3X1_RVT)                                             0.0404                         0.1083     2.8652 f
  rptr_empty/n6 (net)                           2       1.7411                                             0.0000     2.8652 f
  rptr_empty/U54/S0 (MUX21X2_RVT)                                 0.0000    0.0404    0.0000               0.0000     2.8652 f
  rptr_empty/U54/Y (MUX21X2_RVT)                                            0.0428                         0.0953     2.9604 r
  rptr_empty/n101 (net)                         2       2.2064                                             0.0000     2.9604 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.9604 r
  data arrival time                                                                                                   2.9604

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9604
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1928


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U61/A1 (AND2X1_RVT)                                  0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U61/Y (AND2X1_RVT)                                             0.0433                         0.0671     2.7684 r
  rptr_empty/n31 (net)                          2       1.1740                                             0.0000     2.7684 r
  rptr_empty/U60/A2 (OA21X1_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.7684 r
  rptr_empty/U60/Y (OA21X1_RVT)                                             0.0435                         0.0807     2.8492 r
  rptr_empty/n85 (net)                          3       2.2238                                             0.0000     2.8492 r
  rptr_empty/U59/A2 (NAND2X0_RVT)                                 0.0000    0.0435    0.0000               0.0000     2.8492 r
  rptr_empty/U59/Y (NAND2X0_RVT)                                            0.0660                         0.0573     2.9065 f
  rptr_empty/n27 (net)                          3       1.7196                                             0.0000     2.9065 f
  rptr_empty/U56/A1 (NAND2X0_RVT)                                 0.0000    0.0660    0.0000               0.0000     2.9065 f
  rptr_empty/U56/Y (NAND2X0_RVT)                                            0.0432                         0.0527     2.9592 r
  rptr_empty/n97 (net)                          1       0.5122                                             0.0000     2.9592 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0432    0.0000               0.0000     2.9592 r
  data arrival time                                                                                                   2.9592

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1324     2.7676
  data required time                                                                                                  2.7676
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7676
  data arrival time                                                                                                  -2.9592
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1916


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U92/A2 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U92/Y (NAND2X0_RVT)                                             0.0563                         0.0671     2.7842 r
  wptr_full/n75 (net)                           2       1.1061                                             0.0000     2.7842 r
  wptr_full/U95/A1 (AND3X1_RVT)                                   0.0000    0.0563    0.0000               0.0000     2.7842 r
  wptr_full/U95/Y (AND3X1_RVT)                                              0.0338                         0.0695     2.8537 r
  wptr_full/n88 (net)                           2       1.0700                                             0.0000     2.8537 r
  wptr_full/U70/A1 (NAND2X0_RVT)                                  0.0000    0.0338    0.0000               0.0000     2.8537 r
  wptr_full/U70/Y (NAND2X0_RVT)                                             0.0630                         0.0510     2.9047 f
  wptr_full/n40 (net)                           3       1.6840                                             0.0000     2.9047 f
  wptr_full/U68/A1 (NAND2X0_RVT)                                  0.0000    0.0630    0.0000               0.0000     2.9047 f
  wptr_full/U68/Y (NAND2X0_RVT)                                             0.0421                         0.0516     2.9563 r
  wptr_full/n93 (net)                           1       0.5122                                             0.0000     2.9563 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0421    0.0000               0.0000     2.9563 r
  data arrival time                                                                                                   2.9563

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1321     2.7679
  data required time                                                                                                  2.7679
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7679
  data arrival time                                                                                                  -2.9563
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1884


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U30/A4 (OA22X1_RVT)                                  0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U30/Y (OA22X1_RVT)                                             0.0319                         0.0737     2.7911 f
  rptr_empty/n67 (net)                          1       0.4727                                             0.0000     2.7911 f
  rptr_empty/U42/A3 (OA21X1_RVT)                                  0.0000    0.0319    0.0000               0.0000     2.7911 f
  rptr_empty/U42/Y (OA21X1_RVT)                                             0.0420                         0.0682     2.8593 f
  rptr_empty/n92 (net)                          2       1.7411                                             0.0000     2.8593 f
  rptr_empty/U17/S0 (MUX21X2_RVT)                                 0.0000    0.0420    0.0000               0.0000     2.8593 f
  rptr_empty/U17/Y (MUX21X2_RVT)                                            0.0429                         0.0957     2.9551 r
  rptr_empty/n96 (net)                          2       2.2064                                             0.0000     2.9551 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0429    0.0000               0.0000     2.9551 r
  data arrival time                                                                                                   2.9551

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9551
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1874


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U64/A2 (OR2X1_RVT)                                   0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U64/Y (OR2X1_RVT)                                              0.0433                         0.0849     2.7862 r
  rptr_empty/n68 (net)                          2       1.1594                                             0.0000     2.7862 r
  rptr_empty/U63/A3 (AND3X1_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.7862 r
  rptr_empty/U63/Y (AND3X1_RVT)                                             0.0324                         0.0746     2.8609 r
  rptr_empty/n84 (net)                          2       1.1202                                             0.0000     2.8609 r
  rptr_empty/U65/A1 (MUX21X2_RVT)                                 0.0000    0.0324    0.0000               0.0000     2.8609 r
  rptr_empty/U65/Y (MUX21X2_RVT)                                            0.0428                         0.0936     2.9544 r
  rptr_empty/n98 (net)                          2       2.2064                                             0.0000     2.9544 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.9544 r
  data arrival time                                                                                                   2.9544

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9544
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1867


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U5/A1 (AND2X1_RVT)                                    0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U5/Y (AND2X1_RVT)                                               0.0487                         0.0746     2.7742 r
  wptr_full/n69 (net)                           2       2.0273                                             0.0000     2.7742 r
  wptr_full/U64/A2 (OA21X1_RVT)                                   0.0000    0.0487    0.0000               0.0000     2.7742 r
  wptr_full/U64/Y (OA21X1_RVT)                                              0.0434                         0.0820     2.8562 r
  wptr_full/n90 (net)                           4       2.2218                                             0.0000     2.8562 r
  wptr_full/U8/A1 (MUX21X2_RVT)                                   0.0000    0.0434    0.0000               0.0000     2.8562 r
  wptr_full/U8/Y (MUX21X2_RVT)                                              0.0428                         0.0969     2.9531 r
  wptr_full/n95 (net)                           2       2.2064                                             0.0000     2.9531 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.9531 r
  data arrival time                                                                                                   2.9531

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9531
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1854


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U34/A2 (OR2X2_RVT)                                    0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U34/Y (OR2X2_RVT)                                               0.0298                         0.0687     2.7859 f
  wptr_full/n16 (net)                           3       1.6924                                             0.0000     2.7859 f
  wptr_full/U37/A3 (OA21X1_RVT)                                   0.0000    0.0298    0.0000               0.0000     2.7859 f
  wptr_full/U37/Y (OA21X1_RVT)                                              0.0394                         0.0712     2.8571 f
  wptr_full/n49 (net)                           3       2.3141                                             0.0000     2.8571 f
  wptr_full/U57/S0 (MUX21X2_RVT)                                  0.0000    0.0394    0.0000               0.0000     2.8571 f
  wptr_full/U57/Y (MUX21X2_RVT)                                             0.0428                         0.0949     2.9520 r
  wptr_full/n99 (net)                           2       2.2064                                             0.0000     2.9520 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.9520 r
  data arrival time                                                                                                   2.9520

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9520
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1843


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U92/A2 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U92/Y (NAND2X0_RVT)                                             0.0563                         0.0671     2.7842 r
  wptr_full/n75 (net)                           2       1.1061                                             0.0000     2.7842 r
  wptr_full/U27/A1 (AND3X1_RVT)                                   0.0000    0.0563    0.0000               0.0000     2.7842 r
  wptr_full/U27/Y (AND3X1_RVT)                                              0.0360                         0.0708     2.8551 r
  wptr_full/n7 (net)                            1       1.2362                                             0.0000     2.8551 r
  wptr_full/U26/S0 (MUX21X2_RVT)                                  0.0000    0.0360    0.0000               0.0000     2.8551 r
  wptr_full/U26/Y (MUX21X2_RVT)                                             0.0428                         0.0939     2.9490 r
  wptr_full/n92 (net)                           2       2.2064                                             0.0000     2.9490 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.9490 r
  data arrival time                                                                                                   2.9490

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9490
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1813


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U27/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U27/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n41 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U44/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U44/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n87 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/U20/A1 (MUX21X2_RVT)                                 0.0000    0.0439    0.0000               0.0000     2.8480 r
  rptr_empty/U20/Y (MUX21X2_RVT)                                            0.0429                         0.0971     2.9451 r
  rptr_empty/n100 (net)                         2       2.2064                                             0.0000     2.9451 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0429    0.0000               0.0000     2.9451 r
  data arrival time                                                                                                   2.9451

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9451
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1774


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n61 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U92/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U92/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n91 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/U52/A1 (MUX21X2_RVT)                                 0.0000    0.0439    0.0000               0.0000     2.8480 r
  rptr_empty/U52/Y (MUX21X2_RVT)                                            0.0429                         0.0971     2.9451 r
  rptr_empty/n94 (net)                          2       2.2064                                             0.0000     2.9451 r
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0429    0.0000               0.0000     2.9451 r
  data arrival time                                                                                                   2.9451

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9451
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1774


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U27/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U27/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n41 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U44/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U44/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n87 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/U89/S0 (MUX21X2_RVT)                                 0.0000    0.0439    0.0000               0.0000     2.8480 r
  rptr_empty/U89/Y (MUX21X2_RVT)                                            0.0428                         0.0963     2.9443 r
  rptr_empty/n95 (net)                          2       2.2064                                             0.0000     2.9443 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     2.9443 r
  data arrival time                                                                                                   2.9443

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9443
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1766


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U43/A2 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U43/Y (NAND2X0_RVT)                                             0.0467                         0.0575     2.7746 r
  wptr_full/n18 (net)                           1       0.5524                                             0.0000     2.7746 r
  wptr_full/U41/A1 (AND3X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     2.7746 r
  wptr_full/U41/Y (AND3X1_RVT)                                              0.0385                         0.0729     2.8475 r
  wptr_full/n89 (net)                           2       1.7497                                             0.0000     2.8475 r
  wptr_full/U4/S0 (MUX21X2_RVT)                                   0.0000    0.0385    0.0000               0.0000     2.8475 r
  wptr_full/U4/Y (MUX21X2_RVT)                                              0.0428                         0.0947     2.9422 r
  wptr_full/n94 (net)                           2       2.2064                                             0.0000     2.9422 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     2.9422 r
  data arrival time                                                                                                   2.9422

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1323     2.7677
  data required time                                                                                                  2.7677
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7677
  data arrival time                                                                                                  -2.9422
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1745


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U72/A2 (OR2X1_RVT)                                    0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U72/Y (OR2X1_RVT)                                               0.0333                         0.0682     2.7854 f
  wptr_full/n71 (net)                           3       1.7112                                             0.0000     2.7854 f
  wptr_full/U74/A (INVX0_RVT)                                     0.0000    0.0333    0.0000               0.0000     2.7854 f
  wptr_full/U74/Y (INVX0_RVT)                                               0.0233                         0.0266     2.8119 r
  wptr_full/n45 (net)                           1       0.6147                                             0.0000     2.8119 r
  wptr_full/U54/A1 (OR2X1_RVT)                                    0.0000    0.0233    0.0000               0.0000     2.8119 r
  wptr_full/U54/Y (OR2X1_RVT)                                               0.0228                         0.0530     2.8649 r
  wptr_full/n29 (net)                           1       0.5794                                             0.0000     2.8649 r
  wptr_full/U53/A4 (AO22X1_RVT)                                   0.0000    0.0228    0.0000               0.0000     2.8649 r
  wptr_full/U53/Y (AO22X1_RVT)                                              0.0445                         0.0757     2.9407 r
  wptr_full/n98 (net)                           2       2.2064                                             0.0000     2.9407 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0445    0.0000               0.0000     2.9407 r
  data arrival time                                                                                                   2.9407

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1329     2.7671
  data required time                                                                                                  2.7671
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7671
  data arrival time                                                                                                  -2.9407
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1735


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U28/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U28/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n38 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U45/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U45/Y (AND3X1_RVT)                                             0.0430                         0.0759     2.8472 r
  rptr_empty/n86 (net)                          4       2.2346                                             0.0000     2.8472 r
  rptr_empty/U31/A2 (AO22X1_RVT)                                  0.0000    0.0430    0.0000               0.0000     2.8472 r
  rptr_empty/U31/Y (AO22X1_RVT)                                             0.0390                         0.0934     2.9406 r
  rptr_empty/n99 (net)                          2       1.4962                                             0.0000     2.9406 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0390    0.0000               0.0000     2.9406 r
  data arrival time                                                                                                   2.9406

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1311     2.7689
  data required time                                                                                                  2.7689
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7689
  data arrival time                                                                                                  -2.9406
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1717


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U49/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U49/Y (NAND2X0_RVT)                                            0.0455                         0.0552     2.7726 r
  rptr_empty/n57 (net)                          1       0.6222                                             0.0000     2.7726 r
  rptr_empty/U47/A1 (NAND3X0_RVT)                                 0.0000    0.0455    0.0000               0.0000     2.7726 r
  rptr_empty/U47/Y (NAND3X0_RVT)                                            0.0738                         0.0582     2.8308 f
  rptr_empty/n20 (net)                          1       1.2306                                             0.0000     2.8308 f
  rptr_empty/U46/S0 (MUX21X2_RVT)                                 0.0000    0.0738    0.0000               0.0000     2.8308 f
  rptr_empty/U46/Y (MUX21X2_RVT)                                            0.0433                         0.1052     2.9359 r
  rptr_empty/n93 (net)                          2       2.2064                                             0.0000     2.9359 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0433    0.0000               0.0000     2.9359 r
  data arrival time                                                                                                   2.9359

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1325     2.7675
  data required time                                                                                                  2.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7675
  data arrival time                                                                                                  -2.9359
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1684


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U30/A2 (OR2X1_RVT)                                    0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U30/Y (OR2X1_RVT)                                               0.0287                         0.0631     2.7803 f
  wptr_full/n10 (net)                           2       1.0214                                             0.0000     2.7803 f
  wptr_full/U33/A1 (NAND2X0_RVT)                                  0.0000    0.0287    0.0000               0.0000     2.7803 f
  wptr_full/U33/Y (NAND2X0_RVT)                                             0.0536                         0.0447     2.8250 r
  wptr_full/n84 (net)                           2       1.1069                                             0.0000     2.8250 r
  wptr_full/U38/A3 (AO22X1_RVT)                                   0.0000    0.0536    0.0000               0.0000     2.8250 r
  wptr_full/U38/Y (AO22X1_RVT)                                              0.0445                         0.0810     2.9060 r
  wptr_full/n96 (net)                           2       2.2064                                             0.0000     2.9060 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0445    0.0000               0.0000     2.9060 r
  data arrival time                                                                                                   2.9060

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1328     2.7672
  data required time                                                                                                  2.7672
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7672
  data arrival time                                                                                                  -2.9060
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1388


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U78/A1 (NAND3X1_RVT)                                  0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U78/Y (NAND3X1_RVT)                                             0.0438                         0.1108     2.8104 f
  wptr_full/n83 (net)                           4       3.1994                                             0.0000     2.8104 f
  wptr_full/U10/A1 (XOR2X2_RVT)                                   0.0000    0.0438    0.0000               0.0000     2.8104 f
  wptr_full/U10/Y (XOR2X2_RVT)                                              0.0314                         0.0961     2.9065 r
  wptr_full/n116 (net)                          1       0.5122                                             0.0000     2.9065 r
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0314    0.0000               0.0000     2.9065 r
  data arrival time                                                                                                   2.9065

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1287     2.7713
  data required time                                                                                                  2.7713
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7713
  data arrival time                                                                                                  -2.9065
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1352


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U65/A1 (NAND2X0_RVT)                                  0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U65/Y (NAND2X0_RVT)                                             0.0957                         0.0535     2.7530 f
  wptr_full/n34 (net)                           2       1.0286                                             0.0000     2.7530 f
  wptr_full/U63/A1 (NAND2X0_RVT)                                  0.0000    0.0957    0.0000               0.0000     2.7530 f
  wptr_full/U63/Y (NAND2X0_RVT)                                             0.0653                         0.0756     2.8286 r
  wptr_full/n48 (net)                           2       1.1264                                             0.0000     2.8286 r
  wptr_full/U61/A1 (AND2X1_RVT)                                   0.0000    0.0653    0.0000               0.0000     2.8286 r
  wptr_full/U61/Y (AND2X1_RVT)                                              0.0338                         0.0644     2.8930 r
  wptr_full/n86 (net)                           3       1.6881                                             0.0000     2.8930 r
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0338    0.0000               0.0000     2.8930 r
  data arrival time                                                                                                   2.8930

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1295     2.7705
  data required time                                                                                                  2.7705
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7705
  data arrival time                                                                                                  -2.8930
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1225


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U64/A2 (OR2X1_RVT)                                   0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U64/Y (OR2X1_RVT)                                              0.0433                         0.0849     2.7862 r
  rptr_empty/n68 (net)                          2       1.1594                                             0.0000     2.7862 r
  rptr_empty/U97/A2 (OR2X2_RVT)                                   0.0000    0.0433    0.0000               0.0000     2.7862 r
  rptr_empty/U97/Y (OR2X2_RVT)                                              0.0291                         0.0624     2.8487 r
  rptr_empty/n83 (net)                          3       1.7817                                             0.0000     2.8487 r
  rptr_empty/U104/A1 (AND2X1_RVT)                                 0.0000    0.0291    0.0000               0.0000     2.8487 r
  rptr_empty/U104/Y (AND2X1_RVT)                                            0.0216                         0.0476     2.8963 r
  rptr_empty/rgraynext_9_ (net)                 1       0.5122                                             0.0000     2.8963 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0216    0.0000               0.0000     2.8963 r
  data arrival time                                                                                                   2.8963

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1259     2.7741
  data required time                                                                                                  2.7741
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7741
  data arrival time                                                                                                  -2.8963
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1222


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U34/A2 (OR2X2_RVT)                                    0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U34/Y (OR2X2_RVT)                                               0.0298                         0.0687     2.7859 f
  wptr_full/n16 (net)                           3       1.6924                                             0.0000     2.7859 f
  wptr_full/U15/A2 (OR2X1_RVT)                                    0.0000    0.0298    0.0000               0.0000     2.7859 f
  wptr_full/U15/Y (OR2X1_RVT)                                               0.0214                         0.0484     2.8343 f
  wptr_full/n1 (net)                            1       0.6214                                             0.0000     2.8343 f
  wptr_full/U14/A1 (NAND3X0_RVT)                                  0.0000    0.0214    0.0000               0.0000     2.8343 f
  wptr_full/U14/Y (NAND3X0_RVT)                                             0.0595                         0.0458     2.8801 r
  wptr_full/n97 (net)                           2       2.2064                                             0.0000     2.8801 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0595    0.0000               0.0000     2.8801 r
  data arrival time                                                                                                   2.8801

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1376     2.7624
  data required time                                                                                                  2.7624
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7624
  data arrival time                                                                                                  -2.8801
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1177


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U9/A1 (NAND2X2_RVT)                                  0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U9/Y (NAND2X2_RVT)                                             0.0300                         0.0925     2.7938 f
  rptr_empty/n5 (net)                           3       2.3453                                             0.0000     2.7938 f
  rptr_empty/U103/A1 (XOR2X2_RVT)                                 0.0000    0.0300    0.0000               0.0000     2.7938 f
  rptr_empty/U103/Y (XOR2X2_RVT)                                            0.0303                         0.0914     2.8853 r
  rptr_empty/rbinnext_10_ (net)                 1       0.5122                                             0.0000     2.8853 r
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0303    0.0000               0.0000     2.8853 r
  data arrival time                                                                                                   2.8853

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     2.9000 r
  library setup time                                                                                      -0.1284     2.7716
  data required time                                                                                                  2.7716
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7716
  data arrival time                                                                                                  -2.8853
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1137


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U30/A2 (OR2X1_RVT)                                    0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U30/Y (OR2X1_RVT)                                               0.0287                         0.0631     2.7803 f
  wptr_full/n10 (net)                           2       1.0214                                             0.0000     2.7803 f
  wptr_full/U33/A1 (NAND2X0_RVT)                                  0.0000    0.0287    0.0000               0.0000     2.7803 f
  wptr_full/U33/Y (NAND2X0_RVT)                                             0.0536                         0.0447     2.8250 r
  wptr_full/n84 (net)                           2       1.1069                                             0.0000     2.8250 r
  wptr_full/U104/A2 (AND2X1_RVT)                                  0.0000    0.0536    0.0000               0.0000     2.8250 r
  wptr_full/U104/Y (AND2X1_RVT)                                             0.0229                         0.0567     2.8817 r
  wptr_full/n114 (net)                          1       0.5122                                             0.0000     2.8817 r
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0229    0.0000               0.0000     2.8817 r
  data arrival time                                                                                                   2.8817

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1263     2.7737
  data required time                                                                                                  2.7737
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7737
  data arrival time                                                                                                  -2.8817
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1080


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U64/A2 (OR2X1_RVT)                                   0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U64/Y (OR2X1_RVT)                                              0.0433                         0.0849     2.7862 r
  rptr_empty/n68 (net)                          2       1.1594                                             0.0000     2.7862 r
  rptr_empty/U63/A3 (AND3X1_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.7862 r
  rptr_empty/U63/Y (AND3X1_RVT)                                             0.0324                         0.0746     2.8609 r
  rptr_empty/n84 (net)                          2       1.1202                                             0.0000     2.8609 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0324    0.0000               0.0000     2.8609 r
  data arrival time                                                                                                   2.8609

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1290     2.7710
  data required time                                                                                                  2.7710
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7710
  data arrival time                                                                                                  -2.8609
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0899


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U5/A1 (AND2X1_RVT)                                    0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U5/Y (AND2X1_RVT)                                               0.0487                         0.0746     2.7742 r
  wptr_full/n69 (net)                           2       2.0273                                             0.0000     2.7742 r
  wptr_full/U64/A2 (OA21X1_RVT)                                   0.0000    0.0487    0.0000               0.0000     2.7742 r
  wptr_full/U64/Y (OA21X1_RVT)                                              0.0434                         0.0820     2.8562 r
  wptr_full/n90 (net)                           4       2.2218                                             0.0000     2.8562 r
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0434    0.0000               0.0000     2.8562 r
  data arrival time                                                                                                   2.8562

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1325     2.7675
  data required time                                                                                                  2.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7675
  data arrival time                                                                                                  -2.8562
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0887


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U29/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U29/Y (NAND2X0_RVT)                                            0.0513                         0.0623     2.7796 r
  rptr_empty/n45 (net)                          2       0.9899                                             0.0000     2.7796 r
  rptr_empty/U86/A2 (AND3X1_RVT)                                  0.0000    0.0513    0.0000               0.0000     2.7796 r
  rptr_empty/U86/Y (AND3X1_RVT)                                             0.0326                         0.0760     2.8557 r
  rptr_empty/n88 (net)                          2       1.0929                                             0.0000     2.8557 r
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0326    0.0000               0.0000     2.8557 r
  data arrival time                                                                                                   2.8557

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1291     2.7709
  data required time                                                                                                  2.7709
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7709
  data arrival time                                                                                                  -2.8557
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0848


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U35/A1 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U35/Y (NAND2X0_RVT)                                             0.0513                         0.0623     2.7794 r
  wptr_full/n14 (net)                           2       0.9820                                             0.0000     2.7794 r
  wptr_full/U31/A2 (AND3X1_RVT)                                   0.0000    0.0513    0.0000               0.0000     2.7794 r
  wptr_full/U31/Y (AND3X1_RVT)                                              0.0332                         0.0759     2.8553 r
  wptr_full/n11 (net)                           2       1.0727                                             0.0000     2.8553 r
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0332    0.0000               0.0000     2.8553 r
  data arrival time                                                                                                   2.8553

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1293     2.7707
  data required time                                                                                                  2.7707
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7707
  data arrival time                                                                                                  -2.8553
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0846


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U92/A2 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U92/Y (NAND2X0_RVT)                                             0.0563                         0.0671     2.7842 r
  wptr_full/n75 (net)                           2       1.1061                                             0.0000     2.7842 r
  wptr_full/U95/A1 (AND3X1_RVT)                                   0.0000    0.0563    0.0000               0.0000     2.7842 r
  wptr_full/U95/Y (AND3X1_RVT)                                              0.0338                         0.0695     2.8537 r
  wptr_full/n88 (net)                           2       1.0700                                             0.0000     2.8537 r
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0338    0.0000               0.0000     2.8537 r
  data arrival time                                                                                                   2.8537

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1295     2.7705
  data required time                                                                                                  2.7705
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7705
  data arrival time                                                                                                  -2.8537
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0832


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U61/A1 (AND2X1_RVT)                                  0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U61/Y (AND2X1_RVT)                                             0.0433                         0.0671     2.7684 r
  rptr_empty/n31 (net)                          2       1.1740                                             0.0000     2.7684 r
  rptr_empty/U60/A2 (OA21X1_RVT)                                  0.0000    0.0433    0.0000               0.0000     2.7684 r
  rptr_empty/U60/Y (OA21X1_RVT)                                             0.0435                         0.0807     2.8492 r
  rptr_empty/n85 (net)                          3       2.2238                                             0.0000     2.8492 r
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0435    0.0000               0.0000     2.8492 r
  data arrival time                                                                                                   2.8492

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1325     2.7675
  data required time                                                                                                  2.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7675
  data arrival time                                                                                                  -2.8492
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0817


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U27/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U27/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n41 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U44/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U44/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n87 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0439    0.0000               0.0000     2.8480 r
  data arrival time                                                                                                   2.8480

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1327     2.7673
  data required time                                                                                                  2.7673
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7673
  data arrival time                                                                                                  -2.8480
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0807


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U24/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U24/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n65 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U94/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U94/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n90 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0439    0.0000               0.0000     2.8480 r
  data arrival time                                                                                                   2.8480

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1327     2.7673
  data required time                                                                                                  2.7673
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7673
  data arrival time                                                                                                  -2.8480
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0807


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U26/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U26/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n61 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U92/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U92/Y (AND3X1_RVT)                                             0.0439                         0.0768     2.8480 r
  rptr_empty/n91 (net)                          3       2.3584                                             0.0000     2.8480 r
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0439    0.0000               0.0000     2.8480 r
  data arrival time                                                                                                   2.8480

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1327     2.7673
  data required time                                                                                                  2.7673
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7673
  data arrival time                                                                                                  -2.8480
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0807


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U62/A1 (AND2X1_RVT)                                   0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U62/Y (AND2X1_RVT)                                              0.0431                         0.0671     2.7667 r
  wptr_full/n51 (net)                           2       1.1740                                             0.0000     2.7667 r
  wptr_full/U37/A2 (OA21X1_RVT)                                   0.0000    0.0431    0.0000               0.0000     2.7667 r
  wptr_full/U37/Y (OA21X1_RVT)                                              0.0425                         0.0814     2.8481 r
  wptr_full/n49 (net)                           3       2.3311                                             0.0000     2.8481 r
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0425    0.0000               0.0000     2.8481 r
  data arrival time                                                                                                   2.8481

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1322     2.7678
  data required time                                                                                                  2.7678
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7678
  data arrival time                                                                                                  -2.8481
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0803


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U28/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U28/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n38 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U45/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U45/Y (AND3X1_RVT)                                             0.0430                         0.0759     2.8472 r
  rptr_empty/n86 (net)                          4       2.2346                                             0.0000     2.8472 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0430    0.0000               0.0000     2.8472 r
  data arrival time                                                                                                   2.8472

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1324     2.7676
  data required time                                                                                                  2.7676
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7676
  data arrival time                                                                                                  -2.8472
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0795


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U43/A2 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U43/Y (NAND2X0_RVT)                                             0.0467                         0.0575     2.7746 r
  wptr_full/n18 (net)                           1       0.5524                                             0.0000     2.7746 r
  wptr_full/U41/A1 (AND3X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     2.7746 r
  wptr_full/U41/Y (AND3X1_RVT)                                              0.0385                         0.0729     2.8475 r
  wptr_full/n89 (net)                           2       1.7497                                             0.0000     2.8475 r
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0385    0.0000               0.0000     2.8475 r
  data arrival time                                                                                                   2.8475

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1310     2.7690
  data required time                                                                                                  2.7690
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7690
  data arrival time                                                                                                  -2.8475
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0784


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U44/A1 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U44/Y (NAND2X0_RVT)                                             0.0440                         0.0533     2.7705 r
  wptr_full/n80 (net)                           1       0.5165                                             0.0000     2.7705 r
  wptr_full/U39/A2 (AND3X1_RVT)                                   0.0000    0.0440    0.0000               0.0000     2.7705 r
  wptr_full/U39/Y (AND3X1_RVT)                                              0.0373                         0.0744     2.8449 r
  wptr_full/n91 (net)                           2       1.1202                                             0.0000     2.8449 r
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0373    0.0000               0.0000     2.8449 r
  data arrival time                                                                                                   2.8449

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1306     2.7694
  data required time                                                                                                  2.7694
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7694
  data arrival time                                                                                                  -2.8449
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0755


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U23/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U23/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n16 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U10/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U10/Y (AND3X1_RVT)                                             0.0401                         0.0723     2.8436 r
  rptr_empty/n6 (net)                           2       1.7497                                             0.0000     2.8436 r
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0401    0.0000               0.0000     2.8436 r
  data arrival time                                                                                                   2.8436

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1315     2.7685
  data required time                                                                                                  2.7685
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7685
  data arrival time                                                                                                  -2.8436
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0750


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  winc (in)                                                                 0.2506                         0.2506     2.2506 r
  winc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_winc/DOUT (I1025_NS)                                                 0.1877                         0.4490     2.6996 r
  io_b_winc_net (net)                          16       9.7615                                             0.0000     2.6996 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     2.6996 r
  wptr_full/winc (net)                                  9.7615                                             0.0000     2.6996 r
  wptr_full/U87/A (INVX8_RVT)                                     0.0000    0.1877    0.0000               0.0000     2.6996 r
  wptr_full/U87/Y (INVX8_RVT)                                               0.0677                         0.0176     2.7172 f
  wptr_full/n76 (net)                          10       5.6515                                             0.0000     2.7172 f
  wptr_full/U28/A2 (NAND2X0_RVT)                                  0.0000    0.0677    0.0000               0.0000     2.7172 f
  wptr_full/U28/Y (NAND2X0_RVT)                                             0.0467                         0.0575     2.7746 r
  wptr_full/n8 (net)                            1       0.5524                                             0.0000     2.7746 r
  wptr_full/U76/A1 (AND3X1_RVT)                                   0.0000    0.0467    0.0000               0.0000     2.7746 r
  wptr_full/U76/Y (AND3X1_RVT)                                              0.0334                         0.0678     2.8424 r
  wptr_full/n87 (net)                           2       1.1202                                             0.0000     2.8424 r
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0334    0.0000               0.0000     2.8424 r
  data arrival time                                                                                                   2.8424

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     2.9000 r
  library setup time                                                                                      -0.1293     2.7707
  data required time                                                                                                  2.7707
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7707
  data arrival time                                                                                                  -2.8424
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0718


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 r
  rinc (in)                                                                 0.2506                         0.2506     2.2506 r
  rinc (net)                                    1     2505.9155                                            0.0000     2.2506 r
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2506    0.0000               0.0000     2.2506 r
  io_b_rinc/DOUT (I1025_NS)                                                 0.1893                         0.4507     2.7013 r
  io_b_rinc_net (net)                          13      12.3994                                             0.0000     2.7013 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.7013 r
  rptr_empty/rinc (net)                                12.3994                                             0.0000     2.7013 r
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1893    0.0000               0.0000     2.7013 r
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0673                         0.0160     2.7173 f
  rptr_empty/n17 (net)                          9       5.0133                                             0.0000     2.7173 f
  rptr_empty/U33/A1 (NAND2X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     2.7173 f
  rptr_empty/U33/Y (NAND2X0_RVT)                                            0.0444                         0.0539     2.7712 r
  rptr_empty/n19 (net)                          1       0.5524                                             0.0000     2.7712 r
  rptr_empty/U53/A1 (AND3X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     2.7712 r
  rptr_empty/U53/Y (AND3X1_RVT)                                             0.0352                         0.0673     2.8385 r
  rptr_empty/n89 (net)                          2       1.1202                                             0.0000     2.8385 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0352    0.0000               0.0000     2.8385 r
  data arrival time                                                                                                   2.8385

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1299     2.7701
  data required time                                                                                                  2.7701
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7701
  data arrival time                                                                                                  -2.8385
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0684


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  input external delay                                                                                     1.0000     2.0000 f
  rinc (in)                                                                 0.2574                         0.2574     2.2574 f
  rinc (net)                                    1     2574.0898                                            0.0000     2.2574 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.2574    0.0000               0.0000     2.2574 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1653                         0.3901     2.6475 f
  io_b_rinc_net (net)                          13      12.3200                                             0.0000     2.6475 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     2.6475 f
  rptr_empty/rinc (net)                                12.3200                                             0.0000     2.6475 f
  rptr_empty/U25/A (INVX8_RVT)                                    0.0000    0.1653    0.0000               0.0000     2.6475 f
  rptr_empty/U25/Y (INVX8_RVT)                                              0.0656                         0.0376     2.6851 r
  rptr_empty/n17 (net)                          9       5.0340                                             0.0000     2.6851 r
  rptr_empty/U30/A4 (OA22X1_RVT)                                  0.0000    0.0656    0.0000               0.0000     2.6851 r
  rptr_empty/U30/Y (OA22X1_RVT)                                             0.0311                         0.0710     2.7561 r
  rptr_empty/n67 (net)                          1       0.4729                                             0.0000     2.7561 r
  rptr_empty/U42/A3 (OA21X1_RVT)                                  0.0000    0.0311    0.0000               0.0000     2.7561 r
  rptr_empty/U42/Y (OA21X1_RVT)                                             0.0448                         0.0692     2.8252 r
  rptr_empty/n92 (net)                          2       1.7497                                             0.0000     2.8252 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0448    0.0000               0.0000     2.8252 r
  data arrival time                                                                                                   2.8252

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     2.9000 r
  library setup time                                                                                      -0.1329     2.7671
  data required time                                                                                                  2.7671
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  2.7671
  data arrival time                                                                                                  -2.8252
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0582


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[7] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n85 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U11/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U11/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n16 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U39/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U39/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[7] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[7] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[6] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n77 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U12/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U12/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U30/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U30/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n23 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U38/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U38/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[6] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[6] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[5] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n69 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U13/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U13/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n12 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U29/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U29/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n22 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U37/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U37/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[5] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[5] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[4] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n61 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U14/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U14/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n10 (net)                             1       0.6138                                             0.0000     1.3030 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U36/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U36/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[4] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[4] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[3] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n53 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U15/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U15/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U27/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U27/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n20 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U35/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U35/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[3] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[3] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[2] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n45 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U16/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U16/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n6 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U26/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U26/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n19 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U34/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U34/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[2] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[2] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[1] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n37 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U17/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U17/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n4 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U33/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U33/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[1] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[1] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: fifomem/genblk1_0__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.3300    0.0000               0.0000     1.0000 r
  fifomem/genblk1_0__U/O2[0] (SRAMLP2RW128x8)                               0.0752                         0.2355     1.2355 f
  fifomem/n29 (net)                             1       0.5752                                             0.0000     1.2355 f
  fifomem/U18/A4 (NAND4X0_RVT)                                    0.0000    0.0752    0.0000               0.0000     1.2355 f
  fifomem/U18/Y (NAND4X0_RVT)                                               0.0574                         0.0675     1.3030 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     1.3030 r
  fifomem/U24/A1 (OR2X2_RVT)                                      0.0000    0.0574    0.0000               0.0000     1.3030 r
  fifomem/U24/Y (OR2X2_RVT)                                                 0.0430                         0.0866     1.3896 r
  fifomem/n17 (net)                             1       5.3638                                             0.0000     1.3896 r
  fifomem/U32/A (INVX8_RVT)                                       0.0000    0.0430    0.0000               0.0000     1.3896 r
  fifomem/U32/Y (INVX8_RVT)                                                 0.0391                         0.0352     1.4247 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     1.4247 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     1.4247 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     1.4247 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0391    0.0000               0.0000     1.4247 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8916                         1.3833     2.8081 f
  rdata[0] (net)                                1     1433.5105                                            0.0000     2.8081 f
  rdata[0] (out)                                                  0.0000    0.8916    0.0000               0.0000     2.8081 f
  data arrival time                                                                                                   2.8081

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.8081
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.9081


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.3300    0.0000               0.0000     1.0000 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0840                         0.2303     1.2303 r
  rptr_empty/rempty_BAR (net)                   4       4.3733                                             0.0000     1.2303 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     1.2303 r
  io_t_rempty_net (net)                                 4.3733                                             0.0000     1.2303 r
  U13/A (INVX4_RVT)                                               0.0000    0.0840    0.0000               0.0000     1.2303 r
  U13/Y (INVX4_RVT)                                                         0.0743                         0.0644     1.2947 f
  n11 (net)                                     1      21.8502                                             0.0000     1.2947 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0743    0.0000               0.0000     1.2947 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8857                         1.3959     2.6906 f
  rempty (net)                                  1     1433.5105                                            0.0000     2.6906 f
  rempty (out)                                                    0.0000    0.8857    0.0000               0.0000     2.6906 f
  data arrival time                                                                                                   2.6906

  clock rclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.6906
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7906


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              1.0000     1.0000
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                          0.0000    0.3300    0.0000               0.0000     1.0000 r
  wptr_full/wfull_reg/QN (SDFFARX1_RVT)                                     0.0632                         0.1973     1.1973 r
  wptr_full/wfull_BAR (net)                     2       3.3537                                             0.0000     1.1973 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)                                                               0.0000     1.1973 r
  io_t_wfull_net (net)                                  3.3537                                             0.0000     1.1973 r
  U14/A (INVX4_RVT)                                               0.0000    0.0632    0.0000               0.0000     1.1973 r
  U14/Y (INVX4_RVT)                                                         0.0663                         0.0596     1.2569 f
  n10 (net)                                     1      21.8502                                             0.0000     1.2569 f
  io_t_wfull/DIN (D8I1025_NS)                                     0.0000    0.0663    0.0000               0.0000     1.2569 f
  io_t_wfull/PADIO (D8I1025_NS)                                             0.8871                         1.3931     2.6499 f
  wfull (net)                                   1     1433.5105                                            0.0000     2.6499 f
  wfull (out)                                                     0.0000    0.8871    0.0000               0.0000     2.6499 f
  data arrival time                                                                                                   2.6499

  clock wclk (rise edge)                                                                                   2.0000     2.0000
  clock network delay (ideal)                                                                              1.0000     3.0000
  clock uncertainty                                                                                       -0.1000     2.9000
  output external delay                                                                                   -1.0000     1.9000
  data required time                                                                                                  1.9000
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.9000
  data arrival time                                                                                                  -2.6499
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7499


1
