Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Sysuser/Desktop/Practicles/shift_register/tb_uni_shift1_isim_beh.exe -prj C:/Users/Sysuser/Desktop/Practicles/shift_register/tb_uni_shift1_beh.prj work.tb_uni_shift1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Sysuser/Desktop/Practicles/shift_register/shift_register.vhd" into library work
Parsing VHDL file "C:/Users/Sysuser/Desktop/Practicles/shift_register/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity uni_shift1 [uni_shift1_default]
Compiling architecture test of entity tb_uni_shift1
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Sysuser/Desktop/Practicles/shift_register/tb_uni_shift1_isim_beh.exe
Fuse Memory Usage: 28172 KB
Fuse CPU Usage: 31 ms
