;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL @-7, @-164
	SPL @-7, @-164
	DAT #121, #106
	DAT #0, <602
	DAT #0, <602
	MOV -1, <-20
	SUB #72, @241
	SUB <-0, @12
	SUB <-0, @12
	SUB 0, 19
	DAT #121, #106
	SPL @0
	SUB 0, 190
	SUB 0, 19
	SUB 0, 19
	JMN <121, 106
	JMZ <-127, 133
	JMZ 100, -100
	SLT -1, 0
	SLT -1, 0
	JMN @72, #200
	SUB #10, 0
	SLT -1, 0
	JMN 0, 900
	SUB #72, @200
	ADD 210, 238
	SUB @121, 106
	SUB #72, @200
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SLT 721, 0
	DAT #0, <10
	SLT -1, 0
	SUB 12, @10
	CMP 0, @200
	SUB 12, @10
	CMP 0, @200
	CMP 0, @200
	DJN -7, @-124
	SPL 0, <802
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
