

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Tue Oct  3 20:11:59 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_328  |scaled_fixed2ieee  |    7|   11|    7|   11|   none  |
        |grp_xilly_decprint_fu_334     |xilly_decprint     |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    13|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      2|    1077|   1302|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     20|    2867|   1552|
|Memory           |        0|      -|     186|    297|
|Multiplexer      |        -|      -|       -|    230|
|Register         |        -|      -|     731|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|    4861|   3381|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       4|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-----+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------+---------+-------+-----+-----+
    |grp_scaled_fixed2ieee_fu_328  |scaled_fixed2ieee     |        0|      0|  963|  730|
    |grp_xilly_decprint_fu_334     |xilly_decprint        |        0|      0|  510|  323|
    |xillybus_wrapper_jbC_U7       |xillybus_wrapper_jbC  |        0|     16|  441|  256|
    |xillybus_wrapper_kbM_U8       |xillybus_wrapper_kbM  |        0|      0|  278|   65|
    |xillybus_wrapper_lbW_U9       |xillybus_wrapper_lbW  |        0|      4|  119|   48|
    |xillybus_wrapper_mb6_U10      |xillybus_wrapper_mb6  |        0|      0|  278|   65|
    |xillybus_wrapper_mb6_U11      |xillybus_wrapper_mb6  |        0|      0|  278|   65|
    +------------------------------+----------------------+---------+-------+-----+-----+
    |Total                         |                      |        0|     20| 2867| 1552|
    +------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |xillybus_wrapper_ncg_U12  |xillybus_wrapper_ncg  |  i0 * i0  |
    |xillybus_wrapper_ocq_U13  |xillybus_wrapper_ocq  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |p_str3_U                |xillybus_wrapper_cud  |        0|    7|    2|    14|    7|     1|           98|
    |p_str4_U                |xillybus_wrapper_dEe  |        0|    7|    1|     4|    7|     1|           28|
    |p_str5_U                |xillybus_wrapper_eOg  |        0|    4|    1|     2|    4|     1|            8|
    |hls_ref_4oPi_table_s_U  |xillybus_wrapper_fYi  |        0|  100|   21|    13|  100|     1|         1300|
    |hls_hotbm_second_o_2_U  |xillybus_wrapper_g8j  |        0|   30|  120|   256|   30|     1|         7680|
    |hls_hotbm_second_o_3_U  |xillybus_wrapper_hbi  |        0|   23|   92|   256|   23|     1|         5888|
    |hls_hotbm_second_o_U    |xillybus_wrapper_ibs  |        0|   15|   60|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  186|  297|   801|  186|     7|        18842|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |p_Val2_1_fu_824_p2               |     *    |      2|    0|   90|          23|          22|
    |expv_op_i_fu_443_p2              |     +    |      0|   29|   13|           7|           8|
    |p_Val2_16_fu_867_p2              |     +    |      0|    0|   30|          30|          30|
    |p_i_i_fu_587_p2                  |     +    |      0|   29|   13|           8|           8|
    |p_rec_i8_fu_390_p2               |     +    |      0|   11|    8|           2|           1|
    |p_rec_i_fu_360_p2                |     +    |      0|   17|    9|           4|           1|
    |r_V_fu_876_p2                    |     +    |      0|    0|   30|          30|          30|
    |y1_fu_476_p2                     |     +    |      0|  101|   37|           1|          32|
    |Ex_V_fu_659_p2                   |     -    |      0|   29|   13|           8|           8|
    |p_Val2_i_i_fu_565_p2             |     -    |      0|  179|   63|           1|          58|
    |r_V_1_fu_915_p2                  |     -    |      0|   32|   14|           1|           9|
    |tmp_19_i_i_fu_686_p2             |     -    |      0|   32|   14|           1|           9|
    |ap_block_state11                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state3                  |    and   |      0|    0|    2|           1|           1|
    |not_or_cond_i_demorg_fu_1064_p2  |    and   |      0|    0|    2|           1|           1|
    |or_cond_i_fu_1042_p2             |    and   |      0|    0|    2|           1|           1|
    |p_Result_i_29_fu_1051_p2         |    and   |      0|    0|    2|           1|           1|
    |val_assign_fu_624_p3             |   cttz   |      0|   40|   36|          32|           0|
    |closepath_fu_437_p2              |   icmp   |      0|    0|    4|           8|           7|
    |tmp_10_i_fu_530_p2               |   icmp   |      0|    0|   13|          23|           1|
    |tmp_11_i_fu_678_p2               |   icmp   |      0|    0|    4|           8|           2|
    |tmp_9_i_fu_673_p2                |   icmp   |      0|    0|    4|           8|           1|
    |tmp_i3_fu_384_p2                 |   icmp   |      0|    0|    1|           2|           2|
    |tmp_i_fu_354_p2                  |   icmp   |      0|    0|    2|           4|           3|
    |tmp_21_i_i_fu_708_p2             |   lshr   |      0|   93|   89|          29|          29|
    |p_Result_i_fu_1036_p2            |    or    |      0|    0|    2|           1|           1|
    |tmp_2_fu_1082_p2                 |    or    |      0|    0|    2|           1|           1|
    |Mx_V_read_assign_fu_855_p3       |  select  |      0|    0|   29|           1|           2|
    |addr_V_fu_449_p3                 |  select  |      0|    0|    8|           1|           6|
    |p_Ex_V_ret_i_fu_894_p3           |  select  |      0|    0|    8|           1|           1|
    |p_Result_1_i_cast_fu_1074_p3     |  select  |      0|    0|    2|           1|           2|
    |p_Result_2_i_cast_fu_1095_p3     |  select  |      0|    0|    2|           1|           2|
    |p_Result_s_fu_1057_p3            |  select  |      0|    0|    2|           1|           1|
    |p_Val2_7_fu_570_p3               |  select  |      0|    0|   58|           1|          58|
    |p_Val2_s_fu_555_p3               |  select  |      0|    0|    3|           1|           1|
    |ret_V_3_fu_1087_p3               |  select  |      0|    0|    8|           1|           8|
    |ret_V_4_fu_1103_p3               |  select  |      0|    0|   23|           1|          23|
    |sh_assign_fu_692_p3              |  select  |      0|    0|    9|           1|           9|
    |ssdm_int_V_write_ass_fu_723_p3   |  select  |      0|    0|   32|           1|          32|
    |storemerge_i_i_fu_592_p3         |  select  |      0|    0|    8|           1|           8|
    |tmp_8_i_fu_1029_p3               |  select  |      0|    0|    2|           1|           1|
    |p_Val2_9_fu_640_p2               |    shl   |      0|  151|  170|          58|          58|
    |r_V_4_fu_494_p2                  |    shl   |      0|  235|  330|         100|         100|
    |tmp_22_i_i_fu_717_p2             |    shl   |      0|   99|  101|          32|          32|
    |not_or_cond_i_fu_1068_p2         |    xor   |      0|    0|    2|           1|           2|
    |not_tmp_i_fu_1046_p2             |    xor   |      0|    0|    2|           1|           2|
    |sin_basis_fu_775_p2              |    xor   |      0|    0|    2|           1|           2|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                            |          |      2| 1077| 1302|         444|         618|
    +---------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  137|         30|    1|         30|
    |debug_out           |   27|          5|    8|         40|
    |debug_out_ap_vld    |   15|          3|    1|          3|
    |in_r_blk_n          |    9|          2|    1|          2|
    |out_r_blk_n         |    9|          2|    1|          2|
    |out_r_din           |   15|          3|   32|         96|
    |p_0_rec_i2_reg_303  |    9|          2|    2|          4|
    |p_0_rec_i_reg_292   |    9|          2|    4|          8|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  230|         49|   50|        185|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1296                                 |   8|   0|    8|          0|
    |Med_V_reg_1241                                |  80|   0|   80|          0|
    |Mx_V_read_assign_reg_1388                     |  29|   0|   29|          0|
    |Mx_V_reg_1289                                 |  29|   0|   29|          0|
    |ap_CS_fsm                                     |  29|   0|   29|          0|
    |ap_reg_grp_scaled_fixed2ieee_fu_328_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_xilly_decprint_fu_334_ap_start     |   1|   0|    1|          0|
    |closepath_reg_1222                            |   1|   0|    1|          0|
    |cos_basis_reg_1326                            |   1|   0|    1|          0|
    |hls_hotbm_second_o_5_reg_1368                 |  23|   0|   23|          0|
    |hls_hotbm_second_o_7_reg_1373                 |  15|   0|   15|          0|
    |isNeg_reg_1302                                |   1|   0|    1|          0|
    |loc_V_1_reg_1216                              |  23|   0|   23|          0|
    |loc_V_reg_1209                                |   8|   0|    8|          0|
    |p_0_rec_i2_reg_303                            |   2|   0|    2|          0|
    |p_0_rec_i9_reg_314                            |   1|   0|    1|          0|
    |p_0_rec_i_reg_292                             |   4|   0|    4|          0|
    |p_Result_i2_i_i_reg_1284                      |  29|   0|   29|          0|
    |p_Val2_12_reg_1333                            |  22|   0|   22|          0|
    |p_Val2_15_reg_1363                            |  29|   0|   29|          0|
    |p_Val2_5_reg_1262                             |  58|   0|   58|          0|
    |p_Val2_7_reg_1279                             |  58|   0|   58|          0|
    |p_Val2_s_reg_1273                             |   3|   0|    3|          0|
    |p_rec_i8_reg_1180                             |   2|   0|    2|          0|
    |p_rec_i_reg_1145                              |   4|   0|    4|          0|
    |p_str3_load_cast_reg_1150                     |   7|   0|    8|          1|
    |p_str4_load_cast_reg_1185                     |   7|   0|    8|          1|
    |p_str5_load_cast_reg_1198                     |   4|   0|    8|          4|
    |r_V_1_reg_1413                                |   9|   0|    9|          0|
    |r_V_reg_1393                                  |  30|   0|   30|          0|
    |result_V_reg_1408                             |  29|   0|   29|          0|
    |resultf_reg_1418                              |  32|   0|   32|          0|
    |results_sign_V_1_reg_1203                     |   1|   0|    1|          0|
    |sh_assign_reg_1320                            |   9|   0|    9|          0|
    |tmp_10_i_reg_1256                             |   1|   0|    1|          0|
    |tmp_11_i_reg_1314                             |   1|   0|    1|          0|
    |tmp_13_i_i_reg_1268                           |   3|   0|    3|          0|
    |tmp_18_reg_1164                               |  32|   0|   32|          0|
    |tmp_24_i_i_reg_1358                           |  15|   0|   15|          0|
    |tmp_29_i_i_reg_1378                           |  22|   0|   22|          0|
    |tmp_31_i_i_reg_1383                           |  14|   0|   14|          0|
    |tmp_9_i_reg_1308                              |   1|   0|    1|          0|
    |tmp_9_reg_1233                                |   4|   0|    4|          0|
    |tmp_i1_i_reg_1338                             |  15|   0|   15|          0|
    |tmp_i3_reg_1176                               |   1|   0|    1|          0|
    |tmp_i_reg_1141                                |   1|   0|    1|          0|
    |x1_reg_1155                                   |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 731|   0|  737|          6|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

