# add all Verilog source files, separated by spaces
set sourcefiles {Sources/logic_unit.v Sources/bit_split.v Sources/and_gate.v Sources/bit_and.v Sources/nand_gate.v Sources/bit_nand.v Sources/bit_concat.v Sources/or_gate.v Sources/bit_or.v Sources/nor_gate.v Sources/bit_nor.v Sources/xor_gate.v Sources/bit_xor.v Sources/xnor_gate.v Sources/bit_xnor.v Sources/not_gate.v Sources/bit_not.v Sources/mux4to1.v Tests/logic_unit_tb.v}

# set name of the top module
set topmodule logic_unit_tb

###################################################
#####DO NOT MODIFY THE SCRIPT BELLOW THIS LINE#####
###################################################

# quit current simulation if any
quit -sim

# empty the work library if present
if [file exists "work"] {vdel -all}
#create a new work library
vlib work

# run the compiler
if [catch "eval vlog $sourcefiles"] {
    puts "correct the compilation errors"
    return
}

vsim -voptargs=+acc $topmodule

run -all
quit -sim