5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp2.1.vcd) 2 -o (multi_exp2.1.cdd) 2 -v (multi_exp2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 multi_exp2.1.v 1 24 1
2 1 1 5 110011 2 100c 0 0 1 1 d
2 2 1 5 d000d 2 100c 0 0 1 1 c
2 3 1 5 90009 2 100c 0 0 1 1 b
2 4 8 5 9000d 2 124c 2 3 1 18 0 1 1 1 1 0
2 5 8 5 90011 2 124c 1 4 1 18 0 1 1 1 1 0
2 6 1 5 50005 0 1410 0 0 1 1 a
2 7 36 5 50011 3 e 5 6
2 8 1 6 100010 2 100c 0 0 1 1 b
2 9 0 6 9000c 1 21004 0 0 1 16 0 0
2 10 8 6 90010 3 10c4 8 9 1 18 0 1 1 1 0 0
2 11 1 6 50005 0 1410 0 0 1 1 e
2 12 36 6 50010 2 6 10 11
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 3 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 d 3 3 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 a 4 5 60005 1 0 0 0 1 17 1 1 0 1 0 0
1 e 5 6 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 7 5 5 f 7 7 7
4 12 6 5 f 12 12 12
3 1 main.$u0 "main.$u0" 0 multi_exp2.1.v 0 22 1
