/*
 * Copyright 2012, Homer Hsing <homer.hsing@gmail.com>
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */


module aes_128_top (
	input clk_in,
	input rst_in,
	output reg result
	);

	
	reg [127:0] state;
	reg [127:0] key;

	// Outputs
	wire [127:0] out;
 
	// Instantiate the Unit Under Test (UUT)
	aes_128 uut (
		.clk(clk_in), 
		.state(state), 
		.key(key), 
		.out(out)
	);	
	
endmodule

