<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3724" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3724{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3724{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3724{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3724{left:69px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.92px;}
#t5_3724{left:769px;bottom:1094px;}
#t6_3724{left:776px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t7_3724{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3724{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t9_3724{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3724{left:69px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tb_3724{left:69px;bottom:666px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3724{left:69px;bottom:649px;letter-spacing:-0.17px;word-spacing:-0.72px;}
#td_3724{left:69px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#te_3724{left:69px;bottom:606px;}
#tf_3724{left:95px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3724{left:95px;bottom:592px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#th_3724{left:69px;bottom:566px;}
#ti_3724{left:95px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_3724{left:95px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tk_3724{left:69px;bottom:526px;}
#tl_3724{left:95px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_3724{left:95px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tn_3724{left:69px;bottom:487px;}
#to_3724{left:95px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tp_3724{left:95px;bottom:473px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tq_3724{left:69px;bottom:447px;}
#tr_3724{left:95px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3724{left:95px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tt_3724{left:69px;bottom:407px;}
#tu_3724{left:95px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3724{left:95px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_3724{left:69px;bottom:368px;}
#tx_3724{left:95px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3724{left:95px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tz_3724{left:69px;bottom:328px;}
#t10_3724{left:95px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_3724{left:95px;bottom:307px;}
#t12_3724{left:121px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t13_3724{left:95px;bottom:282px;}
#t14_3724{left:121px;bottom:282px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_3724{left:95px;bottom:258px;}
#t16_3724{left:121px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3724{left:121px;bottom:241px;letter-spacing:-0.42px;}
#t18_3724{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t19_3724{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1a_3724{left:171px;bottom:719px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1b_3724{left:272px;bottom:719px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1c_3724{left:715px;bottom:756px;letter-spacing:0.11px;}
#t1d_3724{left:149px;bottom:846px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1e_3724{left:149px;bottom:832px;letter-spacing:-0.18px;word-spacing:-0.04px;}
#t1f_3724{left:149px;bottom:819px;letter-spacing:-0.18px;word-spacing:-0.04px;}
#t1g_3724{left:735px;bottom:938px;letter-spacing:-0.18px;word-spacing:2.68px;}
#t1h_3724{left:546px;bottom:780px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t1i_3724{left:535px;bottom:936px;letter-spacing:-0.61px;}
#t1j_3724{left:522px;bottom:936px;letter-spacing:-0.61px;}
#t1k_3724{left:509px;bottom:936px;letter-spacing:-0.61px;}
#t1l_3724{left:496px;bottom:936px;letter-spacing:-0.61px;}
#t1m_3724{left:483px;bottom:936px;letter-spacing:-0.61px;}
#t1n_3724{left:281px;bottom:939px;letter-spacing:-0.16px;}
#t1o_3724{left:722px;bottom:938px;letter-spacing:-0.03px;}
#t1p_3724{left:708px;bottom:938px;}
#t1q_3724{left:548px;bottom:812px;letter-spacing:-0.08px;}
#t1r_3724{left:620px;bottom:812px;letter-spacing:-0.17px;}
#t1s_3724{left:546px;bottom:825px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1t_3724{left:546px;bottom:796px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1u_3724{left:149px;bottom:806px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1v_3724{left:516px;bottom:757px;letter-spacing:-0.17px;word-spacing:0.02px;}

.s1_3724{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3724{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3724{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3724{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3724{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3724{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3724{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3724{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3724{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3724" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3724Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3724" style="-webkit-user-select: none;"><object width="935" height="1210" data="3724/3724.svg" type="image/svg+xml" id="pdf3724" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3724" class="t s1_3724">20-16 </span><span id="t2_3724" class="t s1_3724">Vol. 3B </span>
<span id="t3_3724" class="t s2_3724">PERFORMANCE MONITORING </span>
<span id="t4_3724" class="t s3_3724">the need of multiple agent adequately. A white paper, “Performance Monitoring Unit Sharing Guideline” </span>
<span id="t5_3724" class="t s4_3724">1 </span>
<span id="t6_3724" class="t s3_3724">, proposed </span>
<span id="t7_3724" class="t s3_3724">a cooperative sharing protocol that is voluntary for participating software agents. </span>
<span id="t8_3724" class="t s3_3724">Architectural performance monitoring version 4 introduces a new MSR, IA32_PERF_GLOBAL_INUSE, that simplifies </span>
<span id="t9_3724" class="t s3_3724">the task of multiple cooperating agents to implement the sharing protocol. </span>
<span id="ta_3724" class="t s3_3724">The layout of IA32_PERF_GLOBAL_INUSE is shown in Figure 20-13. </span>
<span id="tb_3724" class="t s3_3724">The IA32_PERF_GLOBAL_INUSE MSR provides an “InUse” bit for each programmable performance counter and </span>
<span id="tc_3724" class="t s3_3724">fixed counter in the processor. Additionally, it includes an indicator if the PMI mechanism has been configured by a </span>
<span id="td_3724" class="t s3_3724">profiling agent. </span>
<span id="te_3724" class="t s5_3724">• </span><span id="tf_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.PERFEVTSEL0_InUse[bit 0]: This bit reflects the logical state of (IA32_PERFE- </span>
<span id="tg_3724" class="t s3_3724">VTSEL0[7:0] != 0). </span>
<span id="th_3724" class="t s5_3724">• </span><span id="ti_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.PERFEVTSEL1_InUse[bit 1]: This bit reflects the logical state of (IA32_PERFE- </span>
<span id="tj_3724" class="t s3_3724">VTSEL1[7:0] != 0). </span>
<span id="tk_3724" class="t s5_3724">• </span><span id="tl_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.PERFEVTSEL2_InUse[bit 2]: This bit reflects the logical state of (IA32_PERFE- </span>
<span id="tm_3724" class="t s3_3724">VTSEL2[7:0] != 0). </span>
<span id="tn_3724" class="t s5_3724">• </span><span id="to_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.PERFEVTSELn_InUse[bit n]: This bit reflects the logical state of (IA32_PERFE- </span>
<span id="tp_3724" class="t s3_3724">VTSELn[7:0] != 0), n &lt; CPUID.0AH:EAX[15:8]. </span>
<span id="tq_3724" class="t s5_3724">• </span><span id="tr_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.FC0_InUse[bit 32]: This bit reflects the logical state of (IA32_FIXED_C- </span>
<span id="ts_3724" class="t s3_3724">TR_CTRL[1:0] != 0). </span>
<span id="tt_3724" class="t s5_3724">• </span><span id="tu_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.FC1_InUse[bit 33]: This bit reflects the logical state of (IA32_FIXED_C- </span>
<span id="tv_3724" class="t s3_3724">TR_CTRL[5:4] != 0). </span>
<span id="tw_3724" class="t s5_3724">• </span><span id="tx_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.FC2_InUse[bit 34]: This bit reflects the logical state of (IA32_FIXED_C- </span>
<span id="ty_3724" class="t s3_3724">TR_CTRL[9:8] != 0). </span>
<span id="tz_3724" class="t s5_3724">• </span><span id="t10_3724" class="t s3_3724">IA32_PERF_GLOBAL_INUSE.PMI_InUse[bit 63]: This bit is set if any one of the following bit is set: </span>
<span id="t11_3724" class="t s3_3724">— </span><span id="t12_3724" class="t s3_3724">IA32_PERFEVTSELn.INT[bit 20], n &lt; CPUID.0AH:EAX[15:8]. </span>
<span id="t13_3724" class="t s3_3724">— </span><span id="t14_3724" class="t s3_3724">IA32_FIXED_CTR_CTRL.ENi_PMI, i = 0, 1, 2. </span>
<span id="t15_3724" class="t s3_3724">— </span><span id="t16_3724" class="t s3_3724">Any IA32_PEBS_ENABLES bit which enables PEBS for a general-purpose or fixed-function performance </span>
<span id="t17_3724" class="t s3_3724">counter. </span>
<span id="t18_3724" class="t s6_3724">1. </span><span id="t19_3724" class="t s6_3724">Available at http://www.intel.com/sdm </span>
<span id="t1a_3724" class="t s7_3724">Figure 20-13. </span><span id="t1b_3724" class="t s7_3724">IA32_PERF_GLOBAL_INUSE MSR and Architectural Perfmon Version 4 </span>
<span id="t1c_3724" class="t s8_3724">Reserved </span>
<span id="t1d_3724" class="t s9_3724">PMI InUse </span>
<span id="t1e_3724" class="t s9_3724">FIXED_CTR2 InUse </span>
<span id="t1f_3724" class="t s9_3724">FIXED_CTR1 InUse </span>
<span id="t1g_3724" class="t s9_3724">.. 1 0 </span>
<span id="t1h_3724" class="t s9_3724">PERFEVTSEL0 InUse </span>
<span id="t1i_3724" class="t s9_3724">31 </span><span id="t1j_3724" class="t s9_3724">32 </span><span id="t1k_3724" class="t s9_3724">33 </span><span id="t1l_3724" class="t s9_3724">34 </span><span id="t1m_3724" class="t s9_3724">35 </span>
<span id="t1n_3724" class="t s9_3724">63 </span><span id="t1o_3724" class="t s9_3724">.. </span><span id="t1p_3724" class="t s9_3724">N </span>
<span id="t1q_3724" class="t s9_3724">....................... </span><span id="t1r_3724" class="t s9_3724">InUse </span>
<span id="t1s_3724" class="t s9_3724">PERFEVTSEL(N-1) InUse </span>
<span id="t1t_3724" class="t s9_3724">PERFEVTSEL1 InUse </span>
<span id="t1u_3724" class="t s9_3724">FIXED_CTR0 InUse </span>
<span id="t1v_3724" class="t s9_3724">N = CPUID.0AH:EAX[15:8] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
