# Verilog HDL code and Finite State Machine (FSM) for a simple ATM
Verilog HDL code and Finite State Machine (FSM) for a simple ATM

an ATM machine with authentication module, and 4 simple functions: Show Balance, Withdraw, Withdraw and Show Balance, Transaction

you can run the project online in the EDA playground

https://www.edaplayground.com/x/4Wkq

Creately project for the Finite State Machine:

https://app.creately.com/diagram/RHnw6gupn9B/view

 ![Alt text](/ATM-FSM.png?raw=true "FSM")



