
---------- Begin Simulation Statistics ----------
final_tick                               2541862352500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747844                       # Number of bytes of host memory used
host_op_rate                                   186218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.53                       # Real time elapsed on the host
host_tick_rate                              526094240                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195357                       # Number of instructions simulated
sim_ops                                       4195357                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011853                       # Number of seconds simulated
sim_ticks                                 11852507500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.055822                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               852882                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2401                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78189                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805697                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52780                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226217                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978850                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64570                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26799                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195357                       # Number of instructions committed
system.cpu.committedOps                       4195357                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.647045                       # CPI: cycles per instruction
system.cpu.discardedOps                        191564                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606779                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451973                       # DTB hits
system.cpu.dtb.data_misses                       7700                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405224                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849358                       # DTB read hits
system.cpu.dtb.read_misses                       6828                       # DTB read misses
system.cpu.dtb.write_accesses                  201555                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602615                       # DTB write hits
system.cpu.dtb.write_misses                       872                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18044                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3382304                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031907                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16749629                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177084                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967275                       # ITB accesses
system.cpu.itb.fetch_acv                          843                       # ITB acv
system.cpu.itb.fetch_hits                      960379                       # ITB hits
system.cpu.itb.fetch_misses                      6896                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10943068500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9368000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17310500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886834000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11856581000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8004566000     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3852015000     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23691370                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85408      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541103     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839173     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592500     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195357                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6941741                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312932                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22903455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22903455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22903455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22903455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117453.615385                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117453.615385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117453.615385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117453.615385                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13139490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13139490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13139490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13139490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide        67382                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        67382                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide        67382                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        67382                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22553958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22553958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117468.531250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117468.531250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12939993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12939993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67395.796875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67395.796875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263931                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539443414000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263931                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203996                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203996                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128171                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86602                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34193                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29017                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29017                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40873                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17821937                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157497                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002825                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053080                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157052     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157497                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821148538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375923000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462411250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5576128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5576128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5576128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470459774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377358124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847817898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470459774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470459774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188163391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188163391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188163391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470459774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377358124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035981289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7333                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7333                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407174                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111797                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121229                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121229                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5742                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2018815250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4772327750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13747.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32497.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121229                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.675725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.344375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.241838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34486     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24286     29.78%     72.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10017     12.28%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4665      5.72%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2313      2.84%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1440      1.77%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          928      1.14%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.75%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2801      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81548                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.025365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.411769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.728047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1276     17.40%     17.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5581     76.11%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.90%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.15%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7333                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.727528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6552     89.35%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              110      1.50%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              449      6.12%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.32%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.70%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7333                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9398656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  650112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7619584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7758656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11852502500                       # Total gap between requests
system.mem_ctrls.avgGap                      42597.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4957952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7619584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418304059.288720130920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374663673.488500237465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642866836.405714154243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121229                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2519940750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2252387000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291321406500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28922.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32229.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403066.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315066780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167442990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560732760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309144060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     935482080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5181284040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7657329030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.051397                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    439762500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11017025000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267228780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142031670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487804800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312328260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     935482080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114168250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244694880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7503738720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.092932                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    582915250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10873872250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11845307500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646773                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646773                       # number of overall hits
system.cpu.icache.overall_hits::total         1646773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87193                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87193                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87193                       # number of overall misses
system.cpu.icache.overall_misses::total         87193                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5374334000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5374334000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5374334000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5374334000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733966                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733966                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050285                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050285                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050285                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61637.218584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61637.218584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61637.218584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61637.218584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86602                       # number of writebacks
system.cpu.icache.writebacks::total             86602                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87193                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87193                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87193                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87193                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5287142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5287142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5287142000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5287142000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050285                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050285                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050285                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050285                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60637.230053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60637.230053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60637.230053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60637.230053                       # average overall mshr miss latency
system.cpu.icache.replacements                  86602                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646773                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87193                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87193                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5374334000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5374334000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61637.218584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61637.218584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87193                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87193                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5287142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5287142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050285                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050285                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60637.230053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60637.230053                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.813667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.255088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.813667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3555124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3555124                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312738                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105685                       # number of overall misses
system.cpu.dcache.overall_misses::total        105685                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778899500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778899500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778899500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778899500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418423                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64142.494204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64142.494204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64142.494204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64142.494204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4400744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4400744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4400744000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4400744000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63780.747268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63780.747268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63780.747268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63780.747268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68861                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49178                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831151                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67098.641669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67098.641669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2676285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2676285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66962.368954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66962.368954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479122500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479122500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096219                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61569.761269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61569.761269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29031                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724459000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724459000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59400.606248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59400.606248                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63786500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63786500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080934                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080934                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70482.320442                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70482.320442                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62881500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62881500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69482.320442                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69482.320442                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541862352500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.492836                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.958845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.492836                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951327                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951327                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3139294955500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   203162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1771.10                       # Real time elapsed on the host
host_tick_rate                              336048044                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   359821269                       # Number of instructions simulated
sim_ops                                     359821269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.595175                       # Number of seconds simulated
sim_ticks                                595175351000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.649722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                52624860                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             77790209                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             137156                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6385507                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          67009129                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3392282                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12819068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          9426786                       # Number of indirect misses.
system.cpu.branchPred.lookups                96508656                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8747987                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       420674                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   354884636                       # Number of instructions committed
system.cpu.committedOps                     354884636                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.353770                       # CPI: cycles per instruction
system.cpu.discardedOps                      11155643                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 97631528                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    101396251                       # DTB hits
system.cpu.dtb.data_misses                     992776                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 66347957                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     66760905                       # DTB read hits
system.cpu.dtb.read_misses                     960177                       # DTB read misses
system.cpu.dtb.write_accesses                31283571                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    34635346                       # DTB write hits
system.cpu.dtb.write_misses                     32599                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              341886                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          258950923                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          75991185                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         35803896                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       558707915                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298172                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               182658487                       # ITB accesses
system.cpu.itb.fetch_acv                          369                       # ITB acv
system.cpu.itb.fetch_hits                   182656808                       # ITB hits
system.cpu.itb.fetch_misses                      1679                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 22623      7.15%      7.21% # number of callpals executed
system.cpu.kern.callpal::rdps                    1399      0.44%      7.66% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.66% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.66% # number of callpals executed
system.cpu.kern.callpal::rti                     3494      1.10%      8.76% # number of callpals executed
system.cpu.kern.callpal::callsys                  174      0.06%      8.82% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.82% # number of callpals executed
system.cpu.kern.callpal::rdunique              288407     91.18%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 316301                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1216285                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     9817     36.66%     36.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.19%     36.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     609      2.27%     39.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   16300     60.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                26777                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9816     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.25%     48.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      609      3.00%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9816     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 20292                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             581950861000     97.86%     97.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84687500      0.01%     97.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               732607500      0.12%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11895425000      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         594663581000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999898                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.602209                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.757815                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3409                      
system.cpu.kern.mode_good::user                  3409                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3682                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3409                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.925856                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.961500                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        48222180000      8.11%      8.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         546441401000     91.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1190201475                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            27363459      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               214051784     60.32%     68.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                 217784      0.06%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                225573      0.06%     68.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 38669      0.01%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 12895      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               68970556     19.43%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34503928      9.72%     97.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             39772      0.01%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            39792      0.01%     97.35% # Class of committed instruction
system.cpu.op_class_0::IprAccess              9420424      2.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                354884636                       # Class of committed instruction
system.cpu.quiesceCycles                       149227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       631493560                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5887920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11775689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3616865415                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3616865415                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3616865415                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3616865415                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117943.827529                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117943.827529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117943.827529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117943.827529                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           270                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2081827327                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2081827327                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2081827327                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2081827327                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67887.149514                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67887.149514                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67887.149514                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67887.149514                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8519467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8519467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115127.932432                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115127.932432                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4819467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4819467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65127.932432                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65127.932432                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3608345948                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3608345948                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117950.638991                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117950.638991                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2077007860                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2077007860                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67893.823876                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67893.823876                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5399875                       # Transaction distribution
system.membus.trans_dist::WriteReq               1543                       # Transaction distribution
system.membus.trans_dist::WriteResp              1543                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       968908                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3366529                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1552327                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458503                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458503                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3366531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2032141                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10099590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10099590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7471723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7477221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17638143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    430915776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    430915776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    219448640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    219456891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               652330555                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5890531                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000025                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005029                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5890382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5890531                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5033000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30232105689                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        13480628500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        17494752249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      215457920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      159396416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          374854336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    215457920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     215457920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     62010112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62010112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3366530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2490569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5857099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       968908                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             968908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         362007465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         267814209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             629821674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    362007465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        362007465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104187971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104187971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104187971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        362007465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        267814209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            734009645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4001727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   1936264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2480323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157658500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       236726                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       236726                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13005238                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3769427                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5857100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4335394                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5857100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4335394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1440513                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                333667                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            153287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            298256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            171731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            323467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            255152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            438369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            171026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            167076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           541141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           251962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           270226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           200060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           389789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           409605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            105121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            250777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            100956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            105403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            293129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            137849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            549959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           431083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           265498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           262762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           119729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           413599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           486640                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60908054500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22082935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143719060750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13790.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32540.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2816181                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2827227                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5857100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4335394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4244273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  84751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 223680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 242190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 240115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 238709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 241106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 253872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 239381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 239119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 237801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 236891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 236969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 236974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 236730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 236973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 237223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    481                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2774905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.158938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.606596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.976658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1057218     38.10%     38.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1062076     38.27%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       274175      9.88%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       142760      5.14%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        98048      3.53%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34741      1.25%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23584      0.85%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15392      0.55%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66911      2.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2774905                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       236726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.656932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.418512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.823038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14063      5.94%      5.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          79154     33.44%     39.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         86692     36.62%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         33791     14.27%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         17559      7.42%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          3213      1.36%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           761      0.32%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           422      0.18%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           295      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           193      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           154      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           142      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           85      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           75      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           46      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           21      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        236726                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       236726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.904472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.856241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.311804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           151503     64.00%     64.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2926      1.24%     65.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            50718     21.42%     86.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            18348      7.75%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12095      5.11%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              813      0.34%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              135      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              108      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        236726                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              282661568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                92192832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               256110592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               374854400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            277465216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       430.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    629.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  595175351000                       # Total gap between requests
system.mem_ctrls.avgGap                      58393.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    123920896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    158740672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    256110592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 208209052.662868112326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 266712443.203986138105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 430311153.796421289444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3366531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2490569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4335394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  61450385500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  82268675250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14407496700750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18253.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33032.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3323226.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10482348240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5571485040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17142404580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11148583680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46982466960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     256614857280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12450920640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       360393066420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.524180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30115087250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19874140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 545186924500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9330552000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4959290820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14392112280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9740520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46982466960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     253507217280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15067723200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       353979882540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.748895                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36928590500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19874140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 538373012000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32135                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32135                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1966731                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1719000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3953000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159703415                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1534000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1588000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    597353403000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    182329717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        182329717                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    182329717                       # number of overall hits
system.cpu.icache.overall_hits::total       182329717                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3366530                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3366530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3366530                       # number of overall misses
system.cpu.icache.overall_misses::total       3366530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 159755825500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 159755825500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 159755825500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 159755825500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    185696247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    185696247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    185696247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    185696247                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47454.151753                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47454.151753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47454.151753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47454.151753                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3366529                       # number of writebacks
system.cpu.icache.writebacks::total           3366529                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3366530                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3366530                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3366530                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3366530                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 156389295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 156389295500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 156389295500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 156389295500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018129                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018129                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018129                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018129                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46454.151753                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46454.151753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46454.151753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46454.151753                       # average overall mshr miss latency
system.cpu.icache.replacements                3366529                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    182329717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       182329717                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3366530                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3366530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 159755825500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 159755825500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    185696247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    185696247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47454.151753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47454.151753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3366530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3366530                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 156389295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 156389295500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018129                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018129                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46454.151753                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46454.151753                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           185727521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3367041                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.160457                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         374759024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        374759024                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     95198897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         95198897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     95198897                       # number of overall hits
system.cpu.dcache.overall_hits::total        95198897                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2859489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2859489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2859489                       # number of overall misses
system.cpu.dcache.overall_misses::total       2859489                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 187150442500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 187150442500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 187150442500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 187150442500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     98058386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     98058386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     98058386                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     98058386                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029161                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029161                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65448.911501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65448.911501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65448.911501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65448.911501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       938316                       # number of writebacks
system.cpu.dcache.writebacks::total            938316                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       376300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       376300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       376300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       376300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2483189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2483189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2483189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2483189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2748                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2748                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 161272041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 161272041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 161272041500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 161272041500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241349000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241349000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025324                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64945.536365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64945.536365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64945.536365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64945.536365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 87827.147016                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 87827.147016                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2490569                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     62979859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        62979859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2030177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2030177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 136076222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 136076222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     65010036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     65010036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67026.777468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67026.777468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2024778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2024778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 133663458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 133663458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241349000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241349000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66013.883003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66013.883003                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200289.626556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200289.626556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     32219038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32219038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       829312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       829312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  51074220500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51074220500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     33048350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     33048350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61586.255233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61586.255233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       370901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       370901                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       458411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       458411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1543                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1543                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27608583500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27608583500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60226.703766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60226.703766                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1468061                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1468061                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    553325500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    553325500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1475458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1475458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74804.042179                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74804.042179                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7397                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7397                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    545928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    545928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005013                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73804.042179                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73804.042179                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1475165                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1475165                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1475165                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1475165                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 597432603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           100661863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2491593                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.400604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         204508587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        204508587                       # Number of data accesses

---------- End Simulation Statistics   ----------
