module top_module(
    input clk,
    input reset,    // Asynchronous reset to state B
    input j,
input k,
    output reg out
);

    reg state, next_state;
    parameter OFF = 1'b0, ON = 1'b1;


    // State register with async reset
    always @(posedge clk) begin
        if (reset)
            state <= OFF;
        else
            state <= next_state;
    end

    // Next-state logic
    always @(*) begin
        case (state)
            OFF: next_state = (j ? ON : OFF);
            ON: next_state = (k ? OFF : ON);
            default: next_state = OFF;
        endcase
    end

    // Output logic (Moore type)
    always @(*) begin
        case (state)
            OFF: out = 0;
            ON: out = 1;
        endcase
    end

endmodule
