# compile vhdl design source files
vhdl axi_lite_ipif_v3_0_4  \
"../../../../axi_lite.ip_user_files/ipstatic/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../axi_lite.ip_user_files/ipstatic/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl interrupt_control_v3_1_4  \
"../../../../axi_lite.ip_user_files/ipstatic/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_gpio_v2_0_20  \
"../../../../axi_lite.ip_user_files/ipstatic/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../axi_lite.srcs/sources_1/ip/axi_gpio_1/sim/axi_gpio_1.vhd" \
"../../../../axi_lite.srcs/sources_1/ip/axi_gpio_0/sim/axi_gpio_0.vhd" \

vhdl fifo_generator_v13_2_3  \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.vhd" \

# Do not sort compile order
nosort
