.include "macros.inc"

.section .init, "ax"  # 0x80004000 - 0x800064E0
.global "__check_pad3"
"__check_pad3":
/* 80004000 00000100  3C 60 80 00 */	lis r3, 0x800030E4@ha
/* 80004004 00000104  A0 03 30 E4 */	lhz r0, 0x800030E4@l(r3)
/* 80004008 00000108  70 00 0E EF */	andi. r0, r0, 0xeef
/* 8000400C 0000010C  2C 00 0E EF */	cmpwi r0, 0xeef
/* 80004010 00000110  4C 82 00 20 */	bnelr
/* 80004014 00000114  38 60 00 00 */	li r3, 0
/* 80004018 00000118  38 80 00 00 */	li r4, 0
/* 8000401C 0000011C  38 A0 00 00 */	li r5, 0
/* 80004020 00000120  48 3D DF 34 */	b "OSResetSystem"
/* 80004024 00000124  4E 80 00 20 */	blr

.global "__set_debug_bba"
"__set_debug_bba":
/* 80004028 00000128  38 00 00 01 */	li r0, 1
/* 8000402C 0000012C  98 0D C7 A8 */	stb r0, "Debug_BBA"-_SDA_BASE_(r13)
/* 80004030 00000130  4E 80 00 20 */	blr

.global "__get_debug_bba"
"__get_debug_bba":
/* 80004034 00000134  88 6D C7 A8 */	lbz r3, "Debug_BBA"-_SDA_BASE_(r13)
/* 80004038 00000138  4E 80 00 20 */	blr

.global "__start"
"__start":
/* 8000403C 0000013C  48 00 01 6D */	bl "__init_registers"
/* 80004040 00000140  48 00 02 A1 */	bl "__init_hardware"
/* 80004044 00000144  38 00 FF FF */	li r0, -1
/* 80004048 00000148  94 21 FF F8 */	stwu r1, -8(r1)
/* 8000404C 0000014C  90 01 00 04 */	stw r0, 4(r1)
/* 80004050 00000150  90 01 00 00 */	stw r0, 0(r1)
/* 80004054 00000154  48 00 01 E5 */	bl "__init_data"
/* 80004058 00000158  38 00 00 00 */	li r0, 0
/* 8000405C 0000015C  3C C0 80 00 */	lis r6, 0x80000044@ha
/* 80004060 00000160  38 C6 00 44 */	addi r6, r6, 0x80000044@l
/* 80004064 00000164  90 06 00 00 */	stw r0, 0(r6)
/* 80004068 00000168  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 8000406C 0000016C  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 80004070 00000170  80 C6 00 00 */	lwz r6, 0(r6)
/* 80004074 00000174  28 06 00 00 */	cmplwi r6, 0
/* 80004078 00000178  41 82 00 0C */	beq lbl_80004084
/* 8000407C 0000017C  80 E6 00 0C */	lwz r7, 0xc(r6)
/* 80004080 00000180  48 00 00 24 */	b lbl_800040A4
lbl_80004084:
/* 80004084 00000184  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 80004088 00000188  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 8000408C 0000018C  80 A5 00 00 */	lwz r5, 0(r5)
/* 80004090 00000190  28 05 00 00 */	cmplwi r5, 0
/* 80004094 00000194  41 82 00 4C */	beq lbl_800040E0
/* 80004098 00000198  3C E0 80 00 */	lis r7, 0x800030E8@ha
/* 8000409C 0000019C  38 E7 30 E8 */	addi r7, r7, 0x800030E8@l
/* 800040A0 000001A0  80 E7 00 00 */	lwz r7, 0(r7)
lbl_800040A4:
/* 800040A4 000001A4  38 A0 00 00 */	li r5, 0
/* 800040A8 000001A8  28 07 00 02 */	cmplwi r7, 2
/* 800040AC 000001AC  41 82 00 24 */	beq lbl_800040D0
/* 800040B0 000001B0  28 07 00 03 */	cmplwi r7, 3
/* 800040B4 000001B4  38 A0 00 01 */	li r5, 1
/* 800040B8 000001B8  41 82 00 18 */	beq lbl_800040D0
/* 800040BC 000001BC  28 07 00 04 */	cmplwi r7, 4
/* 800040C0 000001C0  40 82 00 20 */	bne lbl_800040E0
/* 800040C4 000001C4  38 A0 00 02 */	li r5, 2
/* 800040C8 000001C8  4B FF FF 61 */	bl "__set_debug_bba"
/* 800040CC 000001CC  48 00 00 14 */	b lbl_800040E0
lbl_800040D0:
/* 800040D0 000001D0  3C C0 80 41 */	lis r6, "InitMetroTRK"@ha
/* 800040D4 000001D4  38 C6 43 78 */	addi r6, r6, "InitMetroTRK"@l
/* 800040D8 000001D8  7C C8 03 A6 */	mtlr r6
/* 800040DC 000001DC  4E 80 00 21 */	blrl
lbl_800040E0:
/* 800040E0 000001E0  3C C0 80 00 */	lis r6, 0x800000F4@ha
/* 800040E4 000001E4  38 C6 00 F4 */	addi r6, r6, 0x800000F4@l
/* 800040E8 000001E8  80 A6 00 00 */	lwz r5, 0(r6)
/* 800040EC 000001EC  28 05 00 00 */	cmplwi r5, 0
/* 800040F0 000001F0  41 A2 00 60 */	beq+ lbl_80004150
/* 800040F4 000001F4  80 C5 00 08 */	lwz r6, 8(r5)
/* 800040F8 000001F8  28 06 00 00 */	cmplwi r6, 0
/* 800040FC 000001FC  41 A2 00 54 */	beq+ lbl_80004150
/* 80004100 00000200  7C C5 32 14 */	add r6, r5, r6
/* 80004104 00000204  81 C6 00 00 */	lwz r14, 0(r6)
/* 80004108 00000208  28 0E 00 00 */	cmplwi r14, 0
/* 8000410C 0000020C  41 82 00 44 */	beq lbl_80004150
/* 80004110 00000210  39 E6 00 04 */	addi r15, r6, 4
/* 80004114 00000214  7D C9 03 A6 */	mtctr r14
lbl_80004118:
/* 80004118 00000218  38 C6 00 04 */	addi r6, r6, 4
/* 8000411C 0000021C  80 E6 00 00 */	lwz r7, 0(r6)
/* 80004120 00000220  7C E7 2A 14 */	add r7, r7, r5
/* 80004124 00000224  90 E6 00 00 */	stw r7, 0(r6)
/* 80004128 00000228  42 00 FF F0 */	bdnz lbl_80004118
/* 8000412C 0000022C  3C A0 80 00 */	lis r5, 0x80000034@ha
/* 80004130 00000230  38 A5 00 34 */	addi r5, r5, 0x80000034@l
/* 80004134 00000234  55 E7 00 34 */	rlwinm r7, r15, 0, 0, 0x1a
/* 80004138 00000238  90 E5 00 00 */	stw r7, 0(r5)
/* 8000413C 0000023C  3C A0 80 00 */	lis r5, 0x80003110@ha
/* 80004140 00000240  38 A5 31 10 */	addi r5, r5, 0x80003110@l
/* 80004144 00000244  55 E7 00 34 */	rlwinm r7, r15, 0, 0, 0x1a
/* 80004148 00000248  90 E5 00 00 */	stw r7, 0(r5)
/* 8000414C 0000024C  48 00 00 0C */	b lbl_80004158
lbl_80004150:
/* 80004150 00000250  39 C0 00 00 */	li r14, 0
/* 80004154 00000254  39 E0 00 00 */	li r15, 0
lbl_80004158:
/* 80004158 00000258  48 36 4B E1 */	bl "DBInit"
/* 8000415C 0000025C  48 3D 68 E9 */	bl "OSInit"
/* 80004160 00000260  3C 80 80 00 */	lis r4, 0x800030E6@ha
/* 80004164 00000264  38 84 30 E6 */	addi r4, r4, 0x800030E6@l
/* 80004168 00000268  A0 64 00 00 */	lhz r3, 0(r4)
/* 8000416C 0000026C  70 65 80 00 */	andi. r5, r3, 0x8000
/* 80004170 00000270  41 82 00 10 */	beq lbl_80004180
/* 80004174 00000274  70 63 7F FF */	andi. r3, r3, 0x7fff
/* 80004178 00000278  28 03 00 01 */	cmplwi r3, 1
/* 8000417C 0000027C  40 82 00 08 */	bne lbl_80004184
lbl_80004180:
/* 80004180 00000280  4B FF FE 81 */	bl "__check_pad3"
lbl_80004184:
/* 80004184 00000284  4B FF FE B1 */	bl "__get_debug_bba"
/* 80004188 00000288  28 03 00 01 */	cmplwi r3, 1
/* 8000418C 0000028C  40 82 00 08 */	bne lbl_80004194
/* 80004190 00000290  48 41 02 81 */	bl "InitMetroTRK_BBA"
lbl_80004194:
/* 80004194 00000294  48 3E 1C D1 */	bl "__init_user"
/* 80004198 00000298  7D C3 73 78 */	mr r3, r14
/* 8000419C 0000029C  7D E4 7B 78 */	mr r4, r15
/* 800041A0 000002A0  48 27 73 3D */	bl "main"
/* 800041A4 000002A4  48 3E 1D 28 */	b "exit"

.global "__init_registers"
"__init_registers":
/* 800041A8 000002A8  38 00 00 00 */	li r0, 0
/* 800041AC 000002AC  38 60 00 00 */	li r3, 0
/* 800041B0 000002B0  38 80 00 00 */	li r4, 0
/* 800041B4 000002B4  38 A0 00 00 */	li r5, 0
/* 800041B8 000002B8  38 C0 00 00 */	li r6, 0
/* 800041BC 000002BC  38 E0 00 00 */	li r7, 0
/* 800041C0 000002C0  39 00 00 00 */	li r8, 0
/* 800041C4 000002C4  39 20 00 00 */	li r9, 0
/* 800041C8 000002C8  39 40 00 00 */	li r10, 0
/* 800041CC 000002CC  39 60 00 00 */	li r11, 0
/* 800041D0 000002D0  39 80 00 00 */	li r12, 0
/* 800041D4 000002D4  39 C0 00 00 */	li r14, 0
/* 800041D8 000002D8  39 E0 00 00 */	li r15, 0
/* 800041DC 000002DC  3A 00 00 00 */	li r16, 0
/* 800041E0 000002E0  3A 20 00 00 */	li r17, 0
/* 800041E4 000002E4  3A 40 00 00 */	li r18, 0
/* 800041E8 000002E8  3A 60 00 00 */	li r19, 0
/* 800041EC 000002EC  3A 80 00 00 */	li r20, 0
/* 800041F0 000002F0  3A A0 00 00 */	li r21, 0
/* 800041F4 000002F4  3A C0 00 00 */	li r22, 0
/* 800041F8 000002F8  3A E0 00 00 */	li r23, 0
/* 800041FC 000002FC  3B 00 00 00 */	li r24, 0
/* 80004200 00000300  3B 20 00 00 */	li r25, 0
/* 80004204 00000304  3B 40 00 00 */	li r26, 0
/* 80004208 00000308  3B 60 00 00 */	li r27, 0
/* 8000420C 0000030C  3B 80 00 00 */	li r28, 0
/* 80004210 00000310  3B A0 00 00 */	li r29, 0
/* 80004214 00000314  3B C0 00 00 */	li r30, 0
/* 80004218 00000318  3B E0 00 00 */	li r31, 0
/* 8000421C 0000031C  3C 20 80 5E */	lis r1, "_stack_addr"@h
/* 80004220 00000320  60 21 C4 48 */	ori r1, r1, "_stack_addr"@l
/* 80004224 00000324  3C 40 80 5E */	lis r2, "_SDA2_BASE_"@h
/* 80004228 00000328  60 42 12 20 */	ori r2, r2, "_SDA2_BASE_"@l
/* 8000422C 0000032C  3D A0 80 5D */	lis r13, "_SDA_BASE_"@h
/* 80004230 00000330  61 AD C6 E0 */	ori r13, r13, "_SDA_BASE_"@l
/* 80004234 00000334  4E 80 00 20 */	blr

.global "__init_data"
"__init_data":
/* 80004238 00000338  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8000423C 0000033C  7C 08 02 A6 */	mflr r0
/* 80004240 00000340  90 01 00 24 */	stw r0, 0x24(r1)
/* 80004244 00000344  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80004248 00000348  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8000424C 0000034C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80004250 00000350  3F A0 80 00 */	lis r29, "rom_copy_info"@ha
/* 80004254 00000354  3B BD 64 20 */	addi r29, r29, "rom_copy_info"@l
lbl_80004258:
/* 80004258 00000358  83 DD 00 08 */	lwz r30, 8(r29)
/* 8000425C 0000035C  2C 1E 00 00 */	cmpwi r30, 0
/* 80004260 00000360  41 82 00 38 */	beq lbl_80004298
/* 80004264 00000364  80 9D 00 00 */	lwz r4, 0(r29)
/* 80004268 00000368  83 FD 00 04 */	lwz r31, 4(r29)
/* 8000426C 0000036C  41 82 00 24 */	beq lbl_80004290
/* 80004270 00000370  7C 1F 20 40 */	cmplw r31, r4
/* 80004274 00000374  41 82 00 1C */	beq lbl_80004290
/* 80004278 00000378  7F E3 FB 78 */	mr r3, r31
/* 8000427C 0000037C  7F C5 F3 78 */	mr r5, r30
/* 80004280 00000380  48 00 00 B9 */	bl "memcpy"
/* 80004284 00000384  7F E3 FB 78 */	mr r3, r31
/* 80004288 00000388  7F C4 F3 78 */	mr r4, r30
/* 8000428C 0000038C  48 00 00 79 */	bl "__flush_cache"
lbl_80004290:
/* 80004290 00000390  3B BD 00 0C */	addi r29, r29, 0xc
/* 80004294 00000394  4B FF FF C4 */	b lbl_80004258
lbl_80004298:
/* 80004298 00000398  3F A0 80 00 */	lis r29, "bss_init_info"@ha
/* 8000429C 0000039C  3B BD 64 A4 */	addi r29, r29, "bss_init_info"@l
lbl_800042A0:
/* 800042A0 000003A0  80 BD 00 04 */	lwz r5, 4(r29)
/* 800042A4 000003A4  2C 05 00 00 */	cmpwi r5, 0
/* 800042A8 000003A8  41 82 00 1C */	beq lbl_800042C4
/* 800042AC 000003AC  80 7D 00 00 */	lwz r3, 0(r29)
/* 800042B0 000003B0  41 82 00 0C */	beq lbl_800042BC
/* 800042B4 000003B4  38 80 00 00 */	li r4, 0
/* 800042B8 000003B8  48 00 01 85 */	bl "memset"
lbl_800042BC:
/* 800042BC 000003BC  3B BD 00 08 */	addi r29, r29, 8
/* 800042C0 000003C0  4B FF FF E0 */	b lbl_800042A0
lbl_800042C4:
/* 800042C4 000003C4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800042C8 000003C8  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800042CC 000003CC  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800042D0 000003D0  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800042D4 000003D4  7C 08 03 A6 */	mtlr r0
/* 800042D8 000003D8  38 21 00 20 */	addi r1, r1, 0x20
/* 800042DC 000003DC  4E 80 00 20 */	blr

.section .sbss, "wa"  # 0x805d79c0 - 0x805d9220
.global "Debug_BBA"
"Debug_BBA":
	.skip 0x8
