==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s4).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.832 ; gain = 45.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 100.832 ; gain = 45.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.215 ; gain = 46.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.504 ; gain = 46.699
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s4).c:11) in function 'mul1' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.090 ; gain = 67.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.215 ; gain = 67.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.291 seconds; current allocated memory: 75.469 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 75.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 76.455 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 125.664 ; gain = 69.859
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 10.736 seconds; peak allocated memory: 76.455 MB.
