{
  "module_name": "clk-fsd.c",
  "hash_id": "209afecab856d0728d5bc584589cbbd8b243f7f759c4cb9218a7712b06361e88",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-fsd.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/fsd-clk.h>\n\n#include \"clk.h\"\n#include \"clk-exynos-arm64.h\"\n\n \n#define PLL_LOCKTIME_PLL_SHARED0\t\t\t0x0\n#define PLL_LOCKTIME_PLL_SHARED1\t\t\t0x4\n#define PLL_LOCKTIME_PLL_SHARED2\t\t\t0x8\n#define PLL_LOCKTIME_PLL_SHARED3\t\t\t0xc\n#define PLL_CON0_PLL_SHARED0\t\t\t\t0x100\n#define PLL_CON0_PLL_SHARED1\t\t\t\t0x120\n#define PLL_CON0_PLL_SHARED2\t\t\t\t0x140\n#define PLL_CON0_PLL_SHARED3\t\t\t\t0x160\n#define MUX_CMU_CIS0_CLKMUX\t\t\t\t0x1000\n#define MUX_CMU_CIS1_CLKMUX\t\t\t\t0x1004\n#define MUX_CMU_CIS2_CLKMUX\t\t\t\t0x1008\n#define MUX_CMU_CPUCL_SWITCHMUX\t\t\t\t0x100c\n#define MUX_CMU_FSYS1_ACLK_MUX\t\t\t\t0x1014\n#define MUX_PLL_SHARED0_MUX\t\t\t\t0x1020\n#define MUX_PLL_SHARED1_MUX\t\t\t\t0x1024\n#define DIV_CMU_CIS0_CLK\t\t\t\t0x1800\n#define DIV_CMU_CIS1_CLK\t\t\t\t0x1804\n#define DIV_CMU_CIS2_CLK\t\t\t\t0x1808\n#define DIV_CMU_CMU_ACLK\t\t\t\t0x180c\n#define DIV_CMU_CPUCL_SWITCH\t\t\t\t0x1810\n#define DIV_CMU_FSYS0_SHARED0DIV4\t\t\t0x181c\n#define DIV_CMU_FSYS0_SHARED1DIV3\t\t\t0x1820\n#define DIV_CMU_FSYS0_SHARED1DIV4\t\t\t0x1824\n#define DIV_CMU_FSYS1_SHARED0DIV4\t\t\t0x1828\n#define DIV_CMU_FSYS1_SHARED0DIV8\t\t\t0x182c\n#define DIV_CMU_IMEM_ACLK\t\t\t\t0x1834\n#define DIV_CMU_IMEM_DMACLK\t\t\t\t0x1838\n#define DIV_CMU_IMEM_TCUCLK\t\t\t\t0x183c\n#define DIV_CMU_PERIC_SHARED0DIV20\t\t\t0x1844\n#define DIV_CMU_PERIC_SHARED0DIV3_TBUCLK\t\t0x1848\n#define DIV_CMU_PERIC_SHARED1DIV36\t\t\t0x184c\n#define DIV_CMU_PERIC_SHARED1DIV4_DMACLK\t\t0x1850\n#define DIV_PLL_SHARED0_DIV2\t\t\t\t0x1858\n#define DIV_PLL_SHARED0_DIV3\t\t\t\t0x185c\n#define DIV_PLL_SHARED0_DIV4\t\t\t\t0x1860\n#define DIV_PLL_SHARED0_DIV6\t\t\t\t0x1864\n#define DIV_PLL_SHARED1_DIV3\t\t\t\t0x1868\n#define DIV_PLL_SHARED1_DIV36\t\t\t\t0x186c\n#define DIV_PLL_SHARED1_DIV4\t\t\t\t0x1870\n#define DIV_PLL_SHARED1_DIV9\t\t\t\t0x1874\n#define GAT_CMU_CIS0_CLKGATE\t\t\t\t0x2000\n#define GAT_CMU_CIS1_CLKGATE\t\t\t\t0x2004\n#define GAT_CMU_CIS2_CLKGATE\t\t\t\t0x2008\n#define GAT_CMU_CPUCL_SWITCH_GATE\t\t\t0x200c\n#define GAT_CMU_FSYS0_SHARED0DIV4_GATE\t\t\t0x2018\n#define GAT_CMU_FSYS0_SHARED1DIV4_CLK\t\t\t0x201c\n#define GAT_CMU_FSYS0_SHARED1DIV4_GATE\t\t\t0x2020\n#define GAT_CMU_FSYS1_SHARED0DIV4_GATE\t\t\t0x2024\n#define GAT_CMU_FSYS1_SHARED1DIV4_GATE\t\t\t0x2028\n#define GAT_CMU_IMEM_ACLK_GATE\t\t\t\t0x2030\n#define GAT_CMU_IMEM_DMACLK_GATE\t\t\t0x2034\n#define GAT_CMU_IMEM_TCUCLK_GATE\t\t\t0x2038\n#define GAT_CMU_PERIC_SHARED0DIVE3_TBUCLK_GATE\t\t0x2040\n#define GAT_CMU_PERIC_SHARED0DIVE4_GATE\t\t\t0x2044\n#define GAT_CMU_PERIC_SHARED1DIV4_DMACLK_GATE\t\t0x2048\n#define GAT_CMU_PERIC_SHARED1DIVE4_GATE\t\t\t0x204c\n#define GAT_CMU_CMU_CMU_IPCLKPORT_PCLK\t\t\t0x2054\n#define GAT_CMU_AXI2APB_CMU_IPCLKPORT_ACLK\t\t0x2058\n#define GAT_CMU_NS_BRDG_CMU_IPCLKPORT_CLK__PSOC_CMU__CLK_CMU\t0x205c\n#define GAT_CMU_SYSREG_CMU_IPCLKPORT_PCLK\t\t0x2060\n\nstatic const unsigned long cmu_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_SHARED0,\n\tPLL_LOCKTIME_PLL_SHARED1,\n\tPLL_LOCKTIME_PLL_SHARED2,\n\tPLL_LOCKTIME_PLL_SHARED3,\n\tPLL_CON0_PLL_SHARED0,\n\tPLL_CON0_PLL_SHARED1,\n\tPLL_CON0_PLL_SHARED2,\n\tPLL_CON0_PLL_SHARED3,\n\tMUX_CMU_CIS0_CLKMUX,\n\tMUX_CMU_CIS1_CLKMUX,\n\tMUX_CMU_CIS2_CLKMUX,\n\tMUX_CMU_CPUCL_SWITCHMUX,\n\tMUX_CMU_FSYS1_ACLK_MUX,\n\tMUX_PLL_SHARED0_MUX,\n\tMUX_PLL_SHARED1_MUX,\n\tDIV_CMU_CIS0_CLK,\n\tDIV_CMU_CIS1_CLK,\n\tDIV_CMU_CIS2_CLK,\n\tDIV_CMU_CMU_ACLK,\n\tDIV_CMU_CPUCL_SWITCH,\n\tDIV_CMU_FSYS0_SHARED0DIV4,\n\tDIV_CMU_FSYS0_SHARED1DIV3,\n\tDIV_CMU_FSYS0_SHARED1DIV4,\n\tDIV_CMU_FSYS1_SHARED0DIV4,\n\tDIV_CMU_FSYS1_SHARED0DIV8,\n\tDIV_CMU_IMEM_ACLK,\n\tDIV_CMU_IMEM_DMACLK,\n\tDIV_CMU_IMEM_TCUCLK,\n\tDIV_CMU_PERIC_SHARED0DIV20,\n\tDIV_CMU_PERIC_SHARED0DIV3_TBUCLK,\n\tDIV_CMU_PERIC_SHARED1DIV36,\n\tDIV_CMU_PERIC_SHARED1DIV4_DMACLK,\n\tDIV_PLL_SHARED0_DIV2,\n\tDIV_PLL_SHARED0_DIV3,\n\tDIV_PLL_SHARED0_DIV4,\n\tDIV_PLL_SHARED0_DIV6,\n\tDIV_PLL_SHARED1_DIV3,\n\tDIV_PLL_SHARED1_DIV36,\n\tDIV_PLL_SHARED1_DIV4,\n\tDIV_PLL_SHARED1_DIV9,\n\tGAT_CMU_CIS0_CLKGATE,\n\tGAT_CMU_CIS1_CLKGATE,\n\tGAT_CMU_CIS2_CLKGATE,\n\tGAT_CMU_CPUCL_SWITCH_GATE,\n\tGAT_CMU_FSYS0_SHARED0DIV4_GATE,\n\tGAT_CMU_FSYS0_SHARED1DIV4_CLK,\n\tGAT_CMU_FSYS0_SHARED1DIV4_GATE,\n\tGAT_CMU_FSYS1_SHARED0DIV4_GATE,\n\tGAT_CMU_FSYS1_SHARED1DIV4_GATE,\n\tGAT_CMU_IMEM_ACLK_GATE,\n\tGAT_CMU_IMEM_DMACLK_GATE,\n\tGAT_CMU_IMEM_TCUCLK_GATE,\n\tGAT_CMU_PERIC_SHARED0DIVE3_TBUCLK_GATE,\n\tGAT_CMU_PERIC_SHARED0DIVE4_GATE,\n\tGAT_CMU_PERIC_SHARED1DIV4_DMACLK_GATE,\n\tGAT_CMU_PERIC_SHARED1DIVE4_GATE,\n\tGAT_CMU_CMU_CMU_IPCLKPORT_PCLK,\n\tGAT_CMU_AXI2APB_CMU_IPCLKPORT_ACLK,\n\tGAT_CMU_NS_BRDG_CMU_IPCLKPORT_CLK__PSOC_CMU__CLK_CMU,\n\tGAT_CMU_SYSREG_CMU_IPCLKPORT_PCLK,\n};\n\nstatic const struct samsung_pll_rate_table pll_shared0_rate_table[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 2000000000U, 250, 3, 0),\n};\n\nstatic const struct samsung_pll_rate_table pll_shared1_rate_table[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 2400000000U, 200, 2, 0),\n};\n\nstatic const struct samsung_pll_rate_table pll_shared2_rate_table[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 2400000000U, 200, 2, 0),\n};\n\nstatic const struct samsung_pll_rate_table pll_shared3_rate_table[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 1800000000U, 150, 2, 0),\n};\n\nstatic const struct samsung_pll_clock cmu_pll_clks[] __initconst = {\n\tPLL(pll_142xx, 0, \"fout_pll_shared0\", \"fin_pll\", PLL_LOCKTIME_PLL_SHARED0,\n\t    PLL_CON0_PLL_SHARED0, pll_shared0_rate_table),\n\tPLL(pll_142xx, 0, \"fout_pll_shared1\", \"fin_pll\", PLL_LOCKTIME_PLL_SHARED1,\n\t    PLL_CON0_PLL_SHARED1, pll_shared1_rate_table),\n\tPLL(pll_142xx, 0, \"fout_pll_shared2\", \"fin_pll\", PLL_LOCKTIME_PLL_SHARED2,\n\t    PLL_CON0_PLL_SHARED2, pll_shared2_rate_table),\n\tPLL(pll_142xx, 0, \"fout_pll_shared3\", \"fin_pll\", PLL_LOCKTIME_PLL_SHARED3,\n\t    PLL_CON0_PLL_SHARED3, pll_shared3_rate_table),\n};\n\n \nPNAME(mout_cmu_shared0_pll_p) = { \"fin_pll\", \"fout_pll_shared0\" };\nPNAME(mout_cmu_shared1_pll_p) = { \"fin_pll\", \"fout_pll_shared1\" };\nPNAME(mout_cmu_shared2_pll_p) = { \"fin_pll\", \"fout_pll_shared2\" };\nPNAME(mout_cmu_shared3_pll_p) = { \"fin_pll\", \"fout_pll_shared3\" };\nPNAME(mout_cmu_cis0_clkmux_p) = { \"fin_pll\", \"dout_cmu_pll_shared0_div4\" };\nPNAME(mout_cmu_cis1_clkmux_p) = { \"fin_pll\", \"dout_cmu_pll_shared0_div4\" };\nPNAME(mout_cmu_cis2_clkmux_p) = { \"fin_pll\", \"dout_cmu_pll_shared0_div4\" };\nPNAME(mout_cmu_cpucl_switchmux_p) = { \"mout_cmu_pll_shared2\", \"mout_cmu_pll_shared0_mux\" };\nPNAME(mout_cmu_fsys1_aclk_mux_p) = { \"dout_cmu_pll_shared0_div4\", \"fin_pll\" };\nPNAME(mout_cmu_pll_shared0_mux_p) = { \"fin_pll\", \"mout_cmu_pll_shared0\" };\nPNAME(mout_cmu_pll_shared1_mux_p) = { \"fin_pll\", \"mout_cmu_pll_shared1\" };\n\nstatic const struct samsung_mux_clock cmu_mux_clks[] __initconst = {\n\tMUX(0, \"mout_cmu_pll_shared0\", mout_cmu_shared0_pll_p, PLL_CON0_PLL_SHARED0, 4, 1),\n\tMUX(0, \"mout_cmu_pll_shared1\", mout_cmu_shared1_pll_p, PLL_CON0_PLL_SHARED1, 4, 1),\n\tMUX(0, \"mout_cmu_pll_shared2\", mout_cmu_shared2_pll_p, PLL_CON0_PLL_SHARED2, 4, 1),\n\tMUX(0, \"mout_cmu_pll_shared3\", mout_cmu_shared3_pll_p, PLL_CON0_PLL_SHARED3, 4, 1),\n\tMUX(0, \"mout_cmu_cis0_clkmux\", mout_cmu_cis0_clkmux_p, MUX_CMU_CIS0_CLKMUX, 0, 1),\n\tMUX(0, \"mout_cmu_cis1_clkmux\", mout_cmu_cis1_clkmux_p, MUX_CMU_CIS1_CLKMUX, 0, 1),\n\tMUX(0, \"mout_cmu_cis2_clkmux\", mout_cmu_cis2_clkmux_p, MUX_CMU_CIS2_CLKMUX, 0, 1),\n\tMUX(0, \"mout_cmu_cpucl_switchmux\", mout_cmu_cpucl_switchmux_p,\n\t    MUX_CMU_CPUCL_SWITCHMUX, 0, 1),\n\tMUX(0, \"mout_cmu_fsys1_aclk_mux\", mout_cmu_fsys1_aclk_mux_p, MUX_CMU_FSYS1_ACLK_MUX, 0, 1),\n\tMUX(0, \"mout_cmu_pll_shared0_mux\", mout_cmu_pll_shared0_mux_p, MUX_PLL_SHARED0_MUX, 0, 1),\n\tMUX(0, \"mout_cmu_pll_shared1_mux\", mout_cmu_pll_shared1_mux_p, MUX_PLL_SHARED1_MUX, 0, 1),\n};\n\nstatic const struct samsung_div_clock cmu_div_clks[] __initconst = {\n\tDIV(0, \"dout_cmu_cis0_clk\", \"cmu_cis0_clkgate\", DIV_CMU_CIS0_CLK, 0, 4),\n\tDIV(0, \"dout_cmu_cis1_clk\", \"cmu_cis1_clkgate\", DIV_CMU_CIS1_CLK, 0, 4),\n\tDIV(0, \"dout_cmu_cis2_clk\", \"cmu_cis2_clkgate\", DIV_CMU_CIS2_CLK, 0, 4),\n\tDIV(0, \"dout_cmu_cmu_aclk\", \"dout_cmu_pll_shared1_div9\", DIV_CMU_CMU_ACLK, 0, 4),\n\tDIV(0, \"dout_cmu_cpucl_switch\", \"cmu_cpucl_switch_gate\", DIV_CMU_CPUCL_SWITCH, 0, 4),\n\tDIV(DOUT_CMU_FSYS0_SHARED0DIV4, \"dout_cmu_fsys0_shared0div4\", \"cmu_fsys0_shared0div4_gate\",\n\t    DIV_CMU_FSYS0_SHARED0DIV4, 0, 4),\n\tDIV(0, \"dout_cmu_fsys0_shared1div3\", \"cmu_fsys0_shared1div4_clk\",\n\t    DIV_CMU_FSYS0_SHARED1DIV3, 0, 4),\n\tDIV(DOUT_CMU_FSYS0_SHARED1DIV4, \"dout_cmu_fsys0_shared1div4\", \"cmu_fsys0_shared1div4_gate\",\n\t    DIV_CMU_FSYS0_SHARED1DIV4, 0, 4),\n\tDIV(DOUT_CMU_FSYS1_SHARED0DIV4, \"dout_cmu_fsys1_shared0div4\", \"cmu_fsys1_shared0div4_gate\",\n\t    DIV_CMU_FSYS1_SHARED0DIV4, 0, 4),\n\tDIV(DOUT_CMU_FSYS1_SHARED0DIV8, \"dout_cmu_fsys1_shared0div8\", \"cmu_fsys1_shared1div4_gate\",\n\t    DIV_CMU_FSYS1_SHARED0DIV8, 0, 4),\n\tDIV(DOUT_CMU_IMEM_ACLK, \"dout_cmu_imem_aclk\", \"cmu_imem_aclk_gate\",\n\t    DIV_CMU_IMEM_ACLK, 0, 4),\n\tDIV(DOUT_CMU_IMEM_DMACLK, \"dout_cmu_imem_dmaclk\", \"cmu_imem_dmaclk_gate\",\n\t    DIV_CMU_IMEM_DMACLK, 0, 4),\n\tDIV(DOUT_CMU_IMEM_TCUCLK, \"dout_cmu_imem_tcuclk\", \"cmu_imem_tcuclk_gate\",\n\t    DIV_CMU_IMEM_TCUCLK, 0, 4),\n\tDIV(DOUT_CMU_PERIC_SHARED0DIV20, \"dout_cmu_peric_shared0div20\",\n\t    \"cmu_peric_shared0dive4_gate\", DIV_CMU_PERIC_SHARED0DIV20, 0, 4),\n\tDIV(DOUT_CMU_PERIC_SHARED0DIV3_TBUCLK, \"dout_cmu_peric_shared0div3_tbuclk\",\n\t    \"cmu_peric_shared0dive3_tbuclk_gate\", DIV_CMU_PERIC_SHARED0DIV3_TBUCLK, 0, 4),\n\tDIV(DOUT_CMU_PERIC_SHARED1DIV36, \"dout_cmu_peric_shared1div36\",\n\t    \"cmu_peric_shared1dive4_gate\", DIV_CMU_PERIC_SHARED1DIV36, 0, 4),\n\tDIV(DOUT_CMU_PERIC_SHARED1DIV4_DMACLK, \"dout_cmu_peric_shared1div4_dmaclk\",\n\t    \"cmu_peric_shared1div4_dmaclk_gate\", DIV_CMU_PERIC_SHARED1DIV4_DMACLK, 0, 4),\n\tDIV(0, \"dout_cmu_pll_shared0_div2\", \"mout_cmu_pll_shared0_mux\",\n\t    DIV_PLL_SHARED0_DIV2, 0, 4),\n\tDIV(0, \"dout_cmu_pll_shared0_div3\", \"mout_cmu_pll_shared0_mux\",\n\t    DIV_PLL_SHARED0_DIV3, 0, 4),\n\tDIV(DOUT_CMU_PLL_SHARED0_DIV4, \"dout_cmu_pll_shared0_div4\", \"dout_cmu_pll_shared0_div2\",\n\t    DIV_PLL_SHARED0_DIV4, 0, 4),\n\tDIV(DOUT_CMU_PLL_SHARED0_DIV6, \"dout_cmu_pll_shared0_div6\", \"dout_cmu_pll_shared0_div3\",\n\t    DIV_PLL_SHARED0_DIV6, 0, 4),\n\tDIV(0, \"dout_cmu_pll_shared1_div3\", \"mout_cmu_pll_shared1_mux\",\n\t    DIV_PLL_SHARED1_DIV3, 0, 4),\n\tDIV(0, \"dout_cmu_pll_shared1_div36\", \"dout_cmu_pll_shared1_div9\",\n\t    DIV_PLL_SHARED1_DIV36, 0, 4),\n\tDIV(0, \"dout_cmu_pll_shared1_div4\", \"mout_cmu_pll_shared1_mux\",\n\t    DIV_PLL_SHARED1_DIV4, 0, 4),\n\tDIV(0, \"dout_cmu_pll_shared1_div9\", \"dout_cmu_pll_shared1_div3\",\n\t    DIV_PLL_SHARED1_DIV9, 0, 4),\n};\n\nstatic const struct samsung_gate_clock cmu_gate_clks[] __initconst = {\n\tGATE(0, \"cmu_cis0_clkgate\", \"mout_cmu_cis0_clkmux\", GAT_CMU_CIS0_CLKGATE, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_cis1_clkgate\", \"mout_cmu_cis1_clkmux\", GAT_CMU_CIS1_CLKGATE, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_cis2_clkgate\", \"mout_cmu_cis2_clkmux\", GAT_CMU_CIS2_CLKGATE, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(CMU_CPUCL_SWITCH_GATE, \"cmu_cpucl_switch_gate\", \"mout_cmu_cpucl_switchmux\",\n\t     GAT_CMU_CPUCL_SWITCH_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(GAT_CMU_FSYS0_SHARED0DIV4, \"cmu_fsys0_shared0div4_gate\", \"dout_cmu_pll_shared0_div4\",\n\t     GAT_CMU_FSYS0_SHARED0DIV4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_fsys0_shared1div4_clk\", \"dout_cmu_pll_shared1_div3\",\n\t     GAT_CMU_FSYS0_SHARED1DIV4_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_fsys0_shared1div4_gate\", \"dout_cmu_pll_shared1_div4\",\n\t     GAT_CMU_FSYS0_SHARED1DIV4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_fsys1_shared0div4_gate\", \"mout_cmu_fsys1_aclk_mux\",\n\t     GAT_CMU_FSYS1_SHARED0DIV4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_fsys1_shared1div4_gate\", \"dout_cmu_fsys1_shared0div4\",\n\t     GAT_CMU_FSYS1_SHARED1DIV4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_imem_aclk_gate\", \"dout_cmu_pll_shared1_div9\", GAT_CMU_IMEM_ACLK_GATE, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_imem_dmaclk_gate\", \"mout_cmu_pll_shared1_mux\", GAT_CMU_IMEM_DMACLK_GATE, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_imem_tcuclk_gate\", \"dout_cmu_pll_shared0_div3\", GAT_CMU_IMEM_TCUCLK_GATE, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_peric_shared0dive3_tbuclk_gate\", \"dout_cmu_pll_shared0_div3\",\n\t     GAT_CMU_PERIC_SHARED0DIVE3_TBUCLK_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_peric_shared0dive4_gate\", \"dout_cmu_pll_shared0_div4\",\n\t     GAT_CMU_PERIC_SHARED0DIVE4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_peric_shared1div4_dmaclk_gate\", \"dout_cmu_pll_shared1_div4\",\n\t     GAT_CMU_PERIC_SHARED1DIV4_DMACLK_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_peric_shared1dive4_gate\", \"dout_cmu_pll_shared1_div36\",\n\t     GAT_CMU_PERIC_SHARED1DIVE4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_uid_cmu_cmu_cmu_ipclkport_pclk\", \"dout_cmu_cmu_aclk\",\n\t     GAT_CMU_CMU_CMU_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_uid_axi2apb_cmu_ipclkport_aclk\", \"dout_cmu_cmu_aclk\",\n\t     GAT_CMU_AXI2APB_CMU_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_uid_ns_brdg_cmu_ipclkport_clk__psoc_cmu__clk_cmu\", \"dout_cmu_cmu_aclk\",\n\t     GAT_CMU_NS_BRDG_CMU_IPCLKPORT_CLK__PSOC_CMU__CLK_CMU, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cmu_uid_sysreg_cmu_ipclkport_pclk\", \"dout_cmu_cmu_aclk\",\n\t     GAT_CMU_SYSREG_CMU_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info cmu_cmu_info __initconst = {\n\t.pll_clks\t\t= cmu_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(cmu_pll_clks),\n\t.mux_clks\t\t= cmu_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(cmu_mux_clks),\n\t.div_clks\t\t= cmu_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(cmu_div_clks),\n\t.gate_clks\t\t= cmu_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(cmu_gate_clks),\n\t.nr_clk_ids\t\t= CMU_NR_CLK,\n\t.clk_regs\t\t= cmu_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(cmu_clk_regs),\n};\n\nstatic void __init fsd_clk_cmu_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &cmu_cmu_info);\n}\n\nCLK_OF_DECLARE(fsd_clk_cmu, \"tesla,fsd-clock-cmu\", fsd_clk_cmu_init);\n\n \n#define PLL_CON0_PERIC_DMACLK_MUX\t\t0x100\n#define PLL_CON0_PERIC_EQOS_BUSCLK_MUX\t\t0x120\n#define PLL_CON0_PERIC_PCLK_MUX\t\t\t0x140\n#define PLL_CON0_PERIC_TBUCLK_MUX\t\t0x160\n#define PLL_CON0_SPI_CLK\t\t\t0x180\n#define PLL_CON0_SPI_PCLK\t\t\t0x1a0\n#define PLL_CON0_UART_CLK\t\t\t0x1c0\n#define PLL_CON0_UART_PCLK\t\t\t0x1e0\n#define MUX_PERIC_EQOS_PHYRXCLK\t\t\t0x1000\n#define DIV_EQOS_BUSCLK\t\t\t\t0x1800\n#define DIV_PERIC_MCAN_CLK\t\t\t0x1804\n#define DIV_RGMII_CLK\t\t\t\t0x1808\n#define DIV_RII_CLK\t\t\t\t0x180c\n#define DIV_RMII_CLK\t\t\t\t0x1810\n#define DIV_SPI_CLK\t\t\t\t0x1814\n#define DIV_UART_CLK\t\t\t\t0x1818\n#define GAT_EQOS_TOP_IPCLKPORT_CLK_PTP_REF_I\t0x2000\n#define GAT_GPIO_PERIC_IPCLKPORT_OSCCLK\t\t0x2004\n#define GAT_PERIC_ADC0_IPCLKPORT_I_OSCCLK\t0x2008\n#define GAT_PERIC_CMU_PERIC_IPCLKPORT_PCLK\t0x200c\n#define GAT_PERIC_PWM0_IPCLKPORT_I_OSCCLK\t0x2010\n#define GAT_PERIC_PWM1_IPCLKPORT_I_OSCCLK\t0x2014\n#define GAT_ASYNC_APB_DMA0_IPCLKPORT_PCLKM\t0x2018\n#define GAT_ASYNC_APB_DMA0_IPCLKPORT_PCLKS\t0x201c\n#define GAT_ASYNC_APB_DMA1_IPCLKPORT_PCLKM\t0x2020\n#define GAT_ASYNC_APB_DMA1_IPCLKPORT_PCLKS\t0x2024\n#define GAT_AXI2APB_PERIC0_IPCLKPORT_ACLK\t0x2028\n#define GAT_AXI2APB_PERIC1_IPCLKPORT_ACLK\t0x202c\n#define GAT_AXI2APB_PERIC2_IPCLKPORT_ACLK\t0x2030\n#define GAT_BUS_D_PERIC_IPCLKPORT_DMACLK\t0x2034\n#define GAT_BUS_D_PERIC_IPCLKPORT_EQOSCLK\t0x2038\n#define GAT_BUS_D_PERIC_IPCLKPORT_MAINCLK\t0x203c\n#define GAT_BUS_P_PERIC_IPCLKPORT_EQOSCLK\t0x2040\n#define GAT_BUS_P_PERIC_IPCLKPORT_MAINCLK\t0x2044\n#define GAT_BUS_P_PERIC_IPCLKPORT_SMMUCLK\t0x2048\n#define GAT_EQOS_TOP_IPCLKPORT_ACLK_I\t\t0x204c\n#define GAT_EQOS_TOP_IPCLKPORT_CLK_RX_I\t\t0x2050\n#define GAT_EQOS_TOP_IPCLKPORT_HCLK_I\t\t0x2054\n#define GAT_EQOS_TOP_IPCLKPORT_RGMII_CLK_I\t0x2058\n#define GAT_EQOS_TOP_IPCLKPORT_RII_CLK_I\t0x205c\n#define GAT_EQOS_TOP_IPCLKPORT_RMII_CLK_I\t0x2060\n#define GAT_GPIO_PERIC_IPCLKPORT_PCLK\t\t0x2064\n#define GAT_NS_BRDG_PERIC_IPCLKPORT_CLK__PSOC_PERIC__CLK_PERIC_D\t0x2068\n#define GAT_NS_BRDG_PERIC_IPCLKPORT_CLK__PSOC_PERIC__CLK_PERIC_P\t0x206c\n#define GAT_PERIC_ADC0_IPCLKPORT_PCLK_S0\t0x2070\n#define GAT_PERIC_DMA0_IPCLKPORT_ACLK\t\t0x2074\n#define GAT_PERIC_DMA1_IPCLKPORT_ACLK\t\t0x2078\n#define GAT_PERIC_I2C0_IPCLKPORT_I_PCLK\t\t0x207c\n#define GAT_PERIC_I2C1_IPCLKPORT_I_PCLK\t\t0x2080\n#define GAT_PERIC_I2C2_IPCLKPORT_I_PCLK\t\t0x2084\n#define GAT_PERIC_I2C3_IPCLKPORT_I_PCLK\t\t0x2088\n#define GAT_PERIC_I2C4_IPCLKPORT_I_PCLK\t\t0x208c\n#define GAT_PERIC_I2C5_IPCLKPORT_I_PCLK\t\t0x2090\n#define GAT_PERIC_I2C6_IPCLKPORT_I_PCLK\t\t0x2094\n#define GAT_PERIC_I2C7_IPCLKPORT_I_PCLK\t\t0x2098\n#define GAT_PERIC_MCAN0_IPCLKPORT_CCLK\t\t0x209c\n#define GAT_PERIC_MCAN0_IPCLKPORT_PCLK\t\t0x20a0\n#define GAT_PERIC_MCAN1_IPCLKPORT_CCLK\t\t0x20a4\n#define GAT_PERIC_MCAN1_IPCLKPORT_PCLK\t\t0x20a8\n#define GAT_PERIC_MCAN2_IPCLKPORT_CCLK\t\t0x20ac\n#define GAT_PERIC_MCAN2_IPCLKPORT_PCLK\t\t0x20b0\n#define GAT_PERIC_MCAN3_IPCLKPORT_CCLK\t\t0x20b4\n#define GAT_PERIC_MCAN3_IPCLKPORT_PCLK\t\t0x20b8\n#define GAT_PERIC_PWM0_IPCLKPORT_I_PCLK_S0\t0x20bc\n#define GAT_PERIC_PWM1_IPCLKPORT_I_PCLK_S0\t0x20c0\n#define GAT_PERIC_SMMU_IPCLKPORT_CCLK\t\t0x20c4\n#define GAT_PERIC_SMMU_IPCLKPORT_PERIC_BCLK\t0x20c8\n#define GAT_PERIC_SPI0_IPCLKPORT_I_PCLK\t\t0x20cc\n#define GAT_PERIC_SPI0_IPCLKPORT_I_SCLK_SPI\t0x20d0\n#define GAT_PERIC_SPI1_IPCLKPORT_I_PCLK\t\t0x20d4\n#define GAT_PERIC_SPI1_IPCLKPORT_I_SCLK_SPI\t0x20d8\n#define GAT_PERIC_SPI2_IPCLKPORT_I_PCLK\t\t0x20dc\n#define GAT_PERIC_SPI2_IPCLKPORT_I_SCLK_SPI\t0x20e0\n#define GAT_PERIC_TDM0_IPCLKPORT_HCLK_M\t\t0x20e4\n#define GAT_PERIC_TDM0_IPCLKPORT_PCLK\t\t0x20e8\n#define GAT_PERIC_TDM1_IPCLKPORT_HCLK_M\t\t0x20ec\n#define GAT_PERIC_TDM1_IPCLKPORT_PCLK\t\t0x20f0\n#define GAT_PERIC_UART0_IPCLKPORT_I_SCLK_UART\t0x20f4\n#define GAT_PERIC_UART0_IPCLKPORT_PCLK\t\t0x20f8\n#define GAT_PERIC_UART1_IPCLKPORT_I_SCLK_UART\t0x20fc\n#define GAT_PERIC_UART1_IPCLKPORT_PCLK\t\t0x2100\n#define GAT_SYSREG_PERI_IPCLKPORT_PCLK\t\t0x2104\n\nstatic const unsigned long peric_clk_regs[] __initconst = {\n\tPLL_CON0_PERIC_DMACLK_MUX,\n\tPLL_CON0_PERIC_EQOS_BUSCLK_MUX,\n\tPLL_CON0_PERIC_PCLK_MUX,\n\tPLL_CON0_PERIC_TBUCLK_MUX,\n\tPLL_CON0_SPI_CLK,\n\tPLL_CON0_SPI_PCLK,\n\tPLL_CON0_UART_CLK,\n\tPLL_CON0_UART_PCLK,\n\tMUX_PERIC_EQOS_PHYRXCLK,\n\tDIV_EQOS_BUSCLK,\n\tDIV_PERIC_MCAN_CLK,\n\tDIV_RGMII_CLK,\n\tDIV_RII_CLK,\n\tDIV_RMII_CLK,\n\tDIV_SPI_CLK,\n\tDIV_UART_CLK,\n\tGAT_EQOS_TOP_IPCLKPORT_CLK_PTP_REF_I,\n\tGAT_GPIO_PERIC_IPCLKPORT_OSCCLK,\n\tGAT_PERIC_ADC0_IPCLKPORT_I_OSCCLK,\n\tGAT_PERIC_CMU_PERIC_IPCLKPORT_PCLK,\n\tGAT_PERIC_PWM0_IPCLKPORT_I_OSCCLK,\n\tGAT_PERIC_PWM1_IPCLKPORT_I_OSCCLK,\n\tGAT_ASYNC_APB_DMA0_IPCLKPORT_PCLKM,\n\tGAT_ASYNC_APB_DMA0_IPCLKPORT_PCLKS,\n\tGAT_ASYNC_APB_DMA1_IPCLKPORT_PCLKM,\n\tGAT_ASYNC_APB_DMA1_IPCLKPORT_PCLKS,\n\tGAT_AXI2APB_PERIC0_IPCLKPORT_ACLK,\n\tGAT_AXI2APB_PERIC1_IPCLKPORT_ACLK,\n\tGAT_AXI2APB_PERIC2_IPCLKPORT_ACLK,\n\tGAT_BUS_D_PERIC_IPCLKPORT_DMACLK,\n\tGAT_BUS_D_PERIC_IPCLKPORT_EQOSCLK,\n\tGAT_BUS_D_PERIC_IPCLKPORT_MAINCLK,\n\tGAT_BUS_P_PERIC_IPCLKPORT_EQOSCLK,\n\tGAT_BUS_P_PERIC_IPCLKPORT_MAINCLK,\n\tGAT_BUS_P_PERIC_IPCLKPORT_SMMUCLK,\n\tGAT_EQOS_TOP_IPCLKPORT_ACLK_I,\n\tGAT_EQOS_TOP_IPCLKPORT_CLK_RX_I,\n\tGAT_EQOS_TOP_IPCLKPORT_HCLK_I,\n\tGAT_EQOS_TOP_IPCLKPORT_RGMII_CLK_I,\n\tGAT_EQOS_TOP_IPCLKPORT_RII_CLK_I,\n\tGAT_EQOS_TOP_IPCLKPORT_RMII_CLK_I,\n\tGAT_GPIO_PERIC_IPCLKPORT_PCLK,\n\tGAT_NS_BRDG_PERIC_IPCLKPORT_CLK__PSOC_PERIC__CLK_PERIC_D,\n\tGAT_NS_BRDG_PERIC_IPCLKPORT_CLK__PSOC_PERIC__CLK_PERIC_P,\n\tGAT_PERIC_ADC0_IPCLKPORT_PCLK_S0,\n\tGAT_PERIC_DMA0_IPCLKPORT_ACLK,\n\tGAT_PERIC_DMA1_IPCLKPORT_ACLK,\n\tGAT_PERIC_I2C0_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C1_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C2_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C3_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C4_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C5_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C6_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_I2C7_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_MCAN0_IPCLKPORT_CCLK,\n\tGAT_PERIC_MCAN0_IPCLKPORT_PCLK,\n\tGAT_PERIC_MCAN1_IPCLKPORT_CCLK,\n\tGAT_PERIC_MCAN1_IPCLKPORT_PCLK,\n\tGAT_PERIC_MCAN2_IPCLKPORT_CCLK,\n\tGAT_PERIC_MCAN2_IPCLKPORT_PCLK,\n\tGAT_PERIC_MCAN3_IPCLKPORT_CCLK,\n\tGAT_PERIC_MCAN3_IPCLKPORT_PCLK,\n\tGAT_PERIC_PWM0_IPCLKPORT_I_PCLK_S0,\n\tGAT_PERIC_PWM1_IPCLKPORT_I_PCLK_S0,\n\tGAT_PERIC_SMMU_IPCLKPORT_CCLK,\n\tGAT_PERIC_SMMU_IPCLKPORT_PERIC_BCLK,\n\tGAT_PERIC_SPI0_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_SPI0_IPCLKPORT_I_SCLK_SPI,\n\tGAT_PERIC_SPI1_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_SPI1_IPCLKPORT_I_SCLK_SPI,\n\tGAT_PERIC_SPI2_IPCLKPORT_I_PCLK,\n\tGAT_PERIC_SPI2_IPCLKPORT_I_SCLK_SPI,\n\tGAT_PERIC_TDM0_IPCLKPORT_HCLK_M,\n\tGAT_PERIC_TDM0_IPCLKPORT_PCLK,\n\tGAT_PERIC_TDM1_IPCLKPORT_HCLK_M,\n\tGAT_PERIC_TDM1_IPCLKPORT_PCLK,\n\tGAT_PERIC_UART0_IPCLKPORT_I_SCLK_UART,\n\tGAT_PERIC_UART0_IPCLKPORT_PCLK,\n\tGAT_PERIC_UART1_IPCLKPORT_I_SCLK_UART,\n\tGAT_PERIC_UART1_IPCLKPORT_PCLK,\n\tGAT_SYSREG_PERI_IPCLKPORT_PCLK,\n};\n\nstatic const struct samsung_fixed_rate_clock peric_fixed_clks[] __initconst = {\n\tFRATE(PERIC_EQOS_PHYRXCLK, \"eqos_phyrxclk\", NULL, 0, 125000000),\n};\n\n \nPNAME(mout_peric_dmaclk_p) = { \"fin_pll\", \"cmu_peric_shared1div4_dmaclk_gate\" };\nPNAME(mout_peric_eqos_busclk_p) = { \"fin_pll\", \"dout_cmu_pll_shared0_div4\" };\nPNAME(mout_peric_pclk_p) = { \"fin_pll\", \"dout_cmu_peric_shared1div36\" };\nPNAME(mout_peric_tbuclk_p) = { \"fin_pll\", \"dout_cmu_peric_shared0div3_tbuclk\" };\nPNAME(mout_peric_spi_clk_p) = { \"fin_pll\", \"dout_cmu_peric_shared0div20\" };\nPNAME(mout_peric_spi_pclk_p) = { \"fin_pll\", \"dout_cmu_peric_shared1div36\" };\nPNAME(mout_peric_uart_clk_p) = { \"fin_pll\", \"dout_cmu_peric_shared1div4_dmaclk\" };\nPNAME(mout_peric_uart_pclk_p) = { \"fin_pll\", \"dout_cmu_peric_shared1div36\" };\nPNAME(mout_peric_eqos_phyrxclk_p) = { \"dout_peric_rgmii_clk\", \"eqos_phyrxclk\" };\n\nstatic const struct samsung_mux_clock peric_mux_clks[] __initconst = {\n\tMUX(0, \"mout_peric_dmaclk\", mout_peric_dmaclk_p, PLL_CON0_PERIC_DMACLK_MUX, 4, 1),\n\tMUX(0, \"mout_peric_eqos_busclk\", mout_peric_eqos_busclk_p,\n\t    PLL_CON0_PERIC_EQOS_BUSCLK_MUX, 4, 1),\n\tMUX(0, \"mout_peric_pclk\", mout_peric_pclk_p, PLL_CON0_PERIC_PCLK_MUX, 4, 1),\n\tMUX(0, \"mout_peric_tbuclk\", mout_peric_tbuclk_p, PLL_CON0_PERIC_TBUCLK_MUX, 4, 1),\n\tMUX(0, \"mout_peric_spi_clk\", mout_peric_spi_clk_p, PLL_CON0_SPI_CLK, 4, 1),\n\tMUX(0, \"mout_peric_spi_pclk\", mout_peric_spi_pclk_p, PLL_CON0_SPI_PCLK, 4, 1),\n\tMUX(0, \"mout_peric_uart_clk\", mout_peric_uart_clk_p, PLL_CON0_UART_CLK, 4, 1),\n\tMUX(0, \"mout_peric_uart_pclk\", mout_peric_uart_pclk_p, PLL_CON0_UART_PCLK, 4, 1),\n\tMUX(PERIC_EQOS_PHYRXCLK_MUX, \"mout_peric_eqos_phyrxclk\", mout_peric_eqos_phyrxclk_p,\n\t\tMUX_PERIC_EQOS_PHYRXCLK, 0, 1),\n};\n\nstatic const struct samsung_div_clock peric_div_clks[] __initconst = {\n\tDIV(0, \"dout_peric_eqos_busclk\", \"mout_peric_eqos_busclk\", DIV_EQOS_BUSCLK, 0, 4),\n\tDIV(0, \"dout_peric_mcan_clk\", \"mout_peric_dmaclk\", DIV_PERIC_MCAN_CLK, 0, 4),\n\tDIV(PERIC_DOUT_RGMII_CLK, \"dout_peric_rgmii_clk\", \"mout_peric_eqos_busclk\",\n\t\tDIV_RGMII_CLK, 0, 4),\n\tDIV(0, \"dout_peric_rii_clk\", \"dout_peric_rmii_clk\", DIV_RII_CLK, 0, 4),\n\tDIV(0, \"dout_peric_rmii_clk\", \"dout_peric_rgmii_clk\", DIV_RMII_CLK, 0, 4),\n\tDIV(0, \"dout_peric_spi_clk\", \"mout_peric_spi_clk\", DIV_SPI_CLK, 0, 6),\n\tDIV(0, \"dout_peric_uart_clk\", \"mout_peric_uart_clk\", DIV_UART_CLK, 0, 6),\n};\n\nstatic const struct samsung_gate_clock peric_gate_clks[] __initconst = {\n\tGATE(PERIC_EQOS_TOP_IPCLKPORT_CLK_PTP_REF_I, \"peric_eqos_top_ipclkport_clk_ptp_ref_i\",\n\t     \"fin_pll\", GAT_EQOS_TOP_IPCLKPORT_CLK_PTP_REF_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_gpio_peric_ipclkport_oscclk\", \"fin_pll\", GAT_GPIO_PERIC_IPCLKPORT_OSCCLK,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_ADCIF, \"peric_adc0_ipclkport_i_oscclk\", \"fin_pll\",\n\t     GAT_PERIC_ADC0_IPCLKPORT_I_OSCCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_cmu_peric_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_CMU_PERIC_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_pwm0_ipclkport_i_oscclk\", \"fin_pll\", GAT_PERIC_PWM0_IPCLKPORT_I_OSCCLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_pwm1_ipclkport_i_oscclk\", \"fin_pll\", GAT_PERIC_PWM1_IPCLKPORT_I_OSCCLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_async_apb_dma0_ipclkport_pclkm\", \"mout_peric_dmaclk\",\n\t     GAT_ASYNC_APB_DMA0_IPCLKPORT_PCLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_async_apb_dma0_ipclkport_pclks\", \"mout_peric_pclk\",\n\t     GAT_ASYNC_APB_DMA0_IPCLKPORT_PCLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_async_apb_dma1_ipclkport_pclkm\", \"mout_peric_dmaclk\",\n\t     GAT_ASYNC_APB_DMA1_IPCLKPORT_PCLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_async_apb_dma1_ipclkport_pclks\", \"mout_peric_pclk\",\n\t     GAT_ASYNC_APB_DMA1_IPCLKPORT_PCLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_axi2apb_peric0_ipclkport_aclk\", \"mout_peric_pclk\",\n\t     GAT_AXI2APB_PERIC0_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_axi2apb_peric1_ipclkport_aclk\", \"mout_peric_pclk\",\n\t     GAT_AXI2APB_PERIC1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_axi2apb_peric2_ipclkport_aclk\", \"mout_peric_pclk\",\n\t     GAT_AXI2APB_PERIC2_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_bus_d_peric_ipclkport_dmaclk\", \"mout_peric_dmaclk\",\n\t     GAT_BUS_D_PERIC_IPCLKPORT_DMACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_BUS_D_PERIC_IPCLKPORT_EQOSCLK, \"peric_bus_d_peric_ipclkport_eqosclk\",\n\t     \"dout_peric_eqos_busclk\", GAT_BUS_D_PERIC_IPCLKPORT_EQOSCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_bus_d_peric_ipclkport_mainclk\", \"mout_peric_tbuclk\",\n\t     GAT_BUS_D_PERIC_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_BUS_P_PERIC_IPCLKPORT_EQOSCLK, \"peric_bus_p_peric_ipclkport_eqosclk\",\n\t     \"dout_peric_eqos_busclk\", GAT_BUS_P_PERIC_IPCLKPORT_EQOSCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_bus_p_peric_ipclkport_mainclk\", \"mout_peric_pclk\",\n\t     GAT_BUS_P_PERIC_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_bus_p_peric_ipclkport_smmuclk\", \"mout_peric_tbuclk\",\n\t     GAT_BUS_P_PERIC_IPCLKPORT_SMMUCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_EQOS_TOP_IPCLKPORT_ACLK_I, \"peric_eqos_top_ipclkport_aclk_i\",\n\t     \"dout_peric_eqos_busclk\", GAT_EQOS_TOP_IPCLKPORT_ACLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_EQOS_TOP_IPCLKPORT_CLK_RX_I, \"peric_eqos_top_ipclkport_clk_rx_i\",\n\t     \"mout_peric_eqos_phyrxclk\", GAT_EQOS_TOP_IPCLKPORT_CLK_RX_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_EQOS_TOP_IPCLKPORT_HCLK_I, \"peric_eqos_top_ipclkport_hclk_i\",\n\t     \"dout_peric_eqos_busclk\", GAT_EQOS_TOP_IPCLKPORT_HCLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_EQOS_TOP_IPCLKPORT_RGMII_CLK_I, \"peric_eqos_top_ipclkport_rgmii_clk_i\",\n\t     \"dout_peric_rgmii_clk\", GAT_EQOS_TOP_IPCLKPORT_RGMII_CLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_eqos_top_ipclkport_rii_clk_i\", \"dout_peric_rii_clk\",\n\t     GAT_EQOS_TOP_IPCLKPORT_RII_CLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_eqos_top_ipclkport_rmii_clk_i\", \"dout_peric_rmii_clk\",\n\t     GAT_EQOS_TOP_IPCLKPORT_RMII_CLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_gpio_peric_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_GPIO_PERIC_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_ns_brdg_peric_ipclkport_clk__psoc_peric__clk_peric_d\", \"mout_peric_tbuclk\",\n\t     GAT_NS_BRDG_PERIC_IPCLKPORT_CLK__PSOC_PERIC__CLK_PERIC_D, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_ns_brdg_peric_ipclkport_clk__psoc_peric__clk_peric_p\", \"mout_peric_pclk\",\n\t     GAT_NS_BRDG_PERIC_IPCLKPORT_CLK__PSOC_PERIC__CLK_PERIC_P, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_adc0_ipclkport_pclk_s0\", \"mout_peric_pclk\",\n\t     GAT_PERIC_ADC0_IPCLKPORT_PCLK_S0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_DMA0_IPCLKPORT_ACLK, \"peric_dma0_ipclkport_aclk\", \"mout_peric_dmaclk\",\n\t     GAT_PERIC_DMA0_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_DMA1_IPCLKPORT_ACLK, \"peric_dma1_ipclkport_aclk\", \"mout_peric_dmaclk\",\n\t     GAT_PERIC_DMA1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C0, \"peric_i2c0_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C0_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C1, \"peric_i2c1_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C1_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C2, \"peric_i2c2_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C2_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C3, \"peric_i2c3_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C3_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C4, \"peric_i2c4_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C4_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C5, \"peric_i2c5_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C5_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C6, \"peric_i2c6_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C6_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_HSI2C7, \"peric_i2c7_ipclkport_i_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_I2C7_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN0_IPCLKPORT_CCLK, \"peric_mcan0_ipclkport_cclk\", \"dout_peric_mcan_clk\",\n\t     GAT_PERIC_MCAN0_IPCLKPORT_CCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN0_IPCLKPORT_PCLK, \"peric_mcan0_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_MCAN0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN1_IPCLKPORT_CCLK, \"peric_mcan1_ipclkport_cclk\", \"dout_peric_mcan_clk\",\n\t     GAT_PERIC_MCAN1_IPCLKPORT_CCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN1_IPCLKPORT_PCLK, \"peric_mcan1_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_MCAN1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN2_IPCLKPORT_CCLK, \"peric_mcan2_ipclkport_cclk\", \"dout_peric_mcan_clk\",\n\t     GAT_PERIC_MCAN2_IPCLKPORT_CCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN2_IPCLKPORT_PCLK, \"peric_mcan2_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_MCAN2_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN3_IPCLKPORT_CCLK, \"peric_mcan3_ipclkport_cclk\", \"dout_peric_mcan_clk\",\n\t     GAT_PERIC_MCAN3_IPCLKPORT_CCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_MCAN3_IPCLKPORT_PCLK, \"peric_mcan3_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_MCAN3_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PWM0_IPCLKPORT_I_PCLK_S0, \"peric_pwm0_ipclkport_i_pclk_s0\", \"mout_peric_pclk\",\n\t     GAT_PERIC_PWM0_IPCLKPORT_I_PCLK_S0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PWM1_IPCLKPORT_I_PCLK_S0, \"peric_pwm1_ipclkport_i_pclk_s0\", \"mout_peric_pclk\",\n\t     GAT_PERIC_PWM1_IPCLKPORT_I_PCLK_S0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_smmu_ipclkport_cclk\", \"mout_peric_tbuclk\",\n\t     GAT_PERIC_SMMU_IPCLKPORT_CCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_smmu_ipclkport_peric_bclk\", \"mout_peric_tbuclk\",\n\t     GAT_PERIC_SMMU_IPCLKPORT_PERIC_BCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_SPI0, \"peric_spi0_ipclkport_i_pclk\", \"mout_peric_spi_pclk\",\n\t     GAT_PERIC_SPI0_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_SCLK_SPI0, \"peric_spi0_ipclkport_i_sclk_spi\", \"dout_peric_spi_clk\",\n\t     GAT_PERIC_SPI0_IPCLKPORT_I_SCLK_SPI, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_SPI1, \"peric_spi1_ipclkport_i_pclk\", \"mout_peric_spi_pclk\",\n\t     GAT_PERIC_SPI1_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_SCLK_SPI1, \"peric_spi1_ipclkport_i_sclk_spi\", \"dout_peric_spi_clk\",\n\t     GAT_PERIC_SPI1_IPCLKPORT_I_SCLK_SPI, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_SPI2, \"peric_spi2_ipclkport_i_pclk\", \"mout_peric_spi_pclk\",\n\t     GAT_PERIC_SPI2_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_SCLK_SPI2, \"peric_spi2_ipclkport_i_sclk_spi\", \"dout_peric_spi_clk\",\n\t     GAT_PERIC_SPI2_IPCLKPORT_I_SCLK_SPI, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_HCLK_TDM0, \"peric_tdm0_ipclkport_hclk_m\", \"mout_peric_pclk\",\n\t     GAT_PERIC_TDM0_IPCLKPORT_HCLK_M, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_TDM0, \"peric_tdm0_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_TDM0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_HCLK_TDM1, \"peric_tdm1_ipclkport_hclk_m\", \"mout_peric_pclk\",\n\t     GAT_PERIC_TDM1_IPCLKPORT_HCLK_M, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_TDM1, \"peric_tdm1_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_PERIC_TDM1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_SCLK_UART0, \"peric_uart0_ipclkport_i_sclk_uart\", \"dout_peric_uart_clk\",\n\t     GAT_PERIC_UART0_IPCLKPORT_I_SCLK_UART, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_UART0, \"peric_uart0_ipclkport_pclk\", \"mout_peric_uart_pclk\",\n\t     GAT_PERIC_UART0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_SCLK_UART1, \"peric_uart1_ipclkport_i_sclk_uart\", \"dout_peric_uart_clk\",\n\t     GAT_PERIC_UART1_IPCLKPORT_I_SCLK_UART, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PERIC_PCLK_UART1, \"peric_uart1_ipclkport_pclk\", \"mout_peric_uart_pclk\",\n\t     GAT_PERIC_UART1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"peric_sysreg_peri_ipclkport_pclk\", \"mout_peric_pclk\",\n\t     GAT_SYSREG_PERI_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info peric_cmu_info __initconst = {\n\t.mux_clks\t\t= peric_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peric_mux_clks),\n\t.div_clks\t\t= peric_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(peric_div_clks),\n\t.gate_clks\t\t= peric_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peric_gate_clks),\n\t.fixed_clks\t\t= peric_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(peric_fixed_clks),\n\t.nr_clk_ids\t\t= PERIC_NR_CLK,\n\t.clk_regs\t\t= peric_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peric_clk_regs),\n\t.clk_name\t\t= \"dout_cmu_pll_shared0_div4\",\n};\n\n \n#define PLL_CON0_CLKCMU_FSYS0_UNIPRO\t\t0x100\n#define PLL_CON0_CLK_FSYS0_SLAVEBUSCLK\t\t0x140\n#define PLL_CON0_EQOS_RGMII_125_MUX1\t\t0x160\n#define DIV_CLK_UNIPRO\t\t\t\t0x1800\n#define DIV_EQS_RGMII_CLK_125\t\t\t0x1804\n#define DIV_PERIBUS_GRP\t\t\t\t0x1808\n#define DIV_EQOS_RII_CLK2O5\t\t\t0x180c\n#define DIV_EQOS_RMIICLK_25\t\t\t0x1810\n#define DIV_PCIE_PHY_OSCCLK\t\t\t0x1814\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_CLK_PTP_REF_I\t0x2004\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I\t0x2008\n#define GAT_FSYS0_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK\t0x200c\n#define GAT_FSYS0_GPIO_FSYS0_IPCLKPORT_OSCCLK\t0x2010\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_PLL_REFCLK_FROM_XO\t0x2014\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_PIPE_PAL_INST_0_I_IMMORTAL_CLK\t0x2018\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_AUX_CLK_SOC\t0x201c\n#define GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_MPHY_REFCLK_IXTAL24\t0x2020\n#define GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_MPHY_REFCLK_IXTAL26\t0x2024\n#define GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_MPHY_REFCLK_IXTAL24\t0x2028\n#define GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_MPHY_REFCLK_IXTAL26\t0x202c\n#define GAT_FSYS0_AHBBR_FSYS0_IPCLKPORT_HCLK\t0x2038\n#define GAT_FSYS0_AXI2APB_FSYS0_IPCLKPORT_ACLK\t0x203c\n#define GAT_FSYS0_BUS_D_FSYS0_IPCLKPORT_MAINCLK\t0x2040\n#define GAT_FSYS0_BUS_D_FSYS0_IPCLKPORT_PERICLK\t0x2044\n#define GAT_FSYS0_BUS_P_FSYS0_IPCLKPORT_MAINCLK\t0x2048\n#define GAT_FSYS0_BUS_P_FSYS0_IPCLKPORT_TCUCLK\t0x204c\n#define GAT_FSYS0_CPE425_IPCLKPORT_ACLK\t\t0x2050\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_ACLK_I\t0x2054\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_HCLK_I\t0x2058\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I\t0x205c\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_RII_CLK_I\t0x2060\n#define GAT_FSYS0_EQOS_TOP0_IPCLKPORT_RMII_CLK_I\t0x2064\n#define GAT_FSYS0_GPIO_FSYS0_IPCLKPORT_PCLK\t0x2068\n#define GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_D\t0x206c\n#define GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_D1\t0x2070\n#define GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_P\t0x2074\n#define GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_S\t0x2078\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_I_APB_PCLK\t0x207c\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_PLL_REFCLK_FROM_SYSPLL\t0x2080\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_PIPE_PAL_INST_0_I_APB_PCLK_0\t0x2084\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_DBI_ACLK_SOC\t0x2088\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK\t0x208c\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_MSTR_ACLK_SOC\t0x2090\n#define GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_SLV_ACLK_SOC\t0x2094\n#define GAT_FSYS0_SMMU_FSYS0_IPCLKPORT_CCLK\t0x2098\n#define GAT_FSYS0_SMMU_FSYS0_IPCLKPORT_FSYS0_BCLK\t0x209c\n#define GAT_FSYS0_SYSREG_FSYS0_IPCLKPORT_PCLK\t0x20a0\n#define GAT_FSYS0_UFS_TOP0_IPCLKPORT_HCLK_BUS\t0x20a4\n#define GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_ACLK\t0x20a8\n#define GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_CLK_UNIPRO\t0x20ac\n#define GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_FMP_CLK\t0x20b0\n#define GAT_FSYS0_UFS_TOP1_IPCLKPORT_HCLK_BUS\t0x20b4\n#define GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_ACLK\t0x20b8\n#define GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_CLK_UNIPRO\t0x20bc\n#define GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_FMP_CLK\t0x20c0\n#define GAT_FSYS0_RII_CLK_DIVGATE\t\t\t0x20d4\n\nstatic const unsigned long fsys0_clk_regs[] __initconst = {\n\tPLL_CON0_CLKCMU_FSYS0_UNIPRO,\n\tPLL_CON0_CLK_FSYS0_SLAVEBUSCLK,\n\tPLL_CON0_EQOS_RGMII_125_MUX1,\n\tDIV_CLK_UNIPRO,\n\tDIV_EQS_RGMII_CLK_125,\n\tDIV_PERIBUS_GRP,\n\tDIV_EQOS_RII_CLK2O5,\n\tDIV_EQOS_RMIICLK_25,\n\tDIV_PCIE_PHY_OSCCLK,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_CLK_PTP_REF_I,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I,\n\tGAT_FSYS0_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK,\n\tGAT_FSYS0_GPIO_FSYS0_IPCLKPORT_OSCCLK,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_PLL_REFCLK_FROM_XO,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_PIPE_PAL_INST_0_I_IMMORTAL_CLK,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_AUX_CLK_SOC,\n\tGAT_FSYS0_UFS_TOP0_IPCLKPORT_I_MPHY_REFCLK_IXTAL24,\n\tGAT_FSYS0_UFS_TOP0_IPCLKPORT_I_MPHY_REFCLK_IXTAL26,\n\tGAT_FSYS0_UFS_TOP1_IPCLKPORT_I_MPHY_REFCLK_IXTAL24,\n\tGAT_FSYS0_UFS_TOP1_IPCLKPORT_I_MPHY_REFCLK_IXTAL26,\n\tGAT_FSYS0_AHBBR_FSYS0_IPCLKPORT_HCLK,\n\tGAT_FSYS0_AXI2APB_FSYS0_IPCLKPORT_ACLK,\n\tGAT_FSYS0_BUS_D_FSYS0_IPCLKPORT_MAINCLK,\n\tGAT_FSYS0_BUS_D_FSYS0_IPCLKPORT_PERICLK,\n\tGAT_FSYS0_BUS_P_FSYS0_IPCLKPORT_MAINCLK,\n\tGAT_FSYS0_BUS_P_FSYS0_IPCLKPORT_TCUCLK,\n\tGAT_FSYS0_CPE425_IPCLKPORT_ACLK,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_ACLK_I,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_HCLK_I,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_RII_CLK_I,\n\tGAT_FSYS0_EQOS_TOP0_IPCLKPORT_RMII_CLK_I,\n\tGAT_FSYS0_GPIO_FSYS0_IPCLKPORT_PCLK,\n\tGAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_D,\n\tGAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_D1,\n\tGAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_P,\n\tGAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_S,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_I_APB_PCLK,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_PLL_REFCLK_FROM_SYSPLL,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_PIPE_PAL_INST_0_I_APB_PCLK_0,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_DBI_ACLK_SOC,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_MSTR_ACLK_SOC,\n\tGAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_SLV_ACLK_SOC,\n\tGAT_FSYS0_SMMU_FSYS0_IPCLKPORT_CCLK,\n\tGAT_FSYS0_SMMU_FSYS0_IPCLKPORT_FSYS0_BCLK,\n\tGAT_FSYS0_SYSREG_FSYS0_IPCLKPORT_PCLK,\n\tGAT_FSYS0_UFS_TOP0_IPCLKPORT_HCLK_BUS,\n\tGAT_FSYS0_UFS_TOP0_IPCLKPORT_I_ACLK,\n\tGAT_FSYS0_UFS_TOP0_IPCLKPORT_I_CLK_UNIPRO,\n\tGAT_FSYS0_UFS_TOP0_IPCLKPORT_I_FMP_CLK,\n\tGAT_FSYS0_UFS_TOP1_IPCLKPORT_HCLK_BUS,\n\tGAT_FSYS0_UFS_TOP1_IPCLKPORT_I_ACLK,\n\tGAT_FSYS0_UFS_TOP1_IPCLKPORT_I_CLK_UNIPRO,\n\tGAT_FSYS0_UFS_TOP1_IPCLKPORT_I_FMP_CLK,\n\tGAT_FSYS0_RII_CLK_DIVGATE,\n};\n\nstatic const struct samsung_fixed_rate_clock fsys0_fixed_clks[] __initconst = {\n\tFRATE(0, \"pad_eqos0_phyrxclk\", NULL, 0, 125000000),\n\tFRATE(0, \"i_mphy_refclk_ixtal26\", NULL, 0, 26000000),\n\tFRATE(0, \"xtal_clk_pcie_phy\", NULL, 0, 100000000),\n};\n\n \nPNAME(mout_fsys0_clkcmu_fsys0_unipro_p) = { \"fin_pll\", \"dout_cmu_pll_shared0_div6\" };\nPNAME(mout_fsys0_clk_fsys0_slavebusclk_p) = { \"fin_pll\", \"dout_cmu_fsys0_shared1div4\" };\nPNAME(mout_fsys0_eqos_rgmii_125_mux1_p) = { \"fin_pll\", \"dout_cmu_fsys0_shared0div4\" };\n\nstatic const struct samsung_mux_clock fsys0_mux_clks[] __initconst = {\n\tMUX(0, \"mout_fsys0_clkcmu_fsys0_unipro\", mout_fsys0_clkcmu_fsys0_unipro_p,\n\t    PLL_CON0_CLKCMU_FSYS0_UNIPRO, 4, 1),\n\tMUX(0, \"mout_fsys0_clk_fsys0_slavebusclk\", mout_fsys0_clk_fsys0_slavebusclk_p,\n\t    PLL_CON0_CLK_FSYS0_SLAVEBUSCLK, 4, 1),\n\tMUX(0, \"mout_fsys0_eqos_rgmii_125_mux1\", mout_fsys0_eqos_rgmii_125_mux1_p,\n\t    PLL_CON0_EQOS_RGMII_125_MUX1, 4, 1),\n};\n\nstatic const struct samsung_div_clock fsys0_div_clks[] __initconst = {\n\tDIV(0, \"dout_fsys0_clk_unipro\", \"mout_fsys0_clkcmu_fsys0_unipro\", DIV_CLK_UNIPRO, 0, 4),\n\tDIV(0, \"dout_fsys0_eqs_rgmii_clk_125\", \"mout_fsys0_eqos_rgmii_125_mux1\",\n\t    DIV_EQS_RGMII_CLK_125, 0, 4),\n\tDIV(FSYS0_DOUT_FSYS0_PERIBUS_GRP, \"dout_fsys0_peribus_grp\",\n\t    \"mout_fsys0_clk_fsys0_slavebusclk\", DIV_PERIBUS_GRP, 0, 4),\n\tDIV(0, \"dout_fsys0_eqos_rii_clk2o5\", \"fsys0_rii_clk_divgate\", DIV_EQOS_RII_CLK2O5, 0, 4),\n\tDIV(0, \"dout_fsys0_eqos_rmiiclk_25\", \"mout_fsys0_eqos_rgmii_125_mux1\",\n\t    DIV_EQOS_RMIICLK_25, 0, 5),\n\tDIV(0, \"dout_fsys0_pcie_phy_oscclk\", \"mout_fsys0_eqos_rgmii_125_mux1\",\n\t    DIV_PCIE_PHY_OSCCLK, 0, 4),\n};\n\nstatic const struct samsung_gate_clock fsys0_gate_clks[] __initconst = {\n\tGATE(FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I, \"fsys0_eqos_top0_ipclkport_clk_rx_i\",\n\t     \"pad_eqos0_phyrxclk\", GAT_FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_SUBCTRL_INST0_AUX_CLK_SOC,\n\t     \"fsys0_pcie_top_ipclkport_fsd_pcie_sub_ctrl_inst_0_aux_clk_soc\", \"fin_pll\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_AUX_CLK_SOC, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_fsys0_cmu_fsys0_ipclkport_pclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0,\n\t     \"fsys0_pcie_top_ipclkport_pcieg3_phy_x4_inst_0_pll_refclk_from_xo\",\n\t     \"xtal_clk_pcie_phy\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_PLL_REFCLK_FROM_XO, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS0_MPHY_REFCLK_IXTAL24, \"fsys0_ufs_top0_ipclkport_i_mphy_refclk_ixtal24\",\n\t     \"i_mphy_refclk_ixtal26\", GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_MPHY_REFCLK_IXTAL24, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS0_MPHY_REFCLK_IXTAL26, \"fsys0_ufs_top0_ipclkport_i_mphy_refclk_ixtal26\",\n\t     \"i_mphy_refclk_ixtal26\", GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_MPHY_REFCLK_IXTAL26, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS1_MPHY_REFCLK_IXTAL24, \"fsys0_ufs_top1_ipclkport_i_mphy_refclk_ixtal24\",\n\t     \"i_mphy_refclk_ixtal26\", GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_MPHY_REFCLK_IXTAL24, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS1_MPHY_REFCLK_IXTAL26, \"fsys0_ufs_top1_ipclkport_i_mphy_refclk_ixtal26\",\n\t     \"i_mphy_refclk_ixtal26\", GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_MPHY_REFCLK_IXTAL26, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_ahbbr_fsys0_ipclkport_hclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_AHBBR_FSYS0_IPCLKPORT_HCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_axi2apb_fsys0_ipclkport_aclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_AXI2APB_FSYS0_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_bus_d_fsys0_ipclkport_mainclk\", \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_BUS_D_FSYS0_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_bus_d_fsys0_ipclkport_periclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_BUS_D_FSYS0_IPCLKPORT_PERICLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_bus_p_fsys0_ipclkport_mainclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_BUS_P_FSYS0_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_bus_p_fsys0_ipclkport_tcuclk\", \"mout_fsys0_eqos_rgmii_125_mux1\",\n\t     GAT_FSYS0_BUS_P_FSYS0_IPCLKPORT_TCUCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_cpe425_ipclkport_aclk\", \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_CPE425_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(FSYS0_EQOS_TOP0_IPCLKPORT_ACLK_I, \"fsys0_eqos_top0_ipclkport_aclk_i\",\n\t     \"dout_fsys0_peribus_grp\", GAT_FSYS0_EQOS_TOP0_IPCLKPORT_ACLK_I, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(FSYS0_EQOS_TOP0_IPCLKPORT_HCLK_I, \"fsys0_eqos_top0_ipclkport_hclk_i\",\n\t     \"dout_fsys0_peribus_grp\", GAT_FSYS0_EQOS_TOP0_IPCLKPORT_HCLK_I, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I, \"fsys0_eqos_top0_ipclkport_rgmii_clk_i\",\n\t      \"dout_fsys0_eqs_rgmii_clk_125\", GAT_FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I, 21,\n\t      CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_eqos_top0_ipclkport_rii_clk_i\", \"dout_fsys0_eqos_rii_clk2o5\",\n\t     GAT_FSYS0_EQOS_TOP0_IPCLKPORT_RII_CLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_eqos_top0_ipclkport_rmii_clk_i\", \"dout_fsys0_eqos_rmiiclk_25\",\n\t     GAT_FSYS0_EQOS_TOP0_IPCLKPORT_RMII_CLK_I, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_gpio_fsys0_ipclkport_pclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_GPIO_FSYS0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_gpio_fsys0_ipclkport_oscclk\", \"fin_pll\",\n\t     GAT_FSYS0_GPIO_FSYS0_IPCLKPORT_OSCCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_ns_brdg_fsys0_ipclkport_clk__psoc_fsys0__clk_fsys0_d\",\n\t     \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_D, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_ns_brdg_fsys0_ipclkport_clk__psoc_fsys0__clk_fsys0_d1\",\n\t     \"mout_fsys0_eqos_rgmii_125_mux1\",\n\t     GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_D1, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_ns_brdg_fsys0_ipclkport_clk__psoc_fsys0__clk_fsys0_p\",\n\t     \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_P, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_ns_brdg_fsys0_ipclkport_clk__psoc_fsys0__clk_fsys0_s\",\n\t     \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_NS_BRDG_FSYS0_IPCLKPORT_CLK__PSOC_FSYS0__CLK_FSYS0_S, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_pcie_top_ipclkport_pcieg3_phy_x4_inst_0_i_apb_pclk\",\n\t     \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_I_APB_PCLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0,\n\t     \"fsys0_pcie_top_ipclkport_pcieg3_phy_x4_inst_0_pll_refclk_from_syspll\",\n\t     \"dout_fsys0_pcie_phy_oscclk\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_PCIEG3_PHY_X4_INST_0_PLL_REFCLK_FROM_SYSPLL,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_pcie_top_ipclkport_pipe_pal_inst_0_i_apb_pclk_0\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_PIPE_PAL_INST_0_I_APB_PCLK_0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_pcie_top_ipclkport_pipe_pal_inst_0_i_immortal_clk\", \"fin_pll\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_PIPE_PAL_INST_0_I_IMMORTAL_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_SUBCTRL_INST0_DBI_ACLK_SOC,\n\t     \"fsys0_pcie_top_ipclkport_fsd_pcie_sub_ctrl_inst_0_dbi_aclk_soc\",\n\t     \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_DBI_ACLK_SOC, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_pcie_top_ipclkport_fsd_pcie_sub_ctrl_inst_0_i_driver_apb_clk\",\n\t     \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_SUBCTRL_INST0_MSTR_ACLK_SOC,\n\t     \"fsys0_pcie_top_ipclkport_fsd_pcie_sub_ctrl_inst_0_mstr_aclk_soc\",\n\t     \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_MSTR_ACLK_SOC, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_SUBCTRL_INST0_SLV_ACLK_SOC,\n\t     \"fsys0_pcie_top_ipclkport_fsd_pcie_sub_ctrl_inst_0_slv_aclk_soc\",\n\t     \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_PCIE_TOP_IPCLKPORT_FSD_PCIE_SUB_CTRL_INST_0_SLV_ACLK_SOC, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_smmu_fsys0_ipclkport_cclk\", \"mout_fsys0_eqos_rgmii_125_mux1\",\n\t     GAT_FSYS0_SMMU_FSYS0_IPCLKPORT_CCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_smmu_fsys0_ipclkport_fsys0_bclk\", \"mout_fsys0_clk_fsys0_slavebusclk\",\n\t     GAT_FSYS0_SMMU_FSYS0_IPCLKPORT_FSYS0_BCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_sysreg_fsys0_ipclkport_pclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_SYSREG_FSYS0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS0_TOP0_HCLK_BUS, \"fsys0_ufs_top0_ipclkport_hclk_bus\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_UFS_TOP0_IPCLKPORT_HCLK_BUS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS0_TOP0_ACLK, \"fsys0_ufs_top0_ipclkport_i_aclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS0_TOP0_CLK_UNIPRO, \"fsys0_ufs_top0_ipclkport_i_clk_unipro\", \"dout_fsys0_clk_unipro\",\n\t     GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_CLK_UNIPRO, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS0_TOP0_FMP_CLK, \"fsys0_ufs_top0_ipclkport_i_fmp_clk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_UFS_TOP0_IPCLKPORT_I_FMP_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS1_TOP1_HCLK_BUS, \"fsys0_ufs_top1_ipclkport_hclk_bus\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_UFS_TOP1_IPCLKPORT_HCLK_BUS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS1_TOP1_ACLK, \"fsys0_ufs_top1_ipclkport_i_aclk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS1_TOP1_CLK_UNIPRO, \"fsys0_ufs_top1_ipclkport_i_clk_unipro\", \"dout_fsys0_clk_unipro\",\n\t     GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_CLK_UNIPRO, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(UFS1_TOP1_FMP_CLK, \"fsys0_ufs_top1_ipclkport_i_fmp_clk\", \"dout_fsys0_peribus_grp\",\n\t     GAT_FSYS0_UFS_TOP1_IPCLKPORT_I_FMP_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys0_rii_clk_divgate\", \"dout_fsys0_eqos_rmiiclk_25\", GAT_FSYS0_RII_CLK_DIVGATE,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(FSYS0_EQOS_TOP0_IPCLKPORT_CLK_PTP_REF_I, \"fsys0_eqos_top0_ipclkport_clk_ptp_ref_i\",\n\t     \"fin_pll\", GAT_FSYS0_EQOS_TOP0_IPCLKPORT_CLK_PTP_REF_I, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info fsys0_cmu_info __initconst = {\n\t.mux_clks\t\t= fsys0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys0_mux_clks),\n\t.div_clks\t\t= fsys0_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(fsys0_div_clks),\n\t.gate_clks\t\t= fsys0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys0_gate_clks),\n\t.fixed_clks\t\t= fsys0_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(fsys0_fixed_clks),\n\t.nr_clk_ids\t\t= FSYS0_NR_CLK,\n\t.clk_regs\t\t= fsys0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys0_clk_regs),\n\t.clk_name\t\t= \"dout_cmu_fsys0_shared1div4\",\n};\n\n \n#define PLL_CON0_ACLK_FSYS1_BUSP_MUX\t\t\t0x100\n#define PLL_CON0_PCLKL_FSYS1_BUSP_MUX\t\t\t0x180\n#define DIV_CLK_FSYS1_PHY0_OSCCLK\t\t\t0x1800\n#define DIV_CLK_FSYS1_PHY1_OSCCLK\t\t\t0x1804\n#define GAT_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK\t0x2000\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_AUXCLK\t\t0x2004\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_SOC_REF_CLK\t0x2008\n#define GAT_FSYS1_PCIE_LINK1_IPCLKPORT_AUXCLK\t\t0x200c\n#define GAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_REF_XTAL\t0x202c\n#define GAT_FSYS1_PHY0_OSCCLLK\t\t\t\t0x2034\n#define GAT_FSYS1_PHY1_OSCCLK\t\t\t\t0x2038\n#define GAT_FSYS1_AXI2APB_FSYS1_IPCLKPORT_ACLK\t\t0x203c\n#define GAT_FSYS1_BUS_D0_FSYS1_IPCLKPORT_MAINCLK\t0x2040\n#define GAT_FSYS1_BUS_S0_FSYS1_IPCLKPORT_M250CLK\t0x2048\n#define GAT_FSYS1_BUS_S0_FSYS1_IPCLKPORT_MAINCLK\t0x204c\n#define GAT_FSYS1_CPE425_0_FSYS1_IPCLKPORT_ACLK\t\t0x2054\n#define GAT_FSYS1_NS_BRDG_FSYS1_IPCLKPORT_CLK__PSOC_FSYS1__CLK_FSYS1_D0\t0x205c\n#define GAT_FSYS1_NS_BRDG_FSYS1_IPCLKPORT_CLK__PSOC_FSYS1__CLK_FSYS1_S0\t0x2064\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_DBI_ACLK\t\t0x206c\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_APB_CLK\t0x2070\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_DRIVER_APB_CLK\t0x2074\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_MSTR_ACLK\t0x2078\n#define GAT_FSYS1_PCIE_LINK0_IPCLKPORT_SLV_ACLK\t\t0x207c\n#define GAT_FSYS1_PCIE_LINK1_IPCLKPORT_DBI_ACLK\t\t0x2080\n#define GAT_FSYS1_PCIE_LINK1_IPCLKPORT_I_DRIVER_APB_CLK\t0x2084\n#define GAT_FSYS1_PCIE_LINK1_IPCLKPORT_MSTR_ACLK\t0x2088\n#define GAT_FSYS1_PCIE_LINK1_IPCLKPORT_SLV_ACLK\t\t0x208c\n#define GAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_APB_CLK\t\t0x20a4\n#define GAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_REF_SOC_PLL\t0x20a8\n#define GAT_FSYS1_SYSREG_FSYS1_IPCLKPORT_PCLK\t\t0x20b4\n#define GAT_FSYS1_TBU0_FSYS1_IPCLKPORT_ACLK\t\t0x20b8\n\nstatic const unsigned long fsys1_clk_regs[] __initconst = {\n\tPLL_CON0_ACLK_FSYS1_BUSP_MUX,\n\tPLL_CON0_PCLKL_FSYS1_BUSP_MUX,\n\tDIV_CLK_FSYS1_PHY0_OSCCLK,\n\tDIV_CLK_FSYS1_PHY1_OSCCLK,\n\tGAT_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_AUXCLK,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_SOC_REF_CLK,\n\tGAT_FSYS1_PCIE_LINK1_IPCLKPORT_AUXCLK,\n\tGAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_REF_XTAL,\n\tGAT_FSYS1_PHY0_OSCCLLK,\n\tGAT_FSYS1_PHY1_OSCCLK,\n\tGAT_FSYS1_AXI2APB_FSYS1_IPCLKPORT_ACLK,\n\tGAT_FSYS1_BUS_D0_FSYS1_IPCLKPORT_MAINCLK,\n\tGAT_FSYS1_BUS_S0_FSYS1_IPCLKPORT_M250CLK,\n\tGAT_FSYS1_BUS_S0_FSYS1_IPCLKPORT_MAINCLK,\n\tGAT_FSYS1_CPE425_0_FSYS1_IPCLKPORT_ACLK,\n\tGAT_FSYS1_NS_BRDG_FSYS1_IPCLKPORT_CLK__PSOC_FSYS1__CLK_FSYS1_D0,\n\tGAT_FSYS1_NS_BRDG_FSYS1_IPCLKPORT_CLK__PSOC_FSYS1__CLK_FSYS1_S0,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_DBI_ACLK,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_APB_CLK,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_DRIVER_APB_CLK,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_MSTR_ACLK,\n\tGAT_FSYS1_PCIE_LINK0_IPCLKPORT_SLV_ACLK,\n\tGAT_FSYS1_PCIE_LINK1_IPCLKPORT_DBI_ACLK,\n\tGAT_FSYS1_PCIE_LINK1_IPCLKPORT_I_DRIVER_APB_CLK,\n\tGAT_FSYS1_PCIE_LINK1_IPCLKPORT_MSTR_ACLK,\n\tGAT_FSYS1_PCIE_LINK1_IPCLKPORT_SLV_ACLK,\n\tGAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_APB_CLK,\n\tGAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_REF_SOC_PLL,\n\tGAT_FSYS1_SYSREG_FSYS1_IPCLKPORT_PCLK,\n\tGAT_FSYS1_TBU0_FSYS1_IPCLKPORT_ACLK,\n};\n\nstatic const struct samsung_fixed_rate_clock fsys1_fixed_clks[] __initconst = {\n\tFRATE(0, \"clk_fsys1_phy0_ref\", NULL, 0, 100000000),\n\tFRATE(0, \"clk_fsys1_phy1_ref\", NULL, 0, 100000000),\n};\n\n \nPNAME(mout_fsys1_pclkl_fsys1_busp_mux_p) = { \"fin_pll\", \"dout_cmu_fsys1_shared0div8\" };\nPNAME(mout_fsys1_aclk_fsys1_busp_mux_p) = { \"fin_pll\", \"dout_cmu_fsys1_shared0div4\" };\n\nstatic const struct samsung_mux_clock fsys1_mux_clks[] __initconst = {\n\tMUX(0, \"mout_fsys1_pclkl_fsys1_busp_mux\", mout_fsys1_pclkl_fsys1_busp_mux_p,\n\t    PLL_CON0_PCLKL_FSYS1_BUSP_MUX, 4, 1),\n\tMUX(0, \"mout_fsys1_aclk_fsys1_busp_mux\", mout_fsys1_aclk_fsys1_busp_mux_p,\n\t    PLL_CON0_ACLK_FSYS1_BUSP_MUX, 4, 1),\n};\n\nstatic const struct samsung_div_clock fsys1_div_clks[] __initconst = {\n\tDIV(0, \"dout_fsys1_clk_fsys1_phy0_oscclk\", \"fsys1_phy0_osccllk\",\n\t    DIV_CLK_FSYS1_PHY0_OSCCLK, 0, 4),\n\tDIV(0, \"dout_fsys1_clk_fsys1_phy1_oscclk\", \"fsys1_phy1_oscclk\",\n\t    DIV_CLK_FSYS1_PHY1_OSCCLK, 0, 4),\n};\n\nstatic const struct samsung_gate_clock fsys1_gate_clks[] __initconst = {\n\tGATE(0, \"fsys1_cmu_fsys1_ipclkport_pclk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_phy0_ipclkport_i_ref_xtal\", \"clk_fsys1_phy0_ref\",\n\t     GAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_REF_XTAL, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_phy0_osccllk\", \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_PHY0_OSCCLLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_phy1_oscclk\", \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_PHY1_OSCCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_axi2apb_fsys1_ipclkport_aclk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_AXI2APB_FSYS1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_bus_d0_fsys1_ipclkport_mainclk\", \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_BUS_D0_FSYS1_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_bus_s0_fsys1_ipclkport_m250clk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_BUS_S0_FSYS1_IPCLKPORT_M250CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_bus_s0_fsys1_ipclkport_mainclk\", \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_BUS_S0_FSYS1_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_cpe425_0_fsys1_ipclkport_aclk\", \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_CPE425_0_FSYS1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_ns_brdg_fsys1_ipclkport_clk__psoc_fsys1__clk_fsys1_d0\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_NS_BRDG_FSYS1_IPCLKPORT_CLK__PSOC_FSYS1__CLK_FSYS1_D0, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_ns_brdg_fsys1_ipclkport_clk__psoc_fsys1__clk_fsys1_s0\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_NS_BRDG_FSYS1_IPCLKPORT_CLK__PSOC_FSYS1__CLK_FSYS1_S0, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK0_IPCLKPORT_DBI_ACLK, \"fsys1_pcie_link0_ipclkport_dbi_aclk\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\", GAT_FSYS1_PCIE_LINK0_IPCLKPORT_DBI_ACLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_link0_ipclkport_i_apb_clk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_APB_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_link0_ipclkport_i_soc_ref_clk\", \"fin_pll\",\n\t     GAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_SOC_REF_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_link0_ipclkport_i_driver_apb_clk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_PCIE_LINK0_IPCLKPORT_I_DRIVER_APB_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK0_IPCLKPORT_MSTR_ACLK, \"fsys1_pcie_link0_ipclkport_mstr_aclk\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\", GAT_FSYS1_PCIE_LINK0_IPCLKPORT_MSTR_ACLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK0_IPCLKPORT_SLV_ACLK, \"fsys1_pcie_link0_ipclkport_slv_aclk\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\", GAT_FSYS1_PCIE_LINK0_IPCLKPORT_SLV_ACLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK1_IPCLKPORT_DBI_ACLK, \"fsys1_pcie_link1_ipclkport_dbi_aclk\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\", GAT_FSYS1_PCIE_LINK1_IPCLKPORT_DBI_ACLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_link1_ipclkport_i_driver_apb_clk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_PCIE_LINK1_IPCLKPORT_I_DRIVER_APB_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK1_IPCLKPORT_MSTR_ACLK, \"fsys1_pcie_link1_ipclkport_mstr_aclk\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\", GAT_FSYS1_PCIE_LINK1_IPCLKPORT_MSTR_ACLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK1_IPCLKPORT_SLV_ACLK, \"fsys1_pcie_link1_ipclkport_slv_aclk\",\n\t     \"mout_fsys1_aclk_fsys1_busp_mux\", GAT_FSYS1_PCIE_LINK1_IPCLKPORT_SLV_ACLK, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_phy0_ipclkport_i_apb_clk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_APB_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK0_IPCLKPORT_AUX_ACLK, \"fsys1_pcie_link0_ipclkport_auxclk\", \"fin_pll\",\n\t     GAT_FSYS1_PCIE_LINK0_IPCLKPORT_AUXCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(PCIE_LINK1_IPCLKPORT_AUX_ACLK, \"fsys1_pcie_link1_ipclkport_auxclk\", \"fin_pll\",\n\t     GAT_FSYS1_PCIE_LINK1_IPCLKPORT_AUXCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_pcie_phy0_ipclkport_i_ref_soc_pll\", \"dout_fsys1_clk_fsys1_phy0_oscclk\",\n\t     GAT_FSYS1_PCIE_PHY0_IPCLKPORT_I_REF_SOC_PLL, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_sysreg_fsys1_ipclkport_pclk\", \"mout_fsys1_pclkl_fsys1_busp_mux\",\n\t     GAT_FSYS1_SYSREG_FSYS1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"fsys1_tbu0_fsys1_ipclkport_aclk\", \"mout_fsys1_aclk_fsys1_busp_mux\",\n\t     GAT_FSYS1_TBU0_FSYS1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info fsys1_cmu_info __initconst = {\n\t.mux_clks\t\t= fsys1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys1_mux_clks),\n\t.div_clks\t\t= fsys1_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(fsys1_div_clks),\n\t.gate_clks\t\t= fsys1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys1_gate_clks),\n\t.fixed_clks\t\t= fsys1_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(fsys1_fixed_clks),\n\t.nr_clk_ids\t\t= FSYS1_NR_CLK,\n\t.clk_regs\t\t= fsys1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys1_clk_regs),\n\t.clk_name\t\t= \"dout_cmu_fsys1_shared0div4\",\n};\n\n \n#define PLL_CON0_CLK_IMEM_ACLK\t\t\t\t0x100\n#define PLL_CON0_CLK_IMEM_INTMEMCLK\t\t\t0x120\n#define PLL_CON0_CLK_IMEM_TCUCLK\t\t\t0x140\n#define DIV_OSCCLK_IMEM_TMUTSCLK\t\t\t0x1800\n#define GAT_IMEM_IMEM_CMU_IMEM_IPCLKPORT_PCLK\t\t0x2000\n#define GAT_IMEM_MCT_IPCLKPORT_OSCCLK__ALO\t\t0x2004\n#define GAT_IMEM_OTP_CON_TOP_IPCLKPORT_I_OSCCLK\t\t0x2008\n#define GAT_IMEM_RSTNSYNC_OSCCLK_IPCLKPORT_CLK\t\t0x200c\n#define GAT_IMEM_TMU_CPU0_IPCLKPORT_I_CLK\t\t0x2010\n#define GAT_IMEM_TMU_CPU0_IPCLKPORT_I_CLK_TS\t\t0x2014\n#define GAT_IMEM_TMU_CPU2_IPCLKPORT_I_CLK\t\t0x2018\n#define GAT_IMEM_TMU_CPU2_IPCLKPORT_I_CLK_TS\t\t0x201c\n#define GAT_IMEM_TMU_GPU_IPCLKPORT_I_CLK\t\t0x2020\n#define GAT_IMEM_TMU_GPU_IPCLKPORT_I_CLK_TS\t\t0x2024\n#define GAT_IMEM_TMU_GT_IPCLKPORT_I_CLK\t\t\t0x2028\n#define GAT_IMEM_TMU_GT_IPCLKPORT_I_CLK_TS\t\t0x202c\n#define GAT_IMEM_TMU_TOP_IPCLKPORT_I_CLK\t\t0x2030\n#define GAT_IMEM_TMU_TOP_IPCLKPORT_I_CLK_TS\t\t0x2034\n#define GAT_IMEM_WDT0_IPCLKPORT_CLK\t\t\t0x2038\n#define GAT_IMEM_WDT1_IPCLKPORT_CLK\t\t\t0x203c\n#define GAT_IMEM_WDT2_IPCLKPORT_CLK\t\t\t0x2040\n#define GAT_IMEM_ADM_AXI4ST_I0_IMEM_IPCLKPORT_ACLKM\t0x2044\n#define GAT_IMEM_ADM_AXI4ST_I1_IMEM_IPCLKPORT_ACLKM\t0x2048\n#define GAT_IMEM_ADM_AXI4ST_I2_IMEM_IPCLKPORT_ACLKM\t0x204c\n#define GAT_IMEM_ADS_AXI4ST_I0_IMEM_IPCLKPORT_ACLKS\t0x2050\n#define GAT_IMEM_ADS_AXI4ST_I1_IMEM_IPCLKPORT_ACLKS\t0x2054\n#define GAT_IMEM_ADS_AXI4ST_I2_IMEM_IPCLKPORT_ACLKS\t0x2058\n#define GAT_IMEM_ASYNC_DMA0_IPCLKPORT_PCLKM\t\t0x205c\n#define GAT_IMEM_ASYNC_DMA0_IPCLKPORT_PCLKS\t\t0x2060\n#define GAT_IMEM_ASYNC_DMA1_IPCLKPORT_PCLKM\t\t0x2064\n#define GAT_IMEM_ASYNC_DMA1_IPCLKPORT_PCLKS\t\t0x2068\n#define GAT_IMEM_AXI2APB_IMEMP0_IPCLKPORT_ACLK\t\t0x206c\n#define GAT_IMEM_AXI2APB_IMEMP1_IPCLKPORT_ACLK\t\t0x2070\n#define GAT_IMEM_BUS_D_IMEM_IPCLKPORT_MAINCLK\t\t0x2074\n#define GAT_IMEM_BUS_P_IMEM_IPCLKPORT_MAINCLK\t\t0x2078\n#define GAT_IMEM_BUS_P_IMEM_IPCLKPORT_PERICLK\t\t0x207c\n#define GAT_IMEM_BUS_P_IMEM_IPCLKPORT_TCUCLK\t\t0x2080\n#define GAT_IMEM_DMA0_IPCLKPORT_ACLK\t\t\t0x2084\n#define GAT_IMEM_DMA1_IPCLKPORT_ACLK\t\t\t0x2088\n#define GAT_IMEM_GIC500_INPUT_SYNC_IPCLKPORT_CLK\t0x208c\n#define GAT_IMEM_GIC_IPCLKPORT_CLK\t\t\t0x2090\n#define GAT_IMEM_INTMEM_IPCLKPORT_ACLK\t\t\t0x2094\n#define GAT_IMEM_MAILBOX_SCS_CA72_IPCLKPORT_PCLK\t0x2098\n#define GAT_IMEM_MAILBOX_SMS_CA72_IPCLKPORT_PCLK\t0x209c\n#define GAT_IMEM_MCT_IPCLKPORT_PCLK\t\t\t0x20a0\n#define GAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSCO_IMEM__CLK_IMEM_D\t0x20a4\n#define GAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSCO_IMEM__CLK_IMEM_TCU\t0x20a8\n#define GAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSOC_IMEM__CLK_IMEM_P\t0x20ac\n#define GAT_IMEM_OTP_CON_TOP_IPCLKPORT_PCLK\t\t0x20b0\n#define GAT_IMEM_RSTNSYNC_ACLK_IPCLKPORT_CLK\t\t0x20b4\n#define GAT_IMEM_RSTNSYNC_INTMEMCLK_IPCLKPORT_CLK\t0x20b8\n#define GAT_IMEM_RSTNSYNC_TCUCLK_IPCLKPORT_CLK\t\t0x20bc\n#define GAT_IMEM_SFRIF_TMU0_IMEM_IPCLKPORT_PCLK\t\t0x20c0\n#define GAT_IMEM_SFRIF_TMU1_IMEM_IPCLKPORT_PCLK\t\t0x20c4\n#define GAT_IMEM_SYSREG_IMEM_IPCLKPORT_PCLK\t\t0x20c8\n#define GAT_IMEM_TBU_IMEM_IPCLKPORT_ACLK\t\t0x20cc\n#define GAT_IMEM_TCU_IPCLKPORT_ACLK\t\t\t0x20d0\n#define GAT_IMEM_WDT0_IPCLKPORT_PCLK\t\t\t0x20d4\n#define GAT_IMEM_WDT1_IPCLKPORT_PCLK\t\t\t0x20d8\n#define GAT_IMEM_WDT2_IPCLKPORT_PCLK\t\t\t0x20dc\n\nstatic const unsigned long imem_clk_regs[] __initconst = {\n\tPLL_CON0_CLK_IMEM_ACLK,\n\tPLL_CON0_CLK_IMEM_INTMEMCLK,\n\tPLL_CON0_CLK_IMEM_TCUCLK,\n\tDIV_OSCCLK_IMEM_TMUTSCLK,\n\tGAT_IMEM_IMEM_CMU_IMEM_IPCLKPORT_PCLK,\n\tGAT_IMEM_MCT_IPCLKPORT_OSCCLK__ALO,\n\tGAT_IMEM_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,\n\tGAT_IMEM_RSTNSYNC_OSCCLK_IPCLKPORT_CLK,\n\tGAT_IMEM_TMU_CPU0_IPCLKPORT_I_CLK,\n\tGAT_IMEM_TMU_CPU0_IPCLKPORT_I_CLK_TS,\n\tGAT_IMEM_TMU_CPU2_IPCLKPORT_I_CLK,\n\tGAT_IMEM_TMU_CPU2_IPCLKPORT_I_CLK_TS,\n\tGAT_IMEM_TMU_GPU_IPCLKPORT_I_CLK,\n\tGAT_IMEM_TMU_GPU_IPCLKPORT_I_CLK_TS,\n\tGAT_IMEM_TMU_GT_IPCLKPORT_I_CLK,\n\tGAT_IMEM_TMU_GT_IPCLKPORT_I_CLK_TS,\n\tGAT_IMEM_TMU_TOP_IPCLKPORT_I_CLK,\n\tGAT_IMEM_TMU_TOP_IPCLKPORT_I_CLK_TS,\n\tGAT_IMEM_WDT0_IPCLKPORT_CLK,\n\tGAT_IMEM_WDT1_IPCLKPORT_CLK,\n\tGAT_IMEM_WDT2_IPCLKPORT_CLK,\n\tGAT_IMEM_ADM_AXI4ST_I0_IMEM_IPCLKPORT_ACLKM,\n\tGAT_IMEM_ADM_AXI4ST_I1_IMEM_IPCLKPORT_ACLKM,\n\tGAT_IMEM_ADM_AXI4ST_I2_IMEM_IPCLKPORT_ACLKM,\n\tGAT_IMEM_ADS_AXI4ST_I0_IMEM_IPCLKPORT_ACLKS,\n\tGAT_IMEM_ADS_AXI4ST_I1_IMEM_IPCLKPORT_ACLKS,\n\tGAT_IMEM_ADS_AXI4ST_I2_IMEM_IPCLKPORT_ACLKS,\n\tGAT_IMEM_ASYNC_DMA0_IPCLKPORT_PCLKM,\n\tGAT_IMEM_ASYNC_DMA0_IPCLKPORT_PCLKS,\n\tGAT_IMEM_ASYNC_DMA1_IPCLKPORT_PCLKM,\n\tGAT_IMEM_ASYNC_DMA1_IPCLKPORT_PCLKS,\n\tGAT_IMEM_AXI2APB_IMEMP0_IPCLKPORT_ACLK,\n\tGAT_IMEM_AXI2APB_IMEMP1_IPCLKPORT_ACLK,\n\tGAT_IMEM_BUS_D_IMEM_IPCLKPORT_MAINCLK,\n\tGAT_IMEM_BUS_P_IMEM_IPCLKPORT_MAINCLK,\n\tGAT_IMEM_BUS_P_IMEM_IPCLKPORT_PERICLK,\n\tGAT_IMEM_BUS_P_IMEM_IPCLKPORT_TCUCLK,\n\tGAT_IMEM_DMA0_IPCLKPORT_ACLK,\n\tGAT_IMEM_DMA1_IPCLKPORT_ACLK,\n\tGAT_IMEM_GIC500_INPUT_SYNC_IPCLKPORT_CLK,\n\tGAT_IMEM_GIC_IPCLKPORT_CLK,\n\tGAT_IMEM_INTMEM_IPCLKPORT_ACLK,\n\tGAT_IMEM_MAILBOX_SCS_CA72_IPCLKPORT_PCLK,\n\tGAT_IMEM_MAILBOX_SMS_CA72_IPCLKPORT_PCLK,\n\tGAT_IMEM_MCT_IPCLKPORT_PCLK,\n\tGAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSCO_IMEM__CLK_IMEM_D,\n\tGAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSCO_IMEM__CLK_IMEM_TCU,\n\tGAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSOC_IMEM__CLK_IMEM_P,\n\tGAT_IMEM_OTP_CON_TOP_IPCLKPORT_PCLK,\n\tGAT_IMEM_RSTNSYNC_ACLK_IPCLKPORT_CLK,\n\tGAT_IMEM_RSTNSYNC_INTMEMCLK_IPCLKPORT_CLK,\n\tGAT_IMEM_RSTNSYNC_TCUCLK_IPCLKPORT_CLK,\n\tGAT_IMEM_SFRIF_TMU0_IMEM_IPCLKPORT_PCLK,\n\tGAT_IMEM_SFRIF_TMU1_IMEM_IPCLKPORT_PCLK,\n\tGAT_IMEM_SYSREG_IMEM_IPCLKPORT_PCLK,\n\tGAT_IMEM_TBU_IMEM_IPCLKPORT_ACLK,\n\tGAT_IMEM_TCU_IPCLKPORT_ACLK,\n\tGAT_IMEM_WDT0_IPCLKPORT_PCLK,\n\tGAT_IMEM_WDT1_IPCLKPORT_PCLK,\n\tGAT_IMEM_WDT2_IPCLKPORT_PCLK,\n};\n\nPNAME(mout_imem_clk_imem_tcuclk_p) = { \"fin_pll\", \"dout_cmu_imem_tcuclk\" };\nPNAME(mout_imem_clk_imem_aclk_p) = { \"fin_pll\", \"dout_cmu_imem_aclk\" };\nPNAME(mout_imem_clk_imem_intmemclk_p) = { \"fin_pll\", \"dout_cmu_imem_dmaclk\" };\n\nstatic const struct samsung_mux_clock imem_mux_clks[] __initconst = {\n\tMUX(0, \"mout_imem_clk_imem_tcuclk\", mout_imem_clk_imem_tcuclk_p,\n\t    PLL_CON0_CLK_IMEM_TCUCLK, 4, 1),\n\tMUX(0, \"mout_imem_clk_imem_aclk\", mout_imem_clk_imem_aclk_p, PLL_CON0_CLK_IMEM_ACLK, 4, 1),\n\tMUX(0, \"mout_imem_clk_imem_intmemclk\", mout_imem_clk_imem_intmemclk_p,\n\t    PLL_CON0_CLK_IMEM_INTMEMCLK, 4, 1),\n};\n\nstatic const struct samsung_div_clock imem_div_clks[] __initconst = {\n\tDIV(0, \"dout_imem_oscclk_imem_tmutsclk\", \"fin_pll\", DIV_OSCCLK_IMEM_TMUTSCLK, 0, 4),\n};\n\nstatic const struct samsung_gate_clock imem_gate_clks[] __initconst = {\n\tGATE(0, \"imem_imem_cmu_imem_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_IMEM_CMU_IMEM_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_otp_con_top_ipclkport_i_oscclk\", \"fin_pll\",\n\t     GAT_IMEM_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tmu_top_ipclkport_i_clk\", \"fin_pll\",\n\t     GAT_IMEM_TMU_TOP_IPCLKPORT_I_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tmu_gt_ipclkport_i_clk\", \"fin_pll\",\n\t     GAT_IMEM_TMU_GT_IPCLKPORT_I_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tmu_cpu0_ipclkport_i_clk\", \"fin_pll\",\n\t     GAT_IMEM_TMU_CPU0_IPCLKPORT_I_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tmu_gpu_ipclkport_i_clk\", \"fin_pll\",\n\t     GAT_IMEM_TMU_GPU_IPCLKPORT_I_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_mct_ipclkport_oscclk__alo\", \"fin_pll\",\n\t     GAT_IMEM_MCT_IPCLKPORT_OSCCLK__ALO, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_wdt0_ipclkport_clk\", \"fin_pll\",\n\t     GAT_IMEM_WDT0_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_wdt1_ipclkport_clk\", \"fin_pll\",\n\t     GAT_IMEM_WDT1_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_wdt2_ipclkport_clk\", \"fin_pll\",\n\t     GAT_IMEM_WDT2_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_TMU_CPU0_IPCLKPORT_I_CLK_TS, \"imem_tmu_cpu0_ipclkport_i_clk_ts\",\n\t     \"dout_imem_oscclk_imem_tmutsclk\",\n\t     GAT_IMEM_TMU_CPU0_IPCLKPORT_I_CLK_TS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_TMU_CPU2_IPCLKPORT_I_CLK_TS, \"imem_tmu_cpu2_ipclkport_i_clk_ts\",\n\t     \"dout_imem_oscclk_imem_tmutsclk\",\n\t     GAT_IMEM_TMU_CPU2_IPCLKPORT_I_CLK_TS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_TMU_GPU_IPCLKPORT_I_CLK_TS, \"imem_tmu_gpu_ipclkport_i_clk_ts\",\n\t     \"dout_imem_oscclk_imem_tmutsclk\",\n\t     GAT_IMEM_TMU_GPU_IPCLKPORT_I_CLK_TS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_TMU_GT_IPCLKPORT_I_CLK_TS, \"imem_tmu_gt_ipclkport_i_clk_ts\",\n\t     \"dout_imem_oscclk_imem_tmutsclk\",\n\t     GAT_IMEM_TMU_GT_IPCLKPORT_I_CLK_TS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_TMU_TOP_IPCLKPORT_I_CLK_TS, \"imem_tmu_top_ipclkport_i_clk_ts\",\n\t     \"dout_imem_oscclk_imem_tmutsclk\",\n\t     GAT_IMEM_TMU_TOP_IPCLKPORT_I_CLK_TS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_adm_axi4st_i0_imem_ipclkport_aclkm\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ADM_AXI4ST_I0_IMEM_IPCLKPORT_ACLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_adm_axi4st_i1_imem_ipclkport_aclkm\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ADM_AXI4ST_I1_IMEM_IPCLKPORT_ACLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_adm_axi4st_i2_imem_ipclkport_aclkm\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ADM_AXI4ST_I2_IMEM_IPCLKPORT_ACLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_ads_axi4st_i0_imem_ipclkport_aclks\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ADS_AXI4ST_I0_IMEM_IPCLKPORT_ACLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_ads_axi4st_i1_imem_ipclkport_aclks\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ADS_AXI4ST_I1_IMEM_IPCLKPORT_ACLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_ads_axi4st_i2_imem_ipclkport_aclks\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ADS_AXI4ST_I2_IMEM_IPCLKPORT_ACLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_async_dma0_ipclkport_pclkm\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_ASYNC_DMA0_IPCLKPORT_PCLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_async_dma0_ipclkport_pclks\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ASYNC_DMA0_IPCLKPORT_PCLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_async_dma1_ipclkport_pclkm\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_ASYNC_DMA1_IPCLKPORT_PCLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_async_dma1_ipclkport_pclks\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_ASYNC_DMA1_IPCLKPORT_PCLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_axi2apb_imemp0_ipclkport_aclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_AXI2APB_IMEMP0_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_axi2apb_imemp1_ipclkport_aclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_AXI2APB_IMEMP1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_bus_d_imem_ipclkport_mainclk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_BUS_D_IMEM_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_bus_p_imem_ipclkport_mainclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_BUS_P_IMEM_IPCLKPORT_MAINCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_bus_p_imem_ipclkport_pericclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_BUS_P_IMEM_IPCLKPORT_PERICLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_bus_p_imem_ipclkport_tcuclk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_BUS_P_IMEM_IPCLKPORT_TCUCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_DMA0_IPCLKPORT_ACLK, \"imem_dma0_ipclkport_aclk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_DMA0_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED | CLK_IS_CRITICAL, 0),\n\tGATE(IMEM_DMA1_IPCLKPORT_ACLK, \"imem_dma1_ipclkport_aclk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_DMA1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED | CLK_IS_CRITICAL, 0),\n\tGATE(0, \"imem_gic500_input_sync_ipclkport_clk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_GIC500_INPUT_SYNC_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_gic_ipclkport_clk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_GIC_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_intmem_ipclkport_aclk\", \"mout_imem_clk_imem_intmemclk\",\n\t     GAT_IMEM_INTMEM_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_mailbox_scs_ca72_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_MAILBOX_SCS_CA72_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_mailbox_sms_ca72_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_MAILBOX_SMS_CA72_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_MCT_PCLK, \"imem_mct_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_MCT_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_ns_brdg_imem_ipclkport_clk__psco_imem__clk_imem_d\",\n\t     \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSCO_IMEM__CLK_IMEM_D, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_ns_brdg_imem_ipclkport_clk__psco_imem__clk_imem_tcu\",\n\t     \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSCO_IMEM__CLK_IMEM_TCU, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_ns_brdg_imem_ipclkport_clk__psoc_imem__clk_imem_p\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_NS_BRDG_IMEM_IPCLKPORT_CLK__PSOC_IMEM__CLK_IMEM_P, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_otp_con_top_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_OTP_CON_TOP_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_rstnsync_aclk_ipclkport_clk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_RSTNSYNC_ACLK_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_rstnsync_oscclk_ipclkport_clk\", \"fin_pll\",\n\t     GAT_IMEM_RSTNSYNC_OSCCLK_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_rstnsync_intmemclk_ipclkport_clk\", \"mout_imem_clk_imem_intmemclk\",\n\t     GAT_IMEM_RSTNSYNC_INTMEMCLK_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_rstnsync_tcuclk_ipclkport_clk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_RSTNSYNC_TCUCLK_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_sfrif_tmu0_imem_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_SFRIF_TMU0_IMEM_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_sfrif_tmu1_imem_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_SFRIF_TMU1_IMEM_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tmu_cpu2_ipclkport_i_clk\", \"fin_pll\",\n\t     GAT_IMEM_TMU_CPU2_IPCLKPORT_I_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_sysreg_imem_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_SYSREG_IMEM_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tbu_imem_ipclkport_aclk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_TBU_IMEM_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"imem_tcu_ipclkport_aclk\", \"mout_imem_clk_imem_tcuclk\",\n\t     GAT_IMEM_TCU_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_WDT0_IPCLKPORT_PCLK, \"imem_wdt0_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_WDT0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_WDT1_IPCLKPORT_PCLK, \"imem_wdt1_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_WDT1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(IMEM_WDT2_IPCLKPORT_PCLK, \"imem_wdt2_ipclkport_pclk\", \"mout_imem_clk_imem_aclk\",\n\t     GAT_IMEM_WDT2_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info imem_cmu_info __initconst = {\n\t.mux_clks\t\t= imem_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(imem_mux_clks),\n\t.div_clks\t\t= imem_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(imem_div_clks),\n\t.gate_clks\t\t= imem_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(imem_gate_clks),\n\t.nr_clk_ids\t\t= IMEM_NR_CLK,\n\t.clk_regs\t\t= imem_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(imem_clk_regs),\n};\n\nstatic void __init fsd_clk_imem_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &imem_cmu_info);\n}\n\nCLK_OF_DECLARE(fsd_clk_imem, \"tesla,fsd-clock-imem\", fsd_clk_imem_init);\n\n \n#define PLL_LOCKTIME_PLL_MFC\t\t\t\t\t0x0\n#define PLL_CON0_PLL_MFC\t\t\t\t\t0x100\n#define MUX_MFC_BUSD\t\t\t\t\t\t0x1000\n#define MUX_MFC_BUSP\t\t\t\t\t\t0x1008\n#define DIV_MFC_BUSD_DIV4\t\t\t\t\t0x1800\n#define GAT_MFC_CMU_MFC_IPCLKPORT_PCLK\t\t\t\t0x2000\n#define GAT_MFC_AS_P_MFC_IPCLKPORT_PCLKM\t\t\t0x2004\n#define GAT_MFC_AS_P_MFC_IPCLKPORT_PCLKS\t\t\t0x2008\n#define GAT_MFC_AXI2APB_MFC_IPCLKPORT_ACLK\t\t\t0x200c\n#define GAT_MFC_MFC_IPCLKPORT_ACLK\t\t\t\t0x2010\n#define GAT_MFC_NS_BRDG_MFC_IPCLKPORT_CLK__PMFC__CLK_MFC_D\t0x2018\n#define GAT_MFC_NS_BRDG_MFC_IPCLKPORT_CLK__PMFC__CLK_MFC_P\t0x201c\n#define GAT_MFC_PPMU_MFCD0_IPCLKPORT_ACLK\t\t\t0x2028\n#define GAT_MFC_PPMU_MFCD0_IPCLKPORT_PCLK\t\t\t0x202c\n#define GAT_MFC_PPMU_MFCD1_IPCLKPORT_ACLK\t\t\t0x2030\n#define GAT_MFC_PPMU_MFCD1_IPCLKPORT_PCLK\t\t\t0x2034\n#define GAT_MFC_SYSREG_MFC_IPCLKPORT_PCLK\t\t\t0x2038\n#define GAT_MFC_TBU_MFCD0_IPCLKPORT_CLK\t\t\t\t0x203c\n#define GAT_MFC_TBU_MFCD1_IPCLKPORT_CLK\t\t\t\t0x2040\n#define GAT_MFC_BUSD_DIV4_GATE\t\t\t\t\t0x2044\n#define GAT_MFC_BUSD_GATE\t\t\t\t\t0x2048\n\nstatic const unsigned long mfc_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_MFC,\n\tPLL_CON0_PLL_MFC,\n\tMUX_MFC_BUSD,\n\tMUX_MFC_BUSP,\n\tDIV_MFC_BUSD_DIV4,\n\tGAT_MFC_CMU_MFC_IPCLKPORT_PCLK,\n\tGAT_MFC_AS_P_MFC_IPCLKPORT_PCLKM,\n\tGAT_MFC_AS_P_MFC_IPCLKPORT_PCLKS,\n\tGAT_MFC_AXI2APB_MFC_IPCLKPORT_ACLK,\n\tGAT_MFC_MFC_IPCLKPORT_ACLK,\n\tGAT_MFC_NS_BRDG_MFC_IPCLKPORT_CLK__PMFC__CLK_MFC_D,\n\tGAT_MFC_NS_BRDG_MFC_IPCLKPORT_CLK__PMFC__CLK_MFC_P,\n\tGAT_MFC_PPMU_MFCD0_IPCLKPORT_ACLK,\n\tGAT_MFC_PPMU_MFCD0_IPCLKPORT_PCLK,\n\tGAT_MFC_PPMU_MFCD1_IPCLKPORT_ACLK,\n\tGAT_MFC_PPMU_MFCD1_IPCLKPORT_PCLK,\n\tGAT_MFC_SYSREG_MFC_IPCLKPORT_PCLK,\n\tGAT_MFC_TBU_MFCD0_IPCLKPORT_CLK,\n\tGAT_MFC_TBU_MFCD1_IPCLKPORT_CLK,\n\tGAT_MFC_BUSD_DIV4_GATE,\n\tGAT_MFC_BUSD_GATE,\n};\n\nstatic const struct samsung_pll_rate_table pll_mfc_rate_table[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 666000000U, 111, 4, 0),\n};\n\nstatic const struct samsung_pll_clock mfc_pll_clks[] __initconst = {\n\tPLL(pll_142xx, 0, \"fout_pll_mfc\", \"fin_pll\",\n\t    PLL_LOCKTIME_PLL_MFC, PLL_CON0_PLL_MFC, pll_mfc_rate_table),\n};\n\nPNAME(mout_mfc_pll_p) = { \"fin_pll\", \"fout_pll_mfc\" };\nPNAME(mout_mfc_busp_p) = { \"fin_pll\", \"dout_mfc_busd_div4\" };\nPNAME(mout_mfc_busd_p) = { \"fin_pll\", \"mfc_busd_gate\" };\n\nstatic const struct samsung_mux_clock mfc_mux_clks[] __initconst = {\n\tMUX(0, \"mout_mfc_pll\", mout_mfc_pll_p, PLL_CON0_PLL_MFC, 4, 1),\n\tMUX(0, \"mout_mfc_busp\", mout_mfc_busp_p, MUX_MFC_BUSP, 0, 1),\n\tMUX(0, \"mout_mfc_busd\", mout_mfc_busd_p, MUX_MFC_BUSD, 0, 1),\n};\n\nstatic const struct samsung_div_clock mfc_div_clks[] __initconst = {\n\tDIV(0, \"dout_mfc_busd_div4\", \"mfc_busd_div4_gate\", DIV_MFC_BUSD_DIV4, 0, 4),\n};\n\nstatic const struct samsung_gate_clock mfc_gate_clks[] __initconst = {\n\tGATE(0, \"mfc_cmu_mfc_ipclkport_pclk\", \"mout_mfc_busp\",\n\t     GAT_MFC_CMU_MFC_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_as_p_mfc_ipclkport_pclkm\", \"mout_mfc_busd\",\n\t     GAT_MFC_AS_P_MFC_IPCLKPORT_PCLKM, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_as_p_mfc_ipclkport_pclks\", \"mout_mfc_busp\",\n\t     GAT_MFC_AS_P_MFC_IPCLKPORT_PCLKS, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_axi2apb_mfc_ipclkport_aclk\", \"mout_mfc_busp\",\n\t     GAT_MFC_AXI2APB_MFC_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(MFC_MFC_IPCLKPORT_ACLK, \"mfc_mfc_ipclkport_aclk\", \"mout_mfc_busd\",\n\t     GAT_MFC_MFC_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_ns_brdg_mfc_ipclkport_clk__pmfc__clk_mfc_d\", \"mout_mfc_busd\",\n\t     GAT_MFC_NS_BRDG_MFC_IPCLKPORT_CLK__PMFC__CLK_MFC_D, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_ns_brdg_mfc_ipclkport_clk__pmfc__clk_mfc_p\", \"mout_mfc_busp\",\n\t     GAT_MFC_NS_BRDG_MFC_IPCLKPORT_CLK__PMFC__CLK_MFC_P, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_ppmu_mfcd0_ipclkport_aclk\", \"mout_mfc_busd\",\n\t     GAT_MFC_PPMU_MFCD0_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_ppmu_mfcd0_ipclkport_pclk\", \"mout_mfc_busp\",\n\t     GAT_MFC_PPMU_MFCD0_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_ppmu_mfcd1_ipclkport_aclk\", \"mout_mfc_busd\",\n\t     GAT_MFC_PPMU_MFCD1_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_ppmu_mfcd1_ipclkport_pclk\", \"mout_mfc_busp\",\n\t     GAT_MFC_PPMU_MFCD1_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_sysreg_mfc_ipclkport_pclk\", \"mout_mfc_busp\",\n\t     GAT_MFC_SYSREG_MFC_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_tbu_mfcd0_ipclkport_clk\", \"mout_mfc_busd\",\n\t     GAT_MFC_TBU_MFCD0_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_tbu_mfcd1_ipclkport_clk\", \"mout_mfc_busd\",\n\t     GAT_MFC_TBU_MFCD1_IPCLKPORT_CLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_busd_div4_gate\", \"mout_mfc_pll\",\n\t     GAT_MFC_BUSD_DIV4_GATE, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"mfc_busd_gate\", \"mout_mfc_pll\", GAT_MFC_BUSD_GATE, 21, CLK_IS_CRITICAL, 0),\n};\n\nstatic const struct samsung_cmu_info mfc_cmu_info __initconst = {\n\t.pll_clks\t\t= mfc_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(mfc_pll_clks),\n\t.mux_clks\t\t= mfc_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mfc_mux_clks),\n\t.div_clks\t\t= mfc_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(mfc_div_clks),\n\t.gate_clks\t\t= mfc_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(mfc_gate_clks),\n\t.nr_clk_ids\t\t= MFC_NR_CLK,\n\t.clk_regs\t\t= mfc_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(mfc_clk_regs),\n};\n\n \n#define PLL_LOCKTIME_PLL_CAM_CSI\t\t0x0\n#define PLL_CON0_PLL_CAM_CSI\t\t\t0x100\n#define DIV_CAM_CSI0_ACLK\t\t\t0x1800\n#define DIV_CAM_CSI1_ACLK\t\t\t0x1804\n#define DIV_CAM_CSI2_ACLK\t\t\t0x1808\n#define DIV_CAM_CSI_BUSD\t\t\t0x180c\n#define DIV_CAM_CSI_BUSP\t\t\t0x1810\n#define GAT_CAM_CSI_CMU_CAM_CSI_IPCLKPORT_PCLK\t0x2000\n#define GAT_CAM_AXI2APB_CAM_CSI_IPCLKPORT_ACLK\t0x2004\n#define GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI0\t0x2008\n#define GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI1\t0x200c\n#define GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI2\t0x2010\n#define GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_SOC_NOC\t0x2014\n#define GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__NOC\t\t0x2018\n#define GAT_CAM_CSI0_0_IPCLKPORT_I_ACLK\t\t0x201c\n#define GAT_CAM_CSI0_0_IPCLKPORT_I_PCLK\t\t0x2020\n#define GAT_CAM_CSI0_1_IPCLKPORT_I_ACLK\t\t0x2024\n#define GAT_CAM_CSI0_1_IPCLKPORT_I_PCLK\t\t0x2028\n#define GAT_CAM_CSI0_2_IPCLKPORT_I_ACLK\t\t0x202c\n#define GAT_CAM_CSI0_2_IPCLKPORT_I_PCLK\t\t0x2030\n#define GAT_CAM_CSI0_3_IPCLKPORT_I_ACLK\t\t0x2034\n#define GAT_CAM_CSI0_3_IPCLKPORT_I_PCLK\t\t0x2038\n#define GAT_CAM_CSI1_0_IPCLKPORT_I_ACLK\t\t0x203c\n#define GAT_CAM_CSI1_0_IPCLKPORT_I_PCLK\t\t0x2040\n#define GAT_CAM_CSI1_1_IPCLKPORT_I_ACLK\t\t0x2044\n#define GAT_CAM_CSI1_1_IPCLKPORT_I_PCLK\t\t0x2048\n#define GAT_CAM_CSI1_2_IPCLKPORT_I_ACLK\t\t0x204c\n#define GAT_CAM_CSI1_2_IPCLKPORT_I_PCLK\t\t0x2050\n#define GAT_CAM_CSI1_3_IPCLKPORT_I_ACLK\t\t0x2054\n#define GAT_CAM_CSI1_3_IPCLKPORT_I_PCLK\t\t0x2058\n#define GAT_CAM_CSI2_0_IPCLKPORT_I_ACLK\t\t0x205c\n#define GAT_CAM_CSI2_0_IPCLKPORT_I_PCLK\t\t0x2060\n#define GAT_CAM_CSI2_1_IPCLKPORT_I_ACLK\t\t0x2064\n#define GAT_CAM_CSI2_1_IPCLKPORT_I_PCLK\t\t0x2068\n#define GAT_CAM_CSI2_2_IPCLKPORT_I_ACLK\t\t0x206c\n#define GAT_CAM_CSI2_2_IPCLKPORT_I_PCLK\t\t0x2070\n#define GAT_CAM_CSI2_3_IPCLKPORT_I_ACLK\t\t0x2074\n#define GAT_CAM_CSI2_3_IPCLKPORT_I_PCLK\t\t0x2078\n#define GAT_CAM_NS_BRDG_CAM_CSI_IPCLKPORT_CLK__PSOC_CAM_CSI__CLK_CAM_CSI_D\t0x207c\n#define GAT_CAM_NS_BRDG_CAM_CSI_IPCLKPORT_CLK__PSOC_CAM_CSI__CLK_CAM_CSI_P\t0x2080\n#define GAT_CAM_SYSREG_CAM_CSI_IPCLKPORT_PCLK\t0x2084\n#define GAT_CAM_TBU_CAM_CSI_IPCLKPORT_ACLK\t0x2088\n\nstatic const unsigned long cam_csi_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_CAM_CSI,\n\tPLL_CON0_PLL_CAM_CSI,\n\tDIV_CAM_CSI0_ACLK,\n\tDIV_CAM_CSI1_ACLK,\n\tDIV_CAM_CSI2_ACLK,\n\tDIV_CAM_CSI_BUSD,\n\tDIV_CAM_CSI_BUSP,\n\tGAT_CAM_CSI_CMU_CAM_CSI_IPCLKPORT_PCLK,\n\tGAT_CAM_AXI2APB_CAM_CSI_IPCLKPORT_ACLK,\n\tGAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI0,\n\tGAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI1,\n\tGAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI2,\n\tGAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_SOC_NOC,\n\tGAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__NOC,\n\tGAT_CAM_CSI0_0_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI0_0_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI0_1_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI0_1_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI0_2_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI0_2_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI0_3_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI0_3_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI1_0_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI1_0_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI1_1_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI1_1_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI1_2_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI1_2_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI1_3_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI1_3_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI2_0_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI2_0_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI2_1_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI2_1_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI2_2_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI2_2_IPCLKPORT_I_PCLK,\n\tGAT_CAM_CSI2_3_IPCLKPORT_I_ACLK,\n\tGAT_CAM_CSI2_3_IPCLKPORT_I_PCLK,\n\tGAT_CAM_NS_BRDG_CAM_CSI_IPCLKPORT_CLK__PSOC_CAM_CSI__CLK_CAM_CSI_D,\n\tGAT_CAM_NS_BRDG_CAM_CSI_IPCLKPORT_CLK__PSOC_CAM_CSI__CLK_CAM_CSI_P,\n\tGAT_CAM_SYSREG_CAM_CSI_IPCLKPORT_PCLK,\n\tGAT_CAM_TBU_CAM_CSI_IPCLKPORT_ACLK,\n};\n\nstatic const struct samsung_pll_rate_table pll_cam_csi_rate_table[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 1066000000U, 533, 12, 0),\n};\n\nstatic const struct samsung_pll_clock cam_csi_pll_clks[] __initconst = {\n\tPLL(pll_142xx, 0, \"fout_pll_cam_csi\", \"fin_pll\",\n\t    PLL_LOCKTIME_PLL_CAM_CSI, PLL_CON0_PLL_CAM_CSI, pll_cam_csi_rate_table),\n};\n\nPNAME(mout_cam_csi_pll_p) = { \"fin_pll\", \"fout_pll_cam_csi\" };\n\nstatic const struct samsung_mux_clock cam_csi_mux_clks[] __initconst = {\n\tMUX(0, \"mout_cam_csi_pll\", mout_cam_csi_pll_p, PLL_CON0_PLL_CAM_CSI, 4, 1),\n};\n\nstatic const struct samsung_div_clock cam_csi_div_clks[] __initconst = {\n\tDIV(0, \"dout_cam_csi0_aclk\", \"mout_cam_csi_pll\", DIV_CAM_CSI0_ACLK, 0, 4),\n\tDIV(0, \"dout_cam_csi1_aclk\", \"mout_cam_csi_pll\", DIV_CAM_CSI1_ACLK, 0, 4),\n\tDIV(0, \"dout_cam_csi2_aclk\", \"mout_cam_csi_pll\", DIV_CAM_CSI2_ACLK, 0, 4),\n\tDIV(0, \"dout_cam_csi_busd\", \"mout_cam_csi_pll\", DIV_CAM_CSI_BUSD, 0, 4),\n\tDIV(0, \"dout_cam_csi_busp\", \"mout_cam_csi_pll\", DIV_CAM_CSI_BUSP, 0, 4),\n};\n\nstatic const struct samsung_gate_clock cam_csi_gate_clks[] __initconst = {\n\tGATE(0, \"cam_csi_cmu_cam_csi_ipclkport_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI_CMU_CAM_CSI_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_axi2apb_cam_csi_ipclkport_aclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_AXI2APB_CAM_CSI_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi_bus_d_cam_csi_ipclkport_clk__system__clk_csi0\", \"dout_cam_csi0_aclk\",\n\t     GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi_bus_d_cam_csi_ipclkport_clk__system__clk_csi1\", \"dout_cam_csi1_aclk\",\n\t     GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI1, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi_bus_d_cam_csi_ipclkport_clk__system__clk_csi2\", \"dout_cam_csi2_aclk\",\n\t     GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_CSI2, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi_bus_d_cam_csi_ipclkport_clk__system__clk_soc_noc\", \"dout_cam_csi_busd\",\n\t     GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__CLK_SOC_NOC, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi_bus_d_cam_csi_ipclkport_clk__system__noc\", \"dout_cam_csi_busd\",\n\t     GAT_CAM_CSI_BUS_D_CAM_CSI_IPCLKPORT_CLK__SYSTEM__NOC, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI0_0_IPCLKPORT_I_ACLK, \"cam_csi0_0_ipclkport_i_aclk\", \"dout_cam_csi0_aclk\",\n\t     GAT_CAM_CSI0_0_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi0_0_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI0_0_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI0_1_IPCLKPORT_I_ACLK, \"cam_csi0_1_ipclkport_i_aclk\", \"dout_cam_csi0_aclk\",\n\t     GAT_CAM_CSI0_1_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi0_1_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI0_1_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI0_2_IPCLKPORT_I_ACLK, \"cam_csi0_2_ipclkport_i_aclk\", \"dout_cam_csi0_aclk\",\n\t     GAT_CAM_CSI0_2_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi0_2_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI0_2_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI0_3_IPCLKPORT_I_ACLK, \"cam_csi0_3_ipclkport_i_aclk\", \"dout_cam_csi0_aclk\",\n\t     GAT_CAM_CSI0_3_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi0_3_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI0_3_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI1_0_IPCLKPORT_I_ACLK, \"cam_csi1_0_ipclkport_i_aclk\", \"dout_cam_csi1_aclk\",\n\t     GAT_CAM_CSI1_0_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi1_0_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI1_0_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI1_1_IPCLKPORT_I_ACLK, \"cam_csi1_1_ipclkport_i_aclk\", \"dout_cam_csi1_aclk\",\n\t     GAT_CAM_CSI1_1_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi1_1_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI1_1_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI1_2_IPCLKPORT_I_ACLK, \"cam_csi1_2_ipclkport_i_aclk\", \"dout_cam_csi1_aclk\",\n\t     GAT_CAM_CSI1_2_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi1_2_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI1_2_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI1_3_IPCLKPORT_I_ACLK, \"cam_csi1_3_ipclkport_i_aclk\", \"dout_cam_csi1_aclk\",\n\t     GAT_CAM_CSI1_3_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi1_3_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI1_3_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI2_0_IPCLKPORT_I_ACLK, \"cam_csi2_0_ipclkport_i_aclk\", \"dout_cam_csi2_aclk\",\n\t     GAT_CAM_CSI2_0_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi2_0_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI2_0_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI2_1_IPCLKPORT_I_ACLK, \"cam_csi2_1_ipclkport_i_aclk\", \"dout_cam_csi2_aclk\",\n\t     GAT_CAM_CSI2_1_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi2_1_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI2_1_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI2_2_IPCLKPORT_I_ACLK, \"cam_csi2_2_ipclkport_i_aclk\", \"dout_cam_csi2_aclk\",\n\t     GAT_CAM_CSI2_2_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi2_2_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI2_2_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CAM_CSI2_3_IPCLKPORT_I_ACLK, \"cam_csi2_3_ipclkport_i_aclk\", \"dout_cam_csi2_aclk\",\n\t     GAT_CAM_CSI2_3_IPCLKPORT_I_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_csi2_3_ipclkport_i_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_CSI2_3_IPCLKPORT_I_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_ns_brdg_cam_csi_ipclkport_clk__psoc_cam_csi__clk_cam_csi_d\",\n\t     \"dout_cam_csi_busd\",\n\t     GAT_CAM_NS_BRDG_CAM_CSI_IPCLKPORT_CLK__PSOC_CAM_CSI__CLK_CAM_CSI_D, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_ns_brdg_cam_csi_ipclkport_clk__psoc_cam_csi__clk_cam_csi_p\",\n\t     \"dout_cam_csi_busp\",\n\t     GAT_CAM_NS_BRDG_CAM_CSI_IPCLKPORT_CLK__PSOC_CAM_CSI__CLK_CAM_CSI_P, 21,\n\t     CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_sysreg_cam_csi_ipclkport_pclk\", \"dout_cam_csi_busp\",\n\t     GAT_CAM_SYSREG_CAM_CSI_IPCLKPORT_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(0, \"cam_tbu_cam_csi_ipclkport_aclk\", \"dout_cam_csi_busd\",\n\t     GAT_CAM_TBU_CAM_CSI_IPCLKPORT_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info cam_csi_cmu_info __initconst = {\n\t.pll_clks\t\t= cam_csi_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(cam_csi_pll_clks),\n\t.mux_clks\t\t= cam_csi_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(cam_csi_mux_clks),\n\t.div_clks\t\t= cam_csi_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(cam_csi_div_clks),\n\t.gate_clks\t\t= cam_csi_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(cam_csi_gate_clks),\n\t.nr_clk_ids\t\t= CAM_CSI_NR_CLK,\n\t.clk_regs\t\t= cam_csi_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(cam_csi_clk_regs),\n};\n\n \nstatic int __init fsd_cmu_probe(struct platform_device *pdev)\n{\n\tconst struct samsung_cmu_info *info;\n\tstruct device *dev = &pdev->dev;\n\n\tinfo = of_device_get_match_data(dev);\n\texynos_arm64_register_cmu(dev, dev->of_node, info);\n\n\treturn 0;\n}\n\n \nstatic const struct of_device_id fsd_cmu_of_match[] = {\n\t{\n\t\t.compatible = \"tesla,fsd-clock-peric\",\n\t\t.data = &peric_cmu_info,\n\t}, {\n\t\t.compatible = \"tesla,fsd-clock-fsys0\",\n\t\t.data = &fsys0_cmu_info,\n\t}, {\n\t\t.compatible = \"tesla,fsd-clock-fsys1\",\n\t\t.data = &fsys1_cmu_info,\n\t}, {\n\t\t.compatible = \"tesla,fsd-clock-mfc\",\n\t\t.data = &mfc_cmu_info,\n\t}, {\n\t\t.compatible = \"tesla,fsd-clock-cam_csi\",\n\t\t.data = &cam_csi_cmu_info,\n\t}, {\n\t},\n};\n\nstatic struct platform_driver fsd_cmu_driver __refdata = {\n\t.driver\t= {\n\t\t.name = \"fsd-cmu\",\n\t\t.of_match_table = fsd_cmu_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = fsd_cmu_probe,\n};\n\nstatic int __init fsd_cmu_init(void)\n{\n\treturn platform_driver_register(&fsd_cmu_driver);\n}\ncore_initcall(fsd_cmu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}