
009Bin_Sema_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ff4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  08007184  08007184  00008184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007370  08007370  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007370  08007370  00008370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007378  08007378  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007378  08007378  00008378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800737c  0800737c  0000837c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007380  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00013034  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200130a0  200130a0  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012c5d  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ccf  00000000  00000000  0001bcf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  0001e9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000db7  00000000  00000000  0001fb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000245c3  00000000  00000000  0002090f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014717  00000000  00000000  00044ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dce1e  00000000  00000000  000595e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00136407  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005460  00000000  00000000  0013644c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  0013b8ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800716c 	.word	0x0800716c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800716c 	.word	0x0800716c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	DWT->CTRL |= (1 << 0);//Enable CYCCNT in DWT_CTRL.
 80005b2:	4b3c      	ldr	r3, [pc, #240]	@ (80006a4 <main+0xf8>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a3b      	ldr	r2, [pc, #236]	@ (80006a4 <main+0xf8>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */
	BaseType_t status;
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005be:	f000 fd55 	bl	800106c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c2:	f000 f887 	bl	80006d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f000 f919 	bl	80007fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ca:	f000 f8ed 	bl	80007a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
	sprintf(usr_msg,"Demo of Binary semaphore usage between 2 Tasks \r\n");
 80005ce:	4936      	ldr	r1, [pc, #216]	@ (80006a8 <main+0xfc>)
 80005d0:	4836      	ldr	r0, [pc, #216]	@ (80006ac <main+0x100>)
 80005d2:	f005 fd17 	bl	8006004 <siprintf>
	printmsg(usr_msg);
 80005d6:	4835      	ldr	r0, [pc, #212]	@ (80006ac <main+0x100>)
 80005d8:	f000 faf4 	bl	8000bc4 <printmsg>

    /* Before a semaphore is used it must be explicitly created.
     * In this example a binary semaphore is created . */
    vSemaphoreCreateBinary( xWork );
 80005dc:	2203      	movs	r2, #3
 80005de:	2100      	movs	r1, #0
 80005e0:	2001      	movs	r0, #1
 80005e2:	f003 f94f 	bl	8003884 <xQueueGenericCreate>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a31      	ldr	r2, [pc, #196]	@ (80006b0 <main+0x104>)
 80005ea:	6013      	str	r3, [r2, #0]
 80005ec:	4b30      	ldr	r3, [pc, #192]	@ (80006b0 <main+0x104>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d006      	beq.n	8000602 <main+0x56>
 80005f4:	4b2e      	ldr	r3, [pc, #184]	@ (80006b0 <main+0x104>)
 80005f6:	6818      	ldr	r0, [r3, #0]
 80005f8:	2300      	movs	r3, #0
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	f003 f9b3 	bl	8003968 <xQueueGenericSend>

	/* The queue is created to hold a maximum of 1 Element. */
    xWorkQueue = xQueueCreate( 1, sizeof( unsigned int ) );
 8000602:	2200      	movs	r2, #0
 8000604:	2104      	movs	r1, #4
 8000606:	2001      	movs	r0, #1
 8000608:	f003 f93c 	bl	8003884 <xQueueGenericCreate>
 800060c:	4603      	mov	r3, r0
 800060e:	4a29      	ldr	r2, [pc, #164]	@ (80006b4 <main+0x108>)
 8000610:	6013      	str	r3, [r2, #0]

    /* Check the semaphore and queue was created successfully. */
    if( (xWork != NULL) && (xWorkQueue != NULL) )
 8000612:	4b27      	ldr	r3, [pc, #156]	@ (80006b0 <main+0x104>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d03b      	beq.n	8000692 <main+0xe6>
 800061a:	4b26      	ldr	r3, [pc, #152]	@ (80006b4 <main+0x108>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d037      	beq.n	8000692 <main+0xe6>
    {

		/* Create the 'Manager' task.  This is the task that will be synchronized with the Employee task.  The Manager task is created with a high priority  */
        status = xTaskCreate( vManagerTask, "Manager", 500, NULL, 3, &xTaskHandleM );
 8000622:	4b25      	ldr	r3, [pc, #148]	@ (80006b8 <main+0x10c>)
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2303      	movs	r3, #3
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2300      	movs	r3, #0
 800062c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000630:	4922      	ldr	r1, [pc, #136]	@ (80006bc <main+0x110>)
 8000632:	4823      	ldr	r0, [pc, #140]	@ (80006c0 <main+0x114>)
 8000634:	f003 fd98 	bl	8004168 <xTaskCreate>
 8000638:	60f8      	str	r0, [r7, #12]

        configASSERT(status != pdPASS);
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d10b      	bne.n	8000658 <main+0xac>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8000640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000644:	f383 8811 	msr	BASEPRI, r3
 8000648:	f3bf 8f6f 	isb	sy
 800064c:	f3bf 8f4f 	dsb	sy
 8000650:	60bb      	str	r3, [r7, #8]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8000652:	bf00      	nop
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <main+0xa8>

        /* Create a employee task with less priority than manager */
        status = xTaskCreate( vEmployeeTask, "Employee", 500, NULL, 1, &xTaskHandleE );
 8000658:	4b1a      	ldr	r3, [pc, #104]	@ (80006c4 <main+0x118>)
 800065a:	9301      	str	r3, [sp, #4]
 800065c:	2301      	movs	r3, #1
 800065e:	9300      	str	r3, [sp, #0]
 8000660:	2300      	movs	r3, #0
 8000662:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000666:	4918      	ldr	r1, [pc, #96]	@ (80006c8 <main+0x11c>)
 8000668:	4818      	ldr	r0, [pc, #96]	@ (80006cc <main+0x120>)
 800066a:	f003 fd7d 	bl	8004168 <xTaskCreate>
 800066e:	60f8      	str	r0, [r7, #12]

        configASSERT(status != pdPASS);
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d10b      	bne.n	800068e <main+0xe2>
    __asm volatile
 8000676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800067a:	f383 8811 	msr	BASEPRI, r3
 800067e:	f3bf 8f6f 	isb	sy
 8000682:	f3bf 8f4f 	dsb	sy
 8000686:	607b      	str	r3, [r7, #4]
}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	e7fd      	b.n	800068a <main+0xde>

        /* Start the scheduler so the created tasks start executing. */
        vTaskStartScheduler();
 800068e:	f003 ff37 	bl	8004500 <vTaskStartScheduler>
    }

    sprintf(usr_msg,"Queue/Sema create failed.. \r\n");
 8000692:	490f      	ldr	r1, [pc, #60]	@ (80006d0 <main+0x124>)
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <main+0x100>)
 8000696:	f005 fcb5 	bl	8006004 <siprintf>
    printmsg(usr_msg);
 800069a:	4804      	ldr	r0, [pc, #16]	@ (80006ac <main+0x100>)
 800069c:	f000 fa92 	bl	8000bc4 <printmsg>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <main+0xf4>
 80006a4:	e0001000 	.word	0xe0001000
 80006a8:	08007184 	.word	0x08007184
 80006ac:	20000088 	.word	0x20000088
 80006b0:	2000018c 	.word	0x2000018c
 80006b4:	20000190 	.word	0x20000190
 80006b8:	20000188 	.word	0x20000188
 80006bc:	080071b8 	.word	0x080071b8
 80006c0:	08000ab9 	.word	0x08000ab9
 80006c4:	20000184 	.word	0x20000184
 80006c8:	080071c0 	.word	0x080071c0
 80006cc:	08000b6d 	.word	0x08000b6d
 80006d0:	080071cc 	.word	0x080071cc

080006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b094      	sub	sp, #80	@ 0x50
 80006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006da:	f107 0320 	add.w	r3, r7, #32
 80006de:	2230      	movs	r2, #48	@ 0x30
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f005 fcf3 	bl	80060ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f8:	2300      	movs	r3, #0
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	4b28      	ldr	r3, [pc, #160]	@ (80007a0 <SystemClock_Config+0xcc>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000700:	4a27      	ldr	r2, [pc, #156]	@ (80007a0 <SystemClock_Config+0xcc>)
 8000702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000706:	6413      	str	r3, [r2, #64]	@ 0x40
 8000708:	4b25      	ldr	r3, [pc, #148]	@ (80007a0 <SystemClock_Config+0xcc>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000714:	2300      	movs	r3, #0
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	4b22      	ldr	r3, [pc, #136]	@ (80007a4 <SystemClock_Config+0xd0>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <SystemClock_Config+0xd0>)
 800071e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000722:	6013      	str	r3, [r2, #0]
 8000724:	4b1f      	ldr	r3, [pc, #124]	@ (80007a4 <SystemClock_Config+0xd0>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000730:	2302      	movs	r3, #2
 8000732:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000734:	2301      	movs	r3, #1
 8000736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000738:	2310      	movs	r3, #16
 800073a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800073c:	2302      	movs	r3, #2
 800073e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000740:	2300      	movs	r3, #0
 8000742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000744:	2308      	movs	r3, #8
 8000746:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000748:	23a8      	movs	r3, #168	@ 0xa8
 800074a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000750:	2307      	movs	r3, #7
 8000752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0320 	add.w	r3, r7, #32
 8000758:	4618      	mov	r0, r3
 800075a:	f000 fff3 	bl	8001744 <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000764:	f000 fa56 	bl	8000c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2302      	movs	r3, #2
 800076e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000774:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000778:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800077a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800077e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000780:	f107 030c 	add.w	r3, r7, #12
 8000784:	2105      	movs	r1, #5
 8000786:	4618      	mov	r0, r3
 8000788:	f001 fa54 	bl	8001c34 <HAL_RCC_ClockConfig>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000792:	f000 fa3f 	bl	8000c14 <Error_Handler>
  }
}
 8000796:	bf00      	nop
 8000798:	3750      	adds	r7, #80	@ 0x50
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40023800 	.word	0x40023800
 80007a4:	40007000 	.word	0x40007000

080007a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <MX_USART2_UART_Init+0x50>)
 80007b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007cc:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007ce:	220c      	movs	r2, #12
 80007d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d2:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d8:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007de:	4805      	ldr	r0, [pc, #20]	@ (80007f4 <MX_USART2_UART_Init+0x4c>)
 80007e0:	f001 ff16 	bl	8002610 <HAL_UART_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ea:	f000 fa13 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000194 	.word	0x20000194
 80007f8:	40004400 	.word	0x40004400

080007fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08c      	sub	sp, #48	@ 0x30
 8000800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	61bb      	str	r3, [r7, #24]
 8000816:	4ba2      	ldr	r3, [pc, #648]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4aa1      	ldr	r2, [pc, #644]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 800081c:	f043 0310 	orr.w	r3, r3, #16
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b9f      	ldr	r3, [pc, #636]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0310 	and.w	r3, r3, #16
 800082a:	61bb      	str	r3, [r7, #24]
 800082c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
 8000832:	4b9b      	ldr	r3, [pc, #620]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	4a9a      	ldr	r2, [pc, #616]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000838:	f043 0304 	orr.w	r3, r3, #4
 800083c:	6313      	str	r3, [r2, #48]	@ 0x30
 800083e:	4b98      	ldr	r3, [pc, #608]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	f003 0304 	and.w	r3, r3, #4
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b94      	ldr	r3, [pc, #592]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a93      	ldr	r2, [pc, #588]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000854:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b91      	ldr	r3, [pc, #580]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b8d      	ldr	r3, [pc, #564]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a8c      	ldr	r2, [pc, #560]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b8a      	ldr	r3, [pc, #552]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b86      	ldr	r3, [pc, #536]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a85      	ldr	r2, [pc, #532]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 800088c:	f043 0302 	orr.w	r3, r3, #2
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b83      	ldr	r3, [pc, #524]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b7f      	ldr	r3, [pc, #508]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a7e      	ldr	r2, [pc, #504]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 80008a8:	f043 0308 	orr.w	r3, r3, #8
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b7c      	ldr	r3, [pc, #496]	@ (8000aa0 <MX_GPIO_Init+0x2a4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0308 	and.w	r3, r3, #8
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2108      	movs	r1, #8
 80008be:	4879      	ldr	r0, [pc, #484]	@ (8000aa4 <MX_GPIO_Init+0x2a8>)
 80008c0:	f000 ff26 	bl	8001710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	2101      	movs	r1, #1
 80008c8:	4877      	ldr	r0, [pc, #476]	@ (8000aa8 <MX_GPIO_Init+0x2ac>)
 80008ca:	f000 ff21 	bl	8001710 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008ce:	2200      	movs	r2, #0
 80008d0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008d4:	4875      	ldr	r0, [pc, #468]	@ (8000aac <MX_GPIO_Init+0x2b0>)
 80008d6:	f000 ff1b 	bl	8001710 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008da:	2308      	movs	r3, #8
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	486c      	ldr	r0, [pc, #432]	@ (8000aa4 <MX_GPIO_Init+0x2a8>)
 80008f2:	f000 fd71 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	4866      	ldr	r0, [pc, #408]	@ (8000aa8 <MX_GPIO_Init+0x2ac>)
 800090e:	f000 fd63 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000912:	2308      	movs	r3, #8
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000922:	2305      	movs	r3, #5
 8000924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4619      	mov	r1, r3
 800092c:	485e      	ldr	r0, [pc, #376]	@ (8000aa8 <MX_GPIO_Init+0x2ac>)
 800092e:	f000 fd53 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000932:	2301      	movs	r3, #1
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000936:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000940:	f107 031c 	add.w	r3, r7, #28
 8000944:	4619      	mov	r1, r3
 8000946:	485a      	ldr	r0, [pc, #360]	@ (8000ab0 <MX_GPIO_Init+0x2b4>)
 8000948:	f000 fd46 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800094c:	2310      	movs	r3, #16
 800094e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000950:	2302      	movs	r3, #2
 8000952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800095c:	2306      	movs	r3, #6
 800095e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4619      	mov	r1, r3
 8000966:	4852      	ldr	r0, [pc, #328]	@ (8000ab0 <MX_GPIO_Init+0x2b4>)
 8000968:	f000 fd36 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800096c:	23e0      	movs	r3, #224	@ 0xe0
 800096e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000970:	2302      	movs	r3, #2
 8000972:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800097c:	2305      	movs	r3, #5
 800097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	484a      	ldr	r0, [pc, #296]	@ (8000ab0 <MX_GPIO_Init+0x2b4>)
 8000988:	f000 fd26 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800098c:	2304      	movs	r3, #4
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	4845      	ldr	r0, [pc, #276]	@ (8000ab4 <MX_GPIO_Init+0x2b8>)
 80009a0:	f000 fd1a 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	2302      	movs	r3, #2
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b2:	2300      	movs	r3, #0
 80009b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009b6:	2305      	movs	r3, #5
 80009b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009ba:	f107 031c 	add.w	r3, r7, #28
 80009be:	4619      	mov	r1, r3
 80009c0:	483c      	ldr	r0, [pc, #240]	@ (8000ab4 <MX_GPIO_Init+0x2b8>)
 80009c2:	f000 fd09 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009c6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80009ca:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009d8:	f107 031c 	add.w	r3, r7, #28
 80009dc:	4619      	mov	r1, r3
 80009de:	4833      	ldr	r0, [pc, #204]	@ (8000aac <MX_GPIO_Init+0x2b0>)
 80009e0:	f000 fcfa 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009e4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	2302      	movs	r3, #2
 80009ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009f6:	2306      	movs	r3, #6
 80009f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	4829      	ldr	r0, [pc, #164]	@ (8000aa8 <MX_GPIO_Init+0x2ac>)
 8000a02:	f000 fce9 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000a06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4825      	ldr	r0, [pc, #148]	@ (8000ab0 <MX_GPIO_Init+0x2b4>)
 8000a1c:	f000 fcdc 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000a20:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a26:	2302      	movs	r3, #2
 8000a28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a32:	230a      	movs	r3, #10
 8000a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a36:	f107 031c 	add.w	r3, r7, #28
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	481c      	ldr	r0, [pc, #112]	@ (8000ab0 <MX_GPIO_Init+0x2b4>)
 8000a3e:	f000 fccb 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a42:	2320      	movs	r3, #32
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a46:	2300      	movs	r3, #0
 8000a48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	4619      	mov	r1, r3
 8000a54:	4815      	ldr	r0, [pc, #84]	@ (8000aac <MX_GPIO_Init+0x2b0>)
 8000a56:	f000 fcbf 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a5a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a60:	2312      	movs	r3, #18
 8000a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a6c:	2304      	movs	r3, #4
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	4619      	mov	r1, r3
 8000a76:	480f      	ldr	r0, [pc, #60]	@ (8000ab4 <MX_GPIO_Init+0x2b8>)
 8000a78:	f000 fcae 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a80:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a8a:	f107 031c 	add.w	r3, r7, #28
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4804      	ldr	r0, [pc, #16]	@ (8000aa4 <MX_GPIO_Init+0x2a8>)
 8000a92:	f000 fca1 	bl	80013d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a96:	bf00      	nop
 8000a98:	3730      	adds	r7, #48	@ 0x30
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40020800 	.word	0x40020800
 8000aac:	40020c00 	.word	0x40020c00
 8000ab0:	40020000 	.word	0x40020000
 8000ab4:	40020400 	.word	0x40020400

08000ab8 <vManagerTask>:

/* USER CODE BEGIN 4 */
void vManagerTask( void *pvParameters )
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	 portBASE_TYPE xStatus;

   /* The semaphore is created in the 'empty' state, meaning the semaphore must
	 first be given using the xSemaphoreGive() API function before it
	 can subsequently be taken (obtained) */
   xSemaphoreGive( xWork);
 8000ac0:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <vManagerTask+0x6c>)
 8000ac2:	6818      	ldr	r0, [r3, #0]
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2100      	movs	r1, #0
 8000aca:	f002 ff4d 	bl	8003968 <xQueueGenericSend>

   for( ;; )
   {
       /* get a work ticket id(some random number) */
       xWorkTicketId = ( rand() & 0x1FF );
 8000ace:	f005 f999 	bl	8005e04 <rand>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ad8:	60bb      	str	r3, [r7, #8]

		/* Sends work ticket id to the work queue */
		xStatus = xQueueSend( xWorkQueue, &xWorkTicketId , portMAX_DELAY ); //Post an item on back of the queue
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <vManagerTask+0x70>)
 8000adc:	6818      	ldr	r0, [r3, #0]
 8000ade:	f107 0108 	add.w	r1, r7, #8
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ae8:	f002 ff3e 	bl	8003968 <xQueueGenericSend>
 8000aec:	60f8      	str	r0, [r7, #12]

		if( xStatus != pdPASS )
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d007      	beq.n	8000b04 <vManagerTask+0x4c>
		{
			sprintf(usr_msg,"Could not send to the queue.\r\n");
 8000af4:	490d      	ldr	r1, [pc, #52]	@ (8000b2c <vManagerTask+0x74>)
 8000af6:	480e      	ldr	r0, [pc, #56]	@ (8000b30 <vManagerTask+0x78>)
 8000af8:	f005 fa84 	bl	8006004 <siprintf>
		    printmsg(usr_msg);
 8000afc:	480c      	ldr	r0, [pc, #48]	@ (8000b30 <vManagerTask+0x78>)
 8000afe:	f000 f861 	bl	8000bc4 <printmsg>
 8000b02:	e7e4      	b.n	8000ace <vManagerTask+0x16>

		}else
		{
			/* Manager notifying the employee by "Giving" semaphore */
			xSemaphoreGive( xWork);
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <vManagerTask+0x6c>)
 8000b06:	6818      	ldr	r0, [r3, #0]
 8000b08:	2300      	movs	r3, #0
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	f002 ff2b 	bl	8003968 <xQueueGenericSend>
			/* after assigning the work , just yield the processor because nothing to do */
			taskYIELD();
 8000b12:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <vManagerTask+0x7c>)
 8000b14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	f3bf 8f4f 	dsb	sy
 8000b1e:	f3bf 8f6f 	isb	sy
       xWorkTicketId = ( rand() & 0x1FF );
 8000b22:	e7d4      	b.n	8000ace <vManagerTask+0x16>
 8000b24:	2000018c 	.word	0x2000018c
 8000b28:	20000190 	.word	0x20000190
 8000b2c:	080071ec 	.word	0x080071ec
 8000b30:	20000088 	.word	0x20000088
 8000b34:	e000ed04 	.word	0xe000ed04

08000b38 <EmployeeDoWork>:
   }
}
/*-----------------------------------------------------------*/

void EmployeeDoWork(unsigned char TicketId)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	71fb      	strb	r3, [r7, #7]
	/* implement the work according to TickedID */
	sprintf(usr_msg,"Employee task : Working on Ticked id : %d\r\n",TicketId);
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	461a      	mov	r2, r3
 8000b46:	4907      	ldr	r1, [pc, #28]	@ (8000b64 <EmployeeDoWork+0x2c>)
 8000b48:	4807      	ldr	r0, [pc, #28]	@ (8000b68 <EmployeeDoWork+0x30>)
 8000b4a:	f005 fa5b 	bl	8006004 <siprintf>
	printmsg(usr_msg);
 8000b4e:	4806      	ldr	r0, [pc, #24]	@ (8000b68 <EmployeeDoWork+0x30>)
 8000b50:	f000 f838 	bl	8000bc4 <printmsg>
	vTaskDelay(TicketId);
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f003 fc52 	bl	8004400 <vTaskDelay>
}
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	0800720c 	.word	0x0800720c
 8000b68:	20000088 	.word	0x20000088

08000b6c <vEmployeeTask>:

static void vEmployeeTask( void *pvParameters )
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xStatus;
   /* As per most tasks, this task is implemented within an infinite loop. */
   for( ;; )
   {
		/* First Employee tries to take the semaphore, if it is available that means there is a task assigned by manager, otherwise employee task will be blocked */
		xSemaphoreTake( xWork, 0 );
 8000b74:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <vEmployeeTask+0x48>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f003 f8a8 	bl	8003cd0 <xQueueSemaphoreTake>

		/* get the ticket id from the work queue */
		xStatus = xQueueReceive( xWorkQueue, &xWorkTicketId, 0 );
 8000b80:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb8 <vEmployeeTask+0x4c>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f107 010b 	add.w	r1, r7, #11
 8000b88:	2200      	movs	r2, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f002 ffd6 	bl	8003b3c <xQueueReceive>
 8000b90:	60f8      	str	r0, [r7, #12]

		if( xStatus == pdPASS )
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d104      	bne.n	8000ba2 <vEmployeeTask+0x36>
		{
		  /* employee may decode the xWorkTicketId in this function to do the work*/
			EmployeeDoWork(xWorkTicketId);
 8000b98:	7afb      	ldrb	r3, [r7, #11]
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f7ff ffcc 	bl	8000b38 <EmployeeDoWork>
 8000ba0:	e7e8      	b.n	8000b74 <vEmployeeTask+0x8>
		}
		else
		{
			/* We did not receive anything from the queue.  This must be an error as this task should only run when the manager assigns at least one work. */
			sprintf(usr_msg,"Employee task : Queue is empty , nothing to do.\r\n");
 8000ba2:	4906      	ldr	r1, [pc, #24]	@ (8000bbc <vEmployeeTask+0x50>)
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <vEmployeeTask+0x54>)
 8000ba6:	f005 fa2d 	bl	8006004 <siprintf>
		    printmsg(usr_msg);
 8000baa:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <vEmployeeTask+0x54>)
 8000bac:	f000 f80a 	bl	8000bc4 <printmsg>
		xSemaphoreTake( xWork, 0 );
 8000bb0:	e7e0      	b.n	8000b74 <vEmployeeTask+0x8>
 8000bb2:	bf00      	nop
 8000bb4:	2000018c 	.word	0x2000018c
 8000bb8:	20000190 	.word	0x20000190
 8000bbc:	08007238 	.word	0x08007238
 8000bc0:	20000088 	.word	0x20000088

08000bc4 <printmsg>:
		}
   }
}

void printmsg(char *msg)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff faff 	bl	80001d0 <strlen>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	4803      	ldr	r0, [pc, #12]	@ (8000bec <printmsg+0x28>)
 8000bde:	f001 fd67 	bl	80026b0 <HAL_UART_Transmit>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000194 	.word	0x20000194

08000bf0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d101      	bne.n	8000c06 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c02:	f000 fa55 	bl	80010b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40001000 	.word	0x40001000

08000c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c18:	b672      	cpsid	i
}
 8000c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <Error_Handler+0x8>

08000c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	607b      	str	r3, [r7, #4]
 8000c2a:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <HAL_MspInit+0x4c>)
 8000c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c6c <HAL_MspInit+0x4c>)
 8000c30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c36:	4b0d      	ldr	r3, [pc, #52]	@ (8000c6c <HAL_MspInit+0x4c>)
 8000c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	603b      	str	r3, [r7, #0]
 8000c46:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <HAL_MspInit+0x4c>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4a:	4a08      	ldr	r2, [pc, #32]	@ (8000c6c <HAL_MspInit+0x4c>)
 8000c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c52:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <HAL_MspInit+0x4c>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800

08000c70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	@ 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8000d04 <HAL_UART_MspInit+0x94>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d133      	bne.n	8000cfa <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_UART_MspInit+0x98>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9a:	4a1b      	ldr	r2, [pc, #108]	@ (8000d08 <HAL_UART_MspInit+0x98>)
 8000c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_UART_MspInit+0x98>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	4b15      	ldr	r3, [pc, #84]	@ (8000d08 <HAL_UART_MspInit+0x98>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb6:	4a14      	ldr	r2, [pc, #80]	@ (8000d08 <HAL_UART_MspInit+0x98>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cbe:	4b12      	ldr	r3, [pc, #72]	@ (8000d08 <HAL_UART_MspInit+0x98>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cca:	230c      	movs	r3, #12
 8000ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cda:	2307      	movs	r3, #7
 8000cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4809      	ldr	r0, [pc, #36]	@ (8000d0c <HAL_UART_MspInit+0x9c>)
 8000ce6:	f000 fb77 	bl	80013d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	2026      	movs	r0, #38	@ 0x26
 8000cf0:	f000 fab6 	bl	8001260 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cf4:	2026      	movs	r0, #38	@ 0x26
 8000cf6:	f000 facf 	bl	8001298 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cfa:	bf00      	nop
 8000cfc:	3728      	adds	r7, #40	@ 0x28
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40004400 	.word	0x40004400
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020000 	.word	0x40020000

08000d10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08e      	sub	sp, #56	@ 0x38
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	4b33      	ldr	r3, [pc, #204]	@ (8000df4 <HAL_InitTick+0xe4>)
 8000d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d28:	4a32      	ldr	r2, [pc, #200]	@ (8000df4 <HAL_InitTick+0xe4>)
 8000d2a:	f043 0310 	orr.w	r3, r3, #16
 8000d2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d30:	4b30      	ldr	r3, [pc, #192]	@ (8000df4 <HAL_InitTick+0xe4>)
 8000d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d34:	f003 0310 	and.w	r3, r3, #16
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d3c:	f107 0210 	add.w	r2, r7, #16
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4611      	mov	r1, r2
 8000d46:	4618      	mov	r0, r3
 8000d48:	f001 f994 	bl	8002074 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d4c:	6a3b      	ldr	r3, [r7, #32]
 8000d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d103      	bne.n	8000d5e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d56:	f001 f965 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
 8000d5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d5c:	e004      	b.n	8000d68 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d5e:	f001 f961 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
 8000d62:	4603      	mov	r3, r0
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d6a:	4a23      	ldr	r2, [pc, #140]	@ (8000df8 <HAL_InitTick+0xe8>)
 8000d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d70:	0c9b      	lsrs	r3, r3, #18
 8000d72:	3b01      	subs	r3, #1
 8000d74:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d76:	4b21      	ldr	r3, [pc, #132]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d78:	4a21      	ldr	r2, [pc, #132]	@ (8000e00 <HAL_InitTick+0xf0>)
 8000d7a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d7e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d82:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d84:	4a1d      	ldr	r2, [pc, #116]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d88:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d90:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d96:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d9c:	4817      	ldr	r0, [pc, #92]	@ (8000dfc <HAL_InitTick+0xec>)
 8000d9e:	f001 f99b 	bl	80020d8 <HAL_TIM_Base_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000da8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d11b      	bne.n	8000de8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000db0:	4812      	ldr	r0, [pc, #72]	@ (8000dfc <HAL_InitTick+0xec>)
 8000db2:	f001 f9eb 	bl	800218c <HAL_TIM_Base_Start_IT>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000dbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d111      	bne.n	8000de8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dc4:	2036      	movs	r0, #54	@ 0x36
 8000dc6:	f000 fa67 	bl	8001298 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b0f      	cmp	r3, #15
 8000dce:	d808      	bhi.n	8000de2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	6879      	ldr	r1, [r7, #4]
 8000dd4:	2036      	movs	r0, #54	@ 0x36
 8000dd6:	f000 fa43 	bl	8001260 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <HAL_InitTick+0xf4>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	e002      	b.n	8000de8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000de8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3738      	adds	r7, #56	@ 0x38
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	431bde83 	.word	0x431bde83
 8000dfc:	200001dc 	.word	0x200001dc
 8000e00:	40001000 	.word	0x40001000
 8000e04:	20000004 	.word	0x20000004

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <NMI_Handler+0x4>

08000e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <HardFault_Handler+0x4>

08000e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <MemManage_Handler+0x4>

08000e20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <BusFault_Handler+0x4>

08000e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <UsageFault_Handler+0x4>

08000e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
	...

08000e40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <USART2_IRQHandler+0x10>)
 8000e46:	f001 fcbf 	bl	80027c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000194 	.word	0x20000194

08000e54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <TIM6_DAC_IRQHandler+0x10>)
 8000e5a:	f001 fa07 	bl	800226c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200001dc 	.word	0x200001dc

08000e68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return 1;
 8000e6c:	2301      	movs	r3, #1
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <_kill>:

int _kill(int pid, int sig)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e82:	f005 f973 	bl	800616c <__errno>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2216      	movs	r2, #22
 8000e8a:	601a      	str	r2, [r3, #0]
  return -1;
 8000e8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <_exit>:

void _exit (int status)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f7ff ffe7 	bl	8000e78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000eaa:	bf00      	nop
 8000eac:	e7fd      	b.n	8000eaa <_exit+0x12>

08000eae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	60f8      	str	r0, [r7, #12]
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
 8000ebe:	e00a      	b.n	8000ed6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec0:	f3af 8000 	nop.w
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	1c5a      	adds	r2, r3, #1
 8000eca:	60ba      	str	r2, [r7, #8]
 8000ecc:	b2ca      	uxtb	r2, r1
 8000ece:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	dbf0      	blt.n	8000ec0 <_read+0x12>
  }

  return len;
 8000ede:	687b      	ldr	r3, [r7, #4]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3718      	adds	r7, #24
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	e009      	b.n	8000f0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	1c5a      	adds	r2, r3, #1
 8000efe:	60ba      	str	r2, [r7, #8]
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	697a      	ldr	r2, [r7, #20]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	dbf1      	blt.n	8000efa <_write+0x12>
  }
  return len;
 8000f16:	687b      	ldr	r3, [r7, #4]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <_close>:

int _close(int file)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f48:	605a      	str	r2, [r3, #4]
  return 0;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <_isatty>:

int _isatty(int file)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f60:	2301      	movs	r3, #1
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b085      	sub	sp, #20
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	60f8      	str	r0, [r7, #12]
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f90:	4a14      	ldr	r2, [pc, #80]	@ (8000fe4 <_sbrk+0x5c>)
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <_sbrk+0x60>)
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f9c:	4b13      	ldr	r3, [pc, #76]	@ (8000fec <_sbrk+0x64>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d102      	bne.n	8000faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <_sbrk+0x64>)
 8000fa6:	4a12      	ldr	r2, [pc, #72]	@ (8000ff0 <_sbrk+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000faa:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <_sbrk+0x64>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d207      	bcs.n	8000fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fb8:	f005 f8d8 	bl	800616c <__errno>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	220c      	movs	r2, #12
 8000fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc6:	e009      	b.n	8000fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <_sbrk+0x64>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fce:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <_sbrk+0x64>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <_sbrk+0x64>)
 8000fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fda:	68fb      	ldr	r3, [r7, #12]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20020000 	.word	0x20020000
 8000fe8:	00000400 	.word	0x00000400
 8000fec:	20000224 	.word	0x20000224
 8000ff0:	200130a0 	.word	0x200130a0

08000ff4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <SystemInit+0x20>)
 8000ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ffe:	4a05      	ldr	r2, [pc, #20]	@ (8001014 <SystemInit+0x20>)
 8001000:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001004:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	e000ed00 	.word	0xe000ed00

08001018 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001018:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001050 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800101c:	f7ff ffea 	bl	8000ff4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001020:	480c      	ldr	r0, [pc, #48]	@ (8001054 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001022:	490d      	ldr	r1, [pc, #52]	@ (8001058 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001024:	4a0d      	ldr	r2, [pc, #52]	@ (800105c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001028:	e002      	b.n	8001030 <LoopCopyDataInit>

0800102a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800102a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800102c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102e:	3304      	adds	r3, #4

08001030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001034:	d3f9      	bcc.n	800102a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001036:	4a0a      	ldr	r2, [pc, #40]	@ (8001060 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001038:	4c0a      	ldr	r4, [pc, #40]	@ (8001064 <LoopFillZerobss+0x22>)
  movs r3, #0
 800103a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800103c:	e001      	b.n	8001042 <LoopFillZerobss>

0800103e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001040:	3204      	adds	r2, #4

08001042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001044:	d3fb      	bcc.n	800103e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001046:	f005 f897 	bl	8006178 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800104a:	f7ff faaf 	bl	80005ac <main>
  bx  lr    
 800104e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001050:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001058:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800105c:	08007380 	.word	0x08007380
  ldr r2, =_sbss
 8001060:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001064:	200130a0 	.word	0x200130a0

08001068 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001068:	e7fe      	b.n	8001068 <ADC_IRQHandler>
	...

0800106c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001070:	4b0e      	ldr	r3, [pc, #56]	@ (80010ac <HAL_Init+0x40>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0d      	ldr	r2, [pc, #52]	@ (80010ac <HAL_Init+0x40>)
 8001076:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800107a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <HAL_Init+0x40>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a0a      	ldr	r2, [pc, #40]	@ (80010ac <HAL_Init+0x40>)
 8001082:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001086:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <HAL_Init+0x40>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a07      	ldr	r2, [pc, #28]	@ (80010ac <HAL_Init+0x40>)
 800108e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001092:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001094:	2003      	movs	r0, #3
 8001096:	f000 f8d8 	bl	800124a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800109a:	2000      	movs	r0, #0
 800109c:	f7ff fe38 	bl	8000d10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010a0:	f7ff fdbe 	bl	8000c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40023c00 	.word	0x40023c00

080010b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010b4:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <HAL_IncTick+0x20>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	461a      	mov	r2, r3
 80010ba:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_IncTick+0x24>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4413      	add	r3, r2
 80010c0:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <HAL_IncTick+0x24>)
 80010c2:	6013      	str	r3, [r2, #0]
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000008 	.word	0x20000008
 80010d4:	20000228 	.word	0x20000228

080010d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  return uwTick;
 80010dc:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <HAL_GetTick+0x14>)
 80010de:	681b      	ldr	r3, [r3, #0]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	20000228 	.word	0x20000228

080010f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <__NVIC_SetPriorityGrouping+0x44>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001106:	68ba      	ldr	r2, [r7, #8]
 8001108:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800110c:	4013      	ands	r3, r2
 800110e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001118:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800111c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001122:	4a04      	ldr	r2, [pc, #16]	@ (8001134 <__NVIC_SetPriorityGrouping+0x44>)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	60d3      	str	r3, [r2, #12]
}
 8001128:	bf00      	nop
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800113c:	4b04      	ldr	r3, [pc, #16]	@ (8001150 <__NVIC_GetPriorityGrouping+0x18>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	0a1b      	lsrs	r3, r3, #8
 8001142:	f003 0307 	and.w	r3, r3, #7
}
 8001146:	4618      	mov	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001162:	2b00      	cmp	r3, #0
 8001164:	db0b      	blt.n	800117e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 021f 	and.w	r2, r3, #31
 800116c:	4907      	ldr	r1, [pc, #28]	@ (800118c <__NVIC_EnableIRQ+0x38>)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	095b      	lsrs	r3, r3, #5
 8001174:	2001      	movs	r0, #1
 8001176:	fa00 f202 	lsl.w	r2, r0, r2
 800117a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	e000e100 	.word	0xe000e100

08001190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	6039      	str	r1, [r7, #0]
 800119a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	db0a      	blt.n	80011ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	490c      	ldr	r1, [pc, #48]	@ (80011dc <__NVIC_SetPriority+0x4c>)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	0112      	lsls	r2, r2, #4
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	440b      	add	r3, r1
 80011b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011b8:	e00a      	b.n	80011d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4908      	ldr	r1, [pc, #32]	@ (80011e0 <__NVIC_SetPriority+0x50>)
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	f003 030f 	and.w	r3, r3, #15
 80011c6:	3b04      	subs	r3, #4
 80011c8:	0112      	lsls	r2, r2, #4
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	440b      	add	r3, r1
 80011ce:	761a      	strb	r2, [r3, #24]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000e100 	.word	0xe000e100
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b089      	sub	sp, #36	@ 0x24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	f1c3 0307 	rsb	r3, r3, #7
 80011fe:	2b04      	cmp	r3, #4
 8001200:	bf28      	it	cs
 8001202:	2304      	movcs	r3, #4
 8001204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3304      	adds	r3, #4
 800120a:	2b06      	cmp	r3, #6
 800120c:	d902      	bls.n	8001214 <NVIC_EncodePriority+0x30>
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3b03      	subs	r3, #3
 8001212:	e000      	b.n	8001216 <NVIC_EncodePriority+0x32>
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001218:	f04f 32ff 	mov.w	r2, #4294967295
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43da      	mvns	r2, r3
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	401a      	ands	r2, r3
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800122c:	f04f 31ff 	mov.w	r1, #4294967295
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	fa01 f303 	lsl.w	r3, r1, r3
 8001236:	43d9      	mvns	r1, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800123c:	4313      	orrs	r3, r2
         );
}
 800123e:	4618      	mov	r0, r3
 8001240:	3724      	adds	r7, #36	@ 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff ff4c 	bl	80010f0 <__NVIC_SetPriorityGrouping>
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
 800126c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001272:	f7ff ff61 	bl	8001138 <__NVIC_GetPriorityGrouping>
 8001276:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	68b9      	ldr	r1, [r7, #8]
 800127c:	6978      	ldr	r0, [r7, #20]
 800127e:	f7ff ffb1 	bl	80011e4 <NVIC_EncodePriority>
 8001282:	4602      	mov	r2, r0
 8001284:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff80 	bl	8001190 <__NVIC_SetPriority>
}
 8001290:	bf00      	nop
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff54 	bl	8001154 <__NVIC_EnableIRQ>
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80012c2:	f7ff ff09 	bl	80010d8 <HAL_GetTick>
 80012c6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d008      	beq.n	80012e6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2280      	movs	r2, #128	@ 0x80
 80012d8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e052      	b.n	800138c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 0216 	bic.w	r2, r2, #22
 80012f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	695a      	ldr	r2, [r3, #20]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001304:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130a:	2b00      	cmp	r3, #0
 800130c:	d103      	bne.n	8001316 <HAL_DMA_Abort+0x62>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001312:	2b00      	cmp	r3, #0
 8001314:	d007      	beq.n	8001326 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f022 0208 	bic.w	r2, r2, #8
 8001324:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f022 0201 	bic.w	r2, r2, #1
 8001334:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001336:	e013      	b.n	8001360 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001338:	f7ff fece 	bl	80010d8 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b05      	cmp	r3, #5
 8001344:	d90c      	bls.n	8001360 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2220      	movs	r2, #32
 800134a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2203      	movs	r2, #3
 8001350:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e015      	b.n	800138c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1e4      	bne.n	8001338 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001372:	223f      	movs	r2, #63	@ 0x3f
 8001374:	409a      	lsls	r2, r3
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d004      	beq.n	80013b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2280      	movs	r2, #128	@ 0x80
 80013ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e00c      	b.n	80013cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2205      	movs	r2, #5
 80013b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f022 0201 	bic.w	r2, r2, #1
 80013c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	61fb      	str	r3, [r7, #28]
 80013f2:	e16b      	b.n	80016cc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013f4:	2201      	movs	r2, #1
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	429a      	cmp	r2, r3
 800140e:	f040 815a 	bne.w	80016c6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b01      	cmp	r3, #1
 800141c:	d005      	beq.n	800142a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001426:	2b02      	cmp	r3, #2
 8001428:	d130      	bne.n	800148c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	2203      	movs	r2, #3
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	68da      	ldr	r2, [r3, #12]
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001460:	2201      	movs	r2, #1
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	091b      	lsrs	r3, r3, #4
 8001476:	f003 0201 	and.w	r2, r3, #1
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	fa02 f303 	lsl.w	r3, r2, r3
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	4313      	orrs	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	2b03      	cmp	r3, #3
 8001496:	d017      	beq.n	80014c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	2203      	movs	r2, #3
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4013      	ands	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	4313      	orrs	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 0303 	and.w	r3, r3, #3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d123      	bne.n	800151c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	08da      	lsrs	r2, r3, #3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3208      	adds	r2, #8
 80014dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	f003 0307 	and.w	r3, r3, #7
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	220f      	movs	r2, #15
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4013      	ands	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	08da      	lsrs	r2, r3, #3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3208      	adds	r2, #8
 8001516:	69b9      	ldr	r1, [r7, #24]
 8001518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	2203      	movs	r2, #3
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	4013      	ands	r3, r2
 8001532:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f003 0203 	and.w	r2, r3, #3
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4313      	orrs	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 80b4 	beq.w	80016c6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	4b60      	ldr	r3, [pc, #384]	@ (80016e4 <HAL_GPIO_Init+0x30c>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001566:	4a5f      	ldr	r2, [pc, #380]	@ (80016e4 <HAL_GPIO_Init+0x30c>)
 8001568:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156c:	6453      	str	r3, [r2, #68]	@ 0x44
 800156e:	4b5d      	ldr	r3, [pc, #372]	@ (80016e4 <HAL_GPIO_Init+0x30c>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001572:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800157a:	4a5b      	ldr	r2, [pc, #364]	@ (80016e8 <HAL_GPIO_Init+0x310>)
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	089b      	lsrs	r3, r3, #2
 8001580:	3302      	adds	r3, #2
 8001582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	f003 0303 	and.w	r3, r3, #3
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	220f      	movs	r2, #15
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4a52      	ldr	r2, [pc, #328]	@ (80016ec <HAL_GPIO_Init+0x314>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d02b      	beq.n	80015fe <HAL_GPIO_Init+0x226>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a51      	ldr	r2, [pc, #324]	@ (80016f0 <HAL_GPIO_Init+0x318>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d025      	beq.n	80015fa <HAL_GPIO_Init+0x222>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a50      	ldr	r2, [pc, #320]	@ (80016f4 <HAL_GPIO_Init+0x31c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d01f      	beq.n	80015f6 <HAL_GPIO_Init+0x21e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4f      	ldr	r2, [pc, #316]	@ (80016f8 <HAL_GPIO_Init+0x320>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d019      	beq.n	80015f2 <HAL_GPIO_Init+0x21a>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a4e      	ldr	r2, [pc, #312]	@ (80016fc <HAL_GPIO_Init+0x324>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d013      	beq.n	80015ee <HAL_GPIO_Init+0x216>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001700 <HAL_GPIO_Init+0x328>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00d      	beq.n	80015ea <HAL_GPIO_Init+0x212>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001704 <HAL_GPIO_Init+0x32c>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d007      	beq.n	80015e6 <HAL_GPIO_Init+0x20e>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001708 <HAL_GPIO_Init+0x330>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d101      	bne.n	80015e2 <HAL_GPIO_Init+0x20a>
 80015de:	2307      	movs	r3, #7
 80015e0:	e00e      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015e2:	2308      	movs	r3, #8
 80015e4:	e00c      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015e6:	2306      	movs	r3, #6
 80015e8:	e00a      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015ea:	2305      	movs	r3, #5
 80015ec:	e008      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015ee:	2304      	movs	r3, #4
 80015f0:	e006      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015f2:	2303      	movs	r3, #3
 80015f4:	e004      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e002      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e000      	b.n	8001600 <HAL_GPIO_Init+0x228>
 80015fe:	2300      	movs	r3, #0
 8001600:	69fa      	ldr	r2, [r7, #28]
 8001602:	f002 0203 	and.w	r2, r2, #3
 8001606:	0092      	lsls	r2, r2, #2
 8001608:	4093      	lsls	r3, r2
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001610:	4935      	ldr	r1, [pc, #212]	@ (80016e8 <HAL_GPIO_Init+0x310>)
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	089b      	lsrs	r3, r3, #2
 8001616:	3302      	adds	r3, #2
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800161e:	4b3b      	ldr	r3, [pc, #236]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	43db      	mvns	r3, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4013      	ands	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001642:	4a32      	ldr	r2, [pc, #200]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001648:	4b30      	ldr	r3, [pc, #192]	@ (800170c <HAL_GPIO_Init+0x334>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800166c:	4a27      	ldr	r2, [pc, #156]	@ (800170c <HAL_GPIO_Init+0x334>)
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001672:	4b26      	ldr	r3, [pc, #152]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001696:	4a1d      	ldr	r2, [pc, #116]	@ (800170c <HAL_GPIO_Init+0x334>)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800169c:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <HAL_GPIO_Init+0x334>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	43db      	mvns	r3, r3
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	4013      	ands	r3, r2
 80016aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016c0:	4a12      	ldr	r2, [pc, #72]	@ (800170c <HAL_GPIO_Init+0x334>)
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3301      	adds	r3, #1
 80016ca:	61fb      	str	r3, [r7, #28]
 80016cc:	69fb      	ldr	r3, [r7, #28]
 80016ce:	2b0f      	cmp	r3, #15
 80016d0:	f67f ae90 	bls.w	80013f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	3724      	adds	r7, #36	@ 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40013800 	.word	0x40013800
 80016ec:	40020000 	.word	0x40020000
 80016f0:	40020400 	.word	0x40020400
 80016f4:	40020800 	.word	0x40020800
 80016f8:	40020c00 	.word	0x40020c00
 80016fc:	40021000 	.word	0x40021000
 8001700:	40021400 	.word	0x40021400
 8001704:	40021800 	.word	0x40021800
 8001708:	40021c00 	.word	0x40021c00
 800170c:	40013c00 	.word	0x40013c00

08001710 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	807b      	strh	r3, [r7, #2]
 800171c:	4613      	mov	r3, r2
 800171e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001720:	787b      	ldrb	r3, [r7, #1]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001726:	887a      	ldrh	r2, [r7, #2]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800172c:	e003      	b.n	8001736 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800172e:	887b      	ldrh	r3, [r7, #2]
 8001730:	041a      	lsls	r2, r3, #16
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	619a      	str	r2, [r3, #24]
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
	...

08001744 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b086      	sub	sp, #24
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e267      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b00      	cmp	r3, #0
 8001760:	d075      	beq.n	800184e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001762:	4b88      	ldr	r3, [pc, #544]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b04      	cmp	r3, #4
 800176c:	d00c      	beq.n	8001788 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800176e:	4b85      	ldr	r3, [pc, #532]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001776:	2b08      	cmp	r3, #8
 8001778:	d112      	bne.n	80017a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800177a:	4b82      	ldr	r3, [pc, #520]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001782:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001786:	d10b      	bne.n	80017a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001788:	4b7e      	ldr	r3, [pc, #504]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d05b      	beq.n	800184c <HAL_RCC_OscConfig+0x108>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d157      	bne.n	800184c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e242      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a8:	d106      	bne.n	80017b8 <HAL_RCC_OscConfig+0x74>
 80017aa:	4b76      	ldr	r3, [pc, #472]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a75      	ldr	r2, [pc, #468]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	e01d      	b.n	80017f4 <HAL_RCC_OscConfig+0xb0>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017c0:	d10c      	bne.n	80017dc <HAL_RCC_OscConfig+0x98>
 80017c2:	4b70      	ldr	r3, [pc, #448]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a6f      	ldr	r2, [pc, #444]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b6d      	ldr	r3, [pc, #436]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a6c      	ldr	r2, [pc, #432]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e00b      	b.n	80017f4 <HAL_RCC_OscConfig+0xb0>
 80017dc:	4b69      	ldr	r3, [pc, #420]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a68      	ldr	r2, [pc, #416]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b66      	ldr	r3, [pc, #408]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a65      	ldr	r2, [pc, #404]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80017ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d013      	beq.n	8001824 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fc:	f7ff fc6c 	bl	80010d8 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001804:	f7ff fc68 	bl	80010d8 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b64      	cmp	r3, #100	@ 0x64
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e207      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001816:	4b5b      	ldr	r3, [pc, #364]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d0f0      	beq.n	8001804 <HAL_RCC_OscConfig+0xc0>
 8001822:	e014      	b.n	800184e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fc58 	bl	80010d8 <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fc54 	bl	80010d8 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	@ 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e1f3      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800183e:	4b51      	ldr	r3, [pc, #324]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0xe8>
 800184a:	e000      	b.n	800184e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d063      	beq.n	8001922 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800185a:	4b4a      	ldr	r3, [pc, #296]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00b      	beq.n	800187e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001866:	4b47      	ldr	r3, [pc, #284]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800186e:	2b08      	cmp	r3, #8
 8001870:	d11c      	bne.n	80018ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001872:	4b44      	ldr	r3, [pc, #272]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d116      	bne.n	80018ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187e:	4b41      	ldr	r3, [pc, #260]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d005      	beq.n	8001896 <HAL_RCC_OscConfig+0x152>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d001      	beq.n	8001896 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e1c7      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001896:	4b3b      	ldr	r3, [pc, #236]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691b      	ldr	r3, [r3, #16]
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	4937      	ldr	r1, [pc, #220]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018aa:	e03a      	b.n	8001922 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d020      	beq.n	80018f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018b4:	4b34      	ldr	r3, [pc, #208]	@ (8001988 <HAL_RCC_OscConfig+0x244>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ba:	f7ff fc0d 	bl	80010d8 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c2:	f7ff fc09 	bl	80010d8 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e1a8      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e0:	4b28      	ldr	r3, [pc, #160]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4925      	ldr	r1, [pc, #148]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e015      	b.n	8001922 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018f6:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <HAL_RCC_OscConfig+0x244>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff fbec 	bl	80010d8 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001904:	f7ff fbe8 	bl	80010d8 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e187      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001916:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0302 	and.w	r3, r3, #2
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	2b00      	cmp	r3, #0
 800192c:	d036      	beq.n	800199c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d016      	beq.n	8001964 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_RCC_OscConfig+0x248>)
 8001938:	2201      	movs	r2, #1
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193c:	f7ff fbcc 	bl	80010d8 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fbc8 	bl	80010d8 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e167      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001956:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <HAL_RCC_OscConfig+0x240>)
 8001958:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0f0      	beq.n	8001944 <HAL_RCC_OscConfig+0x200>
 8001962:	e01b      	b.n	800199c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001964:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_RCC_OscConfig+0x248>)
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196a:	f7ff fbb5 	bl	80010d8 <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001970:	e00e      	b.n	8001990 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001972:	f7ff fbb1 	bl	80010d8 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d907      	bls.n	8001990 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e150      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
 8001984:	40023800 	.word	0x40023800
 8001988:	42470000 	.word	0x42470000
 800198c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001990:	4b88      	ldr	r3, [pc, #544]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001992:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1ea      	bne.n	8001972 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	f000 8097 	beq.w	8001ad8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019aa:	2300      	movs	r3, #0
 80019ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ae:	4b81      	ldr	r3, [pc, #516]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d10f      	bne.n	80019da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	4b7d      	ldr	r3, [pc, #500]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	4a7c      	ldr	r2, [pc, #496]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 80019c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ca:	4b7a      	ldr	r3, [pc, #488]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019d6:	2301      	movs	r3, #1
 80019d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019da:	4b77      	ldr	r3, [pc, #476]	@ (8001bb8 <HAL_RCC_OscConfig+0x474>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d118      	bne.n	8001a18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019e6:	4b74      	ldr	r3, [pc, #464]	@ (8001bb8 <HAL_RCC_OscConfig+0x474>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a73      	ldr	r2, [pc, #460]	@ (8001bb8 <HAL_RCC_OscConfig+0x474>)
 80019ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019f2:	f7ff fb71 	bl	80010d8 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019fa:	f7ff fb6d 	bl	80010d8 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e10c      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a0c:	4b6a      	ldr	r3, [pc, #424]	@ (8001bb8 <HAL_RCC_OscConfig+0x474>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d106      	bne.n	8001a2e <HAL_RCC_OscConfig+0x2ea>
 8001a20:	4b64      	ldr	r3, [pc, #400]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a24:	4a63      	ldr	r2, [pc, #396]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a2c:	e01c      	b.n	8001a68 <HAL_RCC_OscConfig+0x324>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d10c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x30c>
 8001a36:	4b5f      	ldr	r3, [pc, #380]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a3a:	4a5e      	ldr	r2, [pc, #376]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a42:	4b5c      	ldr	r3, [pc, #368]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a46:	4a5b      	ldr	r2, [pc, #364]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a4e:	e00b      	b.n	8001a68 <HAL_RCC_OscConfig+0x324>
 8001a50:	4b58      	ldr	r3, [pc, #352]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a54:	4a57      	ldr	r2, [pc, #348]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a56:	f023 0301 	bic.w	r3, r3, #1
 8001a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a5c:	4b55      	ldr	r3, [pc, #340]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a60:	4a54      	ldr	r2, [pc, #336]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a62:	f023 0304 	bic.w	r3, r3, #4
 8001a66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d015      	beq.n	8001a9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a70:	f7ff fb32 	bl	80010d8 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a76:	e00a      	b.n	8001a8e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a78:	f7ff fb2e 	bl	80010d8 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e0cb      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a8e:	4b49      	ldr	r3, [pc, #292]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0ee      	beq.n	8001a78 <HAL_RCC_OscConfig+0x334>
 8001a9a:	e014      	b.n	8001ac6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a9c:	f7ff fb1c 	bl	80010d8 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa2:	e00a      	b.n	8001aba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa4:	f7ff fb18 	bl	80010d8 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e0b5      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aba:	4b3e      	ldr	r3, [pc, #248]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1ee      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ac6:	7dfb      	ldrb	r3, [r7, #23]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d105      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001acc:	4b39      	ldr	r3, [pc, #228]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad0:	4a38      	ldr	r2, [pc, #224]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001ad2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 80a1 	beq.w	8001c24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ae2:	4b34      	ldr	r3, [pc, #208]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 030c 	and.w	r3, r3, #12
 8001aea:	2b08      	cmp	r3, #8
 8001aec:	d05c      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d141      	bne.n	8001b7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001af6:	4b31      	ldr	r3, [pc, #196]	@ (8001bbc <HAL_RCC_OscConfig+0x478>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afc:	f7ff faec 	bl	80010d8 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b04:	f7ff fae8 	bl	80010d8 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e087      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b16:	4b27      	ldr	r3, [pc, #156]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f0      	bne.n	8001b04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	69da      	ldr	r2, [r3, #28]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	019b      	lsls	r3, r3, #6
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b38:	085b      	lsrs	r3, r3, #1
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	041b      	lsls	r3, r3, #16
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b44:	061b      	lsls	r3, r3, #24
 8001b46:	491b      	ldr	r1, [pc, #108]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bbc <HAL_RCC_OscConfig+0x478>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b52:	f7ff fac1 	bl	80010d8 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b58:	e008      	b.n	8001b6c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5a:	f7ff fabd 	bl	80010d8 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e05c      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b6c:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f0      	beq.n	8001b5a <HAL_RCC_OscConfig+0x416>
 8001b78:	e054      	b.n	8001c24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7a:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <HAL_RCC_OscConfig+0x478>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b80:	f7ff faaa 	bl	80010d8 <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b88:	f7ff faa6 	bl	80010d8 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e045      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b9a:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <HAL_RCC_OscConfig+0x470>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1f0      	bne.n	8001b88 <HAL_RCC_OscConfig+0x444>
 8001ba6:	e03d      	b.n	8001c24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d107      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e038      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
 8001bb4:	40023800 	.word	0x40023800
 8001bb8:	40007000 	.word	0x40007000
 8001bbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c30 <HAL_RCC_OscConfig+0x4ec>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d028      	beq.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d121      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d11a      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001bf6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d111      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c06:	085b      	lsrs	r3, r3, #1
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d107      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d001      	beq.n	8001c24 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800

08001c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d101      	bne.n	8001c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e0cc      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c48:	4b68      	ldr	r3, [pc, #416]	@ (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0307 	and.w	r3, r3, #7
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d90c      	bls.n	8001c70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c56:	4b65      	ldr	r3, [pc, #404]	@ (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	b2d2      	uxtb	r2, r2
 8001c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c5e:	4b63      	ldr	r3, [pc, #396]	@ (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	683a      	ldr	r2, [r7, #0]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d001      	beq.n	8001c70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0b8      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d020      	beq.n	8001cbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d005      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c88:	4b59      	ldr	r3, [pc, #356]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	4a58      	ldr	r2, [pc, #352]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0308 	and.w	r3, r3, #8
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d005      	beq.n	8001cac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca0:	4b53      	ldr	r3, [pc, #332]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	4a52      	ldr	r2, [pc, #328]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001caa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cac:	4b50      	ldr	r3, [pc, #320]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	494d      	ldr	r1, [pc, #308]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d044      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d107      	bne.n	8001ce2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd2:	4b47      	ldr	r3, [pc, #284]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d119      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e07f      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d003      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cee:	2b03      	cmp	r3, #3
 8001cf0:	d107      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d109      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e06f      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d02:	4b3b      	ldr	r3, [pc, #236]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e067      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d12:	4b37      	ldr	r3, [pc, #220]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f023 0203 	bic.w	r2, r3, #3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	4934      	ldr	r1, [pc, #208]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d24:	f7ff f9d8 	bl	80010d8 <HAL_GetTick>
 8001d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2a:	e00a      	b.n	8001d42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2c:	f7ff f9d4 	bl	80010d8 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e04f      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d42:	4b2b      	ldr	r3, [pc, #172]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 020c 	and.w	r2, r3, #12
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d1eb      	bne.n	8001d2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d54:	4b25      	ldr	r3, [pc, #148]	@ (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0307 	and.w	r3, r3, #7
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d20c      	bcs.n	8001d7c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d62:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6a:	4b20      	ldr	r3, [pc, #128]	@ (8001dec <HAL_RCC_ClockConfig+0x1b8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	683a      	ldr	r2, [r7, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d001      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e032      	b.n	8001de2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0304 	and.w	r3, r3, #4
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d008      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d88:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	4916      	ldr	r1, [pc, #88]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0308 	and.w	r3, r3, #8
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d009      	beq.n	8001dba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001da6:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	691b      	ldr	r3, [r3, #16]
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	490e      	ldr	r1, [pc, #56]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dba:	f000 f821 	bl	8001e00 <HAL_RCC_GetSysClockFreq>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	091b      	lsrs	r3, r3, #4
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	490a      	ldr	r1, [pc, #40]	@ (8001df4 <HAL_RCC_ClockConfig+0x1c0>)
 8001dcc:	5ccb      	ldrb	r3, [r1, r3]
 8001dce:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd2:	4a09      	ldr	r2, [pc, #36]	@ (8001df8 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001dd6:	4b09      	ldr	r3, [pc, #36]	@ (8001dfc <HAL_RCC_ClockConfig+0x1c8>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe ff98 	bl	8000d10 <HAL_InitTick>

  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40023c00 	.word	0x40023c00
 8001df0:	40023800 	.word	0x40023800
 8001df4:	08007274 	.word	0x08007274
 8001df8:	20000000 	.word	0x20000000
 8001dfc:	20000004 	.word	0x20000004

08001e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e04:	b094      	sub	sp, #80	@ 0x50
 8001e06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e18:	4b79      	ldr	r3, [pc, #484]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 030c 	and.w	r3, r3, #12
 8001e20:	2b08      	cmp	r3, #8
 8001e22:	d00d      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x40>
 8001e24:	2b08      	cmp	r3, #8
 8001e26:	f200 80e1 	bhi.w	8001fec <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d002      	beq.n	8001e34 <HAL_RCC_GetSysClockFreq+0x34>
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d003      	beq.n	8001e3a <HAL_RCC_GetSysClockFreq+0x3a>
 8001e32:	e0db      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e34:	4b73      	ldr	r3, [pc, #460]	@ (8002004 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e38:	e0db      	b.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e3a:	4b73      	ldr	r3, [pc, #460]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x208>)
 8001e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e3e:	e0d8      	b.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e40:	4b6f      	ldr	r3, [pc, #444]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d063      	beq.n	8001f1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e56:	4b6a      	ldr	r3, [pc, #424]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	099b      	lsrs	r3, r3, #6
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e68:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e72:	4622      	mov	r2, r4
 8001e74:	462b      	mov	r3, r5
 8001e76:	f04f 0000 	mov.w	r0, #0
 8001e7a:	f04f 0100 	mov.w	r1, #0
 8001e7e:	0159      	lsls	r1, r3, #5
 8001e80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e84:	0150      	lsls	r0, r2, #5
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	1a51      	subs	r1, r2, r1
 8001e8e:	6139      	str	r1, [r7, #16]
 8001e90:	4629      	mov	r1, r5
 8001e92:	eb63 0301 	sbc.w	r3, r3, r1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	f04f 0200 	mov.w	r2, #0
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ea4:	4659      	mov	r1, fp
 8001ea6:	018b      	lsls	r3, r1, #6
 8001ea8:	4651      	mov	r1, sl
 8001eaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eae:	4651      	mov	r1, sl
 8001eb0:	018a      	lsls	r2, r1, #6
 8001eb2:	4651      	mov	r1, sl
 8001eb4:	ebb2 0801 	subs.w	r8, r2, r1
 8001eb8:	4659      	mov	r1, fp
 8001eba:	eb63 0901 	sbc.w	r9, r3, r1
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001eca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ece:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ed2:	4690      	mov	r8, r2
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	4623      	mov	r3, r4
 8001ed8:	eb18 0303 	adds.w	r3, r8, r3
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	462b      	mov	r3, r5
 8001ee0:	eb49 0303 	adc.w	r3, r9, r3
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	f04f 0300 	mov.w	r3, #0
 8001eee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ef2:	4629      	mov	r1, r5
 8001ef4:	024b      	lsls	r3, r1, #9
 8001ef6:	4621      	mov	r1, r4
 8001ef8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001efc:	4621      	mov	r1, r4
 8001efe:	024a      	lsls	r2, r1, #9
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f06:	2200      	movs	r2, #0
 8001f08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f10:	f7fe f9b6 	bl	8000280 <__aeabi_uldivmod>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4613      	mov	r3, r2
 8001f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f1c:	e058      	b.n	8001fd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f1e:	4b38      	ldr	r3, [pc, #224]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	099b      	lsrs	r3, r3, #6
 8001f24:	2200      	movs	r2, #0
 8001f26:	4618      	mov	r0, r3
 8001f28:	4611      	mov	r1, r2
 8001f2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f2e:	623b      	str	r3, [r7, #32]
 8001f30:	2300      	movs	r3, #0
 8001f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f38:	4642      	mov	r2, r8
 8001f3a:	464b      	mov	r3, r9
 8001f3c:	f04f 0000 	mov.w	r0, #0
 8001f40:	f04f 0100 	mov.w	r1, #0
 8001f44:	0159      	lsls	r1, r3, #5
 8001f46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f4a:	0150      	lsls	r0, r2, #5
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4641      	mov	r1, r8
 8001f52:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f56:	4649      	mov	r1, r9
 8001f58:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	f04f 0300 	mov.w	r3, #0
 8001f64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f70:	ebb2 040a 	subs.w	r4, r2, sl
 8001f74:	eb63 050b 	sbc.w	r5, r3, fp
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	00eb      	lsls	r3, r5, #3
 8001f82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f86:	00e2      	lsls	r2, r4, #3
 8001f88:	4614      	mov	r4, r2
 8001f8a:	461d      	mov	r5, r3
 8001f8c:	4643      	mov	r3, r8
 8001f8e:	18e3      	adds	r3, r4, r3
 8001f90:	603b      	str	r3, [r7, #0]
 8001f92:	464b      	mov	r3, r9
 8001f94:	eb45 0303 	adc.w	r3, r5, r3
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	f04f 0200 	mov.w	r2, #0
 8001f9e:	f04f 0300 	mov.w	r3, #0
 8001fa2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fa6:	4629      	mov	r1, r5
 8001fa8:	028b      	lsls	r3, r1, #10
 8001faa:	4621      	mov	r1, r4
 8001fac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fb0:	4621      	mov	r1, r4
 8001fb2:	028a      	lsls	r2, r1, #10
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fba:	2200      	movs	r2, #0
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	61fa      	str	r2, [r7, #28]
 8001fc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fc4:	f7fe f95c 	bl	8000280 <__aeabi_uldivmod>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4613      	mov	r3, r2
 8001fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	0c1b      	lsrs	r3, r3, #16
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	3301      	adds	r3, #1
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001fe0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fe2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001fea:	e002      	b.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fec:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <HAL_RCC_GetSysClockFreq+0x204>)
 8001fee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ff0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3750      	adds	r7, #80	@ 0x50
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800
 8002004:	00f42400 	.word	0x00f42400
 8002008:	007a1200 	.word	0x007a1200

0800200c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002010:	4b03      	ldr	r3, [pc, #12]	@ (8002020 <HAL_RCC_GetHCLKFreq+0x14>)
 8002012:	681b      	ldr	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20000000 	.word	0x20000000

08002024 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002028:	f7ff fff0 	bl	800200c <HAL_RCC_GetHCLKFreq>
 800202c:	4602      	mov	r2, r0
 800202e:	4b05      	ldr	r3, [pc, #20]	@ (8002044 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	0a9b      	lsrs	r3, r3, #10
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	4903      	ldr	r1, [pc, #12]	@ (8002048 <HAL_RCC_GetPCLK1Freq+0x24>)
 800203a:	5ccb      	ldrb	r3, [r1, r3]
 800203c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002040:	4618      	mov	r0, r3
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40023800 	.word	0x40023800
 8002048:	08007284 	.word	0x08007284

0800204c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002050:	f7ff ffdc 	bl	800200c <HAL_RCC_GetHCLKFreq>
 8002054:	4602      	mov	r2, r0
 8002056:	4b05      	ldr	r3, [pc, #20]	@ (800206c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	0b5b      	lsrs	r3, r3, #13
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	4903      	ldr	r1, [pc, #12]	@ (8002070 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002062:	5ccb      	ldrb	r3, [r1, r3]
 8002064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002068:	4618      	mov	r0, r3
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40023800 	.word	0x40023800
 8002070:	08007284 	.word	0x08007284

08002074 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	220f      	movs	r2, #15
 8002082:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002084:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 0203 	and.w	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002090:	4b0f      	ldr	r3, [pc, #60]	@ (80020d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800209c:	4b0c      	ldr	r3, [pc, #48]	@ (80020d0 <HAL_RCC_GetClockConfig+0x5c>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80020a8:	4b09      	ldr	r3, [pc, #36]	@ (80020d0 <HAL_RCC_GetClockConfig+0x5c>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	08db      	lsrs	r3, r3, #3
 80020ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80020b6:	4b07      	ldr	r3, [pc, #28]	@ (80020d4 <HAL_RCC_GetClockConfig+0x60>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0207 	and.w	r2, r3, #7
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	601a      	str	r2, [r3, #0]
}
 80020c2:	bf00      	nop
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40023c00 	.word	0x40023c00

080020d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e041      	b.n	800216e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d106      	bne.n	8002104 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f839 	bl	8002176 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2202      	movs	r2, #2
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3304      	adds	r3, #4
 8002114:	4619      	mov	r1, r3
 8002116:	4610      	mov	r0, r2
 8002118:	f000 f9c0 	bl	800249c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d001      	beq.n	80021a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e04e      	b.n	8002242 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2202      	movs	r2, #2
 80021a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 0201 	orr.w	r2, r2, #1
 80021ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a23      	ldr	r2, [pc, #140]	@ (8002250 <HAL_TIM_Base_Start_IT+0xc4>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d022      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021ce:	d01d      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002254 <HAL_TIM_Base_Start_IT+0xc8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d018      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1e      	ldr	r2, [pc, #120]	@ (8002258 <HAL_TIM_Base_Start_IT+0xcc>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d013      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a1c      	ldr	r2, [pc, #112]	@ (800225c <HAL_TIM_Base_Start_IT+0xd0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d00e      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002260 <HAL_TIM_Base_Start_IT+0xd4>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d009      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a19      	ldr	r2, [pc, #100]	@ (8002264 <HAL_TIM_Base_Start_IT+0xd8>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d004      	beq.n	800220c <HAL_TIM_Base_Start_IT+0x80>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a18      	ldr	r2, [pc, #96]	@ (8002268 <HAL_TIM_Base_Start_IT+0xdc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d111      	bne.n	8002230 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2b06      	cmp	r3, #6
 800221c:	d010      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f042 0201 	orr.w	r2, r2, #1
 800222c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800222e:	e007      	b.n	8002240 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0201 	orr.w	r2, r2, #1
 800223e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40010000 	.word	0x40010000
 8002254:	40000400 	.word	0x40000400
 8002258:	40000800 	.word	0x40000800
 800225c:	40000c00 	.word	0x40000c00
 8002260:	40010400 	.word	0x40010400
 8002264:	40014000 	.word	0x40014000
 8002268:	40001800 	.word	0x40001800

0800226c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d020      	beq.n	80022d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d01b      	beq.n	80022d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0202 	mvn.w	r2, #2
 80022a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f8d2 	bl	8002460 <HAL_TIM_IC_CaptureCallback>
 80022bc:	e005      	b.n	80022ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f8c4 	bl	800244c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 f8d5 	bl	8002474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d020      	beq.n	800231c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d01b      	beq.n	800231c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f06f 0204 	mvn.w	r2, #4
 80022ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2202      	movs	r2, #2
 80022f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f8ac 	bl	8002460 <HAL_TIM_IC_CaptureCallback>
 8002308:	e005      	b.n	8002316 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f89e 	bl	800244c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f8af 	bl	8002474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d020      	beq.n	8002368 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b00      	cmp	r3, #0
 800232e:	d01b      	beq.n	8002368 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f06f 0208 	mvn.w	r2, #8
 8002338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2204      	movs	r2, #4
 800233e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f886 	bl	8002460 <HAL_TIM_IC_CaptureCallback>
 8002354:	e005      	b.n	8002362 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f878 	bl	800244c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 f889 	bl	8002474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	2b00      	cmp	r3, #0
 8002370:	d020      	beq.n	80023b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	2b00      	cmp	r3, #0
 800237a:	d01b      	beq.n	80023b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f06f 0210 	mvn.w	r2, #16
 8002384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2208      	movs	r2, #8
 800238a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f860 	bl	8002460 <HAL_TIM_IC_CaptureCallback>
 80023a0:	e005      	b.n	80023ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f000 f852 	bl	800244c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 f863 	bl	8002474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00c      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d007      	beq.n	80023d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f06f 0201 	mvn.w	r2, #1
 80023d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f7fe fc0c 	bl	8000bf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00c      	beq.n	80023fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d007      	beq.n	80023fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80023f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f900 	bl	80025fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00c      	beq.n	8002420 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800240c:	2b00      	cmp	r3, #0
 800240e:	d007      	beq.n	8002420 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 f834 	bl	8002488 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f003 0320 	and.w	r3, r3, #32
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00c      	beq.n	8002444 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f003 0320 	and.w	r3, r3, #32
 8002430:	2b00      	cmp	r3, #0
 8002432:	d007      	beq.n	8002444 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f06f 0220 	mvn.w	r2, #32
 800243c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f8d2 	bl	80025e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002444:	bf00      	nop
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a43      	ldr	r2, [pc, #268]	@ (80025bc <TIM_Base_SetConfig+0x120>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d013      	beq.n	80024dc <TIM_Base_SetConfig+0x40>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024ba:	d00f      	beq.n	80024dc <TIM_Base_SetConfig+0x40>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a40      	ldr	r2, [pc, #256]	@ (80025c0 <TIM_Base_SetConfig+0x124>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d00b      	beq.n	80024dc <TIM_Base_SetConfig+0x40>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a3f      	ldr	r2, [pc, #252]	@ (80025c4 <TIM_Base_SetConfig+0x128>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d007      	beq.n	80024dc <TIM_Base_SetConfig+0x40>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3e      	ldr	r2, [pc, #248]	@ (80025c8 <TIM_Base_SetConfig+0x12c>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d003      	beq.n	80024dc <TIM_Base_SetConfig+0x40>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a3d      	ldr	r2, [pc, #244]	@ (80025cc <TIM_Base_SetConfig+0x130>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d108      	bne.n	80024ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a32      	ldr	r2, [pc, #200]	@ (80025bc <TIM_Base_SetConfig+0x120>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d02b      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024fc:	d027      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a2f      	ldr	r2, [pc, #188]	@ (80025c0 <TIM_Base_SetConfig+0x124>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d023      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a2e      	ldr	r2, [pc, #184]	@ (80025c4 <TIM_Base_SetConfig+0x128>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d01f      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a2d      	ldr	r2, [pc, #180]	@ (80025c8 <TIM_Base_SetConfig+0x12c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d01b      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a2c      	ldr	r2, [pc, #176]	@ (80025cc <TIM_Base_SetConfig+0x130>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d017      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a2b      	ldr	r2, [pc, #172]	@ (80025d0 <TIM_Base_SetConfig+0x134>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d013      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a2a      	ldr	r2, [pc, #168]	@ (80025d4 <TIM_Base_SetConfig+0x138>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00f      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a29      	ldr	r2, [pc, #164]	@ (80025d8 <TIM_Base_SetConfig+0x13c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00b      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a28      	ldr	r2, [pc, #160]	@ (80025dc <TIM_Base_SetConfig+0x140>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d007      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a27      	ldr	r2, [pc, #156]	@ (80025e0 <TIM_Base_SetConfig+0x144>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d003      	beq.n	800254e <TIM_Base_SetConfig+0xb2>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a26      	ldr	r2, [pc, #152]	@ (80025e4 <TIM_Base_SetConfig+0x148>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d108      	bne.n	8002560 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002554:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	4313      	orrs	r3, r2
 800255e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	4313      	orrs	r3, r2
 800256c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a0e      	ldr	r2, [pc, #56]	@ (80025bc <TIM_Base_SetConfig+0x120>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d003      	beq.n	800258e <TIM_Base_SetConfig+0xf2>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a10      	ldr	r2, [pc, #64]	@ (80025cc <TIM_Base_SetConfig+0x130>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d103      	bne.n	8002596 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	691a      	ldr	r2, [r3, #16]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f043 0204 	orr.w	r2, r3, #4
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2201      	movs	r2, #1
 80025a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	601a      	str	r2, [r3, #0]
}
 80025ae:	bf00      	nop
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40010000 	.word	0x40010000
 80025c0:	40000400 	.word	0x40000400
 80025c4:	40000800 	.word	0x40000800
 80025c8:	40000c00 	.word	0x40000c00
 80025cc:	40010400 	.word	0x40010400
 80025d0:	40014000 	.word	0x40014000
 80025d4:	40014400 	.word	0x40014400
 80025d8:	40014800 	.word	0x40014800
 80025dc:	40001800 	.word	0x40001800
 80025e0:	40001c00 	.word	0x40001c00
 80025e4:	40002000 	.word	0x40002000

080025e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e042      	b.n	80026a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d106      	bne.n	800263c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fe fb1a 	bl	8000c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2224      	movs	r2, #36	@ 0x24
 8002640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002652:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 fd7f 	bl	8003158 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002668:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	695a      	ldr	r2, [r3, #20]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002678:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68da      	ldr	r2, [r3, #12]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002688:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3708      	adds	r7, #8
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08a      	sub	sp, #40	@ 0x28
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	603b      	str	r3, [r7, #0]
 80026bc:	4613      	mov	r3, r2
 80026be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d175      	bne.n	80027bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d002      	beq.n	80026dc <HAL_UART_Transmit+0x2c>
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d101      	bne.n	80026e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e06e      	b.n	80027be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2221      	movs	r2, #33	@ 0x21
 80026ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026ee:	f7fe fcf3 	bl	80010d8 <HAL_GetTick>
 80026f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	88fa      	ldrh	r2, [r7, #6]
 80026f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	88fa      	ldrh	r2, [r7, #6]
 80026fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002708:	d108      	bne.n	800271c <HAL_UART_Transmit+0x6c>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d104      	bne.n	800271c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	61bb      	str	r3, [r7, #24]
 800271a:	e003      	b.n	8002724 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002720:	2300      	movs	r3, #0
 8002722:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002724:	e02e      	b.n	8002784 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2200      	movs	r2, #0
 800272e:	2180      	movs	r1, #128	@ 0x80
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 fb1d 	bl	8002d70 <UART_WaitOnFlagUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e03a      	b.n	80027be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10b      	bne.n	8002766 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800275c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	3302      	adds	r3, #2
 8002762:	61bb      	str	r3, [r7, #24]
 8002764:	e007      	b.n	8002776 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	781a      	ldrb	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	3301      	adds	r3, #1
 8002774:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800277a:	b29b      	uxth	r3, r3
 800277c:	3b01      	subs	r3, #1
 800277e:	b29a      	uxth	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002788:	b29b      	uxth	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1cb      	bne.n	8002726 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	2200      	movs	r2, #0
 8002796:	2140      	movs	r1, #64	@ 0x40
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f000 fae9 	bl	8002d70 <UART_WaitOnFlagUntilTimeout>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d005      	beq.n	80027b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e006      	b.n	80027be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80027b8:	2300      	movs	r3, #0
 80027ba:	e000      	b.n	80027be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80027bc:	2302      	movs	r3, #2
  }
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b0ba      	sub	sp, #232	@ 0xe8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002806:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10f      	bne.n	800282e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800280e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002812:	f003 0320 	and.w	r3, r3, #32
 8002816:	2b00      	cmp	r3, #0
 8002818:	d009      	beq.n	800282e <HAL_UART_IRQHandler+0x66>
 800281a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 fbd7 	bl	8002fda <UART_Receive_IT>
      return;
 800282c:	e273      	b.n	8002d16 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800282e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 80de 	beq.w	80029f4 <HAL_UART_IRQHandler+0x22c>
 8002838:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b00      	cmp	r3, #0
 8002842:	d106      	bne.n	8002852 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002848:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800284c:	2b00      	cmp	r3, #0
 800284e:	f000 80d1 	beq.w	80029f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00b      	beq.n	8002876 <HAL_UART_IRQHandler+0xae>
 800285e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d005      	beq.n	8002876 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f043 0201 	orr.w	r2, r3, #1
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800287a:	f003 0304 	and.w	r3, r3, #4
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00b      	beq.n	800289a <HAL_UART_IRQHandler+0xd2>
 8002882:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d005      	beq.n	800289a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002892:	f043 0202 	orr.w	r2, r3, #2
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800289a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00b      	beq.n	80028be <HAL_UART_IRQHandler+0xf6>
 80028a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d005      	beq.n	80028be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	f043 0204 	orr.w	r2, r3, #4
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80028be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d011      	beq.n	80028ee <HAL_UART_IRQHandler+0x126>
 80028ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028ce:	f003 0320 	and.w	r3, r3, #32
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d105      	bne.n	80028e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80028d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d005      	beq.n	80028ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	f043 0208 	orr.w	r2, r3, #8
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 820a 	beq.w	8002d0c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	2b00      	cmp	r3, #0
 8002902:	d008      	beq.n	8002916 <HAL_UART_IRQHandler+0x14e>
 8002904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002908:	f003 0320 	and.w	r3, r3, #32
 800290c:	2b00      	cmp	r3, #0
 800290e:	d002      	beq.n	8002916 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 fb62 	bl	8002fda <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002920:	2b40      	cmp	r3, #64	@ 0x40
 8002922:	bf0c      	ite	eq
 8002924:	2301      	moveq	r3, #1
 8002926:	2300      	movne	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002932:	f003 0308 	and.w	r3, r3, #8
 8002936:	2b00      	cmp	r3, #0
 8002938:	d103      	bne.n	8002942 <HAL_UART_IRQHandler+0x17a>
 800293a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800293e:	2b00      	cmp	r3, #0
 8002940:	d04f      	beq.n	80029e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 fa6d 	bl	8002e22 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002952:	2b40      	cmp	r3, #64	@ 0x40
 8002954:	d141      	bne.n	80029da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	3314      	adds	r3, #20
 800295c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002960:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002964:	e853 3f00 	ldrex	r3, [r3]
 8002968:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800296c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002974:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	3314      	adds	r3, #20
 800297e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002982:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002986:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800298a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800298e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002992:	e841 2300 	strex	r3, r2, [r1]
 8002996:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800299a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1d9      	bne.n	8002956 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d013      	beq.n	80029d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ae:	4a8a      	ldr	r2, [pc, #552]	@ (8002bd8 <HAL_UART_IRQHandler+0x410>)
 80029b0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe fcec 	bl	8001394 <HAL_DMA_Abort_IT>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d016      	beq.n	80029f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029cc:	4610      	mov	r0, r2
 80029ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029d0:	e00e      	b.n	80029f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f9b6 	bl	8002d44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029d8:	e00a      	b.n	80029f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f9b2 	bl	8002d44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029e0:	e006      	b.n	80029f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f9ae 	bl	8002d44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80029ee:	e18d      	b.n	8002d0c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f0:	bf00      	nop
    return;
 80029f2:	e18b      	b.n	8002d0c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	f040 8167 	bne.w	8002ccc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80029fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a02:	f003 0310 	and.w	r3, r3, #16
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 8160 	beq.w	8002ccc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a10:	f003 0310 	and.w	r3, r3, #16
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 8159 	beq.w	8002ccc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	60bb      	str	r3, [r7, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a3a:	2b40      	cmp	r3, #64	@ 0x40
 8002a3c:	f040 80ce 	bne.w	8002bdc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f000 80a9 	beq.w	8002ba8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002a5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	f080 80a2 	bcs.w	8002ba8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a76:	f000 8088 	beq.w	8002b8a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	330c      	adds	r3, #12
 8002a80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a88:	e853 3f00 	ldrex	r3, [r3]
 8002a8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	330c      	adds	r3, #12
 8002aa2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002aa6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002aaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002ab2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ab6:	e841 2300 	strex	r3, r2, [r1]
 8002aba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1d9      	bne.n	8002a7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	3314      	adds	r3, #20
 8002acc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ace:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ad0:	e853 3f00 	ldrex	r3, [r3]
 8002ad4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ad6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ad8:	f023 0301 	bic.w	r3, r3, #1
 8002adc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3314      	adds	r3, #20
 8002ae6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002aea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002aee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002af2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002af6:	e841 2300 	strex	r3, r2, [r1]
 8002afa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002afc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1e1      	bne.n	8002ac6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	3314      	adds	r3, #20
 8002b08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b0c:	e853 3f00 	ldrex	r3, [r3]
 8002b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	3314      	adds	r3, #20
 8002b22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002b26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b2e:	e841 2300 	strex	r3, r2, [r1]
 8002b32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002b34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e3      	bne.n	8002b02 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	330c      	adds	r3, #12
 8002b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b52:	e853 3f00 	ldrex	r3, [r3]
 8002b56:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002b58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b5a:	f023 0310 	bic.w	r3, r3, #16
 8002b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	330c      	adds	r3, #12
 8002b68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b6c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b6e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b74:	e841 2300 	strex	r3, r2, [r1]
 8002b78:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e3      	bne.n	8002b48 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fe fb95 	bl	80012b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2202      	movs	r2, #2
 8002b8e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f000 f8d9 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002ba6:	e0b3      	b.n	8002d10 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002bac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	f040 80ad 	bne.w	8002d10 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bc0:	f040 80a6 	bne.w	8002d10 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002bce:	4619      	mov	r1, r3
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f8c1 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
      return;
 8002bd6:	e09b      	b.n	8002d10 <HAL_UART_IRQHandler+0x548>
 8002bd8:	08002ee9 	.word	0x08002ee9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 808e 	beq.w	8002d14 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002bf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 8089 	beq.w	8002d14 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	330c      	adds	r3, #12
 8002c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0c:	e853 3f00 	ldrex	r3, [r3]
 8002c10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	330c      	adds	r3, #12
 8002c22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002c26:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002c2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c2e:	e841 2300 	strex	r3, r2, [r1]
 8002c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002c34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1e3      	bne.n	8002c02 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	3314      	adds	r3, #20
 8002c40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	e853 3f00 	ldrex	r3, [r3]
 8002c48:	623b      	str	r3, [r7, #32]
   return(result);
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3314      	adds	r3, #20
 8002c5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002c5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c66:	e841 2300 	strex	r3, r2, [r1]
 8002c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1e3      	bne.n	8002c3a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2220      	movs	r2, #32
 8002c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	330c      	adds	r3, #12
 8002c86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	e853 3f00 	ldrex	r3, [r3]
 8002c8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f023 0310 	bic.w	r3, r3, #16
 8002c96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	330c      	adds	r3, #12
 8002ca0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002ca4:	61fa      	str	r2, [r7, #28]
 8002ca6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca8:	69b9      	ldr	r1, [r7, #24]
 8002caa:	69fa      	ldr	r2, [r7, #28]
 8002cac:	e841 2300 	strex	r3, r2, [r1]
 8002cb0:	617b      	str	r3, [r7, #20]
   return(result);
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1e3      	bne.n	8002c80 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2202      	movs	r2, #2
 8002cbc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cbe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f847 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cca:	e023      	b.n	8002d14 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ccc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d009      	beq.n	8002cec <HAL_UART_IRQHandler+0x524>
 8002cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 f910 	bl	8002f0a <UART_Transmit_IT>
    return;
 8002cea:	e014      	b.n	8002d16 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00e      	beq.n	8002d16 <HAL_UART_IRQHandler+0x54e>
 8002cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 f950 	bl	8002faa <UART_EndTransmit_IT>
    return;
 8002d0a:	e004      	b.n	8002d16 <HAL_UART_IRQHandler+0x54e>
    return;
 8002d0c:	bf00      	nop
 8002d0e:	e002      	b.n	8002d16 <HAL_UART_IRQHandler+0x54e>
      return;
 8002d10:	bf00      	nop
 8002d12:	e000      	b.n	8002d16 <HAL_UART_IRQHandler+0x54e>
      return;
 8002d14:	bf00      	nop
  }
}
 8002d16:	37e8      	adds	r7, #232	@ 0xe8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	460b      	mov	r3, r1
 8002d62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	603b      	str	r3, [r7, #0]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d80:	e03b      	b.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d82:	6a3b      	ldr	r3, [r7, #32]
 8002d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d88:	d037      	beq.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d8a:	f7fe f9a5 	bl	80010d8 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	6a3a      	ldr	r2, [r7, #32]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d302      	bcc.n	8002da0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e03a      	b.n	8002e1a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f003 0304 	and.w	r3, r3, #4
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d023      	beq.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b80      	cmp	r3, #128	@ 0x80
 8002db6:	d020      	beq.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2b40      	cmp	r3, #64	@ 0x40
 8002dbc:	d01d      	beq.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d116      	bne.n	8002dfa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002dcc:	2300      	movs	r3, #0
 8002dce:	617b      	str	r3, [r7, #20]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	617b      	str	r3, [r7, #20]
 8002de0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002de2:	68f8      	ldr	r0, [r7, #12]
 8002de4:	f000 f81d 	bl	8002e22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2208      	movs	r2, #8
 8002dec:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e00f      	b.n	8002e1a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4013      	ands	r3, r2
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	bf0c      	ite	eq
 8002e0a:	2301      	moveq	r3, #1
 8002e0c:	2300      	movne	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	461a      	mov	r2, r3
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d0b4      	beq.n	8002d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e22:	b480      	push	{r7}
 8002e24:	b095      	sub	sp, #84	@ 0x54
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	330c      	adds	r3, #12
 8002e30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e34:	e853 3f00 	ldrex	r3, [r3]
 8002e38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	330c      	adds	r3, #12
 8002e48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e52:	e841 2300 	strex	r3, r2, [r1]
 8002e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1e5      	bne.n	8002e2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	3314      	adds	r3, #20
 8002e64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	e853 3f00 	ldrex	r3, [r3]
 8002e6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	3314      	adds	r3, #20
 8002e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e86:	e841 2300 	strex	r3, r2, [r1]
 8002e8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1e5      	bne.n	8002e5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d119      	bne.n	8002ece <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	330c      	adds	r3, #12
 8002ea0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	e853 3f00 	ldrex	r3, [r3]
 8002ea8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f023 0310 	bic.w	r3, r3, #16
 8002eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	330c      	adds	r3, #12
 8002eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002eba:	61ba      	str	r2, [r7, #24]
 8002ebc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ebe:	6979      	ldr	r1, [r7, #20]
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	e841 2300 	strex	r3, r2, [r1]
 8002ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1e5      	bne.n	8002e9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002edc:	bf00      	nop
 8002ede:	3754      	adds	r7, #84	@ 0x54
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f7ff ff21 	bl	8002d44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b085      	sub	sp, #20
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b21      	cmp	r3, #33	@ 0x21
 8002f1c:	d13e      	bne.n	8002f9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f26:	d114      	bne.n	8002f52 <UART_Transmit_IT+0x48>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d110      	bne.n	8002f52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	1c9a      	adds	r2, r3, #2
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	621a      	str	r2, [r3, #32]
 8002f50:	e008      	b.n	8002f64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	1c59      	adds	r1, r3, #1
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6211      	str	r1, [r2, #32]
 8002f5c:	781a      	ldrb	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	4619      	mov	r1, r3
 8002f72:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d10f      	bne.n	8002f98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	e000      	b.n	8002f9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f9c:	2302      	movs	r3, #2
  }
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr

08002faa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b082      	sub	sp, #8
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff fea6 	bl	8002d1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b08c      	sub	sp, #48	@ 0x30
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b22      	cmp	r3, #34	@ 0x22
 8002ff4:	f040 80aa 	bne.w	800314c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003000:	d115      	bne.n	800302e <UART_Receive_IT+0x54>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d111      	bne.n	800302e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	b29b      	uxth	r3, r3
 8003018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800301c:	b29a      	uxth	r2, r3
 800301e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003020:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003026:	1c9a      	adds	r2, r3, #2
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	629a      	str	r2, [r3, #40]	@ 0x28
 800302c:	e024      	b.n	8003078 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003032:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800303c:	d007      	beq.n	800304e <UART_Receive_IT+0x74>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10a      	bne.n	800305c <UART_Receive_IT+0x82>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d106      	bne.n	800305c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	b2da      	uxtb	r2, r3
 8003056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003058:	701a      	strb	r2, [r3, #0]
 800305a:	e008      	b.n	800306e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003068:	b2da      	uxtb	r2, r3
 800306a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800306c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800307c:	b29b      	uxth	r3, r3
 800307e:	3b01      	subs	r3, #1
 8003080:	b29b      	uxth	r3, r3
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	4619      	mov	r1, r3
 8003086:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003088:	2b00      	cmp	r3, #0
 800308a:	d15d      	bne.n	8003148 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0220 	bic.w	r2, r2, #32
 800309a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695a      	ldr	r2, [r3, #20]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 0201 	bic.w	r2, r2, #1
 80030ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2220      	movs	r2, #32
 80030c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d135      	bne.n	800313e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	330c      	adds	r3, #12
 80030de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	613b      	str	r3, [r7, #16]
   return(result);
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	f023 0310 	bic.w	r3, r3, #16
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	330c      	adds	r3, #12
 80030f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030f8:	623a      	str	r2, [r7, #32]
 80030fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fc:	69f9      	ldr	r1, [r7, #28]
 80030fe:	6a3a      	ldr	r2, [r7, #32]
 8003100:	e841 2300 	strex	r3, r2, [r1]
 8003104:	61bb      	str	r3, [r7, #24]
   return(result);
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1e5      	bne.n	80030d8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0310 	and.w	r3, r3, #16
 8003116:	2b10      	cmp	r3, #16
 8003118:	d10a      	bne.n	8003130 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003134:	4619      	mov	r1, r3
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f7ff fe0e 	bl	8002d58 <HAL_UARTEx_RxEventCallback>
 800313c:	e002      	b.n	8003144 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff fdf6 	bl	8002d30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	e002      	b.n	800314e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003148:	2300      	movs	r3, #0
 800314a:	e000      	b.n	800314e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800314c:	2302      	movs	r3, #2
  }
}
 800314e:	4618      	mov	r0, r3
 8003150:	3730      	adds	r7, #48	@ 0x30
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800315c:	b0c0      	sub	sp, #256	@ 0x100
 800315e:	af00      	add	r7, sp, #0
 8003160:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003174:	68d9      	ldr	r1, [r3, #12]
 8003176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	ea40 0301 	orr.w	r3, r0, r1
 8003180:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	431a      	orrs	r2, r3
 8003190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	431a      	orrs	r2, r3
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	4313      	orrs	r3, r2
 80031a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80031b0:	f021 010c 	bic.w	r1, r1, #12
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80031be:	430b      	orrs	r3, r1
 80031c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80031ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d2:	6999      	ldr	r1, [r3, #24]
 80031d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	ea40 0301 	orr.w	r3, r0, r1
 80031de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	4b8f      	ldr	r3, [pc, #572]	@ (8003424 <UART_SetConfig+0x2cc>)
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d005      	beq.n	80031f8 <UART_SetConfig+0xa0>
 80031ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003428 <UART_SetConfig+0x2d0>)
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d104      	bne.n	8003202 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031f8:	f7fe ff28 	bl	800204c <HAL_RCC_GetPCLK2Freq>
 80031fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003200:	e003      	b.n	800320a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003202:	f7fe ff0f 	bl	8002024 <HAL_RCC_GetPCLK1Freq>
 8003206:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800320a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003214:	f040 810c 	bne.w	8003430 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003218:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800321c:	2200      	movs	r2, #0
 800321e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003222:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003226:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800322a:	4622      	mov	r2, r4
 800322c:	462b      	mov	r3, r5
 800322e:	1891      	adds	r1, r2, r2
 8003230:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003232:	415b      	adcs	r3, r3
 8003234:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003236:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800323a:	4621      	mov	r1, r4
 800323c:	eb12 0801 	adds.w	r8, r2, r1
 8003240:	4629      	mov	r1, r5
 8003242:	eb43 0901 	adc.w	r9, r3, r1
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	f04f 0300 	mov.w	r3, #0
 800324e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003252:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003256:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800325a:	4690      	mov	r8, r2
 800325c:	4699      	mov	r9, r3
 800325e:	4623      	mov	r3, r4
 8003260:	eb18 0303 	adds.w	r3, r8, r3
 8003264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003268:	462b      	mov	r3, r5
 800326a:	eb49 0303 	adc.w	r3, r9, r3
 800326e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800327e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003282:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003286:	460b      	mov	r3, r1
 8003288:	18db      	adds	r3, r3, r3
 800328a:	653b      	str	r3, [r7, #80]	@ 0x50
 800328c:	4613      	mov	r3, r2
 800328e:	eb42 0303 	adc.w	r3, r2, r3
 8003292:	657b      	str	r3, [r7, #84]	@ 0x54
 8003294:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003298:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800329c:	f7fc fff0 	bl	8000280 <__aeabi_uldivmod>
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4b61      	ldr	r3, [pc, #388]	@ (800342c <UART_SetConfig+0x2d4>)
 80032a6:	fba3 2302 	umull	r2, r3, r3, r2
 80032aa:	095b      	lsrs	r3, r3, #5
 80032ac:	011c      	lsls	r4, r3, #4
 80032ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032b2:	2200      	movs	r2, #0
 80032b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80032b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80032bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80032c0:	4642      	mov	r2, r8
 80032c2:	464b      	mov	r3, r9
 80032c4:	1891      	adds	r1, r2, r2
 80032c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80032c8:	415b      	adcs	r3, r3
 80032ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80032d0:	4641      	mov	r1, r8
 80032d2:	eb12 0a01 	adds.w	sl, r2, r1
 80032d6:	4649      	mov	r1, r9
 80032d8:	eb43 0b01 	adc.w	fp, r3, r1
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032f0:	4692      	mov	sl, r2
 80032f2:	469b      	mov	fp, r3
 80032f4:	4643      	mov	r3, r8
 80032f6:	eb1a 0303 	adds.w	r3, sl, r3
 80032fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032fe:	464b      	mov	r3, r9
 8003300:	eb4b 0303 	adc.w	r3, fp, r3
 8003304:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003314:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003318:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800331c:	460b      	mov	r3, r1
 800331e:	18db      	adds	r3, r3, r3
 8003320:	643b      	str	r3, [r7, #64]	@ 0x40
 8003322:	4613      	mov	r3, r2
 8003324:	eb42 0303 	adc.w	r3, r2, r3
 8003328:	647b      	str	r3, [r7, #68]	@ 0x44
 800332a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800332e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003332:	f7fc ffa5 	bl	8000280 <__aeabi_uldivmod>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4611      	mov	r1, r2
 800333c:	4b3b      	ldr	r3, [pc, #236]	@ (800342c <UART_SetConfig+0x2d4>)
 800333e:	fba3 2301 	umull	r2, r3, r3, r1
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	2264      	movs	r2, #100	@ 0x64
 8003346:	fb02 f303 	mul.w	r3, r2, r3
 800334a:	1acb      	subs	r3, r1, r3
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003352:	4b36      	ldr	r3, [pc, #216]	@ (800342c <UART_SetConfig+0x2d4>)
 8003354:	fba3 2302 	umull	r2, r3, r3, r2
 8003358:	095b      	lsrs	r3, r3, #5
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003360:	441c      	add	r4, r3
 8003362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003366:	2200      	movs	r2, #0
 8003368:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800336c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003370:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003374:	4642      	mov	r2, r8
 8003376:	464b      	mov	r3, r9
 8003378:	1891      	adds	r1, r2, r2
 800337a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800337c:	415b      	adcs	r3, r3
 800337e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003380:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003384:	4641      	mov	r1, r8
 8003386:	1851      	adds	r1, r2, r1
 8003388:	6339      	str	r1, [r7, #48]	@ 0x30
 800338a:	4649      	mov	r1, r9
 800338c:	414b      	adcs	r3, r1
 800338e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003390:	f04f 0200 	mov.w	r2, #0
 8003394:	f04f 0300 	mov.w	r3, #0
 8003398:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800339c:	4659      	mov	r1, fp
 800339e:	00cb      	lsls	r3, r1, #3
 80033a0:	4651      	mov	r1, sl
 80033a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033a6:	4651      	mov	r1, sl
 80033a8:	00ca      	lsls	r2, r1, #3
 80033aa:	4610      	mov	r0, r2
 80033ac:	4619      	mov	r1, r3
 80033ae:	4603      	mov	r3, r0
 80033b0:	4642      	mov	r2, r8
 80033b2:	189b      	adds	r3, r3, r2
 80033b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80033b8:	464b      	mov	r3, r9
 80033ba:	460a      	mov	r2, r1
 80033bc:	eb42 0303 	adc.w	r3, r2, r3
 80033c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80033d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80033d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80033d8:	460b      	mov	r3, r1
 80033da:	18db      	adds	r3, r3, r3
 80033dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033de:	4613      	mov	r3, r2
 80033e0:	eb42 0303 	adc.w	r3, r2, r3
 80033e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80033ee:	f7fc ff47 	bl	8000280 <__aeabi_uldivmod>
 80033f2:	4602      	mov	r2, r0
 80033f4:	460b      	mov	r3, r1
 80033f6:	4b0d      	ldr	r3, [pc, #52]	@ (800342c <UART_SetConfig+0x2d4>)
 80033f8:	fba3 1302 	umull	r1, r3, r3, r2
 80033fc:	095b      	lsrs	r3, r3, #5
 80033fe:	2164      	movs	r1, #100	@ 0x64
 8003400:	fb01 f303 	mul.w	r3, r1, r3
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	00db      	lsls	r3, r3, #3
 8003408:	3332      	adds	r3, #50	@ 0x32
 800340a:	4a08      	ldr	r2, [pc, #32]	@ (800342c <UART_SetConfig+0x2d4>)
 800340c:	fba2 2303 	umull	r2, r3, r2, r3
 8003410:	095b      	lsrs	r3, r3, #5
 8003412:	f003 0207 	and.w	r2, r3, #7
 8003416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4422      	add	r2, r4
 800341e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003420:	e106      	b.n	8003630 <UART_SetConfig+0x4d8>
 8003422:	bf00      	nop
 8003424:	40011000 	.word	0x40011000
 8003428:	40011400 	.word	0x40011400
 800342c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003434:	2200      	movs	r2, #0
 8003436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800343a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800343e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003442:	4642      	mov	r2, r8
 8003444:	464b      	mov	r3, r9
 8003446:	1891      	adds	r1, r2, r2
 8003448:	6239      	str	r1, [r7, #32]
 800344a:	415b      	adcs	r3, r3
 800344c:	627b      	str	r3, [r7, #36]	@ 0x24
 800344e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003452:	4641      	mov	r1, r8
 8003454:	1854      	adds	r4, r2, r1
 8003456:	4649      	mov	r1, r9
 8003458:	eb43 0501 	adc.w	r5, r3, r1
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	00eb      	lsls	r3, r5, #3
 8003466:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800346a:	00e2      	lsls	r2, r4, #3
 800346c:	4614      	mov	r4, r2
 800346e:	461d      	mov	r5, r3
 8003470:	4643      	mov	r3, r8
 8003472:	18e3      	adds	r3, r4, r3
 8003474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003478:	464b      	mov	r3, r9
 800347a:	eb45 0303 	adc.w	r3, r5, r3
 800347e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800348e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	f04f 0300 	mov.w	r3, #0
 800349a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800349e:	4629      	mov	r1, r5
 80034a0:	008b      	lsls	r3, r1, #2
 80034a2:	4621      	mov	r1, r4
 80034a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034a8:	4621      	mov	r1, r4
 80034aa:	008a      	lsls	r2, r1, #2
 80034ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80034b0:	f7fc fee6 	bl	8000280 <__aeabi_uldivmod>
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4b60      	ldr	r3, [pc, #384]	@ (800363c <UART_SetConfig+0x4e4>)
 80034ba:	fba3 2302 	umull	r2, r3, r3, r2
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	011c      	lsls	r4, r3, #4
 80034c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034c6:	2200      	movs	r2, #0
 80034c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80034d4:	4642      	mov	r2, r8
 80034d6:	464b      	mov	r3, r9
 80034d8:	1891      	adds	r1, r2, r2
 80034da:	61b9      	str	r1, [r7, #24]
 80034dc:	415b      	adcs	r3, r3
 80034de:	61fb      	str	r3, [r7, #28]
 80034e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034e4:	4641      	mov	r1, r8
 80034e6:	1851      	adds	r1, r2, r1
 80034e8:	6139      	str	r1, [r7, #16]
 80034ea:	4649      	mov	r1, r9
 80034ec:	414b      	adcs	r3, r1
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034fc:	4659      	mov	r1, fp
 80034fe:	00cb      	lsls	r3, r1, #3
 8003500:	4651      	mov	r1, sl
 8003502:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003506:	4651      	mov	r1, sl
 8003508:	00ca      	lsls	r2, r1, #3
 800350a:	4610      	mov	r0, r2
 800350c:	4619      	mov	r1, r3
 800350e:	4603      	mov	r3, r0
 8003510:	4642      	mov	r2, r8
 8003512:	189b      	adds	r3, r3, r2
 8003514:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003518:	464b      	mov	r3, r9
 800351a:	460a      	mov	r2, r1
 800351c:	eb42 0303 	adc.w	r3, r2, r3
 8003520:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800352e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800353c:	4649      	mov	r1, r9
 800353e:	008b      	lsls	r3, r1, #2
 8003540:	4641      	mov	r1, r8
 8003542:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003546:	4641      	mov	r1, r8
 8003548:	008a      	lsls	r2, r1, #2
 800354a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800354e:	f7fc fe97 	bl	8000280 <__aeabi_uldivmod>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4611      	mov	r1, r2
 8003558:	4b38      	ldr	r3, [pc, #224]	@ (800363c <UART_SetConfig+0x4e4>)
 800355a:	fba3 2301 	umull	r2, r3, r3, r1
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	2264      	movs	r2, #100	@ 0x64
 8003562:	fb02 f303 	mul.w	r3, r2, r3
 8003566:	1acb      	subs	r3, r1, r3
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	3332      	adds	r3, #50	@ 0x32
 800356c:	4a33      	ldr	r2, [pc, #204]	@ (800363c <UART_SetConfig+0x4e4>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003578:	441c      	add	r4, r3
 800357a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800357e:	2200      	movs	r2, #0
 8003580:	673b      	str	r3, [r7, #112]	@ 0x70
 8003582:	677a      	str	r2, [r7, #116]	@ 0x74
 8003584:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003588:	4642      	mov	r2, r8
 800358a:	464b      	mov	r3, r9
 800358c:	1891      	adds	r1, r2, r2
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	415b      	adcs	r3, r3
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003598:	4641      	mov	r1, r8
 800359a:	1851      	adds	r1, r2, r1
 800359c:	6039      	str	r1, [r7, #0]
 800359e:	4649      	mov	r1, r9
 80035a0:	414b      	adcs	r3, r1
 80035a2:	607b      	str	r3, [r7, #4]
 80035a4:	f04f 0200 	mov.w	r2, #0
 80035a8:	f04f 0300 	mov.w	r3, #0
 80035ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035b0:	4659      	mov	r1, fp
 80035b2:	00cb      	lsls	r3, r1, #3
 80035b4:	4651      	mov	r1, sl
 80035b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ba:	4651      	mov	r1, sl
 80035bc:	00ca      	lsls	r2, r1, #3
 80035be:	4610      	mov	r0, r2
 80035c0:	4619      	mov	r1, r3
 80035c2:	4603      	mov	r3, r0
 80035c4:	4642      	mov	r2, r8
 80035c6:	189b      	adds	r3, r3, r2
 80035c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035ca:	464b      	mov	r3, r9
 80035cc:	460a      	mov	r2, r1
 80035ce:	eb42 0303 	adc.w	r3, r2, r3
 80035d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80035de:	667a      	str	r2, [r7, #100]	@ 0x64
 80035e0:	f04f 0200 	mov.w	r2, #0
 80035e4:	f04f 0300 	mov.w	r3, #0
 80035e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80035ec:	4649      	mov	r1, r9
 80035ee:	008b      	lsls	r3, r1, #2
 80035f0:	4641      	mov	r1, r8
 80035f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035f6:	4641      	mov	r1, r8
 80035f8:	008a      	lsls	r2, r1, #2
 80035fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80035fe:	f7fc fe3f 	bl	8000280 <__aeabi_uldivmod>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4b0d      	ldr	r3, [pc, #52]	@ (800363c <UART_SetConfig+0x4e4>)
 8003608:	fba3 1302 	umull	r1, r3, r3, r2
 800360c:	095b      	lsrs	r3, r3, #5
 800360e:	2164      	movs	r1, #100	@ 0x64
 8003610:	fb01 f303 	mul.w	r3, r1, r3
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	011b      	lsls	r3, r3, #4
 8003618:	3332      	adds	r3, #50	@ 0x32
 800361a:	4a08      	ldr	r2, [pc, #32]	@ (800363c <UART_SetConfig+0x4e4>)
 800361c:	fba2 2303 	umull	r2, r3, r2, r3
 8003620:	095b      	lsrs	r3, r3, #5
 8003622:	f003 020f 	and.w	r2, r3, #15
 8003626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4422      	add	r2, r4
 800362e:	609a      	str	r2, [r3, #8]
}
 8003630:	bf00      	nop
 8003632:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003636:	46bd      	mov	sp, r7
 8003638:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800363c:	51eb851f 	.word	0x51eb851f

08003640 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f103 0208 	add.w	r2, r3, #8
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f04f 32ff 	mov.w	r2, #4294967295
 8003658:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f103 0208 	add.w	r2, r3, #8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f103 0208 	add.w	r2, r3, #8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800369a:	b480      	push	{r7}
 800369c:	b085      	sub	sp, #20
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b0:	d103      	bne.n	80036ba <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	e00c      	b.n	80036d4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3308      	adds	r3, #8
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	e002      	b.n	80036c8 <vListInsert+0x2e>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d2f6      	bcs.n	80036c2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	1c5a      	adds	r2, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8003700:	bf00      	nop
 8003702:	3714      	adds	r7, #20
 8003704:	46bd      	mov	sp, r7
 8003706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370a:	4770      	bx	lr

0800370c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6892      	ldr	r2, [r2, #8]
 8003722:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6852      	ldr	r2, [r2, #4]
 800372c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	429a      	cmp	r2, r3
 8003736:	d103      	bne.n	8003740 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	1e5a      	subs	r2, r3, #1
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	3714      	adds	r7, #20
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800376a:	2301      	movs	r3, #1
 800376c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10b      	bne.n	8003790 <xQueueGenericReset+0x30>
    __asm volatile
 8003778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377c:	f383 8811 	msr	BASEPRI, r3
 8003780:	f3bf 8f6f 	isb	sy
 8003784:	f3bf 8f4f 	dsb	sy
 8003788:	60fb      	str	r3, [r7, #12]
}
 800378a:	bf00      	nop
 800378c:	bf00      	nop
 800378e:	e7fd      	b.n	800378c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d05d      	beq.n	8003852 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800379a:	2b00      	cmp	r3, #0
 800379c:	d059      	beq.n	8003852 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037a6:	2100      	movs	r1, #0
 80037a8:	fba3 2302 	umull	r2, r3, r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d000      	beq.n	80037b2 <xQueueGenericReset+0x52>
 80037b0:	2101      	movs	r1, #1
 80037b2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d14c      	bne.n	8003852 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80037b8:	f001 ffc4 	bl	8005744 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c4:	6939      	ldr	r1, [r7, #16]
 80037c6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80037c8:	fb01 f303 	mul.w	r3, r1, r3
 80037cc:	441a      	add	r2, r3
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	2200      	movs	r2, #0
 80037d6:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e8:	3b01      	subs	r3, #1
 80037ea:	6939      	ldr	r1, [r7, #16]
 80037ec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80037ee:	fb01 f303 	mul.w	r3, r1, r3
 80037f2:	441a      	add	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	22ff      	movs	r2, #255	@ 0xff
 80037fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	22ff      	movs	r2, #255	@ 0xff
 8003804:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d114      	bne.n	8003838 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d01a      	beq.n	800384c <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	3310      	adds	r3, #16
 800381a:	4618      	mov	r0, r3
 800381c:	f001 f962 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d012      	beq.n	800384c <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003826:	4b16      	ldr	r3, [pc, #88]	@ (8003880 <xQueueGenericReset+0x120>)
 8003828:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	f3bf 8f6f 	isb	sy
 8003836:	e009      	b.n	800384c <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	3310      	adds	r3, #16
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff feff 	bl	8003640 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	3324      	adds	r3, #36	@ 0x24
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff fefa 	bl	8003640 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800384c:	f001 ffac 	bl	80057a8 <vPortExitCritical>
 8003850:	e001      	b.n	8003856 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10b      	bne.n	8003874 <xQueueGenericReset+0x114>
    __asm volatile
 800385c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003860:	f383 8811 	msr	BASEPRI, r3
 8003864:	f3bf 8f6f 	isb	sy
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	60bb      	str	r3, [r7, #8]
}
 800386e:	bf00      	nop
 8003870:	bf00      	nop
 8003872:	e7fd      	b.n	8003870 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003874:	697b      	ldr	r3, [r7, #20]
}
 8003876:	4618      	mov	r0, r3
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	e000ed04 	.word	0xe000ed04

08003884 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003884:	b580      	push	{r7, lr}
 8003886:	b08a      	sub	sp, #40	@ 0x28
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	4613      	mov	r3, r2
 8003890:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003892:	2300      	movs	r3, #0
 8003894:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d02e      	beq.n	80038fa <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800389c:	2100      	movs	r1, #0
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	fba3 2302 	umull	r2, r3, r3, r2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d000      	beq.n	80038ac <xQueueGenericCreate+0x28>
 80038aa:	2101      	movs	r1, #1
 80038ac:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d123      	bne.n	80038fa <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80038ba:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80038be:	d81c      	bhi.n	80038fa <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	fb02 f303 	mul.w	r3, r2, r3
 80038c8:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	3350      	adds	r3, #80	@ 0x50
 80038ce:	4618      	mov	r0, r3
 80038d0:	f002 f81c 	bl	800590c <pvPortMalloc>
 80038d4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01d      	beq.n	8003918 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	3350      	adds	r3, #80	@ 0x50
 80038e4:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80038e6:	79fa      	ldrb	r2, [r7, #7]
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	9300      	str	r3, [sp, #0]
 80038ec:	4613      	mov	r3, r2
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	68b9      	ldr	r1, [r7, #8]
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f815 	bl	8003922 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80038f8:	e00e      	b.n	8003918 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10b      	bne.n	8003918 <xQueueGenericCreate+0x94>
    __asm volatile
 8003900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003904:	f383 8811 	msr	BASEPRI, r3
 8003908:	f3bf 8f6f 	isb	sy
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	613b      	str	r3, [r7, #16]
}
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	e7fd      	b.n	8003914 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8003918:	69fb      	ldr	r3, [r7, #28]
    }
 800391a:	4618      	mov	r0, r3
 800391c:	3720      	adds	r7, #32
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b084      	sub	sp, #16
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d103      	bne.n	800393e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	e002      	b.n	8003944 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003950:	2101      	movs	r1, #1
 8003952:	69b8      	ldr	r0, [r7, #24]
 8003954:	f7ff ff04 	bl	8003760 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	78fa      	ldrb	r2, [r7, #3]
 800395c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003960:	bf00      	nop
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b08c      	sub	sp, #48	@ 0x30
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003976:	2300      	movs	r3, #0
 8003978:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800397e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10b      	bne.n	800399c <xQueueGenericSend+0x34>
    __asm volatile
 8003984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	623b      	str	r3, [r7, #32]
}
 8003996:	bf00      	nop
 8003998:	bf00      	nop
 800399a:	e7fd      	b.n	8003998 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d103      	bne.n	80039aa <xQueueGenericSend+0x42>
 80039a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <xQueueGenericSend+0x46>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <xQueueGenericSend+0x48>
 80039ae:	2300      	movs	r3, #0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d10b      	bne.n	80039cc <xQueueGenericSend+0x64>
    __asm volatile
 80039b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	61fb      	str	r3, [r7, #28]
}
 80039c6:	bf00      	nop
 80039c8:	bf00      	nop
 80039ca:	e7fd      	b.n	80039c8 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d103      	bne.n	80039da <xQueueGenericSend+0x72>
 80039d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d101      	bne.n	80039de <xQueueGenericSend+0x76>
 80039da:	2301      	movs	r3, #1
 80039dc:	e000      	b.n	80039e0 <xQueueGenericSend+0x78>
 80039de:	2300      	movs	r3, #0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <xQueueGenericSend+0x94>
    __asm volatile
 80039e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e8:	f383 8811 	msr	BASEPRI, r3
 80039ec:	f3bf 8f6f 	isb	sy
 80039f0:	f3bf 8f4f 	dsb	sy
 80039f4:	61bb      	str	r3, [r7, #24]
}
 80039f6:	bf00      	nop
 80039f8:	bf00      	nop
 80039fa:	e7fd      	b.n	80039f8 <xQueueGenericSend+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 80039fc:	f001 fea2 	bl	8005744 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d302      	bcc.n	8003a12 <xQueueGenericSend+0xaa>
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d129      	bne.n	8003a66 <xQueueGenericSend+0xfe>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	68b9      	ldr	r1, [r7, #8]
 8003a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a18:	f000 fa5a 	bl	8003ed0 <prvCopyDataToQueue>
 8003a1c:	6278      	str	r0, [r7, #36]	@ 0x24

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d010      	beq.n	8003a48 <xQueueGenericSend+0xe0>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a28:	3324      	adds	r3, #36	@ 0x24
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f001 f85a 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d013      	beq.n	8003a5e <xQueueGenericSend+0xf6>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003a36:	4b40      	ldr	r3, [pc, #256]	@ (8003b38 <xQueueGenericSend+0x1d0>)
 8003a38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	e00a      	b.n	8003a5e <xQueueGenericSend+0xf6>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8003a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d007      	beq.n	8003a5e <xQueueGenericSend+0xf6>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8003a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b38 <xQueueGenericSend+0x1d0>)
 8003a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	f3bf 8f4f 	dsb	sy
 8003a5a:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003a5e:	f001 fea3 	bl	80057a8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e063      	b.n	8003b2e <xQueueGenericSend+0x1c6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d103      	bne.n	8003a74 <xQueueGenericSend+0x10c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003a6c:	f001 fe9c 	bl	80057a8 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8003a70:	2300      	movs	r3, #0
 8003a72:	e05c      	b.n	8003b2e <xQueueGenericSend+0x1c6>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d106      	bne.n	8003a88 <xQueueGenericSend+0x120>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003a7a:	f107 0310 	add.w	r3, r7, #16
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f001 f90a 	bl	8004c98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003a84:	2301      	movs	r3, #1
 8003a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003a88:	f001 fe8e 	bl	80057a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003a8c:	f000 fd76 	bl	800457c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003a90:	f001 fe58 	bl	8005744 <vPortEnterCritical>
 8003a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a96:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a9a:	b25b      	sxtb	r3, r3
 8003a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa0:	d103      	bne.n	8003aaa <xQueueGenericSend+0x142>
 8003aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ab0:	b25b      	sxtb	r3, r3
 8003ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab6:	d103      	bne.n	8003ac0 <xQueueGenericSend+0x158>
 8003ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ac0:	f001 fe72 	bl	80057a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ac4:	1d3a      	adds	r2, r7, #4
 8003ac6:	f107 0310 	add.w	r3, r7, #16
 8003aca:	4611      	mov	r1, r2
 8003acc:	4618      	mov	r0, r3
 8003ace:	f001 f8f9 	bl	8004cc4 <xTaskCheckForTimeOut>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d124      	bne.n	8003b22 <xQueueGenericSend+0x1ba>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003ad8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ada:	f000 faf1 	bl	80040c0 <prvIsQueueFull>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d018      	beq.n	8003b16 <xQueueGenericSend+0x1ae>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae6:	3310      	adds	r3, #16
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	4611      	mov	r1, r2
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 ffd3 	bl	8004a98 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003af4:	f000 fa7c 	bl	8003ff0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003af8:	f000 fd4e 	bl	8004598 <xTaskResumeAll>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f47f af7c 	bne.w	80039fc <xQueueGenericSend+0x94>
                {
                    taskYIELD_WITHIN_API();
 8003b04:	4b0c      	ldr	r3, [pc, #48]	@ (8003b38 <xQueueGenericSend+0x1d0>)
 8003b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	e772      	b.n	80039fc <xQueueGenericSend+0x94>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003b16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b18:	f000 fa6a 	bl	8003ff0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003b1c:	f000 fd3c 	bl	8004598 <xTaskResumeAll>
 8003b20:	e76c      	b.n	80039fc <xQueueGenericSend+0x94>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b24:	f000 fa64 	bl	8003ff0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003b28:	f000 fd36 	bl	8004598 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8003b2c:	2300      	movs	r3, #0
        }
    }
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3730      	adds	r7, #48	@ 0x30
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	e000ed04 	.word	0xe000ed04

08003b3c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b08c      	sub	sp, #48	@ 0x30
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10b      	bne.n	8003b6e <xQueueReceive+0x32>
    __asm volatile
 8003b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b5a:	f383 8811 	msr	BASEPRI, r3
 8003b5e:	f3bf 8f6f 	isb	sy
 8003b62:	f3bf 8f4f 	dsb	sy
 8003b66:	623b      	str	r3, [r7, #32]
}
 8003b68:	bf00      	nop
 8003b6a:	bf00      	nop
 8003b6c:	e7fd      	b.n	8003b6a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d103      	bne.n	8003b7c <xQueueReceive+0x40>
 8003b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <xQueueReceive+0x44>
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e000      	b.n	8003b82 <xQueueReceive+0x46>
 8003b80:	2300      	movs	r3, #0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d10b      	bne.n	8003b9e <xQueueReceive+0x62>
    __asm volatile
 8003b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b8a:	f383 8811 	msr	BASEPRI, r3
 8003b8e:	f3bf 8f6f 	isb	sy
 8003b92:	f3bf 8f4f 	dsb	sy
 8003b96:	61fb      	str	r3, [r7, #28]
}
 8003b98:	bf00      	nop
 8003b9a:	bf00      	nop
 8003b9c:	e7fd      	b.n	8003b9a <xQueueReceive+0x5e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003b9e:	f001 fdd1 	bl	8005744 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba6:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d01f      	beq.n	8003bee <xQueueReceive+0xb2>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003bae:	68b9      	ldr	r1, [r7, #8]
 8003bb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bb2:	f000 f9f7 	bl	8003fa4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb8:	1e5a      	subs	r2, r3, #1
 8003bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bbc:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00f      	beq.n	8003be6 <xQueueReceive+0xaa>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc8:	3310      	adds	r3, #16
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 ff8a 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d007      	beq.n	8003be6 <xQueueReceive+0xaa>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ccc <xQueueReceive+0x190>)
 8003bd8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003be6:	f001 fddf 	bl	80057a8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e069      	b.n	8003cc2 <xQueueReceive+0x186>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d103      	bne.n	8003bfc <xQueueReceive+0xc0>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003bf4:	f001 fdd8 	bl	80057a8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e062      	b.n	8003cc2 <xQueueReceive+0x186>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d106      	bne.n	8003c10 <xQueueReceive+0xd4>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003c02:	f107 0314 	add.w	r3, r7, #20
 8003c06:	4618      	mov	r0, r3
 8003c08:	f001 f846 	bl	8004c98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003c10:	f001 fdca 	bl	80057a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003c14:	f000 fcb2 	bl	800457c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003c18:	f001 fd94 	bl	8005744 <vPortEnterCritical>
 8003c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c22:	b25b      	sxtb	r3, r3
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c28:	d103      	bne.n	8003c32 <xQueueReceive+0xf6>
 8003c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c38:	b25b      	sxtb	r3, r3
 8003c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3e:	d103      	bne.n	8003c48 <xQueueReceive+0x10c>
 8003c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c48:	f001 fdae 	bl	80057a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c4c:	1d3a      	adds	r2, r7, #4
 8003c4e:	f107 0314 	add.w	r3, r7, #20
 8003c52:	4611      	mov	r1, r2
 8003c54:	4618      	mov	r0, r3
 8003c56:	f001 f835 	bl	8004cc4 <xTaskCheckForTimeOut>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d123      	bne.n	8003ca8 <xQueueReceive+0x16c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c62:	f000 fa17 	bl	8004094 <prvIsQueueEmpty>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d017      	beq.n	8003c9c <xQueueReceive+0x160>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6e:	3324      	adds	r3, #36	@ 0x24
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	4611      	mov	r1, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 ff0f 	bl	8004a98 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003c7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c7c:	f000 f9b8 	bl	8003ff0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003c80:	f000 fc8a 	bl	8004598 <xTaskResumeAll>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d189      	bne.n	8003b9e <xQueueReceive+0x62>
                {
                    taskYIELD_WITHIN_API();
 8003c8a:	4b10      	ldr	r3, [pc, #64]	@ (8003ccc <xQueueReceive+0x190>)
 8003c8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c90:	601a      	str	r2, [r3, #0]
 8003c92:	f3bf 8f4f 	dsb	sy
 8003c96:	f3bf 8f6f 	isb	sy
 8003c9a:	e780      	b.n	8003b9e <xQueueReceive+0x62>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003c9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c9e:	f000 f9a7 	bl	8003ff0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003ca2:	f000 fc79 	bl	8004598 <xTaskResumeAll>
 8003ca6:	e77a      	b.n	8003b9e <xQueueReceive+0x62>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003ca8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003caa:	f000 f9a1 	bl	8003ff0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003cae:	f000 fc73 	bl	8004598 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cb4:	f000 f9ee 	bl	8004094 <prvIsQueueEmpty>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f43f af6f 	beq.w	8003b9e <xQueueReceive+0x62>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003cc0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3730      	adds	r7, #48	@ 0x30
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	e000ed04 	.word	0xe000ed04

08003cd0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b08c      	sub	sp, #48	@ 0x30
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10b      	bne.n	8003d04 <xQueueSemaphoreTake+0x34>
    __asm volatile
 8003cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cf0:	f383 8811 	msr	BASEPRI, r3
 8003cf4:	f3bf 8f6f 	isb	sy
 8003cf8:	f3bf 8f4f 	dsb	sy
 8003cfc:	61bb      	str	r3, [r7, #24]
}
 8003cfe:	bf00      	nop
 8003d00:	bf00      	nop
 8003d02:	e7fd      	b.n	8003d00 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00b      	beq.n	8003d24 <xQueueSemaphoreTake+0x54>
    __asm volatile
 8003d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d10:	f383 8811 	msr	BASEPRI, r3
 8003d14:	f3bf 8f6f 	isb	sy
 8003d18:	f3bf 8f4f 	dsb	sy
 8003d1c:	617b      	str	r3, [r7, #20]
}
 8003d1e:	bf00      	nop
 8003d20:	bf00      	nop
 8003d22:	e7fd      	b.n	8003d20 <xQueueSemaphoreTake+0x50>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003d24:	f001 fd0e 	bl	8005744 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2c:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d024      	beq.n	8003d7e <xQueueSemaphoreTake+0xae>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	1e5a      	subs	r2, r3, #1
 8003d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3a:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d104      	bne.n	8003d4e <xQueueSemaphoreTake+0x7e>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003d44:	f001 fae8 	bl	8005318 <pvTaskIncrementMutexHeldCount>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00f      	beq.n	8003d76 <xQueueSemaphoreTake+0xa6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d58:	3310      	adds	r3, #16
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 fec2 	bl	8004ae4 <xTaskRemoveFromEventList>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d007      	beq.n	8003d76 <xQueueSemaphoreTake+0xa6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003d66:	4b4d      	ldr	r3, [pc, #308]	@ (8003e9c <xQueueSemaphoreTake+0x1cc>)
 8003d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003d76:	f001 fd17 	bl	80057a8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e089      	b.n	8003e92 <xQueueSemaphoreTake+0x1c2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d103      	bne.n	8003d8c <xQueueSemaphoreTake+0xbc>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8003d84:	f001 fd10 	bl	80057a8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	e082      	b.n	8003e92 <xQueueSemaphoreTake+0x1c2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d106      	bne.n	8003da0 <xQueueSemaphoreTake+0xd0>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003d92:	f107 030c 	add.w	r3, r7, #12
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 ff7e 	bl	8004c98 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003da0:	f001 fd02 	bl	80057a8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003da4:	f000 fbea 	bl	800457c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003da8:	f001 fccc 	bl	8005744 <vPortEnterCritical>
 8003dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003db2:	b25b      	sxtb	r3, r3
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d103      	bne.n	8003dc2 <xQueueSemaphoreTake+0xf2>
 8003dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dc8:	b25b      	sxtb	r3, r3
 8003dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dce:	d103      	bne.n	8003dd8 <xQueueSemaphoreTake+0x108>
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dd8:	f001 fce6 	bl	80057a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ddc:	463a      	mov	r2, r7
 8003dde:	f107 030c 	add.w	r3, r7, #12
 8003de2:	4611      	mov	r1, r2
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 ff6d 	bl	8004cc4 <xTaskCheckForTimeOut>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d132      	bne.n	8003e56 <xQueueSemaphoreTake+0x186>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003df0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003df2:	f000 f94f 	bl	8004094 <prvIsQueueEmpty>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d026      	beq.n	8003e4a <xQueueSemaphoreTake+0x17a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d109      	bne.n	8003e18 <xQueueSemaphoreTake+0x148>
                    {
                        taskENTER_CRITICAL();
 8003e04:	f001 fc9e 	bl	8005744 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f001 f87f 	bl	8004f10 <xTaskPriorityInherit>
 8003e12:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8003e14:	f001 fcc8 	bl	80057a8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1a:	3324      	adds	r3, #36	@ 0x24
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	4611      	mov	r1, r2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fe39 	bl	8004a98 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003e26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e28:	f000 f8e2 	bl	8003ff0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003e2c:	f000 fbb4 	bl	8004598 <xTaskResumeAll>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f47f af76 	bne.w	8003d24 <xQueueSemaphoreTake+0x54>
                {
                    taskYIELD_WITHIN_API();
 8003e38:	4b18      	ldr	r3, [pc, #96]	@ (8003e9c <xQueueSemaphoreTake+0x1cc>)
 8003e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	f3bf 8f4f 	dsb	sy
 8003e44:	f3bf 8f6f 	isb	sy
 8003e48:	e76c      	b.n	8003d24 <xQueueSemaphoreTake+0x54>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8003e4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e4c:	f000 f8d0 	bl	8003ff0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003e50:	f000 fba2 	bl	8004598 <xTaskResumeAll>
 8003e54:	e766      	b.n	8003d24 <xQueueSemaphoreTake+0x54>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8003e56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e58:	f000 f8ca 	bl	8003ff0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003e5c:	f000 fb9c 	bl	8004598 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003e60:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e62:	f000 f917 	bl	8004094 <prvIsQueueEmpty>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f43f af5b 	beq.w	8003d24 <xQueueSemaphoreTake+0x54>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8003e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00d      	beq.n	8003e90 <xQueueSemaphoreTake+0x1c0>
                    {
                        taskENTER_CRITICAL();
 8003e74:	f001 fc66 	bl	8005744 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003e78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003e7a:	f000 f811 	bl	8003ea0 <prvGetDisinheritPriorityAfterTimeout>
 8003e7e:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	69f9      	ldr	r1, [r7, #28]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f001 f98a 	bl	80051a0 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8003e8c:	f001 fc8c 	bl	80057a8 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003e90:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3730      	adds	r7, #48	@ 0x30
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	e000ed04 	.word	0xe000ed04

08003ea0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8003ea0:	b480      	push	{r7}
 8003ea2:	b085      	sub	sp, #20
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d006      	beq.n	8003ebe <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f1c3 0305 	rsb	r3, r3, #5
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	e001      	b.n	8003ec2 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
    }
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003edc:	2300      	movs	r3, #0
 8003ede:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10d      	bne.n	8003f0a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d14d      	bne.n	8003f92 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f001 f8a8 	bl	8005050 <xTaskPriorityDisinherit>
 8003f00:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	609a      	str	r2, [r3, #8]
 8003f08:	e043      	b.n	8003f92 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d119      	bne.n	8003f44 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6858      	ldr	r0, [r3, #4]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	461a      	mov	r2, r3
 8003f1a:	68b9      	ldr	r1, [r7, #8]
 8003f1c:	f002 f953 	bl	80061c6 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f28:	441a      	add	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d32b      	bcc.n	8003f92 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	e026      	b.n	8003f92 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	68d8      	ldr	r0, [r3, #12]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	68b9      	ldr	r1, [r7, #8]
 8003f50:	f002 f939 	bl	80061c6 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	68da      	ldr	r2, [r3, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	425b      	negs	r3, r3
 8003f5e:	441a      	add	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	68da      	ldr	r2, [r3, #12]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d207      	bcs.n	8003f80 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	425b      	negs	r3, r3
 8003f7a:	441a      	add	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d105      	bne.n	8003f92 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1c5a      	adds	r2, r3, #1
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8003f9a:	697b      	ldr	r3, [r7, #20]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3718      	adds	r7, #24
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d018      	beq.n	8003fe8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	441a      	add	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68da      	ldr	r2, [r3, #12]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d303      	bcc.n	8003fd8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68d9      	ldr	r1, [r3, #12]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	6838      	ldr	r0, [r7, #0]
 8003fe4:	f002 f8ef 	bl	80061c6 <memcpy>
    }
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003ff8:	f001 fba4 	bl	8005744 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004002:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004004:	e011      	b.n	800402a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400a:	2b00      	cmp	r3, #0
 800400c:	d012      	beq.n	8004034 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	3324      	adds	r3, #36	@ 0x24
 8004012:	4618      	mov	r0, r3
 8004014:	f000 fd66 	bl	8004ae4 <xTaskRemoveFromEventList>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800401e:	f000 feb9 	bl	8004d94 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004022:	7bfb      	ldrb	r3, [r7, #15]
 8004024:	3b01      	subs	r3, #1
 8004026:	b2db      	uxtb	r3, r3
 8004028:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800402a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800402e:	2b00      	cmp	r3, #0
 8004030:	dce9      	bgt.n	8004006 <prvUnlockQueue+0x16>
 8004032:	e000      	b.n	8004036 <prvUnlockQueue+0x46>
                    break;
 8004034:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	22ff      	movs	r2, #255	@ 0xff
 800403a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800403e:	f001 fbb3 	bl	80057a8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004042:	f001 fb7f 	bl	8005744 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800404c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800404e:	e011      	b.n	8004074 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d012      	beq.n	800407e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3310      	adds	r3, #16
 800405c:	4618      	mov	r0, r3
 800405e:	f000 fd41 	bl	8004ae4 <xTaskRemoveFromEventList>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004068:	f000 fe94 	bl	8004d94 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800406c:	7bbb      	ldrb	r3, [r7, #14]
 800406e:	3b01      	subs	r3, #1
 8004070:	b2db      	uxtb	r3, r3
 8004072:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004074:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004078:	2b00      	cmp	r3, #0
 800407a:	dce9      	bgt.n	8004050 <prvUnlockQueue+0x60>
 800407c:	e000      	b.n	8004080 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800407e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	22ff      	movs	r2, #255	@ 0xff
 8004084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004088:	f001 fb8e 	bl	80057a8 <vPortExitCritical>
}
 800408c:	bf00      	nop
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800409c:	f001 fb52 	bl	8005744 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d102      	bne.n	80040ae <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80040a8:	2301      	movs	r3, #1
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	e001      	b.n	80040b2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80040ae:	2300      	movs	r3, #0
 80040b0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040b2:	f001 fb79 	bl	80057a8 <vPortExitCritical>

    return xReturn;
 80040b6:	68fb      	ldr	r3, [r7, #12]
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3710      	adds	r7, #16
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80040c8:	f001 fb3c 	bl	8005744 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d102      	bne.n	80040de <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80040d8:	2301      	movs	r3, #1
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	e001      	b.n	80040e2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80040de:	2300      	movs	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80040e2:	f001 fb61 	bl	80057a8 <vPortExitCritical>

    return xReturn;
 80040e6:	68fb      	ldr	r3, [r7, #12]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b08a      	sub	sp, #40	@ 0x28
 80040f4:	af04      	add	r7, sp, #16
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4618      	mov	r0, r3
 8004104:	f001 fc02 	bl	800590c <pvPortMalloc>
 8004108:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d013      	beq.n	8004138 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8004110:	2058      	movs	r0, #88	@ 0x58
 8004112:	f001 fbfb 	bl	800590c <pvPortMalloc>
 8004116:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d008      	beq.n	8004130 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800411e:	2258      	movs	r2, #88	@ 0x58
 8004120:	2100      	movs	r1, #0
 8004122:	6978      	ldr	r0, [r7, #20]
 8004124:	f001 ffd3 	bl	80060ce <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	631a      	str	r2, [r3, #48]	@ 0x30
 800412e:	e005      	b.n	800413c <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004130:	6938      	ldr	r0, [r7, #16]
 8004132:	f001 fd1d 	bl	8005b70 <vPortFree>
 8004136:	e001      	b.n	800413c <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004138:	2300      	movs	r3, #0
 800413a:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00d      	beq.n	800415e <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004142:	2300      	movs	r3, #0
 8004144:	9303      	str	r3, [sp, #12]
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	9302      	str	r3, [sp, #8]
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	6a3b      	ldr	r3, [r7, #32]
 8004150:	9300      	str	r3, [sp, #0]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	68b9      	ldr	r1, [r7, #8]
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f000 f828 	bl	80041ae <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800415e:	697b      	ldr	r3, [r7, #20]
    }
 8004160:	4618      	mov	r0, r3
 8004162:	3718      	adds	r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004168:	b580      	push	{r7, lr}
 800416a:	b088      	sub	sp, #32
 800416c:	af02      	add	r7, sp, #8
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	9301      	str	r3, [sp, #4]
 800417a:	6a3b      	ldr	r3, [r7, #32]
 800417c:	9300      	str	r3, [sp, #0]
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	68b9      	ldr	r1, [r7, #8]
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f7ff ffb3 	bl	80040f0 <prvCreateTask>
 800418a:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004192:	6938      	ldr	r0, [r7, #16]
 8004194:	f000 f89c 	bl	80042d0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004198:	2301      	movs	r3, #1
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	e002      	b.n	80041a4 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800419e:	f04f 33ff 	mov.w	r3, #4294967295
 80041a2:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80041a4:	697b      	ldr	r3, [r7, #20]
    }
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b088      	sub	sp, #32
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	60f8      	str	r0, [r7, #12]
 80041b6:	60b9      	str	r1, [r7, #8]
 80041b8:	607a      	str	r2, [r7, #4]
 80041ba:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80041bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	461a      	mov	r2, r3
 80041c6:	21a5      	movs	r1, #165	@ 0xa5
 80041c8:	f001 ff81 	bl	80060ce <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80041cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80041d6:	3b01      	subs	r3, #1
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	f023 0307 	bic.w	r3, r3, #7
 80041e4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00b      	beq.n	8004208 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80041f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f4:	f383 8811 	msr	BASEPRI, r3
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	617b      	str	r3, [r7, #20]
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	e7fd      	b.n	8004204 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d01e      	beq.n	800424c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800420e:	2300      	movs	r3, #0
 8004210:	61fb      	str	r3, [r7, #28]
 8004212:	e012      	b.n	800423a <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	4413      	add	r3, r2
 800421a:	7819      	ldrb	r1, [r3, #0]
 800421c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	4413      	add	r3, r2
 8004222:	3334      	adds	r3, #52	@ 0x34
 8004224:	460a      	mov	r2, r1
 8004226:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	4413      	add	r3, r2
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d006      	beq.n	8004242 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	3301      	adds	r3, #1
 8004238:	61fb      	str	r3, [r7, #28]
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	2b09      	cmp	r3, #9
 800423e:	d9e9      	bls.n	8004214 <prvInitialiseNewTask+0x66>
 8004240:	e000      	b.n	8004244 <prvInitialiseNewTask+0x96>
            {
                break;
 8004242:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8004244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800424c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424e:	2b04      	cmp	r3, #4
 8004250:	d90b      	bls.n	800426a <prvInitialiseNewTask+0xbc>
    __asm volatile
 8004252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004256:	f383 8811 	msr	BASEPRI, r3
 800425a:	f3bf 8f6f 	isb	sy
 800425e:	f3bf 8f4f 	dsb	sy
 8004262:	613b      	str	r3, [r7, #16]
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop
 8004268:	e7fd      	b.n	8004266 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800426a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426c:	2b04      	cmp	r3, #4
 800426e:	d901      	bls.n	8004274 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004270:	2304      	movs	r3, #4
 8004272:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004278:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800427a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800427e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004282:	3304      	adds	r3, #4
 8004284:	4618      	mov	r0, r3
 8004286:	f7ff f9fb 	bl	8003680 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800428a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428c:	3318      	adds	r3, #24
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff f9f6 	bl	8003680 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004298:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800429a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800429c:	f1c3 0205 	rsb	r2, r3, #5
 80042a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80042a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042a8:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	68f9      	ldr	r1, [r7, #12]
 80042ae:	69b8      	ldr	r0, [r7, #24]
 80042b0:	f001 f8cc 	bl	800544c <pxPortInitialiseStack>
 80042b4:	4602      	mov	r2, r0
 80042b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b8:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80042ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d002      	beq.n	80042c6 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80042c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042c4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80042c6:	bf00      	nop
 80042c8:	3720      	adds	r7, #32
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80042d8:	f001 fa34 	bl	8005744 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80042dc:	4b41      	ldr	r3, [pc, #260]	@ (80043e4 <prvAddNewTaskToReadyList+0x114>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3301      	adds	r3, #1
 80042e2:	4a40      	ldr	r2, [pc, #256]	@ (80043e4 <prvAddNewTaskToReadyList+0x114>)
 80042e4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80042e6:	4b40      	ldr	r3, [pc, #256]	@ (80043e8 <prvAddNewTaskToReadyList+0x118>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d109      	bne.n	8004302 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80042ee:	4a3e      	ldr	r2, [pc, #248]	@ (80043e8 <prvAddNewTaskToReadyList+0x118>)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80042f4:	4b3b      	ldr	r3, [pc, #236]	@ (80043e4 <prvAddNewTaskToReadyList+0x114>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d110      	bne.n	800431e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80042fc:	f000 fd6e 	bl	8004ddc <prvInitialiseTaskLists>
 8004300:	e00d      	b.n	800431e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8004302:	4b3a      	ldr	r3, [pc, #232]	@ (80043ec <prvAddNewTaskToReadyList+0x11c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d109      	bne.n	800431e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800430a:	4b37      	ldr	r3, [pc, #220]	@ (80043e8 <prvAddNewTaskToReadyList+0x118>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004314:	429a      	cmp	r2, r3
 8004316:	d802      	bhi.n	800431e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8004318:	4a33      	ldr	r2, [pc, #204]	@ (80043e8 <prvAddNewTaskToReadyList+0x118>)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800431e:	4b34      	ldr	r3, [pc, #208]	@ (80043f0 <prvAddNewTaskToReadyList+0x120>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	3301      	adds	r3, #1
 8004324:	4a32      	ldr	r2, [pc, #200]	@ (80043f0 <prvAddNewTaskToReadyList+0x120>)
 8004326:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004328:	4b31      	ldr	r3, [pc, #196]	@ (80043f0 <prvAddNewTaskToReadyList+0x120>)
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004334:	2201      	movs	r2, #1
 8004336:	409a      	lsls	r2, r3
 8004338:	4b2e      	ldr	r3, [pc, #184]	@ (80043f4 <prvAddNewTaskToReadyList+0x124>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4313      	orrs	r3, r2
 800433e:	4a2d      	ldr	r2, [pc, #180]	@ (80043f4 <prvAddNewTaskToReadyList+0x124>)
 8004340:	6013      	str	r3, [r2, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004346:	492c      	ldr	r1, [pc, #176]	@ (80043f8 <prvAddNewTaskToReadyList+0x128>)
 8004348:	4613      	mov	r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	4413      	add	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	3304      	adds	r3, #4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	609a      	str	r2, [r3, #8]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	60da      	str	r2, [r3, #12]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	3204      	adds	r2, #4
 800436e:	605a      	str	r2, [r3, #4]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	1d1a      	adds	r2, r3, #4
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	609a      	str	r2, [r3, #8]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800437c:	4613      	mov	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4a1c      	ldr	r2, [pc, #112]	@ (80043f8 <prvAddNewTaskToReadyList+0x128>)
 8004386:	441a      	add	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	615a      	str	r2, [r3, #20]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004390:	4919      	ldr	r1, [pc, #100]	@ (80043f8 <prvAddNewTaskToReadyList+0x128>)
 8004392:	4613      	mov	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80043a2:	1c59      	adds	r1, r3, #1
 80043a4:	4814      	ldr	r0, [pc, #80]	@ (80043f8 <prvAddNewTaskToReadyList+0x128>)
 80043a6:	4613      	mov	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4413      	add	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4403      	add	r3, r0
 80043b0:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80043b2:	f001 f9f9 	bl	80057a8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80043b6:	4b0d      	ldr	r3, [pc, #52]	@ (80043ec <prvAddNewTaskToReadyList+0x11c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00e      	beq.n	80043dc <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80043be:	4b0a      	ldr	r3, [pc, #40]	@ (80043e8 <prvAddNewTaskToReadyList+0x118>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d207      	bcs.n	80043dc <prvAddNewTaskToReadyList+0x10c>
 80043cc:	4b0b      	ldr	r3, [pc, #44]	@ (80043fc <prvAddNewTaskToReadyList+0x12c>)
 80043ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80043dc:	bf00      	nop
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	20000304 	.word	0x20000304
 80043e8:	2000022c 	.word	0x2000022c
 80043ec:	20000310 	.word	0x20000310
 80043f0:	20000320 	.word	0x20000320
 80043f4:	2000030c 	.word	0x2000030c
 80043f8:	20000230 	.word	0x20000230
 80043fc:	e000ed04 	.word	0xe000ed04

08004400 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004408:	2300      	movs	r3, #0
 800440a:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d018      	beq.n	8004444 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 8004412:	f000 f8b3 	bl	800457c <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8004416:	4b13      	ldr	r3, [pc, #76]	@ (8004464 <vTaskDelay+0x64>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d00b      	beq.n	8004436 <vTaskDelay+0x36>
    __asm volatile
 800441e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004422:	f383 8811 	msr	BASEPRI, r3
 8004426:	f3bf 8f6f 	isb	sy
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	60bb      	str	r3, [r7, #8]
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	e7fd      	b.n	8004432 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004436:	2100      	movs	r1, #0
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 ff85 	bl	8005348 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800443e:	f000 f8ab 	bl	8004598 <xTaskResumeAll>
 8004442:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d107      	bne.n	800445a <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 800444a:	4b07      	ldr	r3, [pc, #28]	@ (8004468 <vTaskDelay+0x68>)
 800444c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	f3bf 8f4f 	dsb	sy
 8004456:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800445a:	bf00      	nop
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	2000032c 	.word	0x2000032c
 8004468:	e000ed04 	.word	0xe000ed04

0800446c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b08a      	sub	sp, #40	@ 0x28
 8004470:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 8004472:	2301      	movs	r3, #1
 8004474:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8004476:	2300      	movs	r3, #0
 8004478:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800447a:	2300      	movs	r3, #0
 800447c:	617b      	str	r3, [r7, #20]
 800447e:	e011      	b.n	80044a4 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004480:	4a1c      	ldr	r2, [pc, #112]	@ (80044f4 <prvCreateIdleTasks+0x88>)
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	4413      	add	r3, r2
 8004486:	7819      	ldrb	r1, [r3, #0]
 8004488:	1d3a      	adds	r2, r7, #4
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	4413      	add	r3, r2
 800448e:	460a      	mov	r2, r1
 8004490:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004492:	1d3a      	adds	r2, r7, #4
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	4413      	add	r3, r2
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d006      	beq.n	80044ac <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	3301      	adds	r3, #1
 80044a2:	617b      	str	r3, [r7, #20]
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	2b09      	cmp	r3, #9
 80044a8:	ddea      	ble.n	8004480 <prvCreateIdleTasks+0x14>
 80044aa:	e000      	b.n	80044ae <prvCreateIdleTasks+0x42>
        {
            break;
 80044ac:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80044ae:	2300      	movs	r3, #0
 80044b0:	61bb      	str	r3, [r7, #24]
 80044b2:	e015      	b.n	80044e0 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80044b4:	4b10      	ldr	r3, [pc, #64]	@ (80044f8 <prvCreateIdleTasks+0x8c>)
 80044b6:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 80044b8:	69bb      	ldr	r3, [r7, #24]
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	4a0f      	ldr	r2, [pc, #60]	@ (80044fc <prvCreateIdleTasks+0x90>)
 80044be:	4413      	add	r3, r2
 80044c0:	1d39      	adds	r1, r7, #4
 80044c2:	9301      	str	r3, [sp, #4]
 80044c4:	2300      	movs	r3, #0
 80044c6:	9300      	str	r3, [sp, #0]
 80044c8:	2300      	movs	r3, #0
 80044ca:	2282      	movs	r2, #130	@ 0x82
 80044cc:	6938      	ldr	r0, [r7, #16]
 80044ce:	f7ff fe4b 	bl	8004168 <xTaskCreate>
 80044d2:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d006      	beq.n	80044e8 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	3301      	adds	r3, #1
 80044de:	61bb      	str	r3, [r7, #24]
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	dde6      	ble.n	80044b4 <prvCreateIdleTasks+0x48>
 80044e6:	e000      	b.n	80044ea <prvCreateIdleTasks+0x7e>
        {
            break;
 80044e8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80044ea:	69fb      	ldr	r3, [r7, #28]
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3720      	adds	r7, #32
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	0800726c 	.word	0x0800726c
 80044f8:	08004dad 	.word	0x08004dad
 80044fc:	20000328 	.word	0x20000328

08004500 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8004506:	f7ff ffb1 	bl	800446c <prvCreateIdleTasks>
 800450a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d116      	bne.n	8004540 <vTaskStartScheduler+0x40>
    __asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	60bb      	str	r3, [r7, #8]
}
 8004524:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004526:	4b11      	ldr	r3, [pc, #68]	@ (800456c <vTaskStartScheduler+0x6c>)
 8004528:	f04f 32ff 	mov.w	r2, #4294967295
 800452c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800452e:	4b10      	ldr	r3, [pc, #64]	@ (8004570 <vTaskStartScheduler+0x70>)
 8004530:	2201      	movs	r2, #1
 8004532:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004534:	4b0f      	ldr	r3, [pc, #60]	@ (8004574 <vTaskStartScheduler+0x74>)
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800453a:	f001 f813 	bl	8005564 <xPortStartScheduler>
 800453e:	e00f      	b.n	8004560 <vTaskStartScheduler+0x60>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004546:	d10b      	bne.n	8004560 <vTaskStartScheduler+0x60>
    __asm volatile
 8004548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	607b      	str	r3, [r7, #4]
}
 800455a:	bf00      	nop
 800455c:	bf00      	nop
 800455e:	e7fd      	b.n	800455c <vTaskStartScheduler+0x5c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004560:	4b05      	ldr	r3, [pc, #20]	@ (8004578 <vTaskStartScheduler+0x78>)
 8004562:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8004564:	bf00      	nop
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000324 	.word	0x20000324
 8004570:	20000310 	.word	0x20000310
 8004574:	20000308 	.word	0x20000308
 8004578:	0800728c 	.word	0x0800728c

0800457c <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8004580:	4b04      	ldr	r3, [pc, #16]	@ (8004594 <vTaskSuspendAll+0x18>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	3301      	adds	r3, #1
 8004586:	4a03      	ldr	r2, [pc, #12]	@ (8004594 <vTaskSuspendAll+0x18>)
 8004588:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800458a:	bf00      	nop
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	2000032c 	.word	0x2000032c

08004598 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b088      	sub	sp, #32
 800459c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800459e:	2300      	movs	r3, #0
 80045a0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80045a2:	2300      	movs	r3, #0
 80045a4:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80045a6:	f001 f8cd 	bl	8005744 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80045ae:	4b75      	ldr	r3, [pc, #468]	@ (8004784 <xTaskResumeAll+0x1ec>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10b      	bne.n	80045ce <xTaskResumeAll+0x36>
    __asm volatile
 80045b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ba:	f383 8811 	msr	BASEPRI, r3
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	603b      	str	r3, [r7, #0]
}
 80045c8:	bf00      	nop
 80045ca:	bf00      	nop
 80045cc:	e7fd      	b.n	80045ca <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80045ce:	4b6d      	ldr	r3, [pc, #436]	@ (8004784 <xTaskResumeAll+0x1ec>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004784 <xTaskResumeAll+0x1ec>)
 80045d6:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80045d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004784 <xTaskResumeAll+0x1ec>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f040 80ca 	bne.w	8004776 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80045e2:	4b69      	ldr	r3, [pc, #420]	@ (8004788 <xTaskResumeAll+0x1f0>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f000 80c5 	beq.w	8004776 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045ec:	e08e      	b.n	800470c <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80045ee:	4b67      	ldr	r3, [pc, #412]	@ (800478c <xTaskResumeAll+0x1f4>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fa:	60fb      	str	r3, [r7, #12]
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	69db      	ldr	r3, [r3, #28]
 8004600:	69fa      	ldr	r2, [r7, #28]
 8004602:	6a12      	ldr	r2, [r2, #32]
 8004604:	609a      	str	r2, [r3, #8]
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	69fa      	ldr	r2, [r7, #28]
 800460c:	69d2      	ldr	r2, [r2, #28]
 800460e:	605a      	str	r2, [r3, #4]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	3318      	adds	r3, #24
 8004618:	429a      	cmp	r2, r3
 800461a:	d103      	bne.n	8004624 <xTaskResumeAll+0x8c>
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	6a1a      	ldr	r2, [r3, #32]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	605a      	str	r2, [r3, #4]
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	2200      	movs	r2, #0
 8004628:	629a      	str	r2, [r3, #40]	@ 0x28
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	1e5a      	subs	r2, r3, #1
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	695b      	ldr	r3, [r3, #20]
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	69fa      	ldr	r2, [r7, #28]
 8004640:	68d2      	ldr	r2, [r2, #12]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	6892      	ldr	r2, [r2, #8]
 800464c:	605a      	str	r2, [r3, #4]
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	3304      	adds	r3, #4
 8004656:	429a      	cmp	r2, r3
 8004658:	d103      	bne.n	8004662 <xTaskResumeAll+0xca>
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	605a      	str	r2, [r3, #4]
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	2200      	movs	r2, #0
 8004666:	615a      	str	r2, [r3, #20]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	1e5a      	subs	r2, r3, #1
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004676:	2201      	movs	r2, #1
 8004678:	409a      	lsls	r2, r3
 800467a:	4b45      	ldr	r3, [pc, #276]	@ (8004790 <xTaskResumeAll+0x1f8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4313      	orrs	r3, r2
 8004680:	4a43      	ldr	r2, [pc, #268]	@ (8004790 <xTaskResumeAll+0x1f8>)
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004688:	4942      	ldr	r1, [pc, #264]	@ (8004794 <xTaskResumeAll+0x1fc>)
 800468a:	4613      	mov	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	4413      	add	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	440b      	add	r3, r1
 8004694:	3304      	adds	r3, #4
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	609a      	str	r2, [r3, #8]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	60da      	str	r2, [r3, #12]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	69fa      	ldr	r2, [r7, #28]
 80046ae:	3204      	adds	r2, #4
 80046b0:	605a      	str	r2, [r3, #4]
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	1d1a      	adds	r2, r3, #4
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	609a      	str	r2, [r3, #8]
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046be:	4613      	mov	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	4a33      	ldr	r2, [pc, #204]	@ (8004794 <xTaskResumeAll+0x1fc>)
 80046c8:	441a      	add	r2, r3
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	615a      	str	r2, [r3, #20]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046d2:	4930      	ldr	r1, [pc, #192]	@ (8004794 <xTaskResumeAll+0x1fc>)
 80046d4:	4613      	mov	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	440b      	add	r3, r1
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80046e4:	1c59      	adds	r1, r3, #1
 80046e6:	482b      	ldr	r0, [pc, #172]	@ (8004794 <xTaskResumeAll+0x1fc>)
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4403      	add	r3, r0
 80046f2:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046f8:	4b27      	ldr	r3, [pc, #156]	@ (8004798 <xTaskResumeAll+0x200>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fe:	429a      	cmp	r2, r3
 8004700:	d904      	bls.n	800470c <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8004702:	4a26      	ldr	r2, [pc, #152]	@ (800479c <xTaskResumeAll+0x204>)
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	2101      	movs	r1, #1
 8004708:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800470c:	4b1f      	ldr	r3, [pc, #124]	@ (800478c <xTaskResumeAll+0x1f4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	f47f af6c 	bne.w	80045ee <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800471c:	f000 fbdc 	bl	8004ed8 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004720:	4b1f      	ldr	r3, [pc, #124]	@ (80047a0 <xTaskResumeAll+0x208>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d012      	beq.n	8004752 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800472c:	f000 f83c 	bl	80047a8 <xTaskIncrementTick>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d004      	beq.n	8004740 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004736:	4a19      	ldr	r2, [pc, #100]	@ (800479c <xTaskResumeAll+0x204>)
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	2101      	movs	r1, #1
 800473c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	3b01      	subs	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1ef      	bne.n	800472c <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 800474c:	4b14      	ldr	r3, [pc, #80]	@ (80047a0 <xTaskResumeAll+0x208>)
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8004752:	4a12      	ldr	r2, [pc, #72]	@ (800479c <xTaskResumeAll+0x204>)
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00b      	beq.n	8004776 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800475e:	2301      	movs	r3, #1
 8004760:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004762:	4b0d      	ldr	r3, [pc, #52]	@ (8004798 <xTaskResumeAll+0x200>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4b0f      	ldr	r3, [pc, #60]	@ (80047a4 <xTaskResumeAll+0x20c>)
 8004768:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800476c:	601a      	str	r2, [r3, #0]
 800476e:	f3bf 8f4f 	dsb	sy
 8004772:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004776:	f001 f817 	bl	80057a8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800477a:	69bb      	ldr	r3, [r7, #24]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3720      	adds	r7, #32
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	2000032c 	.word	0x2000032c
 8004788:	20000304 	.word	0x20000304
 800478c:	200002c4 	.word	0x200002c4
 8004790:	2000030c 	.word	0x2000030c
 8004794:	20000230 	.word	0x20000230
 8004798:	2000022c 	.word	0x2000022c
 800479c:	20000318 	.word	0x20000318
 80047a0:	20000314 	.word	0x20000314
 80047a4:	e000ed04 	.word	0xe000ed04

080047a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08a      	sub	sp, #40	@ 0x28
 80047ac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80047ae:	2300      	movs	r3, #0
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80047b2:	4b7f      	ldr	r3, [pc, #508]	@ (80049b0 <xTaskIncrementTick+0x208>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f040 80ef 	bne.w	800499a <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80047bc:	4b7d      	ldr	r3, [pc, #500]	@ (80049b4 <xTaskIncrementTick+0x20c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	3301      	adds	r3, #1
 80047c2:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80047c4:	4a7b      	ldr	r2, [pc, #492]	@ (80049b4 <xTaskIncrementTick+0x20c>)
 80047c6:	6a3b      	ldr	r3, [r7, #32]
 80047c8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d121      	bne.n	8004814 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80047d0:	4b79      	ldr	r3, [pc, #484]	@ (80049b8 <xTaskIncrementTick+0x210>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00b      	beq.n	80047f2 <xTaskIncrementTick+0x4a>
    __asm volatile
 80047da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047de:	f383 8811 	msr	BASEPRI, r3
 80047e2:	f3bf 8f6f 	isb	sy
 80047e6:	f3bf 8f4f 	dsb	sy
 80047ea:	607b      	str	r3, [r7, #4]
}
 80047ec:	bf00      	nop
 80047ee:	bf00      	nop
 80047f0:	e7fd      	b.n	80047ee <xTaskIncrementTick+0x46>
 80047f2:	4b71      	ldr	r3, [pc, #452]	@ (80049b8 <xTaskIncrementTick+0x210>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	61fb      	str	r3, [r7, #28]
 80047f8:	4b70      	ldr	r3, [pc, #448]	@ (80049bc <xTaskIncrementTick+0x214>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a6e      	ldr	r2, [pc, #440]	@ (80049b8 <xTaskIncrementTick+0x210>)
 80047fe:	6013      	str	r3, [r2, #0]
 8004800:	4a6e      	ldr	r2, [pc, #440]	@ (80049bc <xTaskIncrementTick+0x214>)
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	6013      	str	r3, [r2, #0]
 8004806:	4b6e      	ldr	r3, [pc, #440]	@ (80049c0 <xTaskIncrementTick+0x218>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3301      	adds	r3, #1
 800480c:	4a6c      	ldr	r2, [pc, #432]	@ (80049c0 <xTaskIncrementTick+0x218>)
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	f000 fb62 	bl	8004ed8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004814:	4b6b      	ldr	r3, [pc, #428]	@ (80049c4 <xTaskIncrementTick+0x21c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6a3a      	ldr	r2, [r7, #32]
 800481a:	429a      	cmp	r2, r3
 800481c:	f0c0 80a8 	bcc.w	8004970 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004820:	4b65      	ldr	r3, [pc, #404]	@ (80049b8 <xTaskIncrementTick+0x210>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d104      	bne.n	8004834 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800482a:	4b66      	ldr	r3, [pc, #408]	@ (80049c4 <xTaskIncrementTick+0x21c>)
 800482c:	f04f 32ff 	mov.w	r2, #4294967295
 8004830:	601a      	str	r2, [r3, #0]
                    break;
 8004832:	e09d      	b.n	8004970 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004834:	4b60      	ldr	r3, [pc, #384]	@ (80049b8 <xTaskIncrementTick+0x210>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004844:	6a3a      	ldr	r2, [r7, #32]
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	429a      	cmp	r2, r3
 800484a:	d203      	bcs.n	8004854 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800484c:	4a5d      	ldr	r2, [pc, #372]	@ (80049c4 <xTaskIncrementTick+0x21c>)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	6013      	str	r3, [r2, #0]
                        break;
 8004852:	e08d      	b.n	8004970 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	613b      	str	r3, [r7, #16]
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	68d2      	ldr	r2, [r2, #12]
 8004862:	609a      	str	r2, [r3, #8]
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	69ba      	ldr	r2, [r7, #24]
 800486a:	6892      	ldr	r2, [r2, #8]
 800486c:	605a      	str	r2, [r3, #4]
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	3304      	adds	r3, #4
 8004876:	429a      	cmp	r2, r3
 8004878:	d103      	bne.n	8004882 <xTaskIncrementTick+0xda>
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	605a      	str	r2, [r3, #4]
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	2200      	movs	r2, #0
 8004886:	615a      	str	r2, [r3, #20]
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	1e5a      	subs	r2, r3, #1
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004896:	2b00      	cmp	r3, #0
 8004898:	d01e      	beq.n	80048d8 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	6a12      	ldr	r2, [r2, #32]
 80048a8:	609a      	str	r2, [r3, #8]
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	69d2      	ldr	r2, [r2, #28]
 80048b2:	605a      	str	r2, [r3, #4]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	3318      	adds	r3, #24
 80048bc:	429a      	cmp	r2, r3
 80048be:	d103      	bne.n	80048c8 <xTaskIncrementTick+0x120>
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	6a1a      	ldr	r2, [r3, #32]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	605a      	str	r2, [r3, #4]
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	2200      	movs	r2, #0
 80048cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	1e5a      	subs	r2, r3, #1
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	2201      	movs	r2, #1
 80048de:	409a      	lsls	r2, r3
 80048e0:	4b39      	ldr	r3, [pc, #228]	@ (80049c8 <xTaskIncrementTick+0x220>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	4a38      	ldr	r2, [pc, #224]	@ (80049c8 <xTaskIncrementTick+0x220>)
 80048e8:	6013      	str	r3, [r2, #0]
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ee:	4937      	ldr	r1, [pc, #220]	@ (80049cc <xTaskIncrementTick+0x224>)
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	3304      	adds	r3, #4
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60bb      	str	r3, [r7, #8]
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	609a      	str	r2, [r3, #8]
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	60da      	str	r2, [r3, #12]
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	3204      	adds	r2, #4
 8004916:	605a      	str	r2, [r3, #4]
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	1d1a      	adds	r2, r3, #4
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004924:	4613      	mov	r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	4413      	add	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	4a27      	ldr	r2, [pc, #156]	@ (80049cc <xTaskIncrementTick+0x224>)
 800492e:	441a      	add	r2, r3
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	615a      	str	r2, [r3, #20]
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004938:	4924      	ldr	r1, [pc, #144]	@ (80049cc <xTaskIncrementTick+0x224>)
 800493a:	4613      	mov	r3, r2
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	4413      	add	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	69ba      	ldr	r2, [r7, #24]
 8004948:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800494a:	1c59      	adds	r1, r3, #1
 800494c:	481f      	ldr	r0, [pc, #124]	@ (80049cc <xTaskIncrementTick+0x224>)
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4403      	add	r3, r0
 8004958:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800495e:	4b1c      	ldr	r3, [pc, #112]	@ (80049d0 <xTaskIncrementTick+0x228>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004964:	429a      	cmp	r2, r3
 8004966:	f67f af5b 	bls.w	8004820 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800496a:	2301      	movs	r3, #1
 800496c:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800496e:	e757      	b.n	8004820 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004970:	4b17      	ldr	r3, [pc, #92]	@ (80049d0 <xTaskIncrementTick+0x228>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004976:	4915      	ldr	r1, [pc, #84]	@ (80049cc <xTaskIncrementTick+0x224>)
 8004978:	4613      	mov	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d901      	bls.n	800498c <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8004988:	2301      	movs	r3, #1
 800498a:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800498c:	4b11      	ldr	r3, [pc, #68]	@ (80049d4 <xTaskIncrementTick+0x22c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d007      	beq.n	80049a4 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 8004994:	2301      	movs	r3, #1
 8004996:	627b      	str	r3, [r7, #36]	@ 0x24
 8004998:	e004      	b.n	80049a4 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800499a:	4b0f      	ldr	r3, [pc, #60]	@ (80049d8 <xTaskIncrementTick+0x230>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3301      	adds	r3, #1
 80049a0:	4a0d      	ldr	r2, [pc, #52]	@ (80049d8 <xTaskIncrementTick+0x230>)
 80049a2:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80049a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3728      	adds	r7, #40	@ 0x28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	2000032c 	.word	0x2000032c
 80049b4:	20000308 	.word	0x20000308
 80049b8:	200002bc 	.word	0x200002bc
 80049bc:	200002c0 	.word	0x200002c0
 80049c0:	2000031c 	.word	0x2000031c
 80049c4:	20000324 	.word	0x20000324
 80049c8:	2000030c 	.word	0x2000030c
 80049cc:	20000230 	.word	0x20000230
 80049d0:	2000022c 	.word	0x2000022c
 80049d4:	20000318 	.word	0x20000318
 80049d8:	20000314 	.word	0x20000314

080049dc <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80049dc:	b480      	push	{r7}
 80049de:	b087      	sub	sp, #28
 80049e0:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80049e2:	4b28      	ldr	r3, [pc, #160]	@ (8004a84 <vTaskSwitchContext+0xa8>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d003      	beq.n	80049f2 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80049ea:	4b27      	ldr	r3, [pc, #156]	@ (8004a88 <vTaskSwitchContext+0xac>)
 80049ec:	2201      	movs	r2, #1
 80049ee:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80049f0:	e041      	b.n	8004a76 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 80049f2:	4b25      	ldr	r3, [pc, #148]	@ (8004a88 <vTaskSwitchContext+0xac>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80049f8:	4b24      	ldr	r3, [pc, #144]	@ (8004a8c <vTaskSwitchContext+0xb0>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	fab3 f383 	clz	r3, r3
 8004a04:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8004a06:	7afb      	ldrb	r3, [r7, #11]
 8004a08:	f1c3 031f 	rsb	r3, r3, #31
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	4920      	ldr	r1, [pc, #128]	@ (8004a90 <vTaskSwitchContext+0xb4>)
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	4613      	mov	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10b      	bne.n	8004a3a <vTaskSwitchContext+0x5e>
    __asm volatile
 8004a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a26:	f383 8811 	msr	BASEPRI, r3
 8004a2a:	f3bf 8f6f 	isb	sy
 8004a2e:	f3bf 8f4f 	dsb	sy
 8004a32:	607b      	str	r3, [r7, #4]
}
 8004a34:	bf00      	nop
 8004a36:	bf00      	nop
 8004a38:	e7fd      	b.n	8004a36 <vTaskSwitchContext+0x5a>
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4413      	add	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4a12      	ldr	r2, [pc, #72]	@ (8004a90 <vTaskSwitchContext+0xb4>)
 8004a46:	4413      	add	r3, r2
 8004a48:	613b      	str	r3, [r7, #16]
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	3308      	adds	r3, #8
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d103      	bne.n	8004a68 <vTaskSwitchContext+0x8c>
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	605a      	str	r2, [r3, #4]
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	4a09      	ldr	r2, [pc, #36]	@ (8004a94 <vTaskSwitchContext+0xb8>)
 8004a70:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004a72:	4b08      	ldr	r3, [pc, #32]	@ (8004a94 <vTaskSwitchContext+0xb8>)
 8004a74:	681b      	ldr	r3, [r3, #0]
    }
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	2000032c 	.word	0x2000032c
 8004a88:	20000318 	.word	0x20000318
 8004a8c:	2000030c 	.word	0x2000030c
 8004a90:	20000230 	.word	0x20000230
 8004a94:	2000022c 	.word	0x2000022c

08004a98 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10b      	bne.n	8004ac0 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8004aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aac:	f383 8811 	msr	BASEPRI, r3
 8004ab0:	f3bf 8f6f 	isb	sy
 8004ab4:	f3bf 8f4f 	dsb	sy
 8004ab8:	60fb      	str	r3, [r7, #12]
}
 8004aba:	bf00      	nop
 8004abc:	bf00      	nop
 8004abe:	e7fd      	b.n	8004abc <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ac0:	4b07      	ldr	r3, [pc, #28]	@ (8004ae0 <vTaskPlaceOnEventList+0x48>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3318      	adds	r3, #24
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f7fe fde6 	bl	800369a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ace:	2101      	movs	r1, #1
 8004ad0:	6838      	ldr	r0, [r7, #0]
 8004ad2:	f000 fc39 	bl	8005348 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004ad6:	bf00      	nop
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	2000022c 	.word	0x2000022c

08004ae4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b08b      	sub	sp, #44	@ 0x2c
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10b      	bne.n	8004b12 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	60fb      	str	r3, [r7, #12]
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	e7fd      	b.n	8004b0e <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b16:	61fb      	str	r3, [r7, #28]
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	69db      	ldr	r3, [r3, #28]
 8004b1c:	6a3a      	ldr	r2, [r7, #32]
 8004b1e:	6a12      	ldr	r2, [r2, #32]
 8004b20:	609a      	str	r2, [r3, #8]
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	6a3a      	ldr	r2, [r7, #32]
 8004b28:	69d2      	ldr	r2, [r2, #28]
 8004b2a:	605a      	str	r2, [r3, #4]
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	3318      	adds	r3, #24
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d103      	bne.n	8004b40 <xTaskRemoveFromEventList+0x5c>
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	6a1a      	ldr	r2, [r3, #32]
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	605a      	str	r2, [r3, #4]
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	2200      	movs	r2, #0
 8004b44:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	1e5a      	subs	r2, r3, #1
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004b50:	4b4b      	ldr	r3, [pc, #300]	@ (8004c80 <xTaskRemoveFromEventList+0x19c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d160      	bne.n	8004c1a <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	617b      	str	r3, [r7, #20]
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	6a3a      	ldr	r2, [r7, #32]
 8004b64:	68d2      	ldr	r2, [r2, #12]
 8004b66:	609a      	str	r2, [r3, #8]
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	6a3a      	ldr	r2, [r7, #32]
 8004b6e:	6892      	ldr	r2, [r2, #8]
 8004b70:	605a      	str	r2, [r3, #4]
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	6a3b      	ldr	r3, [r7, #32]
 8004b78:	3304      	adds	r3, #4
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d103      	bne.n	8004b86 <xTaskRemoveFromEventList+0xa2>
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	605a      	str	r2, [r3, #4]
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	615a      	str	r2, [r3, #20]
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	1e5a      	subs	r2, r3, #1
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004b96:	6a3b      	ldr	r3, [r7, #32]
 8004b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	409a      	lsls	r2, r3
 8004b9e:	4b39      	ldr	r3, [pc, #228]	@ (8004c84 <xTaskRemoveFromEventList+0x1a0>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	4a37      	ldr	r2, [pc, #220]	@ (8004c84 <xTaskRemoveFromEventList+0x1a0>)
 8004ba6:	6013      	str	r3, [r2, #0]
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bac:	4936      	ldr	r1, [pc, #216]	@ (8004c88 <xTaskRemoveFromEventList+0x1a4>)
 8004bae:	4613      	mov	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	4413      	add	r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	3304      	adds	r3, #4
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	613b      	str	r3, [r7, #16]
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	609a      	str	r2, [r3, #8]
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	6a3b      	ldr	r3, [r7, #32]
 8004bca:	60da      	str	r2, [r3, #12]
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	6a3a      	ldr	r2, [r7, #32]
 8004bd2:	3204      	adds	r2, #4
 8004bd4:	605a      	str	r2, [r3, #4]
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	1d1a      	adds	r2, r3, #4
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	609a      	str	r2, [r3, #8]
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be2:	4613      	mov	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4413      	add	r3, r2
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	4a27      	ldr	r2, [pc, #156]	@ (8004c88 <xTaskRemoveFromEventList+0x1a4>)
 8004bec:	441a      	add	r2, r3
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	615a      	str	r2, [r3, #20]
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf6:	4924      	ldr	r1, [pc, #144]	@ (8004c88 <xTaskRemoveFromEventList+0x1a4>)
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	440b      	add	r3, r1
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6a3a      	ldr	r2, [r7, #32]
 8004c06:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c08:	1c59      	adds	r1, r3, #1
 8004c0a:	481f      	ldr	r0, [pc, #124]	@ (8004c88 <xTaskRemoveFromEventList+0x1a4>)
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	4413      	add	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4403      	add	r3, r0
 8004c16:	6019      	str	r1, [r3, #0]
 8004c18:	e01b      	b.n	8004c52 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004c1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004c8c <xTaskRemoveFromEventList+0x1a8>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	61da      	str	r2, [r3, #28]
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	689a      	ldr	r2, [r3, #8]
 8004c2a:	6a3b      	ldr	r3, [r7, #32]
 8004c2c:	621a      	str	r2, [r3, #32]
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	6a3a      	ldr	r2, [r7, #32]
 8004c34:	3218      	adds	r2, #24
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	6a3b      	ldr	r3, [r7, #32]
 8004c3a:	f103 0218 	add.w	r2, r3, #24
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	609a      	str	r2, [r3, #8]
 8004c42:	6a3b      	ldr	r3, [r7, #32]
 8004c44:	4a11      	ldr	r2, [pc, #68]	@ (8004c8c <xTaskRemoveFromEventList+0x1a8>)
 8004c46:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c48:	4b10      	ldr	r3, [pc, #64]	@ (8004c8c <xTaskRemoveFromEventList+0x1a8>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8004c8c <xTaskRemoveFromEventList+0x1a8>)
 8004c50:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004c52:	6a3b      	ldr	r3, [r7, #32]
 8004c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c56:	4b0e      	ldr	r3, [pc, #56]	@ (8004c90 <xTaskRemoveFromEventList+0x1ac>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d905      	bls.n	8004c6c <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004c60:	2301      	movs	r3, #1
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004c64:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <xTaskRemoveFromEventList+0x1b0>)
 8004c66:	2201      	movs	r2, #1
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	e001      	b.n	8004c70 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8004c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	372c      	adds	r7, #44	@ 0x2c
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	2000032c 	.word	0x2000032c
 8004c84:	2000030c 	.word	0x2000030c
 8004c88:	20000230 	.word	0x20000230
 8004c8c:	200002c4 	.word	0x200002c4
 8004c90:	2000022c 	.word	0x2000022c
 8004c94:	20000318 	.word	0x20000318

08004c98 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ca0:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <vTaskInternalSetTimeOutState+0x24>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004ca8:	4b05      	ldr	r3, [pc, #20]	@ (8004cc0 <vTaskInternalSetTimeOutState+0x28>)
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr
 8004cbc:	2000031c 	.word	0x2000031c
 8004cc0:	20000308 	.word	0x20000308

08004cc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b088      	sub	sp, #32
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d10b      	bne.n	8004cec <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8004cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	613b      	str	r3, [r7, #16]
}
 8004ce6:	bf00      	nop
 8004ce8:	bf00      	nop
 8004cea:	e7fd      	b.n	8004ce8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10b      	bne.n	8004d0a <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	60fb      	str	r3, [r7, #12]
}
 8004d04:	bf00      	nop
 8004d06:	bf00      	nop
 8004d08:	e7fd      	b.n	8004d06 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8004d0a:	f000 fd1b 	bl	8005744 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004d8c <xTaskCheckForTimeOut+0xc8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d26:	d102      	bne.n	8004d2e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	e026      	b.n	8004d7c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4b17      	ldr	r3, [pc, #92]	@ (8004d90 <xTaskCheckForTimeOut+0xcc>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d00a      	beq.n	8004d50 <xTaskCheckForTimeOut+0x8c>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d305      	bcc.n	8004d50 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004d44:	2301      	movs	r3, #1
 8004d46:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]
 8004d4e:	e015      	b.n	8004d7c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d20b      	bcs.n	8004d72 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	1ad2      	subs	r2, r2, r3
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7ff ff96 	bl	8004c98 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	61fb      	str	r3, [r7, #28]
 8004d70:	e004      	b.n	8004d7c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004d7c:	f000 fd14 	bl	80057a8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8004d80:	69fb      	ldr	r3, [r7, #28]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3720      	adds	r7, #32
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	20000308 	.word	0x20000308
 8004d90:	2000031c 	.word	0x2000031c

08004d94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8004d98:	4b03      	ldr	r3, [pc, #12]	@ (8004da8 <vTaskMissedYield+0x14>)
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8004d9e:	bf00      	nop
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	20000318 	.word	0x20000318

08004dac <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004db4:	f000 f852 	bl	8004e5c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8004db8:	4b06      	ldr	r3, [pc, #24]	@ (8004dd4 <prvIdleTask+0x28>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d9f9      	bls.n	8004db4 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004dc0:	4b05      	ldr	r3, [pc, #20]	@ (8004dd8 <prvIdleTask+0x2c>)
 8004dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	f3bf 8f4f 	dsb	sy
 8004dcc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004dd0:	e7f0      	b.n	8004db4 <prvIdleTask+0x8>
 8004dd2:	bf00      	nop
 8004dd4:	20000230 	.word	0x20000230
 8004dd8:	e000ed04 	.word	0xe000ed04

08004ddc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004de2:	2300      	movs	r3, #0
 8004de4:	607b      	str	r3, [r7, #4]
 8004de6:	e00c      	b.n	8004e02 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	4613      	mov	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	4a12      	ldr	r2, [pc, #72]	@ (8004e3c <prvInitialiseTaskLists+0x60>)
 8004df4:	4413      	add	r3, r2
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fe fc22 	bl	8003640 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3301      	adds	r3, #1
 8004e00:	607b      	str	r3, [r7, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d9ef      	bls.n	8004de8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004e08:	480d      	ldr	r0, [pc, #52]	@ (8004e40 <prvInitialiseTaskLists+0x64>)
 8004e0a:	f7fe fc19 	bl	8003640 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004e0e:	480d      	ldr	r0, [pc, #52]	@ (8004e44 <prvInitialiseTaskLists+0x68>)
 8004e10:	f7fe fc16 	bl	8003640 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004e14:	480c      	ldr	r0, [pc, #48]	@ (8004e48 <prvInitialiseTaskLists+0x6c>)
 8004e16:	f7fe fc13 	bl	8003640 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004e1a:	480c      	ldr	r0, [pc, #48]	@ (8004e4c <prvInitialiseTaskLists+0x70>)
 8004e1c:	f7fe fc10 	bl	8003640 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004e20:	480b      	ldr	r0, [pc, #44]	@ (8004e50 <prvInitialiseTaskLists+0x74>)
 8004e22:	f7fe fc0d 	bl	8003640 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004e26:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <prvInitialiseTaskLists+0x78>)
 8004e28:	4a05      	ldr	r2, [pc, #20]	@ (8004e40 <prvInitialiseTaskLists+0x64>)
 8004e2a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e58 <prvInitialiseTaskLists+0x7c>)
 8004e2e:	4a05      	ldr	r2, [pc, #20]	@ (8004e44 <prvInitialiseTaskLists+0x68>)
 8004e30:	601a      	str	r2, [r3, #0]
}
 8004e32:	bf00      	nop
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20000230 	.word	0x20000230
 8004e40:	20000294 	.word	0x20000294
 8004e44:	200002a8 	.word	0x200002a8
 8004e48:	200002c4 	.word	0x200002c4
 8004e4c:	200002d8 	.word	0x200002d8
 8004e50:	200002f0 	.word	0x200002f0
 8004e54:	200002bc 	.word	0x200002bc
 8004e58:	200002c0 	.word	0x200002c0

08004e5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e62:	e019      	b.n	8004e98 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8004e64:	f000 fc6e 	bl	8005744 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004e68:	4b10      	ldr	r3, [pc, #64]	@ (8004eac <prvCheckTasksWaitingTermination+0x50>)
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	3304      	adds	r3, #4
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7fe fc49 	bl	800370c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb0 <prvCheckTasksWaitingTermination+0x54>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	4a0b      	ldr	r2, [pc, #44]	@ (8004eb0 <prvCheckTasksWaitingTermination+0x54>)
 8004e82:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8004e84:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <prvCheckTasksWaitingTermination+0x58>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8004eb4 <prvCheckTasksWaitingTermination+0x58>)
 8004e8c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8004e8e:	f000 fc8b 	bl	80057a8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f810 	bl	8004eb8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e98:	4b06      	ldr	r3, [pc, #24]	@ (8004eb4 <prvCheckTasksWaitingTermination+0x58>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1e1      	bne.n	8004e64 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	200002d8 	.word	0x200002d8
 8004eb0:	20000304 	.word	0x20000304
 8004eb4:	200002ec 	.word	0x200002ec

08004eb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f000 fe53 	bl	8005b70 <vPortFree>
            vPortFree( pxTCB );
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 fe50 	bl	8005b70 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004ed0:	bf00      	nop
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004edc:	4b0a      	ldr	r3, [pc, #40]	@ (8004f08 <prvResetNextTaskUnblockTime+0x30>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d104      	bne.n	8004ef0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004ee6:	4b09      	ldr	r3, [pc, #36]	@ (8004f0c <prvResetNextTaskUnblockTime+0x34>)
 8004ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8004eec:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004eee:	e005      	b.n	8004efc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ef0:	4b05      	ldr	r3, [pc, #20]	@ (8004f08 <prvResetNextTaskUnblockTime+0x30>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a04      	ldr	r2, [pc, #16]	@ (8004f0c <prvResetNextTaskUnblockTime+0x34>)
 8004efa:	6013      	str	r3, [r2, #0]
}
 8004efc:	bf00      	nop
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	200002bc 	.word	0x200002bc
 8004f0c:	20000324 	.word	0x20000324

08004f10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f000 8089 	beq.w	800503a <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f2c:	4b45      	ldr	r3, [pc, #276]	@ (8005044 <xTaskPriorityInherit+0x134>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d278      	bcs.n	8005028 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	db06      	blt.n	8004f4c <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8004f3e:	4b41      	ldr	r3, [pc, #260]	@ (8005044 <xTaskPriorityInherit+0x134>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f44:	f1c3 0205 	rsb	r2, r3, #5
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	6959      	ldr	r1, [r3, #20]
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f54:	4613      	mov	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4a3a      	ldr	r2, [pc, #232]	@ (8005048 <xTaskPriorityInherit+0x138>)
 8004f5e:	4413      	add	r3, r2
 8004f60:	4299      	cmp	r1, r3
 8004f62:	d159      	bne.n	8005018 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	3304      	adds	r3, #4
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7fe fbcf 	bl	800370c <uxListRemove>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d10a      	bne.n	8004f8a <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f78:	2201      	movs	r2, #1
 8004f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7e:	43da      	mvns	r2, r3
 8004f80:	4b32      	ldr	r3, [pc, #200]	@ (800504c <xTaskPriorityInherit+0x13c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4013      	ands	r3, r2
 8004f86:	4a31      	ldr	r2, [pc, #196]	@ (800504c <xTaskPriorityInherit+0x13c>)
 8004f88:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004f8a:	4b2e      	ldr	r3, [pc, #184]	@ (8005044 <xTaskPriorityInherit+0x134>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f98:	2201      	movs	r2, #1
 8004f9a:	409a      	lsls	r2, r3
 8004f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800504c <xTaskPriorityInherit+0x13c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	4a2a      	ldr	r2, [pc, #168]	@ (800504c <xTaskPriorityInherit+0x13c>)
 8004fa4:	6013      	str	r3, [r2, #0]
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004faa:	4927      	ldr	r1, [pc, #156]	@ (8005048 <xTaskPriorityInherit+0x138>)
 8004fac:	4613      	mov	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	440b      	add	r3, r1
 8004fb6:	3304      	adds	r3, #4
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	609a      	str	r2, [r3, #8]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	60da      	str	r2, [r3, #12]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	3204      	adds	r2, #4
 8004fd2:	605a      	str	r2, [r3, #4]
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1d1a      	adds	r2, r3, #4
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	609a      	str	r2, [r3, #8]
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	4413      	add	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4a17      	ldr	r2, [pc, #92]	@ (8005048 <xTaskPriorityInherit+0x138>)
 8004fea:	441a      	add	r2, r3
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	615a      	str	r2, [r3, #20]
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ff4:	4914      	ldr	r1, [pc, #80]	@ (8005048 <xTaskPriorityInherit+0x138>)
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	4413      	add	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005006:	1c59      	adds	r1, r3, #1
 8005008:	480f      	ldr	r0, [pc, #60]	@ (8005048 <xTaskPriorityInherit+0x138>)
 800500a:	4613      	mov	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4403      	add	r3, r0
 8005014:	6019      	str	r1, [r3, #0]
 8005016:	e004      	b.n	8005022 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005018:	4b0a      	ldr	r3, [pc, #40]	@ (8005044 <xTaskPriorityInherit+0x134>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005022:	2301      	movs	r3, #1
 8005024:	617b      	str	r3, [r7, #20]
 8005026:	e008      	b.n	800503a <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800502c:	4b05      	ldr	r3, [pc, #20]	@ (8005044 <xTaskPriorityInherit+0x134>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005032:	429a      	cmp	r2, r3
 8005034:	d201      	bcs.n	800503a <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8005036:	2301      	movs	r3, #1
 8005038:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 800503a:	697b      	ldr	r3, [r7, #20]
    }
 800503c:	4618      	mov	r0, r3
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	2000022c 	.word	0x2000022c
 8005048:	20000230 	.word	0x20000230
 800504c:	2000030c 	.word	0x2000030c

08005050 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800505c:	2300      	movs	r3, #0
 800505e:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	f000 8090 	beq.w	8005188 <xTaskPriorityDisinherit+0x138>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8005068:	4b4a      	ldr	r3, [pc, #296]	@ (8005194 <xTaskPriorityDisinherit+0x144>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	429a      	cmp	r2, r3
 8005070:	d00b      	beq.n	800508a <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 8005072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005076:	f383 8811 	msr	BASEPRI, r3
 800507a:	f3bf 8f6f 	isb	sy
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	613b      	str	r3, [r7, #16]
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	e7fd      	b.n	8005086 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10b      	bne.n	80050aa <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 8005092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005096:	f383 8811 	msr	BASEPRI, r3
 800509a:	f3bf 8f6f 	isb	sy
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	60fb      	str	r3, [r7, #12]
}
 80050a4:	bf00      	nop
 80050a6:	bf00      	nop
 80050a8:	e7fd      	b.n	80050a6 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050ae:	1e5a      	subs	r2, r3, #1
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050bc:	429a      	cmp	r2, r3
 80050be:	d063      	beq.n	8005188 <xTaskPriorityDisinherit+0x138>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d15f      	bne.n	8005188 <xTaskPriorityDisinherit+0x138>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	3304      	adds	r3, #4
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7fe fb1d 	bl	800370c <uxListRemove>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10a      	bne.n	80050ee <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050dc:	2201      	movs	r2, #1
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	43da      	mvns	r2, r3
 80050e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005198 <xTaskPriorityDisinherit+0x148>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4013      	ands	r3, r2
 80050ea:	4a2b      	ldr	r2, [pc, #172]	@ (8005198 <xTaskPriorityDisinherit+0x148>)
 80050ec:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	f1c3 0205 	rsb	r2, r3, #5
 80050fe:	69bb      	ldr	r3, [r7, #24]
 8005100:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005106:	2201      	movs	r2, #1
 8005108:	409a      	lsls	r2, r3
 800510a:	4b23      	ldr	r3, [pc, #140]	@ (8005198 <xTaskPriorityDisinherit+0x148>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4313      	orrs	r3, r2
 8005110:	4a21      	ldr	r2, [pc, #132]	@ (8005198 <xTaskPriorityDisinherit+0x148>)
 8005112:	6013      	str	r3, [r2, #0]
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005118:	4920      	ldr	r1, [pc, #128]	@ (800519c <xTaskPriorityDisinherit+0x14c>)
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	440b      	add	r3, r1
 8005124:	3304      	adds	r3, #4
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	617b      	str	r3, [r7, #20]
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	609a      	str	r2, [r3, #8]
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	689a      	ldr	r2, [r3, #8]
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	60da      	str	r2, [r3, #12]
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	3204      	adds	r2, #4
 8005140:	605a      	str	r2, [r3, #4]
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	1d1a      	adds	r2, r3, #4
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	609a      	str	r2, [r3, #8]
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800514e:	4613      	mov	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4413      	add	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4a11      	ldr	r2, [pc, #68]	@ (800519c <xTaskPriorityDisinherit+0x14c>)
 8005158:	441a      	add	r2, r3
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	615a      	str	r2, [r3, #20]
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005162:	490e      	ldr	r1, [pc, #56]	@ (800519c <xTaskPriorityDisinherit+0x14c>)
 8005164:	4613      	mov	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	440b      	add	r3, r1
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	69ba      	ldr	r2, [r7, #24]
 8005172:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005174:	1c59      	adds	r1, r3, #1
 8005176:	4809      	ldr	r0, [pc, #36]	@ (800519c <xTaskPriorityDisinherit+0x14c>)
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4403      	add	r3, r0
 8005182:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005184:	2301      	movs	r3, #1
 8005186:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8005188:	69fb      	ldr	r3, [r7, #28]
    }
 800518a:	4618      	mov	r0, r3
 800518c:	3720      	adds	r7, #32
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	2000022c 	.word	0x2000022c
 8005198:	2000030c 	.word	0x2000030c
 800519c:	20000230 	.word	0x20000230

080051a0 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08a      	sub	sp, #40	@ 0x28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80051ae:	2301      	movs	r3, #1
 80051b0:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80a5 	beq.w	8005304 <vTaskPriorityDisinheritAfterTimeout+0x164>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10b      	bne.n	80051da <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	613b      	str	r3, [r7, #16]
}
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop
 80051d8:	e7fd      	b.n	80051d6 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80051da:	6a3b      	ldr	r3, [r7, #32]
 80051dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051de:	683a      	ldr	r2, [r7, #0]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d902      	bls.n	80051ea <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80051e8:	e002      	b.n	80051f0 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80051ea:	6a3b      	ldr	r3, [r7, #32]
 80051ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80051f0:	6a3b      	ldr	r3, [r7, #32]
 80051f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051f6:	429a      	cmp	r2, r3
 80051f8:	f000 8084 	beq.w	8005304 <vTaskPriorityDisinheritAfterTimeout+0x164>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80051fc:	6a3b      	ldr	r3, [r7, #32]
 80051fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005200:	69fa      	ldr	r2, [r7, #28]
 8005202:	429a      	cmp	r2, r3
 8005204:	d17e      	bne.n	8005304 <vTaskPriorityDisinheritAfterTimeout+0x164>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8005206:	4b41      	ldr	r3, [pc, #260]	@ (800530c <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	6a3a      	ldr	r2, [r7, #32]
 800520c:	429a      	cmp	r2, r3
 800520e:	d10b      	bne.n	8005228 <vTaskPriorityDisinheritAfterTimeout+0x88>
    __asm volatile
 8005210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005214:	f383 8811 	msr	BASEPRI, r3
 8005218:	f3bf 8f6f 	isb	sy
 800521c:	f3bf 8f4f 	dsb	sy
 8005220:	60fb      	str	r3, [r7, #12]
}
 8005222:	bf00      	nop
 8005224:	bf00      	nop
 8005226:	e7fd      	b.n	8005224 <vTaskPriorityDisinheritAfterTimeout+0x84>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005228:	6a3b      	ldr	r3, [r7, #32]
 800522a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522c:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005232:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	2b00      	cmp	r3, #0
 800523a:	db04      	blt.n	8005246 <vTaskPriorityDisinheritAfterTimeout+0xa6>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800523c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523e:	f1c3 0205 	rsb	r2, r3, #5
 8005242:	6a3b      	ldr	r3, [r7, #32]
 8005244:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005246:	6a3b      	ldr	r3, [r7, #32]
 8005248:	6959      	ldr	r1, [r3, #20]
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	4613      	mov	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4a2e      	ldr	r2, [pc, #184]	@ (8005310 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8005256:	4413      	add	r3, r2
 8005258:	4299      	cmp	r1, r3
 800525a:	d153      	bne.n	8005304 <vTaskPriorityDisinheritAfterTimeout+0x164>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800525c:	6a3b      	ldr	r3, [r7, #32]
 800525e:	3304      	adds	r3, #4
 8005260:	4618      	mov	r0, r3
 8005262:	f7fe fa53 	bl	800370c <uxListRemove>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10a      	bne.n	8005282 <vTaskPriorityDisinheritAfterTimeout+0xe2>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800526c:	6a3b      	ldr	r3, [r7, #32]
 800526e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005270:	2201      	movs	r2, #1
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	43da      	mvns	r2, r3
 8005278:	4b26      	ldr	r3, [pc, #152]	@ (8005314 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4013      	ands	r3, r2
 800527e:	4a25      	ldr	r2, [pc, #148]	@ (8005314 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005280:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005286:	2201      	movs	r2, #1
 8005288:	409a      	lsls	r2, r3
 800528a:	4b22      	ldr	r3, [pc, #136]	@ (8005314 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4313      	orrs	r3, r2
 8005290:	4a20      	ldr	r2, [pc, #128]	@ (8005314 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005292:	6013      	str	r3, [r2, #0]
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005298:	491d      	ldr	r1, [pc, #116]	@ (8005310 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 800529a:	4613      	mov	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	4413      	add	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	440b      	add	r3, r1
 80052a4:	3304      	adds	r3, #4
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	609a      	str	r2, [r3, #8]
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	60da      	str	r2, [r3, #12]
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	6a3a      	ldr	r2, [r7, #32]
 80052be:	3204      	adds	r2, #4
 80052c0:	605a      	str	r2, [r3, #4]
 80052c2:	6a3b      	ldr	r3, [r7, #32]
 80052c4:	1d1a      	adds	r2, r3, #4
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	609a      	str	r2, [r3, #8]
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ce:	4613      	mov	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4413      	add	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4a0e      	ldr	r2, [pc, #56]	@ (8005310 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80052d8:	441a      	add	r2, r3
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	615a      	str	r2, [r3, #20]
 80052de:	6a3b      	ldr	r3, [r7, #32]
 80052e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052e2:	490b      	ldr	r1, [pc, #44]	@ (8005310 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80052e4:	4613      	mov	r3, r2
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	4413      	add	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6a3a      	ldr	r2, [r7, #32]
 80052f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80052f4:	1c59      	adds	r1, r3, #1
 80052f6:	4806      	ldr	r0, [pc, #24]	@ (8005310 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80052f8:	4613      	mov	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4413      	add	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	4403      	add	r3, r0
 8005302:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8005304:	bf00      	nop
 8005306:	3728      	adds	r7, #40	@ 0x28
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	2000022c 	.word	0x2000022c
 8005310:	20000230 	.word	0x20000230
 8005314:	2000030c 	.word	0x2000030c

08005318 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800531e:	4b09      	ldr	r3, [pc, #36]	@ (8005344 <pvTaskIncrementMutexHeldCount+0x2c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d004      	beq.n	8005334 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800532e:	1c5a      	adds	r2, r3, #1
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8005334:	687b      	ldr	r3, [r7, #4]
    }
 8005336:	4618      	mov	r0, r3
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	2000022c 	.word	0x2000022c

08005348 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b088      	sub	sp, #32
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005352:	4b37      	ldr	r3, [pc, #220]	@ (8005430 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8005358:	4b36      	ldr	r3, [pc, #216]	@ (8005434 <prvAddCurrentTaskToDelayedList+0xec>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800535e:	4b36      	ldr	r3, [pc, #216]	@ (8005438 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005364:	4b35      	ldr	r3, [pc, #212]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3304      	adds	r3, #4
 800536a:	4618      	mov	r0, r3
 800536c:	f7fe f9ce 	bl	800370c <uxListRemove>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10b      	bne.n	800538e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005376:	4b31      	ldr	r3, [pc, #196]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	2201      	movs	r2, #1
 800537e:	fa02 f303 	lsl.w	r3, r2, r3
 8005382:	43da      	mvns	r2, r3
 8005384:	4b2e      	ldr	r3, [pc, #184]	@ (8005440 <prvAddCurrentTaskToDelayedList+0xf8>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4013      	ands	r3, r2
 800538a:	4a2d      	ldr	r2, [pc, #180]	@ (8005440 <prvAddCurrentTaskToDelayedList+0xf8>)
 800538c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005394:	d124      	bne.n	80053e0 <prvAddCurrentTaskToDelayedList+0x98>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d021      	beq.n	80053e0 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800539c:	4b29      	ldr	r3, [pc, #164]	@ (8005444 <prvAddCurrentTaskToDelayedList+0xfc>)
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	613b      	str	r3, [r7, #16]
 80053a2:	4b26      	ldr	r3, [pc, #152]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	609a      	str	r2, [r3, #8]
 80053aa:	4b24      	ldr	r3, [pc, #144]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	693a      	ldr	r2, [r7, #16]
 80053b0:	6892      	ldr	r2, [r2, #8]
 80053b2:	60da      	str	r2, [r3, #12]
 80053b4:	4b21      	ldr	r3, [pc, #132]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	3204      	adds	r2, #4
 80053be:	605a      	str	r2, [r3, #4]
 80053c0:	4b1e      	ldr	r3, [pc, #120]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	1d1a      	adds	r2, r3, #4
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	609a      	str	r2, [r3, #8]
 80053ca:	4b1c      	ldr	r3, [pc, #112]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a1d      	ldr	r2, [pc, #116]	@ (8005444 <prvAddCurrentTaskToDelayedList+0xfc>)
 80053d0:	615a      	str	r2, [r3, #20]
 80053d2:	4b1c      	ldr	r3, [pc, #112]	@ (8005444 <prvAddCurrentTaskToDelayedList+0xfc>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	3301      	adds	r3, #1
 80053d8:	4a1a      	ldr	r2, [pc, #104]	@ (8005444 <prvAddCurrentTaskToDelayedList+0xfc>)
 80053da:	6013      	str	r3, [r2, #0]
 80053dc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80053de:	e022      	b.n	8005426 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80053e0:	69fa      	ldr	r2, [r7, #28]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4413      	add	r3, r2
 80053e6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80053e8:	4b14      	ldr	r3, [pc, #80]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d207      	bcs.n	8005408 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80053f8:	4b10      	ldr	r3, [pc, #64]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	3304      	adds	r3, #4
 80053fe:	4619      	mov	r1, r3
 8005400:	6978      	ldr	r0, [r7, #20]
 8005402:	f7fe f94a 	bl	800369a <vListInsert>
}
 8005406:	e00e      	b.n	8005426 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005408:	4b0c      	ldr	r3, [pc, #48]	@ (800543c <prvAddCurrentTaskToDelayedList+0xf4>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	3304      	adds	r3, #4
 800540e:	4619      	mov	r1, r3
 8005410:	69b8      	ldr	r0, [r7, #24]
 8005412:	f7fe f942 	bl	800369a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8005416:	4b0c      	ldr	r3, [pc, #48]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x100>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	429a      	cmp	r2, r3
 800541e:	d202      	bcs.n	8005426 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8005420:	4a09      	ldr	r2, [pc, #36]	@ (8005448 <prvAddCurrentTaskToDelayedList+0x100>)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6013      	str	r3, [r2, #0]
}
 8005426:	bf00      	nop
 8005428:	3720      	adds	r7, #32
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	20000308 	.word	0x20000308
 8005434:	200002bc 	.word	0x200002bc
 8005438:	200002c0 	.word	0x200002c0
 800543c:	2000022c 	.word	0x2000022c
 8005440:	2000030c 	.word	0x2000030c
 8005444:	200002f0 	.word	0x200002f0
 8005448:	20000324 	.word	0x20000324

0800544c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800544c:	b480      	push	{r7}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	3b04      	subs	r3, #4
 800545c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005464:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	3b04      	subs	r3, #4
 800546a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	f023 0201 	bic.w	r2, r3, #1
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	3b04      	subs	r3, #4
 800547a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800547c:	4a0c      	ldr	r2, [pc, #48]	@ (80054b0 <pxPortInitialiseStack+0x64>)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	3b14      	subs	r3, #20
 8005486:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	3b04      	subs	r3, #4
 8005492:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f06f 0202 	mvn.w	r2, #2
 800549a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	3b20      	subs	r3, #32
 80054a0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80054a2:	68fb      	ldr	r3, [r7, #12]
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr
 80054b0:	080054b5 	.word	0x080054b5

080054b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054b4:	b480      	push	{r7}
 80054b6:	b085      	sub	sp, #20
 80054b8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80054ba:	2300      	movs	r3, #0
 80054bc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80054be:	4b13      	ldr	r3, [pc, #76]	@ (800550c <prvTaskExitError+0x58>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c6:	d00b      	beq.n	80054e0 <prvTaskExitError+0x2c>
    __asm volatile
 80054c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054cc:	f383 8811 	msr	BASEPRI, r3
 80054d0:	f3bf 8f6f 	isb	sy
 80054d4:	f3bf 8f4f 	dsb	sy
 80054d8:	60fb      	str	r3, [r7, #12]
}
 80054da:	bf00      	nop
 80054dc:	bf00      	nop
 80054de:	e7fd      	b.n	80054dc <prvTaskExitError+0x28>
    __asm volatile
 80054e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e4:	f383 8811 	msr	BASEPRI, r3
 80054e8:	f3bf 8f6f 	isb	sy
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	60bb      	str	r3, [r7, #8]
}
 80054f2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80054f4:	bf00      	nop
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0fc      	beq.n	80054f6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80054fc:	bf00      	nop
 80054fe:	bf00      	nop
 8005500:	3714      	adds	r7, #20
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	2000000c 	.word	0x2000000c

08005510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005510:	4b07      	ldr	r3, [pc, #28]	@ (8005530 <pxCurrentTCBConst2>)
 8005512:	6819      	ldr	r1, [r3, #0]
 8005514:	6808      	ldr	r0, [r1, #0]
 8005516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551a:	f380 8809 	msr	PSP, r0
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f04f 0000 	mov.w	r0, #0
 8005526:	f380 8811 	msr	BASEPRI, r0
 800552a:	4770      	bx	lr
 800552c:	f3af 8000 	nop.w

08005530 <pxCurrentTCBConst2>:
 8005530:	2000022c 	.word	0x2000022c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop

08005538 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005538:	4808      	ldr	r0, [pc, #32]	@ (800555c <prvPortStartFirstTask+0x24>)
 800553a:	6800      	ldr	r0, [r0, #0]
 800553c:	6800      	ldr	r0, [r0, #0]
 800553e:	f380 8808 	msr	MSP, r0
 8005542:	f04f 0000 	mov.w	r0, #0
 8005546:	f380 8814 	msr	CONTROL, r0
 800554a:	b662      	cpsie	i
 800554c:	b661      	cpsie	f
 800554e:	f3bf 8f4f 	dsb	sy
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	df00      	svc	0
 8005558:	bf00      	nop
 800555a:	0000      	.short	0x0000
 800555c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8005560:	bf00      	nop
 8005562:	bf00      	nop

08005564 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b08c      	sub	sp, #48	@ 0x30
 8005568:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800556a:	4b69      	ldr	r3, [pc, #420]	@ (8005710 <xPortStartScheduler+0x1ac>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a69      	ldr	r2, [pc, #420]	@ (8005714 <xPortStartScheduler+0x1b0>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d10b      	bne.n	800558c <xPortStartScheduler+0x28>
    __asm volatile
 8005574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	623b      	str	r3, [r7, #32]
}
 8005586:	bf00      	nop
 8005588:	bf00      	nop
 800558a:	e7fd      	b.n	8005588 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800558c:	4b60      	ldr	r3, [pc, #384]	@ (8005710 <xPortStartScheduler+0x1ac>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a61      	ldr	r2, [pc, #388]	@ (8005718 <xPortStartScheduler+0x1b4>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d10b      	bne.n	80055ae <xPortStartScheduler+0x4a>
    __asm volatile
 8005596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559a:	f383 8811 	msr	BASEPRI, r3
 800559e:	f3bf 8f6f 	isb	sy
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80055a8:	bf00      	nop
 80055aa:	bf00      	nop
 80055ac:	e7fd      	b.n	80055aa <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80055ae:	4b5b      	ldr	r3, [pc, #364]	@ (800571c <xPortStartScheduler+0x1b8>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80055b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b6:	332c      	adds	r3, #44	@ 0x2c
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a59      	ldr	r2, [pc, #356]	@ (8005720 <xPortStartScheduler+0x1bc>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d00b      	beq.n	80055d8 <xPortStartScheduler+0x74>
    __asm volatile
 80055c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	61fb      	str	r3, [r7, #28]
}
 80055d2:	bf00      	nop
 80055d4:	bf00      	nop
 80055d6:	e7fd      	b.n	80055d4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80055d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055da:	3338      	adds	r3, #56	@ 0x38
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a51      	ldr	r2, [pc, #324]	@ (8005724 <xPortStartScheduler+0x1c0>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d00b      	beq.n	80055fc <xPortStartScheduler+0x98>
    __asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	61bb      	str	r3, [r7, #24]
}
 80055f6:	bf00      	nop
 80055f8:	bf00      	nop
 80055fa:	e7fd      	b.n	80055f8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005600:	4b49      	ldr	r3, [pc, #292]	@ (8005728 <xPortStartScheduler+0x1c4>)
 8005602:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	b2db      	uxtb	r3, r3
 800560a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800560c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560e:	22ff      	movs	r2, #255	@ 0xff
 8005610:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	b2db      	uxtb	r3, r3
 8005618:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800561a:	79fb      	ldrb	r3, [r7, #7]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005622:	b2da      	uxtb	r2, r3
 8005624:	4b41      	ldr	r3, [pc, #260]	@ (800572c <xPortStartScheduler+0x1c8>)
 8005626:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8005628:	4b40      	ldr	r3, [pc, #256]	@ (800572c <xPortStartScheduler+0x1c8>)
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10b      	bne.n	8005648 <xPortStartScheduler+0xe4>
    __asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	617b      	str	r3, [r7, #20]
}
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8005648:	79fb      	ldrb	r3, [r7, #7]
 800564a:	b2db      	uxtb	r3, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005652:	2b00      	cmp	r3, #0
 8005654:	d013      	beq.n	800567e <xPortStartScheduler+0x11a>
    __asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	613b      	str	r3, [r7, #16]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	3301      	adds	r3, #1
 8005672:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	b2db      	uxtb	r3, r3
 8005678:	005b      	lsls	r3, r3, #1
 800567a:	b2db      	uxtb	r3, r3
 800567c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800567e:	79fb      	ldrb	r3, [r7, #7]
 8005680:	b2db      	uxtb	r3, r3
 8005682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005686:	2b80      	cmp	r3, #128	@ 0x80
 8005688:	d0f1      	beq.n	800566e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	2b08      	cmp	r3, #8
 800568e:	d103      	bne.n	8005698 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8005690:	4b27      	ldr	r3, [pc, #156]	@ (8005730 <xPortStartScheduler+0x1cc>)
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]
 8005696:	e004      	b.n	80056a2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f1c3 0307 	rsb	r3, r3, #7
 800569e:	4a24      	ldr	r2, [pc, #144]	@ (8005730 <xPortStartScheduler+0x1cc>)
 80056a0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80056a2:	4b23      	ldr	r3, [pc, #140]	@ (8005730 <xPortStartScheduler+0x1cc>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	021b      	lsls	r3, r3, #8
 80056a8:	4a21      	ldr	r2, [pc, #132]	@ (8005730 <xPortStartScheduler+0x1cc>)
 80056aa:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80056ac:	4b20      	ldr	r3, [pc, #128]	@ (8005730 <xPortStartScheduler+0x1cc>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80056b4:	4a1e      	ldr	r2, [pc, #120]	@ (8005730 <xPortStartScheduler+0x1cc>)
 80056b6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056be:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80056c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005734 <xPortStartScheduler+0x1d0>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005734 <xPortStartScheduler+0x1d0>)
 80056c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056ca:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80056cc:	4b19      	ldr	r3, [pc, #100]	@ (8005734 <xPortStartScheduler+0x1d0>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a18      	ldr	r2, [pc, #96]	@ (8005734 <xPortStartScheduler+0x1d0>)
 80056d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056d6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80056d8:	4b17      	ldr	r3, [pc, #92]	@ (8005738 <xPortStartScheduler+0x1d4>)
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80056de:	f000 f8e5 	bl	80058ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80056e2:	4b16      	ldr	r3, [pc, #88]	@ (800573c <xPortStartScheduler+0x1d8>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80056e8:	f000 f904 	bl	80058f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80056ec:	4b14      	ldr	r3, [pc, #80]	@ (8005740 <xPortStartScheduler+0x1dc>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a13      	ldr	r2, [pc, #76]	@ (8005740 <xPortStartScheduler+0x1dc>)
 80056f2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80056f6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80056f8:	f7ff ff1e 	bl	8005538 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80056fc:	f7ff f96e 	bl	80049dc <vTaskSwitchContext>
    prvTaskExitError();
 8005700:	f7ff fed8 	bl	80054b4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3730      	adds	r7, #48	@ 0x30
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	e000ed00 	.word	0xe000ed00
 8005714:	410fc271 	.word	0x410fc271
 8005718:	410fc270 	.word	0x410fc270
 800571c:	e000ed08 	.word	0xe000ed08
 8005720:	08005511 	.word	0x08005511
 8005724:	08005801 	.word	0x08005801
 8005728:	e000e400 	.word	0xe000e400
 800572c:	20000330 	.word	0x20000330
 8005730:	20000334 	.word	0x20000334
 8005734:	e000ed20 	.word	0xe000ed20
 8005738:	e000ed1c 	.word	0xe000ed1c
 800573c:	2000000c 	.word	0x2000000c
 8005740:	e000ef34 	.word	0xe000ef34

08005744 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
    __asm volatile
 800574a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800574e:	f383 8811 	msr	BASEPRI, r3
 8005752:	f3bf 8f6f 	isb	sy
 8005756:	f3bf 8f4f 	dsb	sy
 800575a:	607b      	str	r3, [r7, #4]
}
 800575c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800575e:	4b10      	ldr	r3, [pc, #64]	@ (80057a0 <vPortEnterCritical+0x5c>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3301      	adds	r3, #1
 8005764:	4a0e      	ldr	r2, [pc, #56]	@ (80057a0 <vPortEnterCritical+0x5c>)
 8005766:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005768:	4b0d      	ldr	r3, [pc, #52]	@ (80057a0 <vPortEnterCritical+0x5c>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d110      	bne.n	8005792 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005770:	4b0c      	ldr	r3, [pc, #48]	@ (80057a4 <vPortEnterCritical+0x60>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00b      	beq.n	8005792 <vPortEnterCritical+0x4e>
    __asm volatile
 800577a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800577e:	f383 8811 	msr	BASEPRI, r3
 8005782:	f3bf 8f6f 	isb	sy
 8005786:	f3bf 8f4f 	dsb	sy
 800578a:	603b      	str	r3, [r7, #0]
}
 800578c:	bf00      	nop
 800578e:	bf00      	nop
 8005790:	e7fd      	b.n	800578e <vPortEnterCritical+0x4a>
    }
}
 8005792:	bf00      	nop
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	2000000c 	.word	0x2000000c
 80057a4:	e000ed04 	.word	0xe000ed04

080057a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80057ae:	4b12      	ldr	r3, [pc, #72]	@ (80057f8 <vPortExitCritical+0x50>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10b      	bne.n	80057ce <vPortExitCritical+0x26>
    __asm volatile
 80057b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ba:	f383 8811 	msr	BASEPRI, r3
 80057be:	f3bf 8f6f 	isb	sy
 80057c2:	f3bf 8f4f 	dsb	sy
 80057c6:	607b      	str	r3, [r7, #4]
}
 80057c8:	bf00      	nop
 80057ca:	bf00      	nop
 80057cc:	e7fd      	b.n	80057ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80057ce:	4b0a      	ldr	r3, [pc, #40]	@ (80057f8 <vPortExitCritical+0x50>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	4a08      	ldr	r2, [pc, #32]	@ (80057f8 <vPortExitCritical+0x50>)
 80057d6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80057d8:	4b07      	ldr	r3, [pc, #28]	@ (80057f8 <vPortExitCritical+0x50>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d105      	bne.n	80057ec <vPortExitCritical+0x44>
 80057e0:	2300      	movs	r3, #0
 80057e2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80057ea:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	2000000c 	.word	0x2000000c
 80057fc:	00000000 	.word	0x00000000

08005800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005800:	f3ef 8009 	mrs	r0, PSP
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	4b15      	ldr	r3, [pc, #84]	@ (8005860 <pxCurrentTCBConst>)
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	f01e 0f10 	tst.w	lr, #16
 8005810:	bf08      	it	eq
 8005812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581a:	6010      	str	r0, [r2, #0]
 800581c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005820:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005824:	f380 8811 	msr	BASEPRI, r0
 8005828:	f3bf 8f4f 	dsb	sy
 800582c:	f3bf 8f6f 	isb	sy
 8005830:	f7ff f8d4 	bl	80049dc <vTaskSwitchContext>
 8005834:	f04f 0000 	mov.w	r0, #0
 8005838:	f380 8811 	msr	BASEPRI, r0
 800583c:	bc09      	pop	{r0, r3}
 800583e:	6819      	ldr	r1, [r3, #0]
 8005840:	6808      	ldr	r0, [r1, #0]
 8005842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005846:	f01e 0f10 	tst.w	lr, #16
 800584a:	bf08      	it	eq
 800584c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005850:	f380 8809 	msr	PSP, r0
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	f3af 8000 	nop.w

08005860 <pxCurrentTCBConst>:
 8005860:	2000022c 	.word	0x2000022c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005864:	bf00      	nop
 8005866:	bf00      	nop

08005868 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
    __asm volatile
 800586e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005872:	f383 8811 	msr	BASEPRI, r3
 8005876:	f3bf 8f6f 	isb	sy
 800587a:	f3bf 8f4f 	dsb	sy
 800587e:	607b      	str	r3, [r7, #4]
}
 8005880:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005882:	f7fe ff91 	bl	80047a8 <xTaskIncrementTick>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800588c:	4b06      	ldr	r3, [pc, #24]	@ (80058a8 <SysTick_Handler+0x40>)
 800588e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	2300      	movs	r3, #0
 8005896:	603b      	str	r3, [r7, #0]
    __asm volatile
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	f383 8811 	msr	BASEPRI, r3
}
 800589e:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 80058a0:	bf00      	nop
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	e000ed04 	.word	0xe000ed04

080058ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80058b0:	4b0b      	ldr	r3, [pc, #44]	@ (80058e0 <vPortSetupTimerInterrupt+0x34>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80058b6:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <vPortSetupTimerInterrupt+0x38>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058bc:	4b0a      	ldr	r3, [pc, #40]	@ (80058e8 <vPortSetupTimerInterrupt+0x3c>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a0a      	ldr	r2, [pc, #40]	@ (80058ec <vPortSetupTimerInterrupt+0x40>)
 80058c2:	fba2 2303 	umull	r2, r3, r2, r3
 80058c6:	099b      	lsrs	r3, r3, #6
 80058c8:	4a09      	ldr	r2, [pc, #36]	@ (80058f0 <vPortSetupTimerInterrupt+0x44>)
 80058ca:	3b01      	subs	r3, #1
 80058cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80058ce:	4b04      	ldr	r3, [pc, #16]	@ (80058e0 <vPortSetupTimerInterrupt+0x34>)
 80058d0:	2207      	movs	r2, #7
 80058d2:	601a      	str	r2, [r3, #0]
}
 80058d4:	bf00      	nop
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	e000e010 	.word	0xe000e010
 80058e4:	e000e018 	.word	0xe000e018
 80058e8:	20000000 	.word	0x20000000
 80058ec:	10624dd3 	.word	0x10624dd3
 80058f0:	e000e014 	.word	0xe000e014

080058f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80058f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005904 <vPortEnableVFP+0x10>
 80058f8:	6801      	ldr	r1, [r0, #0]
 80058fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80058fe:	6001      	str	r1, [r0, #0]
 8005900:	4770      	bx	lr
 8005902:	0000      	.short	0x0000
 8005904:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8005908:	bf00      	nop
 800590a:	bf00      	nop

0800590c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b08e      	sub	sp, #56	@ 0x38
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005914:	2300      	movs	r3, #0
 8005916:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d022      	beq.n	8005964 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800591e:	2308      	movs	r3, #8
 8005920:	43db      	mvns	r3, r3
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	429a      	cmp	r2, r3
 8005926:	d81b      	bhi.n	8005960 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8005928:	2208      	movs	r2, #8
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4413      	add	r3, r2
 800592e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f003 0307 	and.w	r3, r3, #7
 8005936:	2b00      	cmp	r3, #0
 8005938:	d014      	beq.n	8005964 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	f1c3 0308 	rsb	r3, r3, #8
 8005944:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8005946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005948:	43db      	mvns	r3, r3
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	429a      	cmp	r2, r3
 800594e:	d804      	bhi.n	800595a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005954:	4413      	add	r3, r2
 8005956:	607b      	str	r3, [r7, #4]
 8005958:	e004      	b.n	8005964 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800595a:	2300      	movs	r3, #0
 800595c:	607b      	str	r3, [r7, #4]
 800595e:	e001      	b.n	8005964 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8005960:	2300      	movs	r3, #0
 8005962:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8005964:	f7fe fe0a 	bl	800457c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005968:	4b7a      	ldr	r3, [pc, #488]	@ (8005b54 <pvPortMalloc+0x248>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8005970:	f000 f974 	bl	8005c5c <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	f2c0 80d3 	blt.w	8005b22 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 80cf 	beq.w	8005b22 <pvPortMalloc+0x216>
 8005984:	4b74      	ldr	r3, [pc, #464]	@ (8005b58 <pvPortMalloc+0x24c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	429a      	cmp	r2, r3
 800598c:	f200 80c9 	bhi.w	8005b22 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005990:	4b72      	ldr	r3, [pc, #456]	@ (8005b5c <pvPortMalloc+0x250>)
 8005992:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8005994:	4b71      	ldr	r3, [pc, #452]	@ (8005b5c <pvPortMalloc+0x250>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800599a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800599c:	4a70      	ldr	r2, [pc, #448]	@ (8005b60 <pvPortMalloc+0x254>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d305      	bcc.n	80059ae <pvPortMalloc+0xa2>
 80059a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059a4:	4a6f      	ldr	r2, [pc, #444]	@ (8005b64 <pvPortMalloc+0x258>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d801      	bhi.n	80059ae <pvPortMalloc+0xa2>
 80059aa:	2301      	movs	r3, #1
 80059ac:	e000      	b.n	80059b0 <pvPortMalloc+0xa4>
 80059ae:	2300      	movs	r3, #0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d129      	bne.n	8005a08 <pvPortMalloc+0xfc>
    __asm volatile
 80059b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	623b      	str	r3, [r7, #32]
}
 80059c6:	bf00      	nop
 80059c8:	bf00      	nop
 80059ca:	e7fd      	b.n	80059c8 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80059cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ce:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80059d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80059d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d8:	4a61      	ldr	r2, [pc, #388]	@ (8005b60 <pvPortMalloc+0x254>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d305      	bcc.n	80059ea <pvPortMalloc+0xde>
 80059de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059e0:	4a60      	ldr	r2, [pc, #384]	@ (8005b64 <pvPortMalloc+0x258>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d801      	bhi.n	80059ea <pvPortMalloc+0xde>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <pvPortMalloc+0xe0>
 80059ea:	2300      	movs	r3, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d10b      	bne.n	8005a08 <pvPortMalloc+0xfc>
    __asm volatile
 80059f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f4:	f383 8811 	msr	BASEPRI, r3
 80059f8:	f3bf 8f6f 	isb	sy
 80059fc:	f3bf 8f4f 	dsb	sy
 8005a00:	61fb      	str	r3, [r7, #28]
}
 8005a02:	bf00      	nop
 8005a04:	bf00      	nop
 8005a06:	e7fd      	b.n	8005a04 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8005a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d903      	bls.n	8005a1a <pvPortMalloc+0x10e>
 8005a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1d8      	bne.n	80059cc <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8005a1a:	4b4e      	ldr	r3, [pc, #312]	@ (8005b54 <pvPortMalloc+0x248>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d07e      	beq.n	8005b22 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2208      	movs	r2, #8
 8005a2a:	4413      	add	r3, r2
 8005a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8005a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a30:	4a4b      	ldr	r2, [pc, #300]	@ (8005b60 <pvPortMalloc+0x254>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d305      	bcc.n	8005a42 <pvPortMalloc+0x136>
 8005a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a38:	4a4a      	ldr	r2, [pc, #296]	@ (8005b64 <pvPortMalloc+0x258>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d801      	bhi.n	8005a42 <pvPortMalloc+0x136>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e000      	b.n	8005a44 <pvPortMalloc+0x138>
 8005a42:	2300      	movs	r3, #0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10b      	bne.n	8005a60 <pvPortMalloc+0x154>
    __asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	61bb      	str	r3, [r7, #24]
}
 8005a5a:	bf00      	nop
 8005a5c:	bf00      	nop
 8005a5e:	e7fd      	b.n	8005a5c <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a66:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8005a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d90b      	bls.n	8005a8a <pvPortMalloc+0x17e>
    __asm volatile
 8005a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	617b      	str	r3, [r7, #20]
}
 8005a84:	bf00      	nop
 8005a86:	bf00      	nop
 8005a88:	e7fd      	b.n	8005a86 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	1ad2      	subs	r2, r2, r3
 8005a92:	2308      	movs	r3, #8
 8005a94:	005b      	lsls	r3, r3, #1
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d924      	bls.n	8005ae4 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa4:	f003 0307 	and.w	r3, r3, #7
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00b      	beq.n	8005ac4 <pvPortMalloc+0x1b8>
    __asm volatile
 8005aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab0:	f383 8811 	msr	BASEPRI, r3
 8005ab4:	f3bf 8f6f 	isb	sy
 8005ab8:	f3bf 8f4f 	dsb	sy
 8005abc:	613b      	str	r3, [r7, #16]
}
 8005abe:	bf00      	nop
 8005ac0:	bf00      	nop
 8005ac2:	e7fd      	b.n	8005ac0 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	1ad2      	subs	r2, r2, r3
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005adc:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae2:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b58 <pvPortMalloc+0x24c>)
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	4a1a      	ldr	r2, [pc, #104]	@ (8005b58 <pvPortMalloc+0x24c>)
 8005af0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005af2:	4b19      	ldr	r3, [pc, #100]	@ (8005b58 <pvPortMalloc+0x24c>)
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	4b1c      	ldr	r3, [pc, #112]	@ (8005b68 <pvPortMalloc+0x25c>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d203      	bcs.n	8005b06 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005afe:	4b16      	ldr	r3, [pc, #88]	@ (8005b58 <pvPortMalloc+0x24c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a19      	ldr	r2, [pc, #100]	@ (8005b68 <pvPortMalloc+0x25c>)
 8005b04:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8005b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b10:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8005b18:	4b14      	ldr	r3, [pc, #80]	@ (8005b6c <pvPortMalloc+0x260>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	4a13      	ldr	r2, [pc, #76]	@ (8005b6c <pvPortMalloc+0x260>)
 8005b20:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005b22:	f7fe fd39 	bl	8004598 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b28:	f003 0307 	and.w	r3, r3, #7
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00b      	beq.n	8005b48 <pvPortMalloc+0x23c>
    __asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	60fb      	str	r3, [r7, #12]
}
 8005b42:	bf00      	nop
 8005b44:	bf00      	nop
 8005b46:	e7fd      	b.n	8005b44 <pvPortMalloc+0x238>
    return pvReturn;
 8005b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3738      	adds	r7, #56	@ 0x38
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	20012f40 	.word	0x20012f40
 8005b58:	20012f44 	.word	0x20012f44
 8005b5c:	20012f38 	.word	0x20012f38
 8005b60:	20000338 	.word	0x20000338
 8005b64:	20012f37 	.word	0x20012f37
 8005b68:	20012f48 	.word	0x20012f48
 8005b6c:	20012f4c 	.word	0x20012f4c

08005b70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d060      	beq.n	8005c44 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005b82:	2308      	movs	r3, #8
 8005b84:	425b      	negs	r3, r3
 8005b86:	69fa      	ldr	r2, [r7, #28]
 8005b88:	4413      	add	r3, r2
 8005b8a:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	4a2e      	ldr	r2, [pc, #184]	@ (8005c4c <vPortFree+0xdc>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d305      	bcc.n	8005ba4 <vPortFree+0x34>
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8005c50 <vPortFree+0xe0>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d801      	bhi.n	8005ba4 <vPortFree+0x34>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e000      	b.n	8005ba6 <vPortFree+0x36>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10b      	bne.n	8005bc2 <vPortFree+0x52>
    __asm volatile
 8005baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	617b      	str	r3, [r7, #20]
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	e7fd      	b.n	8005bbe <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	db0b      	blt.n	8005be2 <vPortFree+0x72>
    __asm volatile
 8005bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bce:	f383 8811 	msr	BASEPRI, r3
 8005bd2:	f3bf 8f6f 	isb	sy
 8005bd6:	f3bf 8f4f 	dsb	sy
 8005bda:	613b      	str	r3, [r7, #16]
}
 8005bdc:	bf00      	nop
 8005bde:	bf00      	nop
 8005be0:	e7fd      	b.n	8005bde <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00b      	beq.n	8005c02 <vPortFree+0x92>
    __asm volatile
 8005bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bee:	f383 8811 	msr	BASEPRI, r3
 8005bf2:	f3bf 8f6f 	isb	sy
 8005bf6:	f3bf 8f4f 	dsb	sy
 8005bfa:	60fb      	str	r3, [r7, #12]
}
 8005bfc:	bf00      	nop
 8005bfe:	bf00      	nop
 8005c00:	e7fd      	b.n	8005bfe <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	da1c      	bge.n	8005c44 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d118      	bne.n	8005c44 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005c12:	69bb      	ldr	r3, [r7, #24]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8005c1e:	f7fe fcad 	bl	800457c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	685a      	ldr	r2, [r3, #4]
 8005c26:	4b0b      	ldr	r3, [pc, #44]	@ (8005c54 <vPortFree+0xe4>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	4a09      	ldr	r2, [pc, #36]	@ (8005c54 <vPortFree+0xe4>)
 8005c2e:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005c30:	69b8      	ldr	r0, [r7, #24]
 8005c32:	f000 f86d 	bl	8005d10 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005c36:	4b08      	ldr	r3, [pc, #32]	@ (8005c58 <vPortFree+0xe8>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	4a06      	ldr	r2, [pc, #24]	@ (8005c58 <vPortFree+0xe8>)
 8005c3e:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005c40:	f7fe fcaa 	bl	8004598 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005c44:	bf00      	nop
 8005c46:	3720      	adds	r7, #32
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	20000338 	.word	0x20000338
 8005c50:	20012f37 	.word	0x20012f37
 8005c54:	20012f44 	.word	0x20012f44
 8005c58:	20012f50 	.word	0x20012f50

08005c5c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005c62:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8005c66:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8005c68:	4b24      	ldr	r3, [pc, #144]	@ (8005cfc <prvHeapInit+0xa0>)
 8005c6a:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 0307 	and.w	r3, r3, #7
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00c      	beq.n	8005c90 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	3307      	adds	r3, #7
 8005c7a:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0307 	bic.w	r3, r3, #7
 8005c82:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8005c84:	68ba      	ldr	r2, [r7, #8]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8005cfc <prvHeapInit+0xa0>)
 8005c8c:	4413      	add	r3, r2
 8005c8e:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4a1b      	ldr	r2, [pc, #108]	@ (8005d00 <prvHeapInit+0xa4>)
 8005c94:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005c96:	4b1a      	ldr	r3, [pc, #104]	@ (8005d00 <prvHeapInit+0xa4>)
 8005c98:	2200      	movs	r2, #0
 8005c9a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8005ca4:	2208      	movs	r2, #8
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	1a9b      	subs	r3, r3, r2
 8005caa:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f023 0307 	bic.w	r3, r3, #7
 8005cb2:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a13      	ldr	r2, [pc, #76]	@ (8005d04 <prvHeapInit+0xa8>)
 8005cb8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005cba:	4b12      	ldr	r3, [pc, #72]	@ (8005d04 <prvHeapInit+0xa8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8005cc2:	4b10      	ldr	r3, [pc, #64]	@ (8005d04 <prvHeapInit+0xa8>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	1ad2      	subs	r2, r2, r3
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d04 <prvHeapInit+0xa8>)
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	4a08      	ldr	r2, [pc, #32]	@ (8005d08 <prvHeapInit+0xac>)
 8005ce6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	4a07      	ldr	r2, [pc, #28]	@ (8005d0c <prvHeapInit+0xb0>)
 8005cee:	6013      	str	r3, [r2, #0]
}
 8005cf0:	bf00      	nop
 8005cf2:	3714      	adds	r7, #20
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	20000338 	.word	0x20000338
 8005d00:	20012f38 	.word	0x20012f38
 8005d04:	20012f40 	.word	0x20012f40
 8005d08:	20012f48 	.word	0x20012f48
 8005d0c:	20012f44 	.word	0x20012f44

08005d10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005d18:	4b36      	ldr	r3, [pc, #216]	@ (8005df4 <prvInsertBlockIntoFreeList+0xe4>)
 8005d1a:	617b      	str	r3, [r7, #20]
 8005d1c:	e002      	b.n	8005d24 <prvInsertBlockIntoFreeList+0x14>
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	617b      	str	r3, [r7, #20]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	687a      	ldr	r2, [r7, #4]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d8f7      	bhi.n	8005d1e <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	4a30      	ldr	r2, [pc, #192]	@ (8005df4 <prvInsertBlockIntoFreeList+0xe4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d018      	beq.n	8005d68 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	4a2f      	ldr	r2, [pc, #188]	@ (8005df8 <prvInsertBlockIntoFreeList+0xe8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d305      	bcc.n	8005d4a <prvInsertBlockIntoFreeList+0x3a>
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	4a2e      	ldr	r2, [pc, #184]	@ (8005dfc <prvInsertBlockIntoFreeList+0xec>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d801      	bhi.n	8005d4a <prvInsertBlockIntoFreeList+0x3a>
 8005d46:	2301      	movs	r3, #1
 8005d48:	e000      	b.n	8005d4c <prvInsertBlockIntoFreeList+0x3c>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10b      	bne.n	8005d68 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8005d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d54:	f383 8811 	msr	BASEPRI, r3
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	f3bf 8f4f 	dsb	sy
 8005d60:	60fb      	str	r3, [r7, #12]
}
 8005d62:	bf00      	nop
 8005d64:	bf00      	nop
 8005d66:	e7fd      	b.n	8005d64 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	4413      	add	r3, r2
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d108      	bne.n	8005d8c <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	441a      	add	r2, r3
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	441a      	add	r2, r3
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d118      	bne.n	8005dd2 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	4b16      	ldr	r3, [pc, #88]	@ (8005e00 <prvInsertBlockIntoFreeList+0xf0>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d00d      	beq.n	8005dc8 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	441a      	add	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	601a      	str	r2, [r3, #0]
 8005dc6:	e008      	b.n	8005dda <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8005e00 <prvInsertBlockIntoFreeList+0xf0>)
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e003      	b.n	8005dda <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d002      	beq.n	8005de8 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005de8:	bf00      	nop
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	20012f38 	.word	0x20012f38
 8005df8:	20000338 	.word	0x20000338
 8005dfc:	20012f37 	.word	0x20012f37
 8005e00:	20012f40 	.word	0x20012f40

08005e04 <rand>:
 8005e04:	4b16      	ldr	r3, [pc, #88]	@ (8005e60 <rand+0x5c>)
 8005e06:	b510      	push	{r4, lr}
 8005e08:	681c      	ldr	r4, [r3, #0]
 8005e0a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005e0c:	b9b3      	cbnz	r3, 8005e3c <rand+0x38>
 8005e0e:	2018      	movs	r0, #24
 8005e10:	f000 fa50 	bl	80062b4 <malloc>
 8005e14:	4602      	mov	r2, r0
 8005e16:	6320      	str	r0, [r4, #48]	@ 0x30
 8005e18:	b920      	cbnz	r0, 8005e24 <rand+0x20>
 8005e1a:	4b12      	ldr	r3, [pc, #72]	@ (8005e64 <rand+0x60>)
 8005e1c:	4812      	ldr	r0, [pc, #72]	@ (8005e68 <rand+0x64>)
 8005e1e:	2152      	movs	r1, #82	@ 0x52
 8005e20:	f000 f9e0 	bl	80061e4 <__assert_func>
 8005e24:	4911      	ldr	r1, [pc, #68]	@ (8005e6c <rand+0x68>)
 8005e26:	4b12      	ldr	r3, [pc, #72]	@ (8005e70 <rand+0x6c>)
 8005e28:	e9c0 1300 	strd	r1, r3, [r0]
 8005e2c:	4b11      	ldr	r3, [pc, #68]	@ (8005e74 <rand+0x70>)
 8005e2e:	6083      	str	r3, [r0, #8]
 8005e30:	230b      	movs	r3, #11
 8005e32:	8183      	strh	r3, [r0, #12]
 8005e34:	2100      	movs	r1, #0
 8005e36:	2001      	movs	r0, #1
 8005e38:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005e3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005e3e:	480e      	ldr	r0, [pc, #56]	@ (8005e78 <rand+0x74>)
 8005e40:	690b      	ldr	r3, [r1, #16]
 8005e42:	694c      	ldr	r4, [r1, #20]
 8005e44:	4a0d      	ldr	r2, [pc, #52]	@ (8005e7c <rand+0x78>)
 8005e46:	4358      	muls	r0, r3
 8005e48:	fb02 0004 	mla	r0, r2, r4, r0
 8005e4c:	fba3 3202 	umull	r3, r2, r3, r2
 8005e50:	3301      	adds	r3, #1
 8005e52:	eb40 0002 	adc.w	r0, r0, r2
 8005e56:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005e5a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005e5e:	bd10      	pop	{r4, pc}
 8005e60:	2000001c 	.word	0x2000001c
 8005e64:	08007290 	.word	0x08007290
 8005e68:	080072a7 	.word	0x080072a7
 8005e6c:	abcd330e 	.word	0xabcd330e
 8005e70:	e66d1234 	.word	0xe66d1234
 8005e74:	0005deec 	.word	0x0005deec
 8005e78:	5851f42d 	.word	0x5851f42d
 8005e7c:	4c957f2d 	.word	0x4c957f2d

08005e80 <std>:
 8005e80:	2300      	movs	r3, #0
 8005e82:	b510      	push	{r4, lr}
 8005e84:	4604      	mov	r4, r0
 8005e86:	e9c0 3300 	strd	r3, r3, [r0]
 8005e8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e8e:	6083      	str	r3, [r0, #8]
 8005e90:	8181      	strh	r1, [r0, #12]
 8005e92:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e94:	81c2      	strh	r2, [r0, #14]
 8005e96:	6183      	str	r3, [r0, #24]
 8005e98:	4619      	mov	r1, r3
 8005e9a:	2208      	movs	r2, #8
 8005e9c:	305c      	adds	r0, #92	@ 0x5c
 8005e9e:	f000 f916 	bl	80060ce <memset>
 8005ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed8 <std+0x58>)
 8005ea4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8005edc <std+0x5c>)
 8005ea8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee0 <std+0x60>)
 8005eac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005eae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee4 <std+0x64>)
 8005eb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee8 <std+0x68>)
 8005eb4:	6224      	str	r4, [r4, #32]
 8005eb6:	429c      	cmp	r4, r3
 8005eb8:	d006      	beq.n	8005ec8 <std+0x48>
 8005eba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005ebe:	4294      	cmp	r4, r2
 8005ec0:	d002      	beq.n	8005ec8 <std+0x48>
 8005ec2:	33d0      	adds	r3, #208	@ 0xd0
 8005ec4:	429c      	cmp	r4, r3
 8005ec6:	d105      	bne.n	8005ed4 <std+0x54>
 8005ec8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed0:	f000 b976 	b.w	80061c0 <__retarget_lock_init_recursive>
 8005ed4:	bd10      	pop	{r4, pc}
 8005ed6:	bf00      	nop
 8005ed8:	08006049 	.word	0x08006049
 8005edc:	0800606b 	.word	0x0800606b
 8005ee0:	080060a3 	.word	0x080060a3
 8005ee4:	080060c7 	.word	0x080060c7
 8005ee8:	20012f54 	.word	0x20012f54

08005eec <stdio_exit_handler>:
 8005eec:	4a02      	ldr	r2, [pc, #8]	@ (8005ef8 <stdio_exit_handler+0xc>)
 8005eee:	4903      	ldr	r1, [pc, #12]	@ (8005efc <stdio_exit_handler+0x10>)
 8005ef0:	4803      	ldr	r0, [pc, #12]	@ (8005f00 <stdio_exit_handler+0x14>)
 8005ef2:	f000 b869 	b.w	8005fc8 <_fwalk_sglue>
 8005ef6:	bf00      	nop
 8005ef8:	20000010 	.word	0x20000010
 8005efc:	08006af1 	.word	0x08006af1
 8005f00:	20000020 	.word	0x20000020

08005f04 <cleanup_stdio>:
 8005f04:	6841      	ldr	r1, [r0, #4]
 8005f06:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <cleanup_stdio+0x34>)
 8005f08:	4299      	cmp	r1, r3
 8005f0a:	b510      	push	{r4, lr}
 8005f0c:	4604      	mov	r4, r0
 8005f0e:	d001      	beq.n	8005f14 <cleanup_stdio+0x10>
 8005f10:	f000 fdee 	bl	8006af0 <_fflush_r>
 8005f14:	68a1      	ldr	r1, [r4, #8]
 8005f16:	4b09      	ldr	r3, [pc, #36]	@ (8005f3c <cleanup_stdio+0x38>)
 8005f18:	4299      	cmp	r1, r3
 8005f1a:	d002      	beq.n	8005f22 <cleanup_stdio+0x1e>
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f000 fde7 	bl	8006af0 <_fflush_r>
 8005f22:	68e1      	ldr	r1, [r4, #12]
 8005f24:	4b06      	ldr	r3, [pc, #24]	@ (8005f40 <cleanup_stdio+0x3c>)
 8005f26:	4299      	cmp	r1, r3
 8005f28:	d004      	beq.n	8005f34 <cleanup_stdio+0x30>
 8005f2a:	4620      	mov	r0, r4
 8005f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f30:	f000 bdde 	b.w	8006af0 <_fflush_r>
 8005f34:	bd10      	pop	{r4, pc}
 8005f36:	bf00      	nop
 8005f38:	20012f54 	.word	0x20012f54
 8005f3c:	20012fbc 	.word	0x20012fbc
 8005f40:	20013024 	.word	0x20013024

08005f44 <global_stdio_init.part.0>:
 8005f44:	b510      	push	{r4, lr}
 8005f46:	4b0b      	ldr	r3, [pc, #44]	@ (8005f74 <global_stdio_init.part.0+0x30>)
 8005f48:	4c0b      	ldr	r4, [pc, #44]	@ (8005f78 <global_stdio_init.part.0+0x34>)
 8005f4a:	4a0c      	ldr	r2, [pc, #48]	@ (8005f7c <global_stdio_init.part.0+0x38>)
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	4620      	mov	r0, r4
 8005f50:	2200      	movs	r2, #0
 8005f52:	2104      	movs	r1, #4
 8005f54:	f7ff ff94 	bl	8005e80 <std>
 8005f58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	2109      	movs	r1, #9
 8005f60:	f7ff ff8e 	bl	8005e80 <std>
 8005f64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f68:	2202      	movs	r2, #2
 8005f6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f6e:	2112      	movs	r1, #18
 8005f70:	f7ff bf86 	b.w	8005e80 <std>
 8005f74:	2001308c 	.word	0x2001308c
 8005f78:	20012f54 	.word	0x20012f54
 8005f7c:	08005eed 	.word	0x08005eed

08005f80 <__sfp_lock_acquire>:
 8005f80:	4801      	ldr	r0, [pc, #4]	@ (8005f88 <__sfp_lock_acquire+0x8>)
 8005f82:	f000 b91e 	b.w	80061c2 <__retarget_lock_acquire_recursive>
 8005f86:	bf00      	nop
 8005f88:	20013095 	.word	0x20013095

08005f8c <__sfp_lock_release>:
 8005f8c:	4801      	ldr	r0, [pc, #4]	@ (8005f94 <__sfp_lock_release+0x8>)
 8005f8e:	f000 b919 	b.w	80061c4 <__retarget_lock_release_recursive>
 8005f92:	bf00      	nop
 8005f94:	20013095 	.word	0x20013095

08005f98 <__sinit>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	f7ff fff0 	bl	8005f80 <__sfp_lock_acquire>
 8005fa0:	6a23      	ldr	r3, [r4, #32]
 8005fa2:	b11b      	cbz	r3, 8005fac <__sinit+0x14>
 8005fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fa8:	f7ff bff0 	b.w	8005f8c <__sfp_lock_release>
 8005fac:	4b04      	ldr	r3, [pc, #16]	@ (8005fc0 <__sinit+0x28>)
 8005fae:	6223      	str	r3, [r4, #32]
 8005fb0:	4b04      	ldr	r3, [pc, #16]	@ (8005fc4 <__sinit+0x2c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1f5      	bne.n	8005fa4 <__sinit+0xc>
 8005fb8:	f7ff ffc4 	bl	8005f44 <global_stdio_init.part.0>
 8005fbc:	e7f2      	b.n	8005fa4 <__sinit+0xc>
 8005fbe:	bf00      	nop
 8005fc0:	08005f05 	.word	0x08005f05
 8005fc4:	2001308c 	.word	0x2001308c

08005fc8 <_fwalk_sglue>:
 8005fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fcc:	4607      	mov	r7, r0
 8005fce:	4688      	mov	r8, r1
 8005fd0:	4614      	mov	r4, r2
 8005fd2:	2600      	movs	r6, #0
 8005fd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fd8:	f1b9 0901 	subs.w	r9, r9, #1
 8005fdc:	d505      	bpl.n	8005fea <_fwalk_sglue+0x22>
 8005fde:	6824      	ldr	r4, [r4, #0]
 8005fe0:	2c00      	cmp	r4, #0
 8005fe2:	d1f7      	bne.n	8005fd4 <_fwalk_sglue+0xc>
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fea:	89ab      	ldrh	r3, [r5, #12]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d907      	bls.n	8006000 <_fwalk_sglue+0x38>
 8005ff0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	d003      	beq.n	8006000 <_fwalk_sglue+0x38>
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4638      	mov	r0, r7
 8005ffc:	47c0      	blx	r8
 8005ffe:	4306      	orrs	r6, r0
 8006000:	3568      	adds	r5, #104	@ 0x68
 8006002:	e7e9      	b.n	8005fd8 <_fwalk_sglue+0x10>

08006004 <siprintf>:
 8006004:	b40e      	push	{r1, r2, r3}
 8006006:	b510      	push	{r4, lr}
 8006008:	b09d      	sub	sp, #116	@ 0x74
 800600a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800600c:	9002      	str	r0, [sp, #8]
 800600e:	9006      	str	r0, [sp, #24]
 8006010:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006014:	480a      	ldr	r0, [pc, #40]	@ (8006040 <siprintf+0x3c>)
 8006016:	9107      	str	r1, [sp, #28]
 8006018:	9104      	str	r1, [sp, #16]
 800601a:	490a      	ldr	r1, [pc, #40]	@ (8006044 <siprintf+0x40>)
 800601c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006020:	9105      	str	r1, [sp, #20]
 8006022:	2400      	movs	r4, #0
 8006024:	a902      	add	r1, sp, #8
 8006026:	6800      	ldr	r0, [r0, #0]
 8006028:	9301      	str	r3, [sp, #4]
 800602a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800602c:	f000 fa54 	bl	80064d8 <_svfiprintf_r>
 8006030:	9b02      	ldr	r3, [sp, #8]
 8006032:	701c      	strb	r4, [r3, #0]
 8006034:	b01d      	add	sp, #116	@ 0x74
 8006036:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800603a:	b003      	add	sp, #12
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	2000001c 	.word	0x2000001c
 8006044:	ffff0208 	.word	0xffff0208

08006048 <__sread>:
 8006048:	b510      	push	{r4, lr}
 800604a:	460c      	mov	r4, r1
 800604c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006050:	f000 f868 	bl	8006124 <_read_r>
 8006054:	2800      	cmp	r0, #0
 8006056:	bfab      	itete	ge
 8006058:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800605a:	89a3      	ldrhlt	r3, [r4, #12]
 800605c:	181b      	addge	r3, r3, r0
 800605e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006062:	bfac      	ite	ge
 8006064:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006066:	81a3      	strhlt	r3, [r4, #12]
 8006068:	bd10      	pop	{r4, pc}

0800606a <__swrite>:
 800606a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800606e:	461f      	mov	r7, r3
 8006070:	898b      	ldrh	r3, [r1, #12]
 8006072:	05db      	lsls	r3, r3, #23
 8006074:	4605      	mov	r5, r0
 8006076:	460c      	mov	r4, r1
 8006078:	4616      	mov	r6, r2
 800607a:	d505      	bpl.n	8006088 <__swrite+0x1e>
 800607c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006080:	2302      	movs	r3, #2
 8006082:	2200      	movs	r2, #0
 8006084:	f000 f83c 	bl	8006100 <_lseek_r>
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800608e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006092:	81a3      	strh	r3, [r4, #12]
 8006094:	4632      	mov	r2, r6
 8006096:	463b      	mov	r3, r7
 8006098:	4628      	mov	r0, r5
 800609a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800609e:	f000 b853 	b.w	8006148 <_write_r>

080060a2 <__sseek>:
 80060a2:	b510      	push	{r4, lr}
 80060a4:	460c      	mov	r4, r1
 80060a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060aa:	f000 f829 	bl	8006100 <_lseek_r>
 80060ae:	1c43      	adds	r3, r0, #1
 80060b0:	89a3      	ldrh	r3, [r4, #12]
 80060b2:	bf15      	itete	ne
 80060b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060be:	81a3      	strheq	r3, [r4, #12]
 80060c0:	bf18      	it	ne
 80060c2:	81a3      	strhne	r3, [r4, #12]
 80060c4:	bd10      	pop	{r4, pc}

080060c6 <__sclose>:
 80060c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ca:	f000 b809 	b.w	80060e0 <_close_r>

080060ce <memset>:
 80060ce:	4402      	add	r2, r0
 80060d0:	4603      	mov	r3, r0
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d100      	bne.n	80060d8 <memset+0xa>
 80060d6:	4770      	bx	lr
 80060d8:	f803 1b01 	strb.w	r1, [r3], #1
 80060dc:	e7f9      	b.n	80060d2 <memset+0x4>
	...

080060e0 <_close_r>:
 80060e0:	b538      	push	{r3, r4, r5, lr}
 80060e2:	4d06      	ldr	r5, [pc, #24]	@ (80060fc <_close_r+0x1c>)
 80060e4:	2300      	movs	r3, #0
 80060e6:	4604      	mov	r4, r0
 80060e8:	4608      	mov	r0, r1
 80060ea:	602b      	str	r3, [r5, #0]
 80060ec:	f7fa ff18 	bl	8000f20 <_close>
 80060f0:	1c43      	adds	r3, r0, #1
 80060f2:	d102      	bne.n	80060fa <_close_r+0x1a>
 80060f4:	682b      	ldr	r3, [r5, #0]
 80060f6:	b103      	cbz	r3, 80060fa <_close_r+0x1a>
 80060f8:	6023      	str	r3, [r4, #0]
 80060fa:	bd38      	pop	{r3, r4, r5, pc}
 80060fc:	20013090 	.word	0x20013090

08006100 <_lseek_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4d07      	ldr	r5, [pc, #28]	@ (8006120 <_lseek_r+0x20>)
 8006104:	4604      	mov	r4, r0
 8006106:	4608      	mov	r0, r1
 8006108:	4611      	mov	r1, r2
 800610a:	2200      	movs	r2, #0
 800610c:	602a      	str	r2, [r5, #0]
 800610e:	461a      	mov	r2, r3
 8006110:	f7fa ff2d 	bl	8000f6e <_lseek>
 8006114:	1c43      	adds	r3, r0, #1
 8006116:	d102      	bne.n	800611e <_lseek_r+0x1e>
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	b103      	cbz	r3, 800611e <_lseek_r+0x1e>
 800611c:	6023      	str	r3, [r4, #0]
 800611e:	bd38      	pop	{r3, r4, r5, pc}
 8006120:	20013090 	.word	0x20013090

08006124 <_read_r>:
 8006124:	b538      	push	{r3, r4, r5, lr}
 8006126:	4d07      	ldr	r5, [pc, #28]	@ (8006144 <_read_r+0x20>)
 8006128:	4604      	mov	r4, r0
 800612a:	4608      	mov	r0, r1
 800612c:	4611      	mov	r1, r2
 800612e:	2200      	movs	r2, #0
 8006130:	602a      	str	r2, [r5, #0]
 8006132:	461a      	mov	r2, r3
 8006134:	f7fa febb 	bl	8000eae <_read>
 8006138:	1c43      	adds	r3, r0, #1
 800613a:	d102      	bne.n	8006142 <_read_r+0x1e>
 800613c:	682b      	ldr	r3, [r5, #0]
 800613e:	b103      	cbz	r3, 8006142 <_read_r+0x1e>
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	bd38      	pop	{r3, r4, r5, pc}
 8006144:	20013090 	.word	0x20013090

08006148 <_write_r>:
 8006148:	b538      	push	{r3, r4, r5, lr}
 800614a:	4d07      	ldr	r5, [pc, #28]	@ (8006168 <_write_r+0x20>)
 800614c:	4604      	mov	r4, r0
 800614e:	4608      	mov	r0, r1
 8006150:	4611      	mov	r1, r2
 8006152:	2200      	movs	r2, #0
 8006154:	602a      	str	r2, [r5, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	f7fa fec6 	bl	8000ee8 <_write>
 800615c:	1c43      	adds	r3, r0, #1
 800615e:	d102      	bne.n	8006166 <_write_r+0x1e>
 8006160:	682b      	ldr	r3, [r5, #0]
 8006162:	b103      	cbz	r3, 8006166 <_write_r+0x1e>
 8006164:	6023      	str	r3, [r4, #0]
 8006166:	bd38      	pop	{r3, r4, r5, pc}
 8006168:	20013090 	.word	0x20013090

0800616c <__errno>:
 800616c:	4b01      	ldr	r3, [pc, #4]	@ (8006174 <__errno+0x8>)
 800616e:	6818      	ldr	r0, [r3, #0]
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	2000001c 	.word	0x2000001c

08006178 <__libc_init_array>:
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	4d0d      	ldr	r5, [pc, #52]	@ (80061b0 <__libc_init_array+0x38>)
 800617c:	4c0d      	ldr	r4, [pc, #52]	@ (80061b4 <__libc_init_array+0x3c>)
 800617e:	1b64      	subs	r4, r4, r5
 8006180:	10a4      	asrs	r4, r4, #2
 8006182:	2600      	movs	r6, #0
 8006184:	42a6      	cmp	r6, r4
 8006186:	d109      	bne.n	800619c <__libc_init_array+0x24>
 8006188:	4d0b      	ldr	r5, [pc, #44]	@ (80061b8 <__libc_init_array+0x40>)
 800618a:	4c0c      	ldr	r4, [pc, #48]	@ (80061bc <__libc_init_array+0x44>)
 800618c:	f000 ffee 	bl	800716c <_init>
 8006190:	1b64      	subs	r4, r4, r5
 8006192:	10a4      	asrs	r4, r4, #2
 8006194:	2600      	movs	r6, #0
 8006196:	42a6      	cmp	r6, r4
 8006198:	d105      	bne.n	80061a6 <__libc_init_array+0x2e>
 800619a:	bd70      	pop	{r4, r5, r6, pc}
 800619c:	f855 3b04 	ldr.w	r3, [r5], #4
 80061a0:	4798      	blx	r3
 80061a2:	3601      	adds	r6, #1
 80061a4:	e7ee      	b.n	8006184 <__libc_init_array+0xc>
 80061a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80061aa:	4798      	blx	r3
 80061ac:	3601      	adds	r6, #1
 80061ae:	e7f2      	b.n	8006196 <__libc_init_array+0x1e>
 80061b0:	08007378 	.word	0x08007378
 80061b4:	08007378 	.word	0x08007378
 80061b8:	08007378 	.word	0x08007378
 80061bc:	0800737c 	.word	0x0800737c

080061c0 <__retarget_lock_init_recursive>:
 80061c0:	4770      	bx	lr

080061c2 <__retarget_lock_acquire_recursive>:
 80061c2:	4770      	bx	lr

080061c4 <__retarget_lock_release_recursive>:
 80061c4:	4770      	bx	lr

080061c6 <memcpy>:
 80061c6:	440a      	add	r2, r1
 80061c8:	4291      	cmp	r1, r2
 80061ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80061ce:	d100      	bne.n	80061d2 <memcpy+0xc>
 80061d0:	4770      	bx	lr
 80061d2:	b510      	push	{r4, lr}
 80061d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061dc:	4291      	cmp	r1, r2
 80061de:	d1f9      	bne.n	80061d4 <memcpy+0xe>
 80061e0:	bd10      	pop	{r4, pc}
	...

080061e4 <__assert_func>:
 80061e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80061e6:	4614      	mov	r4, r2
 80061e8:	461a      	mov	r2, r3
 80061ea:	4b09      	ldr	r3, [pc, #36]	@ (8006210 <__assert_func+0x2c>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4605      	mov	r5, r0
 80061f0:	68d8      	ldr	r0, [r3, #12]
 80061f2:	b14c      	cbz	r4, 8006208 <__assert_func+0x24>
 80061f4:	4b07      	ldr	r3, [pc, #28]	@ (8006214 <__assert_func+0x30>)
 80061f6:	9100      	str	r1, [sp, #0]
 80061f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80061fc:	4906      	ldr	r1, [pc, #24]	@ (8006218 <__assert_func+0x34>)
 80061fe:	462b      	mov	r3, r5
 8006200:	f000 fc9e 	bl	8006b40 <fiprintf>
 8006204:	f000 fcd8 	bl	8006bb8 <abort>
 8006208:	4b04      	ldr	r3, [pc, #16]	@ (800621c <__assert_func+0x38>)
 800620a:	461c      	mov	r4, r3
 800620c:	e7f3      	b.n	80061f6 <__assert_func+0x12>
 800620e:	bf00      	nop
 8006210:	2000001c 	.word	0x2000001c
 8006214:	080072ff 	.word	0x080072ff
 8006218:	0800730c 	.word	0x0800730c
 800621c:	0800733a 	.word	0x0800733a

08006220 <_free_r>:
 8006220:	b538      	push	{r3, r4, r5, lr}
 8006222:	4605      	mov	r5, r0
 8006224:	2900      	cmp	r1, #0
 8006226:	d041      	beq.n	80062ac <_free_r+0x8c>
 8006228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800622c:	1f0c      	subs	r4, r1, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	bfb8      	it	lt
 8006232:	18e4      	addlt	r4, r4, r3
 8006234:	f000 f8e8 	bl	8006408 <__malloc_lock>
 8006238:	4a1d      	ldr	r2, [pc, #116]	@ (80062b0 <_free_r+0x90>)
 800623a:	6813      	ldr	r3, [r2, #0]
 800623c:	b933      	cbnz	r3, 800624c <_free_r+0x2c>
 800623e:	6063      	str	r3, [r4, #4]
 8006240:	6014      	str	r4, [r2, #0]
 8006242:	4628      	mov	r0, r5
 8006244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006248:	f000 b8e4 	b.w	8006414 <__malloc_unlock>
 800624c:	42a3      	cmp	r3, r4
 800624e:	d908      	bls.n	8006262 <_free_r+0x42>
 8006250:	6820      	ldr	r0, [r4, #0]
 8006252:	1821      	adds	r1, r4, r0
 8006254:	428b      	cmp	r3, r1
 8006256:	bf01      	itttt	eq
 8006258:	6819      	ldreq	r1, [r3, #0]
 800625a:	685b      	ldreq	r3, [r3, #4]
 800625c:	1809      	addeq	r1, r1, r0
 800625e:	6021      	streq	r1, [r4, #0]
 8006260:	e7ed      	b.n	800623e <_free_r+0x1e>
 8006262:	461a      	mov	r2, r3
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	b10b      	cbz	r3, 800626c <_free_r+0x4c>
 8006268:	42a3      	cmp	r3, r4
 800626a:	d9fa      	bls.n	8006262 <_free_r+0x42>
 800626c:	6811      	ldr	r1, [r2, #0]
 800626e:	1850      	adds	r0, r2, r1
 8006270:	42a0      	cmp	r0, r4
 8006272:	d10b      	bne.n	800628c <_free_r+0x6c>
 8006274:	6820      	ldr	r0, [r4, #0]
 8006276:	4401      	add	r1, r0
 8006278:	1850      	adds	r0, r2, r1
 800627a:	4283      	cmp	r3, r0
 800627c:	6011      	str	r1, [r2, #0]
 800627e:	d1e0      	bne.n	8006242 <_free_r+0x22>
 8006280:	6818      	ldr	r0, [r3, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	6053      	str	r3, [r2, #4]
 8006286:	4408      	add	r0, r1
 8006288:	6010      	str	r0, [r2, #0]
 800628a:	e7da      	b.n	8006242 <_free_r+0x22>
 800628c:	d902      	bls.n	8006294 <_free_r+0x74>
 800628e:	230c      	movs	r3, #12
 8006290:	602b      	str	r3, [r5, #0]
 8006292:	e7d6      	b.n	8006242 <_free_r+0x22>
 8006294:	6820      	ldr	r0, [r4, #0]
 8006296:	1821      	adds	r1, r4, r0
 8006298:	428b      	cmp	r3, r1
 800629a:	bf04      	itt	eq
 800629c:	6819      	ldreq	r1, [r3, #0]
 800629e:	685b      	ldreq	r3, [r3, #4]
 80062a0:	6063      	str	r3, [r4, #4]
 80062a2:	bf04      	itt	eq
 80062a4:	1809      	addeq	r1, r1, r0
 80062a6:	6021      	streq	r1, [r4, #0]
 80062a8:	6054      	str	r4, [r2, #4]
 80062aa:	e7ca      	b.n	8006242 <_free_r+0x22>
 80062ac:	bd38      	pop	{r3, r4, r5, pc}
 80062ae:	bf00      	nop
 80062b0:	2001309c 	.word	0x2001309c

080062b4 <malloc>:
 80062b4:	4b02      	ldr	r3, [pc, #8]	@ (80062c0 <malloc+0xc>)
 80062b6:	4601      	mov	r1, r0
 80062b8:	6818      	ldr	r0, [r3, #0]
 80062ba:	f000 b825 	b.w	8006308 <_malloc_r>
 80062be:	bf00      	nop
 80062c0:	2000001c 	.word	0x2000001c

080062c4 <sbrk_aligned>:
 80062c4:	b570      	push	{r4, r5, r6, lr}
 80062c6:	4e0f      	ldr	r6, [pc, #60]	@ (8006304 <sbrk_aligned+0x40>)
 80062c8:	460c      	mov	r4, r1
 80062ca:	6831      	ldr	r1, [r6, #0]
 80062cc:	4605      	mov	r5, r0
 80062ce:	b911      	cbnz	r1, 80062d6 <sbrk_aligned+0x12>
 80062d0:	f000 fc62 	bl	8006b98 <_sbrk_r>
 80062d4:	6030      	str	r0, [r6, #0]
 80062d6:	4621      	mov	r1, r4
 80062d8:	4628      	mov	r0, r5
 80062da:	f000 fc5d 	bl	8006b98 <_sbrk_r>
 80062de:	1c43      	adds	r3, r0, #1
 80062e0:	d103      	bne.n	80062ea <sbrk_aligned+0x26>
 80062e2:	f04f 34ff 	mov.w	r4, #4294967295
 80062e6:	4620      	mov	r0, r4
 80062e8:	bd70      	pop	{r4, r5, r6, pc}
 80062ea:	1cc4      	adds	r4, r0, #3
 80062ec:	f024 0403 	bic.w	r4, r4, #3
 80062f0:	42a0      	cmp	r0, r4
 80062f2:	d0f8      	beq.n	80062e6 <sbrk_aligned+0x22>
 80062f4:	1a21      	subs	r1, r4, r0
 80062f6:	4628      	mov	r0, r5
 80062f8:	f000 fc4e 	bl	8006b98 <_sbrk_r>
 80062fc:	3001      	adds	r0, #1
 80062fe:	d1f2      	bne.n	80062e6 <sbrk_aligned+0x22>
 8006300:	e7ef      	b.n	80062e2 <sbrk_aligned+0x1e>
 8006302:	bf00      	nop
 8006304:	20013098 	.word	0x20013098

08006308 <_malloc_r>:
 8006308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800630c:	1ccd      	adds	r5, r1, #3
 800630e:	f025 0503 	bic.w	r5, r5, #3
 8006312:	3508      	adds	r5, #8
 8006314:	2d0c      	cmp	r5, #12
 8006316:	bf38      	it	cc
 8006318:	250c      	movcc	r5, #12
 800631a:	2d00      	cmp	r5, #0
 800631c:	4606      	mov	r6, r0
 800631e:	db01      	blt.n	8006324 <_malloc_r+0x1c>
 8006320:	42a9      	cmp	r1, r5
 8006322:	d904      	bls.n	800632e <_malloc_r+0x26>
 8006324:	230c      	movs	r3, #12
 8006326:	6033      	str	r3, [r6, #0]
 8006328:	2000      	movs	r0, #0
 800632a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800632e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006404 <_malloc_r+0xfc>
 8006332:	f000 f869 	bl	8006408 <__malloc_lock>
 8006336:	f8d8 3000 	ldr.w	r3, [r8]
 800633a:	461c      	mov	r4, r3
 800633c:	bb44      	cbnz	r4, 8006390 <_malloc_r+0x88>
 800633e:	4629      	mov	r1, r5
 8006340:	4630      	mov	r0, r6
 8006342:	f7ff ffbf 	bl	80062c4 <sbrk_aligned>
 8006346:	1c43      	adds	r3, r0, #1
 8006348:	4604      	mov	r4, r0
 800634a:	d158      	bne.n	80063fe <_malloc_r+0xf6>
 800634c:	f8d8 4000 	ldr.w	r4, [r8]
 8006350:	4627      	mov	r7, r4
 8006352:	2f00      	cmp	r7, #0
 8006354:	d143      	bne.n	80063de <_malloc_r+0xd6>
 8006356:	2c00      	cmp	r4, #0
 8006358:	d04b      	beq.n	80063f2 <_malloc_r+0xea>
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	4639      	mov	r1, r7
 800635e:	4630      	mov	r0, r6
 8006360:	eb04 0903 	add.w	r9, r4, r3
 8006364:	f000 fc18 	bl	8006b98 <_sbrk_r>
 8006368:	4581      	cmp	r9, r0
 800636a:	d142      	bne.n	80063f2 <_malloc_r+0xea>
 800636c:	6821      	ldr	r1, [r4, #0]
 800636e:	1a6d      	subs	r5, r5, r1
 8006370:	4629      	mov	r1, r5
 8006372:	4630      	mov	r0, r6
 8006374:	f7ff ffa6 	bl	80062c4 <sbrk_aligned>
 8006378:	3001      	adds	r0, #1
 800637a:	d03a      	beq.n	80063f2 <_malloc_r+0xea>
 800637c:	6823      	ldr	r3, [r4, #0]
 800637e:	442b      	add	r3, r5
 8006380:	6023      	str	r3, [r4, #0]
 8006382:	f8d8 3000 	ldr.w	r3, [r8]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	bb62      	cbnz	r2, 80063e4 <_malloc_r+0xdc>
 800638a:	f8c8 7000 	str.w	r7, [r8]
 800638e:	e00f      	b.n	80063b0 <_malloc_r+0xa8>
 8006390:	6822      	ldr	r2, [r4, #0]
 8006392:	1b52      	subs	r2, r2, r5
 8006394:	d420      	bmi.n	80063d8 <_malloc_r+0xd0>
 8006396:	2a0b      	cmp	r2, #11
 8006398:	d917      	bls.n	80063ca <_malloc_r+0xc2>
 800639a:	1961      	adds	r1, r4, r5
 800639c:	42a3      	cmp	r3, r4
 800639e:	6025      	str	r5, [r4, #0]
 80063a0:	bf18      	it	ne
 80063a2:	6059      	strne	r1, [r3, #4]
 80063a4:	6863      	ldr	r3, [r4, #4]
 80063a6:	bf08      	it	eq
 80063a8:	f8c8 1000 	streq.w	r1, [r8]
 80063ac:	5162      	str	r2, [r4, r5]
 80063ae:	604b      	str	r3, [r1, #4]
 80063b0:	4630      	mov	r0, r6
 80063b2:	f000 f82f 	bl	8006414 <__malloc_unlock>
 80063b6:	f104 000b 	add.w	r0, r4, #11
 80063ba:	1d23      	adds	r3, r4, #4
 80063bc:	f020 0007 	bic.w	r0, r0, #7
 80063c0:	1ac2      	subs	r2, r0, r3
 80063c2:	bf1c      	itt	ne
 80063c4:	1a1b      	subne	r3, r3, r0
 80063c6:	50a3      	strne	r3, [r4, r2]
 80063c8:	e7af      	b.n	800632a <_malloc_r+0x22>
 80063ca:	6862      	ldr	r2, [r4, #4]
 80063cc:	42a3      	cmp	r3, r4
 80063ce:	bf0c      	ite	eq
 80063d0:	f8c8 2000 	streq.w	r2, [r8]
 80063d4:	605a      	strne	r2, [r3, #4]
 80063d6:	e7eb      	b.n	80063b0 <_malloc_r+0xa8>
 80063d8:	4623      	mov	r3, r4
 80063da:	6864      	ldr	r4, [r4, #4]
 80063dc:	e7ae      	b.n	800633c <_malloc_r+0x34>
 80063de:	463c      	mov	r4, r7
 80063e0:	687f      	ldr	r7, [r7, #4]
 80063e2:	e7b6      	b.n	8006352 <_malloc_r+0x4a>
 80063e4:	461a      	mov	r2, r3
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	42a3      	cmp	r3, r4
 80063ea:	d1fb      	bne.n	80063e4 <_malloc_r+0xdc>
 80063ec:	2300      	movs	r3, #0
 80063ee:	6053      	str	r3, [r2, #4]
 80063f0:	e7de      	b.n	80063b0 <_malloc_r+0xa8>
 80063f2:	230c      	movs	r3, #12
 80063f4:	6033      	str	r3, [r6, #0]
 80063f6:	4630      	mov	r0, r6
 80063f8:	f000 f80c 	bl	8006414 <__malloc_unlock>
 80063fc:	e794      	b.n	8006328 <_malloc_r+0x20>
 80063fe:	6005      	str	r5, [r0, #0]
 8006400:	e7d6      	b.n	80063b0 <_malloc_r+0xa8>
 8006402:	bf00      	nop
 8006404:	2001309c 	.word	0x2001309c

08006408 <__malloc_lock>:
 8006408:	4801      	ldr	r0, [pc, #4]	@ (8006410 <__malloc_lock+0x8>)
 800640a:	f7ff beda 	b.w	80061c2 <__retarget_lock_acquire_recursive>
 800640e:	bf00      	nop
 8006410:	20013094 	.word	0x20013094

08006414 <__malloc_unlock>:
 8006414:	4801      	ldr	r0, [pc, #4]	@ (800641c <__malloc_unlock+0x8>)
 8006416:	f7ff bed5 	b.w	80061c4 <__retarget_lock_release_recursive>
 800641a:	bf00      	nop
 800641c:	20013094 	.word	0x20013094

08006420 <__ssputs_r>:
 8006420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006424:	688e      	ldr	r6, [r1, #8]
 8006426:	461f      	mov	r7, r3
 8006428:	42be      	cmp	r6, r7
 800642a:	680b      	ldr	r3, [r1, #0]
 800642c:	4682      	mov	sl, r0
 800642e:	460c      	mov	r4, r1
 8006430:	4690      	mov	r8, r2
 8006432:	d82d      	bhi.n	8006490 <__ssputs_r+0x70>
 8006434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006438:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800643c:	d026      	beq.n	800648c <__ssputs_r+0x6c>
 800643e:	6965      	ldr	r5, [r4, #20]
 8006440:	6909      	ldr	r1, [r1, #16]
 8006442:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006446:	eba3 0901 	sub.w	r9, r3, r1
 800644a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800644e:	1c7b      	adds	r3, r7, #1
 8006450:	444b      	add	r3, r9
 8006452:	106d      	asrs	r5, r5, #1
 8006454:	429d      	cmp	r5, r3
 8006456:	bf38      	it	cc
 8006458:	461d      	movcc	r5, r3
 800645a:	0553      	lsls	r3, r2, #21
 800645c:	d527      	bpl.n	80064ae <__ssputs_r+0x8e>
 800645e:	4629      	mov	r1, r5
 8006460:	f7ff ff52 	bl	8006308 <_malloc_r>
 8006464:	4606      	mov	r6, r0
 8006466:	b360      	cbz	r0, 80064c2 <__ssputs_r+0xa2>
 8006468:	6921      	ldr	r1, [r4, #16]
 800646a:	464a      	mov	r2, r9
 800646c:	f7ff feab 	bl	80061c6 <memcpy>
 8006470:	89a3      	ldrh	r3, [r4, #12]
 8006472:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800647a:	81a3      	strh	r3, [r4, #12]
 800647c:	6126      	str	r6, [r4, #16]
 800647e:	6165      	str	r5, [r4, #20]
 8006480:	444e      	add	r6, r9
 8006482:	eba5 0509 	sub.w	r5, r5, r9
 8006486:	6026      	str	r6, [r4, #0]
 8006488:	60a5      	str	r5, [r4, #8]
 800648a:	463e      	mov	r6, r7
 800648c:	42be      	cmp	r6, r7
 800648e:	d900      	bls.n	8006492 <__ssputs_r+0x72>
 8006490:	463e      	mov	r6, r7
 8006492:	6820      	ldr	r0, [r4, #0]
 8006494:	4632      	mov	r2, r6
 8006496:	4641      	mov	r1, r8
 8006498:	f000 fb64 	bl	8006b64 <memmove>
 800649c:	68a3      	ldr	r3, [r4, #8]
 800649e:	1b9b      	subs	r3, r3, r6
 80064a0:	60a3      	str	r3, [r4, #8]
 80064a2:	6823      	ldr	r3, [r4, #0]
 80064a4:	4433      	add	r3, r6
 80064a6:	6023      	str	r3, [r4, #0]
 80064a8:	2000      	movs	r0, #0
 80064aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ae:	462a      	mov	r2, r5
 80064b0:	f000 fb89 	bl	8006bc6 <_realloc_r>
 80064b4:	4606      	mov	r6, r0
 80064b6:	2800      	cmp	r0, #0
 80064b8:	d1e0      	bne.n	800647c <__ssputs_r+0x5c>
 80064ba:	6921      	ldr	r1, [r4, #16]
 80064bc:	4650      	mov	r0, sl
 80064be:	f7ff feaf 	bl	8006220 <_free_r>
 80064c2:	230c      	movs	r3, #12
 80064c4:	f8ca 3000 	str.w	r3, [sl]
 80064c8:	89a3      	ldrh	r3, [r4, #12]
 80064ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064ce:	81a3      	strh	r3, [r4, #12]
 80064d0:	f04f 30ff 	mov.w	r0, #4294967295
 80064d4:	e7e9      	b.n	80064aa <__ssputs_r+0x8a>
	...

080064d8 <_svfiprintf_r>:
 80064d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064dc:	4698      	mov	r8, r3
 80064de:	898b      	ldrh	r3, [r1, #12]
 80064e0:	061b      	lsls	r3, r3, #24
 80064e2:	b09d      	sub	sp, #116	@ 0x74
 80064e4:	4607      	mov	r7, r0
 80064e6:	460d      	mov	r5, r1
 80064e8:	4614      	mov	r4, r2
 80064ea:	d510      	bpl.n	800650e <_svfiprintf_r+0x36>
 80064ec:	690b      	ldr	r3, [r1, #16]
 80064ee:	b973      	cbnz	r3, 800650e <_svfiprintf_r+0x36>
 80064f0:	2140      	movs	r1, #64	@ 0x40
 80064f2:	f7ff ff09 	bl	8006308 <_malloc_r>
 80064f6:	6028      	str	r0, [r5, #0]
 80064f8:	6128      	str	r0, [r5, #16]
 80064fa:	b930      	cbnz	r0, 800650a <_svfiprintf_r+0x32>
 80064fc:	230c      	movs	r3, #12
 80064fe:	603b      	str	r3, [r7, #0]
 8006500:	f04f 30ff 	mov.w	r0, #4294967295
 8006504:	b01d      	add	sp, #116	@ 0x74
 8006506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800650a:	2340      	movs	r3, #64	@ 0x40
 800650c:	616b      	str	r3, [r5, #20]
 800650e:	2300      	movs	r3, #0
 8006510:	9309      	str	r3, [sp, #36]	@ 0x24
 8006512:	2320      	movs	r3, #32
 8006514:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006518:	f8cd 800c 	str.w	r8, [sp, #12]
 800651c:	2330      	movs	r3, #48	@ 0x30
 800651e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066bc <_svfiprintf_r+0x1e4>
 8006522:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006526:	f04f 0901 	mov.w	r9, #1
 800652a:	4623      	mov	r3, r4
 800652c:	469a      	mov	sl, r3
 800652e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006532:	b10a      	cbz	r2, 8006538 <_svfiprintf_r+0x60>
 8006534:	2a25      	cmp	r2, #37	@ 0x25
 8006536:	d1f9      	bne.n	800652c <_svfiprintf_r+0x54>
 8006538:	ebba 0b04 	subs.w	fp, sl, r4
 800653c:	d00b      	beq.n	8006556 <_svfiprintf_r+0x7e>
 800653e:	465b      	mov	r3, fp
 8006540:	4622      	mov	r2, r4
 8006542:	4629      	mov	r1, r5
 8006544:	4638      	mov	r0, r7
 8006546:	f7ff ff6b 	bl	8006420 <__ssputs_r>
 800654a:	3001      	adds	r0, #1
 800654c:	f000 80a7 	beq.w	800669e <_svfiprintf_r+0x1c6>
 8006550:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006552:	445a      	add	r2, fp
 8006554:	9209      	str	r2, [sp, #36]	@ 0x24
 8006556:	f89a 3000 	ldrb.w	r3, [sl]
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 809f 	beq.w	800669e <_svfiprintf_r+0x1c6>
 8006560:	2300      	movs	r3, #0
 8006562:	f04f 32ff 	mov.w	r2, #4294967295
 8006566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800656a:	f10a 0a01 	add.w	sl, sl, #1
 800656e:	9304      	str	r3, [sp, #16]
 8006570:	9307      	str	r3, [sp, #28]
 8006572:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006576:	931a      	str	r3, [sp, #104]	@ 0x68
 8006578:	4654      	mov	r4, sl
 800657a:	2205      	movs	r2, #5
 800657c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006580:	484e      	ldr	r0, [pc, #312]	@ (80066bc <_svfiprintf_r+0x1e4>)
 8006582:	f7f9 fe2d 	bl	80001e0 <memchr>
 8006586:	9a04      	ldr	r2, [sp, #16]
 8006588:	b9d8      	cbnz	r0, 80065c2 <_svfiprintf_r+0xea>
 800658a:	06d0      	lsls	r0, r2, #27
 800658c:	bf44      	itt	mi
 800658e:	2320      	movmi	r3, #32
 8006590:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006594:	0711      	lsls	r1, r2, #28
 8006596:	bf44      	itt	mi
 8006598:	232b      	movmi	r3, #43	@ 0x2b
 800659a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800659e:	f89a 3000 	ldrb.w	r3, [sl]
 80065a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80065a4:	d015      	beq.n	80065d2 <_svfiprintf_r+0xfa>
 80065a6:	9a07      	ldr	r2, [sp, #28]
 80065a8:	4654      	mov	r4, sl
 80065aa:	2000      	movs	r0, #0
 80065ac:	f04f 0c0a 	mov.w	ip, #10
 80065b0:	4621      	mov	r1, r4
 80065b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065b6:	3b30      	subs	r3, #48	@ 0x30
 80065b8:	2b09      	cmp	r3, #9
 80065ba:	d94b      	bls.n	8006654 <_svfiprintf_r+0x17c>
 80065bc:	b1b0      	cbz	r0, 80065ec <_svfiprintf_r+0x114>
 80065be:	9207      	str	r2, [sp, #28]
 80065c0:	e014      	b.n	80065ec <_svfiprintf_r+0x114>
 80065c2:	eba0 0308 	sub.w	r3, r0, r8
 80065c6:	fa09 f303 	lsl.w	r3, r9, r3
 80065ca:	4313      	orrs	r3, r2
 80065cc:	9304      	str	r3, [sp, #16]
 80065ce:	46a2      	mov	sl, r4
 80065d0:	e7d2      	b.n	8006578 <_svfiprintf_r+0xa0>
 80065d2:	9b03      	ldr	r3, [sp, #12]
 80065d4:	1d19      	adds	r1, r3, #4
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	9103      	str	r1, [sp, #12]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	bfbb      	ittet	lt
 80065de:	425b      	neglt	r3, r3
 80065e0:	f042 0202 	orrlt.w	r2, r2, #2
 80065e4:	9307      	strge	r3, [sp, #28]
 80065e6:	9307      	strlt	r3, [sp, #28]
 80065e8:	bfb8      	it	lt
 80065ea:	9204      	strlt	r2, [sp, #16]
 80065ec:	7823      	ldrb	r3, [r4, #0]
 80065ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80065f0:	d10a      	bne.n	8006608 <_svfiprintf_r+0x130>
 80065f2:	7863      	ldrb	r3, [r4, #1]
 80065f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80065f6:	d132      	bne.n	800665e <_svfiprintf_r+0x186>
 80065f8:	9b03      	ldr	r3, [sp, #12]
 80065fa:	1d1a      	adds	r2, r3, #4
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	9203      	str	r2, [sp, #12]
 8006600:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006604:	3402      	adds	r4, #2
 8006606:	9305      	str	r3, [sp, #20]
 8006608:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066cc <_svfiprintf_r+0x1f4>
 800660c:	7821      	ldrb	r1, [r4, #0]
 800660e:	2203      	movs	r2, #3
 8006610:	4650      	mov	r0, sl
 8006612:	f7f9 fde5 	bl	80001e0 <memchr>
 8006616:	b138      	cbz	r0, 8006628 <_svfiprintf_r+0x150>
 8006618:	9b04      	ldr	r3, [sp, #16]
 800661a:	eba0 000a 	sub.w	r0, r0, sl
 800661e:	2240      	movs	r2, #64	@ 0x40
 8006620:	4082      	lsls	r2, r0
 8006622:	4313      	orrs	r3, r2
 8006624:	3401      	adds	r4, #1
 8006626:	9304      	str	r3, [sp, #16]
 8006628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800662c:	4824      	ldr	r0, [pc, #144]	@ (80066c0 <_svfiprintf_r+0x1e8>)
 800662e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006632:	2206      	movs	r2, #6
 8006634:	f7f9 fdd4 	bl	80001e0 <memchr>
 8006638:	2800      	cmp	r0, #0
 800663a:	d036      	beq.n	80066aa <_svfiprintf_r+0x1d2>
 800663c:	4b21      	ldr	r3, [pc, #132]	@ (80066c4 <_svfiprintf_r+0x1ec>)
 800663e:	bb1b      	cbnz	r3, 8006688 <_svfiprintf_r+0x1b0>
 8006640:	9b03      	ldr	r3, [sp, #12]
 8006642:	3307      	adds	r3, #7
 8006644:	f023 0307 	bic.w	r3, r3, #7
 8006648:	3308      	adds	r3, #8
 800664a:	9303      	str	r3, [sp, #12]
 800664c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800664e:	4433      	add	r3, r6
 8006650:	9309      	str	r3, [sp, #36]	@ 0x24
 8006652:	e76a      	b.n	800652a <_svfiprintf_r+0x52>
 8006654:	fb0c 3202 	mla	r2, ip, r2, r3
 8006658:	460c      	mov	r4, r1
 800665a:	2001      	movs	r0, #1
 800665c:	e7a8      	b.n	80065b0 <_svfiprintf_r+0xd8>
 800665e:	2300      	movs	r3, #0
 8006660:	3401      	adds	r4, #1
 8006662:	9305      	str	r3, [sp, #20]
 8006664:	4619      	mov	r1, r3
 8006666:	f04f 0c0a 	mov.w	ip, #10
 800666a:	4620      	mov	r0, r4
 800666c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006670:	3a30      	subs	r2, #48	@ 0x30
 8006672:	2a09      	cmp	r2, #9
 8006674:	d903      	bls.n	800667e <_svfiprintf_r+0x1a6>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0c6      	beq.n	8006608 <_svfiprintf_r+0x130>
 800667a:	9105      	str	r1, [sp, #20]
 800667c:	e7c4      	b.n	8006608 <_svfiprintf_r+0x130>
 800667e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006682:	4604      	mov	r4, r0
 8006684:	2301      	movs	r3, #1
 8006686:	e7f0      	b.n	800666a <_svfiprintf_r+0x192>
 8006688:	ab03      	add	r3, sp, #12
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	462a      	mov	r2, r5
 800668e:	4b0e      	ldr	r3, [pc, #56]	@ (80066c8 <_svfiprintf_r+0x1f0>)
 8006690:	a904      	add	r1, sp, #16
 8006692:	4638      	mov	r0, r7
 8006694:	f3af 8000 	nop.w
 8006698:	1c42      	adds	r2, r0, #1
 800669a:	4606      	mov	r6, r0
 800669c:	d1d6      	bne.n	800664c <_svfiprintf_r+0x174>
 800669e:	89ab      	ldrh	r3, [r5, #12]
 80066a0:	065b      	lsls	r3, r3, #25
 80066a2:	f53f af2d 	bmi.w	8006500 <_svfiprintf_r+0x28>
 80066a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066a8:	e72c      	b.n	8006504 <_svfiprintf_r+0x2c>
 80066aa:	ab03      	add	r3, sp, #12
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	462a      	mov	r2, r5
 80066b0:	4b05      	ldr	r3, [pc, #20]	@ (80066c8 <_svfiprintf_r+0x1f0>)
 80066b2:	a904      	add	r1, sp, #16
 80066b4:	4638      	mov	r0, r7
 80066b6:	f000 f879 	bl	80067ac <_printf_i>
 80066ba:	e7ed      	b.n	8006698 <_svfiprintf_r+0x1c0>
 80066bc:	0800733b 	.word	0x0800733b
 80066c0:	08007345 	.word	0x08007345
 80066c4:	00000000 	.word	0x00000000
 80066c8:	08006421 	.word	0x08006421
 80066cc:	08007341 	.word	0x08007341

080066d0 <_printf_common>:
 80066d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066d4:	4616      	mov	r6, r2
 80066d6:	4698      	mov	r8, r3
 80066d8:	688a      	ldr	r2, [r1, #8]
 80066da:	690b      	ldr	r3, [r1, #16]
 80066dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066e0:	4293      	cmp	r3, r2
 80066e2:	bfb8      	it	lt
 80066e4:	4613      	movlt	r3, r2
 80066e6:	6033      	str	r3, [r6, #0]
 80066e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066ec:	4607      	mov	r7, r0
 80066ee:	460c      	mov	r4, r1
 80066f0:	b10a      	cbz	r2, 80066f6 <_printf_common+0x26>
 80066f2:	3301      	adds	r3, #1
 80066f4:	6033      	str	r3, [r6, #0]
 80066f6:	6823      	ldr	r3, [r4, #0]
 80066f8:	0699      	lsls	r1, r3, #26
 80066fa:	bf42      	ittt	mi
 80066fc:	6833      	ldrmi	r3, [r6, #0]
 80066fe:	3302      	addmi	r3, #2
 8006700:	6033      	strmi	r3, [r6, #0]
 8006702:	6825      	ldr	r5, [r4, #0]
 8006704:	f015 0506 	ands.w	r5, r5, #6
 8006708:	d106      	bne.n	8006718 <_printf_common+0x48>
 800670a:	f104 0a19 	add.w	sl, r4, #25
 800670e:	68e3      	ldr	r3, [r4, #12]
 8006710:	6832      	ldr	r2, [r6, #0]
 8006712:	1a9b      	subs	r3, r3, r2
 8006714:	42ab      	cmp	r3, r5
 8006716:	dc26      	bgt.n	8006766 <_printf_common+0x96>
 8006718:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800671c:	6822      	ldr	r2, [r4, #0]
 800671e:	3b00      	subs	r3, #0
 8006720:	bf18      	it	ne
 8006722:	2301      	movne	r3, #1
 8006724:	0692      	lsls	r2, r2, #26
 8006726:	d42b      	bmi.n	8006780 <_printf_common+0xb0>
 8006728:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800672c:	4641      	mov	r1, r8
 800672e:	4638      	mov	r0, r7
 8006730:	47c8      	blx	r9
 8006732:	3001      	adds	r0, #1
 8006734:	d01e      	beq.n	8006774 <_printf_common+0xa4>
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	6922      	ldr	r2, [r4, #16]
 800673a:	f003 0306 	and.w	r3, r3, #6
 800673e:	2b04      	cmp	r3, #4
 8006740:	bf02      	ittt	eq
 8006742:	68e5      	ldreq	r5, [r4, #12]
 8006744:	6833      	ldreq	r3, [r6, #0]
 8006746:	1aed      	subeq	r5, r5, r3
 8006748:	68a3      	ldr	r3, [r4, #8]
 800674a:	bf0c      	ite	eq
 800674c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006750:	2500      	movne	r5, #0
 8006752:	4293      	cmp	r3, r2
 8006754:	bfc4      	itt	gt
 8006756:	1a9b      	subgt	r3, r3, r2
 8006758:	18ed      	addgt	r5, r5, r3
 800675a:	2600      	movs	r6, #0
 800675c:	341a      	adds	r4, #26
 800675e:	42b5      	cmp	r5, r6
 8006760:	d11a      	bne.n	8006798 <_printf_common+0xc8>
 8006762:	2000      	movs	r0, #0
 8006764:	e008      	b.n	8006778 <_printf_common+0xa8>
 8006766:	2301      	movs	r3, #1
 8006768:	4652      	mov	r2, sl
 800676a:	4641      	mov	r1, r8
 800676c:	4638      	mov	r0, r7
 800676e:	47c8      	blx	r9
 8006770:	3001      	adds	r0, #1
 8006772:	d103      	bne.n	800677c <_printf_common+0xac>
 8006774:	f04f 30ff 	mov.w	r0, #4294967295
 8006778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800677c:	3501      	adds	r5, #1
 800677e:	e7c6      	b.n	800670e <_printf_common+0x3e>
 8006780:	18e1      	adds	r1, r4, r3
 8006782:	1c5a      	adds	r2, r3, #1
 8006784:	2030      	movs	r0, #48	@ 0x30
 8006786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800678a:	4422      	add	r2, r4
 800678c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006790:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006794:	3302      	adds	r3, #2
 8006796:	e7c7      	b.n	8006728 <_printf_common+0x58>
 8006798:	2301      	movs	r3, #1
 800679a:	4622      	mov	r2, r4
 800679c:	4641      	mov	r1, r8
 800679e:	4638      	mov	r0, r7
 80067a0:	47c8      	blx	r9
 80067a2:	3001      	adds	r0, #1
 80067a4:	d0e6      	beq.n	8006774 <_printf_common+0xa4>
 80067a6:	3601      	adds	r6, #1
 80067a8:	e7d9      	b.n	800675e <_printf_common+0x8e>
	...

080067ac <_printf_i>:
 80067ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067b0:	7e0f      	ldrb	r7, [r1, #24]
 80067b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80067b4:	2f78      	cmp	r7, #120	@ 0x78
 80067b6:	4691      	mov	r9, r2
 80067b8:	4680      	mov	r8, r0
 80067ba:	460c      	mov	r4, r1
 80067bc:	469a      	mov	sl, r3
 80067be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067c2:	d807      	bhi.n	80067d4 <_printf_i+0x28>
 80067c4:	2f62      	cmp	r7, #98	@ 0x62
 80067c6:	d80a      	bhi.n	80067de <_printf_i+0x32>
 80067c8:	2f00      	cmp	r7, #0
 80067ca:	f000 80d1 	beq.w	8006970 <_printf_i+0x1c4>
 80067ce:	2f58      	cmp	r7, #88	@ 0x58
 80067d0:	f000 80b8 	beq.w	8006944 <_printf_i+0x198>
 80067d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067dc:	e03a      	b.n	8006854 <_printf_i+0xa8>
 80067de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067e2:	2b15      	cmp	r3, #21
 80067e4:	d8f6      	bhi.n	80067d4 <_printf_i+0x28>
 80067e6:	a101      	add	r1, pc, #4	@ (adr r1, 80067ec <_printf_i+0x40>)
 80067e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067ec:	08006845 	.word	0x08006845
 80067f0:	08006859 	.word	0x08006859
 80067f4:	080067d5 	.word	0x080067d5
 80067f8:	080067d5 	.word	0x080067d5
 80067fc:	080067d5 	.word	0x080067d5
 8006800:	080067d5 	.word	0x080067d5
 8006804:	08006859 	.word	0x08006859
 8006808:	080067d5 	.word	0x080067d5
 800680c:	080067d5 	.word	0x080067d5
 8006810:	080067d5 	.word	0x080067d5
 8006814:	080067d5 	.word	0x080067d5
 8006818:	08006957 	.word	0x08006957
 800681c:	08006883 	.word	0x08006883
 8006820:	08006911 	.word	0x08006911
 8006824:	080067d5 	.word	0x080067d5
 8006828:	080067d5 	.word	0x080067d5
 800682c:	08006979 	.word	0x08006979
 8006830:	080067d5 	.word	0x080067d5
 8006834:	08006883 	.word	0x08006883
 8006838:	080067d5 	.word	0x080067d5
 800683c:	080067d5 	.word	0x080067d5
 8006840:	08006919 	.word	0x08006919
 8006844:	6833      	ldr	r3, [r6, #0]
 8006846:	1d1a      	adds	r2, r3, #4
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6032      	str	r2, [r6, #0]
 800684c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006854:	2301      	movs	r3, #1
 8006856:	e09c      	b.n	8006992 <_printf_i+0x1e6>
 8006858:	6833      	ldr	r3, [r6, #0]
 800685a:	6820      	ldr	r0, [r4, #0]
 800685c:	1d19      	adds	r1, r3, #4
 800685e:	6031      	str	r1, [r6, #0]
 8006860:	0606      	lsls	r6, r0, #24
 8006862:	d501      	bpl.n	8006868 <_printf_i+0xbc>
 8006864:	681d      	ldr	r5, [r3, #0]
 8006866:	e003      	b.n	8006870 <_printf_i+0xc4>
 8006868:	0645      	lsls	r5, r0, #25
 800686a:	d5fb      	bpl.n	8006864 <_printf_i+0xb8>
 800686c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006870:	2d00      	cmp	r5, #0
 8006872:	da03      	bge.n	800687c <_printf_i+0xd0>
 8006874:	232d      	movs	r3, #45	@ 0x2d
 8006876:	426d      	negs	r5, r5
 8006878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800687c:	4858      	ldr	r0, [pc, #352]	@ (80069e0 <_printf_i+0x234>)
 800687e:	230a      	movs	r3, #10
 8006880:	e011      	b.n	80068a6 <_printf_i+0xfa>
 8006882:	6821      	ldr	r1, [r4, #0]
 8006884:	6833      	ldr	r3, [r6, #0]
 8006886:	0608      	lsls	r0, r1, #24
 8006888:	f853 5b04 	ldr.w	r5, [r3], #4
 800688c:	d402      	bmi.n	8006894 <_printf_i+0xe8>
 800688e:	0649      	lsls	r1, r1, #25
 8006890:	bf48      	it	mi
 8006892:	b2ad      	uxthmi	r5, r5
 8006894:	2f6f      	cmp	r7, #111	@ 0x6f
 8006896:	4852      	ldr	r0, [pc, #328]	@ (80069e0 <_printf_i+0x234>)
 8006898:	6033      	str	r3, [r6, #0]
 800689a:	bf14      	ite	ne
 800689c:	230a      	movne	r3, #10
 800689e:	2308      	moveq	r3, #8
 80068a0:	2100      	movs	r1, #0
 80068a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80068a6:	6866      	ldr	r6, [r4, #4]
 80068a8:	60a6      	str	r6, [r4, #8]
 80068aa:	2e00      	cmp	r6, #0
 80068ac:	db05      	blt.n	80068ba <_printf_i+0x10e>
 80068ae:	6821      	ldr	r1, [r4, #0]
 80068b0:	432e      	orrs	r6, r5
 80068b2:	f021 0104 	bic.w	r1, r1, #4
 80068b6:	6021      	str	r1, [r4, #0]
 80068b8:	d04b      	beq.n	8006952 <_printf_i+0x1a6>
 80068ba:	4616      	mov	r6, r2
 80068bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80068c0:	fb03 5711 	mls	r7, r3, r1, r5
 80068c4:	5dc7      	ldrb	r7, [r0, r7]
 80068c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068ca:	462f      	mov	r7, r5
 80068cc:	42bb      	cmp	r3, r7
 80068ce:	460d      	mov	r5, r1
 80068d0:	d9f4      	bls.n	80068bc <_printf_i+0x110>
 80068d2:	2b08      	cmp	r3, #8
 80068d4:	d10b      	bne.n	80068ee <_printf_i+0x142>
 80068d6:	6823      	ldr	r3, [r4, #0]
 80068d8:	07df      	lsls	r7, r3, #31
 80068da:	d508      	bpl.n	80068ee <_printf_i+0x142>
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	6861      	ldr	r1, [r4, #4]
 80068e0:	4299      	cmp	r1, r3
 80068e2:	bfde      	ittt	le
 80068e4:	2330      	movle	r3, #48	@ 0x30
 80068e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80068ee:	1b92      	subs	r2, r2, r6
 80068f0:	6122      	str	r2, [r4, #16]
 80068f2:	f8cd a000 	str.w	sl, [sp]
 80068f6:	464b      	mov	r3, r9
 80068f8:	aa03      	add	r2, sp, #12
 80068fa:	4621      	mov	r1, r4
 80068fc:	4640      	mov	r0, r8
 80068fe:	f7ff fee7 	bl	80066d0 <_printf_common>
 8006902:	3001      	adds	r0, #1
 8006904:	d14a      	bne.n	800699c <_printf_i+0x1f0>
 8006906:	f04f 30ff 	mov.w	r0, #4294967295
 800690a:	b004      	add	sp, #16
 800690c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	f043 0320 	orr.w	r3, r3, #32
 8006916:	6023      	str	r3, [r4, #0]
 8006918:	4832      	ldr	r0, [pc, #200]	@ (80069e4 <_printf_i+0x238>)
 800691a:	2778      	movs	r7, #120	@ 0x78
 800691c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006920:	6823      	ldr	r3, [r4, #0]
 8006922:	6831      	ldr	r1, [r6, #0]
 8006924:	061f      	lsls	r7, r3, #24
 8006926:	f851 5b04 	ldr.w	r5, [r1], #4
 800692a:	d402      	bmi.n	8006932 <_printf_i+0x186>
 800692c:	065f      	lsls	r7, r3, #25
 800692e:	bf48      	it	mi
 8006930:	b2ad      	uxthmi	r5, r5
 8006932:	6031      	str	r1, [r6, #0]
 8006934:	07d9      	lsls	r1, r3, #31
 8006936:	bf44      	itt	mi
 8006938:	f043 0320 	orrmi.w	r3, r3, #32
 800693c:	6023      	strmi	r3, [r4, #0]
 800693e:	b11d      	cbz	r5, 8006948 <_printf_i+0x19c>
 8006940:	2310      	movs	r3, #16
 8006942:	e7ad      	b.n	80068a0 <_printf_i+0xf4>
 8006944:	4826      	ldr	r0, [pc, #152]	@ (80069e0 <_printf_i+0x234>)
 8006946:	e7e9      	b.n	800691c <_printf_i+0x170>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	f023 0320 	bic.w	r3, r3, #32
 800694e:	6023      	str	r3, [r4, #0]
 8006950:	e7f6      	b.n	8006940 <_printf_i+0x194>
 8006952:	4616      	mov	r6, r2
 8006954:	e7bd      	b.n	80068d2 <_printf_i+0x126>
 8006956:	6833      	ldr	r3, [r6, #0]
 8006958:	6825      	ldr	r5, [r4, #0]
 800695a:	6961      	ldr	r1, [r4, #20]
 800695c:	1d18      	adds	r0, r3, #4
 800695e:	6030      	str	r0, [r6, #0]
 8006960:	062e      	lsls	r6, r5, #24
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	d501      	bpl.n	800696a <_printf_i+0x1be>
 8006966:	6019      	str	r1, [r3, #0]
 8006968:	e002      	b.n	8006970 <_printf_i+0x1c4>
 800696a:	0668      	lsls	r0, r5, #25
 800696c:	d5fb      	bpl.n	8006966 <_printf_i+0x1ba>
 800696e:	8019      	strh	r1, [r3, #0]
 8006970:	2300      	movs	r3, #0
 8006972:	6123      	str	r3, [r4, #16]
 8006974:	4616      	mov	r6, r2
 8006976:	e7bc      	b.n	80068f2 <_printf_i+0x146>
 8006978:	6833      	ldr	r3, [r6, #0]
 800697a:	1d1a      	adds	r2, r3, #4
 800697c:	6032      	str	r2, [r6, #0]
 800697e:	681e      	ldr	r6, [r3, #0]
 8006980:	6862      	ldr	r2, [r4, #4]
 8006982:	2100      	movs	r1, #0
 8006984:	4630      	mov	r0, r6
 8006986:	f7f9 fc2b 	bl	80001e0 <memchr>
 800698a:	b108      	cbz	r0, 8006990 <_printf_i+0x1e4>
 800698c:	1b80      	subs	r0, r0, r6
 800698e:	6060      	str	r0, [r4, #4]
 8006990:	6863      	ldr	r3, [r4, #4]
 8006992:	6123      	str	r3, [r4, #16]
 8006994:	2300      	movs	r3, #0
 8006996:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800699a:	e7aa      	b.n	80068f2 <_printf_i+0x146>
 800699c:	6923      	ldr	r3, [r4, #16]
 800699e:	4632      	mov	r2, r6
 80069a0:	4649      	mov	r1, r9
 80069a2:	4640      	mov	r0, r8
 80069a4:	47d0      	blx	sl
 80069a6:	3001      	adds	r0, #1
 80069a8:	d0ad      	beq.n	8006906 <_printf_i+0x15a>
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	079b      	lsls	r3, r3, #30
 80069ae:	d413      	bmi.n	80069d8 <_printf_i+0x22c>
 80069b0:	68e0      	ldr	r0, [r4, #12]
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	4298      	cmp	r0, r3
 80069b6:	bfb8      	it	lt
 80069b8:	4618      	movlt	r0, r3
 80069ba:	e7a6      	b.n	800690a <_printf_i+0x15e>
 80069bc:	2301      	movs	r3, #1
 80069be:	4632      	mov	r2, r6
 80069c0:	4649      	mov	r1, r9
 80069c2:	4640      	mov	r0, r8
 80069c4:	47d0      	blx	sl
 80069c6:	3001      	adds	r0, #1
 80069c8:	d09d      	beq.n	8006906 <_printf_i+0x15a>
 80069ca:	3501      	adds	r5, #1
 80069cc:	68e3      	ldr	r3, [r4, #12]
 80069ce:	9903      	ldr	r1, [sp, #12]
 80069d0:	1a5b      	subs	r3, r3, r1
 80069d2:	42ab      	cmp	r3, r5
 80069d4:	dcf2      	bgt.n	80069bc <_printf_i+0x210>
 80069d6:	e7eb      	b.n	80069b0 <_printf_i+0x204>
 80069d8:	2500      	movs	r5, #0
 80069da:	f104 0619 	add.w	r6, r4, #25
 80069de:	e7f5      	b.n	80069cc <_printf_i+0x220>
 80069e0:	0800734c 	.word	0x0800734c
 80069e4:	0800735d 	.word	0x0800735d

080069e8 <__sflush_r>:
 80069e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f0:	0716      	lsls	r6, r2, #28
 80069f2:	4605      	mov	r5, r0
 80069f4:	460c      	mov	r4, r1
 80069f6:	d454      	bmi.n	8006aa2 <__sflush_r+0xba>
 80069f8:	684b      	ldr	r3, [r1, #4]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	dc02      	bgt.n	8006a04 <__sflush_r+0x1c>
 80069fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	dd48      	ble.n	8006a96 <__sflush_r+0xae>
 8006a04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a06:	2e00      	cmp	r6, #0
 8006a08:	d045      	beq.n	8006a96 <__sflush_r+0xae>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a10:	682f      	ldr	r7, [r5, #0]
 8006a12:	6a21      	ldr	r1, [r4, #32]
 8006a14:	602b      	str	r3, [r5, #0]
 8006a16:	d030      	beq.n	8006a7a <__sflush_r+0x92>
 8006a18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a1a:	89a3      	ldrh	r3, [r4, #12]
 8006a1c:	0759      	lsls	r1, r3, #29
 8006a1e:	d505      	bpl.n	8006a2c <__sflush_r+0x44>
 8006a20:	6863      	ldr	r3, [r4, #4]
 8006a22:	1ad2      	subs	r2, r2, r3
 8006a24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a26:	b10b      	cbz	r3, 8006a2c <__sflush_r+0x44>
 8006a28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a2a:	1ad2      	subs	r2, r2, r3
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a30:	6a21      	ldr	r1, [r4, #32]
 8006a32:	4628      	mov	r0, r5
 8006a34:	47b0      	blx	r6
 8006a36:	1c43      	adds	r3, r0, #1
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	d106      	bne.n	8006a4a <__sflush_r+0x62>
 8006a3c:	6829      	ldr	r1, [r5, #0]
 8006a3e:	291d      	cmp	r1, #29
 8006a40:	d82b      	bhi.n	8006a9a <__sflush_r+0xb2>
 8006a42:	4a2a      	ldr	r2, [pc, #168]	@ (8006aec <__sflush_r+0x104>)
 8006a44:	40ca      	lsrs	r2, r1
 8006a46:	07d6      	lsls	r6, r2, #31
 8006a48:	d527      	bpl.n	8006a9a <__sflush_r+0xb2>
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	6062      	str	r2, [r4, #4]
 8006a4e:	04d9      	lsls	r1, r3, #19
 8006a50:	6922      	ldr	r2, [r4, #16]
 8006a52:	6022      	str	r2, [r4, #0]
 8006a54:	d504      	bpl.n	8006a60 <__sflush_r+0x78>
 8006a56:	1c42      	adds	r2, r0, #1
 8006a58:	d101      	bne.n	8006a5e <__sflush_r+0x76>
 8006a5a:	682b      	ldr	r3, [r5, #0]
 8006a5c:	b903      	cbnz	r3, 8006a60 <__sflush_r+0x78>
 8006a5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a62:	602f      	str	r7, [r5, #0]
 8006a64:	b1b9      	cbz	r1, 8006a96 <__sflush_r+0xae>
 8006a66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a6a:	4299      	cmp	r1, r3
 8006a6c:	d002      	beq.n	8006a74 <__sflush_r+0x8c>
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f7ff fbd6 	bl	8006220 <_free_r>
 8006a74:	2300      	movs	r3, #0
 8006a76:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a78:	e00d      	b.n	8006a96 <__sflush_r+0xae>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	47b0      	blx	r6
 8006a80:	4602      	mov	r2, r0
 8006a82:	1c50      	adds	r0, r2, #1
 8006a84:	d1c9      	bne.n	8006a1a <__sflush_r+0x32>
 8006a86:	682b      	ldr	r3, [r5, #0]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0c6      	beq.n	8006a1a <__sflush_r+0x32>
 8006a8c:	2b1d      	cmp	r3, #29
 8006a8e:	d001      	beq.n	8006a94 <__sflush_r+0xac>
 8006a90:	2b16      	cmp	r3, #22
 8006a92:	d11e      	bne.n	8006ad2 <__sflush_r+0xea>
 8006a94:	602f      	str	r7, [r5, #0]
 8006a96:	2000      	movs	r0, #0
 8006a98:	e022      	b.n	8006ae0 <__sflush_r+0xf8>
 8006a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a9e:	b21b      	sxth	r3, r3
 8006aa0:	e01b      	b.n	8006ada <__sflush_r+0xf2>
 8006aa2:	690f      	ldr	r7, [r1, #16]
 8006aa4:	2f00      	cmp	r7, #0
 8006aa6:	d0f6      	beq.n	8006a96 <__sflush_r+0xae>
 8006aa8:	0793      	lsls	r3, r2, #30
 8006aaa:	680e      	ldr	r6, [r1, #0]
 8006aac:	bf08      	it	eq
 8006aae:	694b      	ldreq	r3, [r1, #20]
 8006ab0:	600f      	str	r7, [r1, #0]
 8006ab2:	bf18      	it	ne
 8006ab4:	2300      	movne	r3, #0
 8006ab6:	eba6 0807 	sub.w	r8, r6, r7
 8006aba:	608b      	str	r3, [r1, #8]
 8006abc:	f1b8 0f00 	cmp.w	r8, #0
 8006ac0:	dde9      	ble.n	8006a96 <__sflush_r+0xae>
 8006ac2:	6a21      	ldr	r1, [r4, #32]
 8006ac4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ac6:	4643      	mov	r3, r8
 8006ac8:	463a      	mov	r2, r7
 8006aca:	4628      	mov	r0, r5
 8006acc:	47b0      	blx	r6
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	dc08      	bgt.n	8006ae4 <__sflush_r+0xfc>
 8006ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ada:	81a3      	strh	r3, [r4, #12]
 8006adc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ae4:	4407      	add	r7, r0
 8006ae6:	eba8 0800 	sub.w	r8, r8, r0
 8006aea:	e7e7      	b.n	8006abc <__sflush_r+0xd4>
 8006aec:	20400001 	.word	0x20400001

08006af0 <_fflush_r>:
 8006af0:	b538      	push	{r3, r4, r5, lr}
 8006af2:	690b      	ldr	r3, [r1, #16]
 8006af4:	4605      	mov	r5, r0
 8006af6:	460c      	mov	r4, r1
 8006af8:	b913      	cbnz	r3, 8006b00 <_fflush_r+0x10>
 8006afa:	2500      	movs	r5, #0
 8006afc:	4628      	mov	r0, r5
 8006afe:	bd38      	pop	{r3, r4, r5, pc}
 8006b00:	b118      	cbz	r0, 8006b0a <_fflush_r+0x1a>
 8006b02:	6a03      	ldr	r3, [r0, #32]
 8006b04:	b90b      	cbnz	r3, 8006b0a <_fflush_r+0x1a>
 8006b06:	f7ff fa47 	bl	8005f98 <__sinit>
 8006b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d0f3      	beq.n	8006afa <_fflush_r+0xa>
 8006b12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b14:	07d0      	lsls	r0, r2, #31
 8006b16:	d404      	bmi.n	8006b22 <_fflush_r+0x32>
 8006b18:	0599      	lsls	r1, r3, #22
 8006b1a:	d402      	bmi.n	8006b22 <_fflush_r+0x32>
 8006b1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b1e:	f7ff fb50 	bl	80061c2 <__retarget_lock_acquire_recursive>
 8006b22:	4628      	mov	r0, r5
 8006b24:	4621      	mov	r1, r4
 8006b26:	f7ff ff5f 	bl	80069e8 <__sflush_r>
 8006b2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b2c:	07da      	lsls	r2, r3, #31
 8006b2e:	4605      	mov	r5, r0
 8006b30:	d4e4      	bmi.n	8006afc <_fflush_r+0xc>
 8006b32:	89a3      	ldrh	r3, [r4, #12]
 8006b34:	059b      	lsls	r3, r3, #22
 8006b36:	d4e1      	bmi.n	8006afc <_fflush_r+0xc>
 8006b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b3a:	f7ff fb43 	bl	80061c4 <__retarget_lock_release_recursive>
 8006b3e:	e7dd      	b.n	8006afc <_fflush_r+0xc>

08006b40 <fiprintf>:
 8006b40:	b40e      	push	{r1, r2, r3}
 8006b42:	b503      	push	{r0, r1, lr}
 8006b44:	4601      	mov	r1, r0
 8006b46:	ab03      	add	r3, sp, #12
 8006b48:	4805      	ldr	r0, [pc, #20]	@ (8006b60 <fiprintf+0x20>)
 8006b4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b4e:	6800      	ldr	r0, [r0, #0]
 8006b50:	9301      	str	r3, [sp, #4]
 8006b52:	f000 f88f 	bl	8006c74 <_vfiprintf_r>
 8006b56:	b002      	add	sp, #8
 8006b58:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b5c:	b003      	add	sp, #12
 8006b5e:	4770      	bx	lr
 8006b60:	2000001c 	.word	0x2000001c

08006b64 <memmove>:
 8006b64:	4288      	cmp	r0, r1
 8006b66:	b510      	push	{r4, lr}
 8006b68:	eb01 0402 	add.w	r4, r1, r2
 8006b6c:	d902      	bls.n	8006b74 <memmove+0x10>
 8006b6e:	4284      	cmp	r4, r0
 8006b70:	4623      	mov	r3, r4
 8006b72:	d807      	bhi.n	8006b84 <memmove+0x20>
 8006b74:	1e43      	subs	r3, r0, #1
 8006b76:	42a1      	cmp	r1, r4
 8006b78:	d008      	beq.n	8006b8c <memmove+0x28>
 8006b7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b82:	e7f8      	b.n	8006b76 <memmove+0x12>
 8006b84:	4402      	add	r2, r0
 8006b86:	4601      	mov	r1, r0
 8006b88:	428a      	cmp	r2, r1
 8006b8a:	d100      	bne.n	8006b8e <memmove+0x2a>
 8006b8c:	bd10      	pop	{r4, pc}
 8006b8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b96:	e7f7      	b.n	8006b88 <memmove+0x24>

08006b98 <_sbrk_r>:
 8006b98:	b538      	push	{r3, r4, r5, lr}
 8006b9a:	4d06      	ldr	r5, [pc, #24]	@ (8006bb4 <_sbrk_r+0x1c>)
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	4608      	mov	r0, r1
 8006ba2:	602b      	str	r3, [r5, #0]
 8006ba4:	f7fa f9f0 	bl	8000f88 <_sbrk>
 8006ba8:	1c43      	adds	r3, r0, #1
 8006baa:	d102      	bne.n	8006bb2 <_sbrk_r+0x1a>
 8006bac:	682b      	ldr	r3, [r5, #0]
 8006bae:	b103      	cbz	r3, 8006bb2 <_sbrk_r+0x1a>
 8006bb0:	6023      	str	r3, [r4, #0]
 8006bb2:	bd38      	pop	{r3, r4, r5, pc}
 8006bb4:	20013090 	.word	0x20013090

08006bb8 <abort>:
 8006bb8:	b508      	push	{r3, lr}
 8006bba:	2006      	movs	r0, #6
 8006bbc:	f000 fa2e 	bl	800701c <raise>
 8006bc0:	2001      	movs	r0, #1
 8006bc2:	f7fa f969 	bl	8000e98 <_exit>

08006bc6 <_realloc_r>:
 8006bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bca:	4607      	mov	r7, r0
 8006bcc:	4614      	mov	r4, r2
 8006bce:	460d      	mov	r5, r1
 8006bd0:	b921      	cbnz	r1, 8006bdc <_realloc_r+0x16>
 8006bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd6:	4611      	mov	r1, r2
 8006bd8:	f7ff bb96 	b.w	8006308 <_malloc_r>
 8006bdc:	b92a      	cbnz	r2, 8006bea <_realloc_r+0x24>
 8006bde:	f7ff fb1f 	bl	8006220 <_free_r>
 8006be2:	4625      	mov	r5, r4
 8006be4:	4628      	mov	r0, r5
 8006be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bea:	f000 fa33 	bl	8007054 <_malloc_usable_size_r>
 8006bee:	4284      	cmp	r4, r0
 8006bf0:	4606      	mov	r6, r0
 8006bf2:	d802      	bhi.n	8006bfa <_realloc_r+0x34>
 8006bf4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006bf8:	d8f4      	bhi.n	8006be4 <_realloc_r+0x1e>
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	f7ff fb83 	bl	8006308 <_malloc_r>
 8006c02:	4680      	mov	r8, r0
 8006c04:	b908      	cbnz	r0, 8006c0a <_realloc_r+0x44>
 8006c06:	4645      	mov	r5, r8
 8006c08:	e7ec      	b.n	8006be4 <_realloc_r+0x1e>
 8006c0a:	42b4      	cmp	r4, r6
 8006c0c:	4622      	mov	r2, r4
 8006c0e:	4629      	mov	r1, r5
 8006c10:	bf28      	it	cs
 8006c12:	4632      	movcs	r2, r6
 8006c14:	f7ff fad7 	bl	80061c6 <memcpy>
 8006c18:	4629      	mov	r1, r5
 8006c1a:	4638      	mov	r0, r7
 8006c1c:	f7ff fb00 	bl	8006220 <_free_r>
 8006c20:	e7f1      	b.n	8006c06 <_realloc_r+0x40>

08006c22 <__sfputc_r>:
 8006c22:	6893      	ldr	r3, [r2, #8]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	b410      	push	{r4}
 8006c2a:	6093      	str	r3, [r2, #8]
 8006c2c:	da08      	bge.n	8006c40 <__sfputc_r+0x1e>
 8006c2e:	6994      	ldr	r4, [r2, #24]
 8006c30:	42a3      	cmp	r3, r4
 8006c32:	db01      	blt.n	8006c38 <__sfputc_r+0x16>
 8006c34:	290a      	cmp	r1, #10
 8006c36:	d103      	bne.n	8006c40 <__sfputc_r+0x1e>
 8006c38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c3c:	f000 b932 	b.w	8006ea4 <__swbuf_r>
 8006c40:	6813      	ldr	r3, [r2, #0]
 8006c42:	1c58      	adds	r0, r3, #1
 8006c44:	6010      	str	r0, [r2, #0]
 8006c46:	7019      	strb	r1, [r3, #0]
 8006c48:	4608      	mov	r0, r1
 8006c4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <__sfputs_r>:
 8006c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c52:	4606      	mov	r6, r0
 8006c54:	460f      	mov	r7, r1
 8006c56:	4614      	mov	r4, r2
 8006c58:	18d5      	adds	r5, r2, r3
 8006c5a:	42ac      	cmp	r4, r5
 8006c5c:	d101      	bne.n	8006c62 <__sfputs_r+0x12>
 8006c5e:	2000      	movs	r0, #0
 8006c60:	e007      	b.n	8006c72 <__sfputs_r+0x22>
 8006c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c66:	463a      	mov	r2, r7
 8006c68:	4630      	mov	r0, r6
 8006c6a:	f7ff ffda 	bl	8006c22 <__sfputc_r>
 8006c6e:	1c43      	adds	r3, r0, #1
 8006c70:	d1f3      	bne.n	8006c5a <__sfputs_r+0xa>
 8006c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006c74 <_vfiprintf_r>:
 8006c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c78:	460d      	mov	r5, r1
 8006c7a:	b09d      	sub	sp, #116	@ 0x74
 8006c7c:	4614      	mov	r4, r2
 8006c7e:	4698      	mov	r8, r3
 8006c80:	4606      	mov	r6, r0
 8006c82:	b118      	cbz	r0, 8006c8c <_vfiprintf_r+0x18>
 8006c84:	6a03      	ldr	r3, [r0, #32]
 8006c86:	b90b      	cbnz	r3, 8006c8c <_vfiprintf_r+0x18>
 8006c88:	f7ff f986 	bl	8005f98 <__sinit>
 8006c8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c8e:	07d9      	lsls	r1, r3, #31
 8006c90:	d405      	bmi.n	8006c9e <_vfiprintf_r+0x2a>
 8006c92:	89ab      	ldrh	r3, [r5, #12]
 8006c94:	059a      	lsls	r2, r3, #22
 8006c96:	d402      	bmi.n	8006c9e <_vfiprintf_r+0x2a>
 8006c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c9a:	f7ff fa92 	bl	80061c2 <__retarget_lock_acquire_recursive>
 8006c9e:	89ab      	ldrh	r3, [r5, #12]
 8006ca0:	071b      	lsls	r3, r3, #28
 8006ca2:	d501      	bpl.n	8006ca8 <_vfiprintf_r+0x34>
 8006ca4:	692b      	ldr	r3, [r5, #16]
 8006ca6:	b99b      	cbnz	r3, 8006cd0 <_vfiprintf_r+0x5c>
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4630      	mov	r0, r6
 8006cac:	f000 f938 	bl	8006f20 <__swsetup_r>
 8006cb0:	b170      	cbz	r0, 8006cd0 <_vfiprintf_r+0x5c>
 8006cb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cb4:	07dc      	lsls	r4, r3, #31
 8006cb6:	d504      	bpl.n	8006cc2 <_vfiprintf_r+0x4e>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	b01d      	add	sp, #116	@ 0x74
 8006cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc2:	89ab      	ldrh	r3, [r5, #12]
 8006cc4:	0598      	lsls	r0, r3, #22
 8006cc6:	d4f7      	bmi.n	8006cb8 <_vfiprintf_r+0x44>
 8006cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cca:	f7ff fa7b 	bl	80061c4 <__retarget_lock_release_recursive>
 8006cce:	e7f3      	b.n	8006cb8 <_vfiprintf_r+0x44>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cd4:	2320      	movs	r3, #32
 8006cd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006cda:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cde:	2330      	movs	r3, #48	@ 0x30
 8006ce0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006e90 <_vfiprintf_r+0x21c>
 8006ce4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ce8:	f04f 0901 	mov.w	r9, #1
 8006cec:	4623      	mov	r3, r4
 8006cee:	469a      	mov	sl, r3
 8006cf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006cf4:	b10a      	cbz	r2, 8006cfa <_vfiprintf_r+0x86>
 8006cf6:	2a25      	cmp	r2, #37	@ 0x25
 8006cf8:	d1f9      	bne.n	8006cee <_vfiprintf_r+0x7a>
 8006cfa:	ebba 0b04 	subs.w	fp, sl, r4
 8006cfe:	d00b      	beq.n	8006d18 <_vfiprintf_r+0xa4>
 8006d00:	465b      	mov	r3, fp
 8006d02:	4622      	mov	r2, r4
 8006d04:	4629      	mov	r1, r5
 8006d06:	4630      	mov	r0, r6
 8006d08:	f7ff ffa2 	bl	8006c50 <__sfputs_r>
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f000 80a7 	beq.w	8006e60 <_vfiprintf_r+0x1ec>
 8006d12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d14:	445a      	add	r2, fp
 8006d16:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d18:	f89a 3000 	ldrb.w	r3, [sl]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	f000 809f 	beq.w	8006e60 <_vfiprintf_r+0x1ec>
 8006d22:	2300      	movs	r3, #0
 8006d24:	f04f 32ff 	mov.w	r2, #4294967295
 8006d28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d2c:	f10a 0a01 	add.w	sl, sl, #1
 8006d30:	9304      	str	r3, [sp, #16]
 8006d32:	9307      	str	r3, [sp, #28]
 8006d34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006d38:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d3a:	4654      	mov	r4, sl
 8006d3c:	2205      	movs	r2, #5
 8006d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d42:	4853      	ldr	r0, [pc, #332]	@ (8006e90 <_vfiprintf_r+0x21c>)
 8006d44:	f7f9 fa4c 	bl	80001e0 <memchr>
 8006d48:	9a04      	ldr	r2, [sp, #16]
 8006d4a:	b9d8      	cbnz	r0, 8006d84 <_vfiprintf_r+0x110>
 8006d4c:	06d1      	lsls	r1, r2, #27
 8006d4e:	bf44      	itt	mi
 8006d50:	2320      	movmi	r3, #32
 8006d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d56:	0713      	lsls	r3, r2, #28
 8006d58:	bf44      	itt	mi
 8006d5a:	232b      	movmi	r3, #43	@ 0x2b
 8006d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d60:	f89a 3000 	ldrb.w	r3, [sl]
 8006d64:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d66:	d015      	beq.n	8006d94 <_vfiprintf_r+0x120>
 8006d68:	9a07      	ldr	r2, [sp, #28]
 8006d6a:	4654      	mov	r4, sl
 8006d6c:	2000      	movs	r0, #0
 8006d6e:	f04f 0c0a 	mov.w	ip, #10
 8006d72:	4621      	mov	r1, r4
 8006d74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d78:	3b30      	subs	r3, #48	@ 0x30
 8006d7a:	2b09      	cmp	r3, #9
 8006d7c:	d94b      	bls.n	8006e16 <_vfiprintf_r+0x1a2>
 8006d7e:	b1b0      	cbz	r0, 8006dae <_vfiprintf_r+0x13a>
 8006d80:	9207      	str	r2, [sp, #28]
 8006d82:	e014      	b.n	8006dae <_vfiprintf_r+0x13a>
 8006d84:	eba0 0308 	sub.w	r3, r0, r8
 8006d88:	fa09 f303 	lsl.w	r3, r9, r3
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	9304      	str	r3, [sp, #16]
 8006d90:	46a2      	mov	sl, r4
 8006d92:	e7d2      	b.n	8006d3a <_vfiprintf_r+0xc6>
 8006d94:	9b03      	ldr	r3, [sp, #12]
 8006d96:	1d19      	adds	r1, r3, #4
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	9103      	str	r1, [sp, #12]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	bfbb      	ittet	lt
 8006da0:	425b      	neglt	r3, r3
 8006da2:	f042 0202 	orrlt.w	r2, r2, #2
 8006da6:	9307      	strge	r3, [sp, #28]
 8006da8:	9307      	strlt	r3, [sp, #28]
 8006daa:	bfb8      	it	lt
 8006dac:	9204      	strlt	r2, [sp, #16]
 8006dae:	7823      	ldrb	r3, [r4, #0]
 8006db0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006db2:	d10a      	bne.n	8006dca <_vfiprintf_r+0x156>
 8006db4:	7863      	ldrb	r3, [r4, #1]
 8006db6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006db8:	d132      	bne.n	8006e20 <_vfiprintf_r+0x1ac>
 8006dba:	9b03      	ldr	r3, [sp, #12]
 8006dbc:	1d1a      	adds	r2, r3, #4
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	9203      	str	r2, [sp, #12]
 8006dc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006dc6:	3402      	adds	r4, #2
 8006dc8:	9305      	str	r3, [sp, #20]
 8006dca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006ea0 <_vfiprintf_r+0x22c>
 8006dce:	7821      	ldrb	r1, [r4, #0]
 8006dd0:	2203      	movs	r2, #3
 8006dd2:	4650      	mov	r0, sl
 8006dd4:	f7f9 fa04 	bl	80001e0 <memchr>
 8006dd8:	b138      	cbz	r0, 8006dea <_vfiprintf_r+0x176>
 8006dda:	9b04      	ldr	r3, [sp, #16]
 8006ddc:	eba0 000a 	sub.w	r0, r0, sl
 8006de0:	2240      	movs	r2, #64	@ 0x40
 8006de2:	4082      	lsls	r2, r0
 8006de4:	4313      	orrs	r3, r2
 8006de6:	3401      	adds	r4, #1
 8006de8:	9304      	str	r3, [sp, #16]
 8006dea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dee:	4829      	ldr	r0, [pc, #164]	@ (8006e94 <_vfiprintf_r+0x220>)
 8006df0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006df4:	2206      	movs	r2, #6
 8006df6:	f7f9 f9f3 	bl	80001e0 <memchr>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d03f      	beq.n	8006e7e <_vfiprintf_r+0x20a>
 8006dfe:	4b26      	ldr	r3, [pc, #152]	@ (8006e98 <_vfiprintf_r+0x224>)
 8006e00:	bb1b      	cbnz	r3, 8006e4a <_vfiprintf_r+0x1d6>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	3307      	adds	r3, #7
 8006e06:	f023 0307 	bic.w	r3, r3, #7
 8006e0a:	3308      	adds	r3, #8
 8006e0c:	9303      	str	r3, [sp, #12]
 8006e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e10:	443b      	add	r3, r7
 8006e12:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e14:	e76a      	b.n	8006cec <_vfiprintf_r+0x78>
 8006e16:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e1a:	460c      	mov	r4, r1
 8006e1c:	2001      	movs	r0, #1
 8006e1e:	e7a8      	b.n	8006d72 <_vfiprintf_r+0xfe>
 8006e20:	2300      	movs	r3, #0
 8006e22:	3401      	adds	r4, #1
 8006e24:	9305      	str	r3, [sp, #20]
 8006e26:	4619      	mov	r1, r3
 8006e28:	f04f 0c0a 	mov.w	ip, #10
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e32:	3a30      	subs	r2, #48	@ 0x30
 8006e34:	2a09      	cmp	r2, #9
 8006e36:	d903      	bls.n	8006e40 <_vfiprintf_r+0x1cc>
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d0c6      	beq.n	8006dca <_vfiprintf_r+0x156>
 8006e3c:	9105      	str	r1, [sp, #20]
 8006e3e:	e7c4      	b.n	8006dca <_vfiprintf_r+0x156>
 8006e40:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e44:	4604      	mov	r4, r0
 8006e46:	2301      	movs	r3, #1
 8006e48:	e7f0      	b.n	8006e2c <_vfiprintf_r+0x1b8>
 8006e4a:	ab03      	add	r3, sp, #12
 8006e4c:	9300      	str	r3, [sp, #0]
 8006e4e:	462a      	mov	r2, r5
 8006e50:	4b12      	ldr	r3, [pc, #72]	@ (8006e9c <_vfiprintf_r+0x228>)
 8006e52:	a904      	add	r1, sp, #16
 8006e54:	4630      	mov	r0, r6
 8006e56:	f3af 8000 	nop.w
 8006e5a:	4607      	mov	r7, r0
 8006e5c:	1c78      	adds	r0, r7, #1
 8006e5e:	d1d6      	bne.n	8006e0e <_vfiprintf_r+0x19a>
 8006e60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e62:	07d9      	lsls	r1, r3, #31
 8006e64:	d405      	bmi.n	8006e72 <_vfiprintf_r+0x1fe>
 8006e66:	89ab      	ldrh	r3, [r5, #12]
 8006e68:	059a      	lsls	r2, r3, #22
 8006e6a:	d402      	bmi.n	8006e72 <_vfiprintf_r+0x1fe>
 8006e6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e6e:	f7ff f9a9 	bl	80061c4 <__retarget_lock_release_recursive>
 8006e72:	89ab      	ldrh	r3, [r5, #12]
 8006e74:	065b      	lsls	r3, r3, #25
 8006e76:	f53f af1f 	bmi.w	8006cb8 <_vfiprintf_r+0x44>
 8006e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e7c:	e71e      	b.n	8006cbc <_vfiprintf_r+0x48>
 8006e7e:	ab03      	add	r3, sp, #12
 8006e80:	9300      	str	r3, [sp, #0]
 8006e82:	462a      	mov	r2, r5
 8006e84:	4b05      	ldr	r3, [pc, #20]	@ (8006e9c <_vfiprintf_r+0x228>)
 8006e86:	a904      	add	r1, sp, #16
 8006e88:	4630      	mov	r0, r6
 8006e8a:	f7ff fc8f 	bl	80067ac <_printf_i>
 8006e8e:	e7e4      	b.n	8006e5a <_vfiprintf_r+0x1e6>
 8006e90:	0800733b 	.word	0x0800733b
 8006e94:	08007345 	.word	0x08007345
 8006e98:	00000000 	.word	0x00000000
 8006e9c:	08006c51 	.word	0x08006c51
 8006ea0:	08007341 	.word	0x08007341

08006ea4 <__swbuf_r>:
 8006ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea6:	460e      	mov	r6, r1
 8006ea8:	4614      	mov	r4, r2
 8006eaa:	4605      	mov	r5, r0
 8006eac:	b118      	cbz	r0, 8006eb6 <__swbuf_r+0x12>
 8006eae:	6a03      	ldr	r3, [r0, #32]
 8006eb0:	b90b      	cbnz	r3, 8006eb6 <__swbuf_r+0x12>
 8006eb2:	f7ff f871 	bl	8005f98 <__sinit>
 8006eb6:	69a3      	ldr	r3, [r4, #24]
 8006eb8:	60a3      	str	r3, [r4, #8]
 8006eba:	89a3      	ldrh	r3, [r4, #12]
 8006ebc:	071a      	lsls	r2, r3, #28
 8006ebe:	d501      	bpl.n	8006ec4 <__swbuf_r+0x20>
 8006ec0:	6923      	ldr	r3, [r4, #16]
 8006ec2:	b943      	cbnz	r3, 8006ed6 <__swbuf_r+0x32>
 8006ec4:	4621      	mov	r1, r4
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f000 f82a 	bl	8006f20 <__swsetup_r>
 8006ecc:	b118      	cbz	r0, 8006ed6 <__swbuf_r+0x32>
 8006ece:	f04f 37ff 	mov.w	r7, #4294967295
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	6922      	ldr	r2, [r4, #16]
 8006eda:	1a98      	subs	r0, r3, r2
 8006edc:	6963      	ldr	r3, [r4, #20]
 8006ede:	b2f6      	uxtb	r6, r6
 8006ee0:	4283      	cmp	r3, r0
 8006ee2:	4637      	mov	r7, r6
 8006ee4:	dc05      	bgt.n	8006ef2 <__swbuf_r+0x4e>
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	4628      	mov	r0, r5
 8006eea:	f7ff fe01 	bl	8006af0 <_fflush_r>
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	d1ed      	bne.n	8006ece <__swbuf_r+0x2a>
 8006ef2:	68a3      	ldr	r3, [r4, #8]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	60a3      	str	r3, [r4, #8]
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	6022      	str	r2, [r4, #0]
 8006efe:	701e      	strb	r6, [r3, #0]
 8006f00:	6962      	ldr	r2, [r4, #20]
 8006f02:	1c43      	adds	r3, r0, #1
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d004      	beq.n	8006f12 <__swbuf_r+0x6e>
 8006f08:	89a3      	ldrh	r3, [r4, #12]
 8006f0a:	07db      	lsls	r3, r3, #31
 8006f0c:	d5e1      	bpl.n	8006ed2 <__swbuf_r+0x2e>
 8006f0e:	2e0a      	cmp	r6, #10
 8006f10:	d1df      	bne.n	8006ed2 <__swbuf_r+0x2e>
 8006f12:	4621      	mov	r1, r4
 8006f14:	4628      	mov	r0, r5
 8006f16:	f7ff fdeb 	bl	8006af0 <_fflush_r>
 8006f1a:	2800      	cmp	r0, #0
 8006f1c:	d0d9      	beq.n	8006ed2 <__swbuf_r+0x2e>
 8006f1e:	e7d6      	b.n	8006ece <__swbuf_r+0x2a>

08006f20 <__swsetup_r>:
 8006f20:	b538      	push	{r3, r4, r5, lr}
 8006f22:	4b29      	ldr	r3, [pc, #164]	@ (8006fc8 <__swsetup_r+0xa8>)
 8006f24:	4605      	mov	r5, r0
 8006f26:	6818      	ldr	r0, [r3, #0]
 8006f28:	460c      	mov	r4, r1
 8006f2a:	b118      	cbz	r0, 8006f34 <__swsetup_r+0x14>
 8006f2c:	6a03      	ldr	r3, [r0, #32]
 8006f2e:	b90b      	cbnz	r3, 8006f34 <__swsetup_r+0x14>
 8006f30:	f7ff f832 	bl	8005f98 <__sinit>
 8006f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f38:	0719      	lsls	r1, r3, #28
 8006f3a:	d422      	bmi.n	8006f82 <__swsetup_r+0x62>
 8006f3c:	06da      	lsls	r2, r3, #27
 8006f3e:	d407      	bmi.n	8006f50 <__swsetup_r+0x30>
 8006f40:	2209      	movs	r2, #9
 8006f42:	602a      	str	r2, [r5, #0]
 8006f44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f48:	81a3      	strh	r3, [r4, #12]
 8006f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f4e:	e033      	b.n	8006fb8 <__swsetup_r+0x98>
 8006f50:	0758      	lsls	r0, r3, #29
 8006f52:	d512      	bpl.n	8006f7a <__swsetup_r+0x5a>
 8006f54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f56:	b141      	cbz	r1, 8006f6a <__swsetup_r+0x4a>
 8006f58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f5c:	4299      	cmp	r1, r3
 8006f5e:	d002      	beq.n	8006f66 <__swsetup_r+0x46>
 8006f60:	4628      	mov	r0, r5
 8006f62:	f7ff f95d 	bl	8006220 <_free_r>
 8006f66:	2300      	movs	r3, #0
 8006f68:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f70:	81a3      	strh	r3, [r4, #12]
 8006f72:	2300      	movs	r3, #0
 8006f74:	6063      	str	r3, [r4, #4]
 8006f76:	6923      	ldr	r3, [r4, #16]
 8006f78:	6023      	str	r3, [r4, #0]
 8006f7a:	89a3      	ldrh	r3, [r4, #12]
 8006f7c:	f043 0308 	orr.w	r3, r3, #8
 8006f80:	81a3      	strh	r3, [r4, #12]
 8006f82:	6923      	ldr	r3, [r4, #16]
 8006f84:	b94b      	cbnz	r3, 8006f9a <__swsetup_r+0x7a>
 8006f86:	89a3      	ldrh	r3, [r4, #12]
 8006f88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f90:	d003      	beq.n	8006f9a <__swsetup_r+0x7a>
 8006f92:	4621      	mov	r1, r4
 8006f94:	4628      	mov	r0, r5
 8006f96:	f000 f88b 	bl	80070b0 <__smakebuf_r>
 8006f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9e:	f013 0201 	ands.w	r2, r3, #1
 8006fa2:	d00a      	beq.n	8006fba <__swsetup_r+0x9a>
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	60a2      	str	r2, [r4, #8]
 8006fa8:	6962      	ldr	r2, [r4, #20]
 8006faa:	4252      	negs	r2, r2
 8006fac:	61a2      	str	r2, [r4, #24]
 8006fae:	6922      	ldr	r2, [r4, #16]
 8006fb0:	b942      	cbnz	r2, 8006fc4 <__swsetup_r+0xa4>
 8006fb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006fb6:	d1c5      	bne.n	8006f44 <__swsetup_r+0x24>
 8006fb8:	bd38      	pop	{r3, r4, r5, pc}
 8006fba:	0799      	lsls	r1, r3, #30
 8006fbc:	bf58      	it	pl
 8006fbe:	6962      	ldrpl	r2, [r4, #20]
 8006fc0:	60a2      	str	r2, [r4, #8]
 8006fc2:	e7f4      	b.n	8006fae <__swsetup_r+0x8e>
 8006fc4:	2000      	movs	r0, #0
 8006fc6:	e7f7      	b.n	8006fb8 <__swsetup_r+0x98>
 8006fc8:	2000001c 	.word	0x2000001c

08006fcc <_raise_r>:
 8006fcc:	291f      	cmp	r1, #31
 8006fce:	b538      	push	{r3, r4, r5, lr}
 8006fd0:	4605      	mov	r5, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	d904      	bls.n	8006fe0 <_raise_r+0x14>
 8006fd6:	2316      	movs	r3, #22
 8006fd8:	6003      	str	r3, [r0, #0]
 8006fda:	f04f 30ff 	mov.w	r0, #4294967295
 8006fde:	bd38      	pop	{r3, r4, r5, pc}
 8006fe0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006fe2:	b112      	cbz	r2, 8006fea <_raise_r+0x1e>
 8006fe4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006fe8:	b94b      	cbnz	r3, 8006ffe <_raise_r+0x32>
 8006fea:	4628      	mov	r0, r5
 8006fec:	f000 f830 	bl	8007050 <_getpid_r>
 8006ff0:	4622      	mov	r2, r4
 8006ff2:	4601      	mov	r1, r0
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ffa:	f000 b817 	b.w	800702c <_kill_r>
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d00a      	beq.n	8007018 <_raise_r+0x4c>
 8007002:	1c59      	adds	r1, r3, #1
 8007004:	d103      	bne.n	800700e <_raise_r+0x42>
 8007006:	2316      	movs	r3, #22
 8007008:	6003      	str	r3, [r0, #0]
 800700a:	2001      	movs	r0, #1
 800700c:	e7e7      	b.n	8006fde <_raise_r+0x12>
 800700e:	2100      	movs	r1, #0
 8007010:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007014:	4620      	mov	r0, r4
 8007016:	4798      	blx	r3
 8007018:	2000      	movs	r0, #0
 800701a:	e7e0      	b.n	8006fde <_raise_r+0x12>

0800701c <raise>:
 800701c:	4b02      	ldr	r3, [pc, #8]	@ (8007028 <raise+0xc>)
 800701e:	4601      	mov	r1, r0
 8007020:	6818      	ldr	r0, [r3, #0]
 8007022:	f7ff bfd3 	b.w	8006fcc <_raise_r>
 8007026:	bf00      	nop
 8007028:	2000001c 	.word	0x2000001c

0800702c <_kill_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4d07      	ldr	r5, [pc, #28]	@ (800704c <_kill_r+0x20>)
 8007030:	2300      	movs	r3, #0
 8007032:	4604      	mov	r4, r0
 8007034:	4608      	mov	r0, r1
 8007036:	4611      	mov	r1, r2
 8007038:	602b      	str	r3, [r5, #0]
 800703a:	f7f9 ff1d 	bl	8000e78 <_kill>
 800703e:	1c43      	adds	r3, r0, #1
 8007040:	d102      	bne.n	8007048 <_kill_r+0x1c>
 8007042:	682b      	ldr	r3, [r5, #0]
 8007044:	b103      	cbz	r3, 8007048 <_kill_r+0x1c>
 8007046:	6023      	str	r3, [r4, #0]
 8007048:	bd38      	pop	{r3, r4, r5, pc}
 800704a:	bf00      	nop
 800704c:	20013090 	.word	0x20013090

08007050 <_getpid_r>:
 8007050:	f7f9 bf0a 	b.w	8000e68 <_getpid>

08007054 <_malloc_usable_size_r>:
 8007054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007058:	1f18      	subs	r0, r3, #4
 800705a:	2b00      	cmp	r3, #0
 800705c:	bfbc      	itt	lt
 800705e:	580b      	ldrlt	r3, [r1, r0]
 8007060:	18c0      	addlt	r0, r0, r3
 8007062:	4770      	bx	lr

08007064 <__swhatbuf_r>:
 8007064:	b570      	push	{r4, r5, r6, lr}
 8007066:	460c      	mov	r4, r1
 8007068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800706c:	2900      	cmp	r1, #0
 800706e:	b096      	sub	sp, #88	@ 0x58
 8007070:	4615      	mov	r5, r2
 8007072:	461e      	mov	r6, r3
 8007074:	da0d      	bge.n	8007092 <__swhatbuf_r+0x2e>
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800707c:	f04f 0100 	mov.w	r1, #0
 8007080:	bf14      	ite	ne
 8007082:	2340      	movne	r3, #64	@ 0x40
 8007084:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007088:	2000      	movs	r0, #0
 800708a:	6031      	str	r1, [r6, #0]
 800708c:	602b      	str	r3, [r5, #0]
 800708e:	b016      	add	sp, #88	@ 0x58
 8007090:	bd70      	pop	{r4, r5, r6, pc}
 8007092:	466a      	mov	r2, sp
 8007094:	f000 f848 	bl	8007128 <_fstat_r>
 8007098:	2800      	cmp	r0, #0
 800709a:	dbec      	blt.n	8007076 <__swhatbuf_r+0x12>
 800709c:	9901      	ldr	r1, [sp, #4]
 800709e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070a6:	4259      	negs	r1, r3
 80070a8:	4159      	adcs	r1, r3
 80070aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070ae:	e7eb      	b.n	8007088 <__swhatbuf_r+0x24>

080070b0 <__smakebuf_r>:
 80070b0:	898b      	ldrh	r3, [r1, #12]
 80070b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070b4:	079d      	lsls	r5, r3, #30
 80070b6:	4606      	mov	r6, r0
 80070b8:	460c      	mov	r4, r1
 80070ba:	d507      	bpl.n	80070cc <__smakebuf_r+0x1c>
 80070bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	6123      	str	r3, [r4, #16]
 80070c4:	2301      	movs	r3, #1
 80070c6:	6163      	str	r3, [r4, #20]
 80070c8:	b003      	add	sp, #12
 80070ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070cc:	ab01      	add	r3, sp, #4
 80070ce:	466a      	mov	r2, sp
 80070d0:	f7ff ffc8 	bl	8007064 <__swhatbuf_r>
 80070d4:	9f00      	ldr	r7, [sp, #0]
 80070d6:	4605      	mov	r5, r0
 80070d8:	4639      	mov	r1, r7
 80070da:	4630      	mov	r0, r6
 80070dc:	f7ff f914 	bl	8006308 <_malloc_r>
 80070e0:	b948      	cbnz	r0, 80070f6 <__smakebuf_r+0x46>
 80070e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070e6:	059a      	lsls	r2, r3, #22
 80070e8:	d4ee      	bmi.n	80070c8 <__smakebuf_r+0x18>
 80070ea:	f023 0303 	bic.w	r3, r3, #3
 80070ee:	f043 0302 	orr.w	r3, r3, #2
 80070f2:	81a3      	strh	r3, [r4, #12]
 80070f4:	e7e2      	b.n	80070bc <__smakebuf_r+0xc>
 80070f6:	89a3      	ldrh	r3, [r4, #12]
 80070f8:	6020      	str	r0, [r4, #0]
 80070fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070fe:	81a3      	strh	r3, [r4, #12]
 8007100:	9b01      	ldr	r3, [sp, #4]
 8007102:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007106:	b15b      	cbz	r3, 8007120 <__smakebuf_r+0x70>
 8007108:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800710c:	4630      	mov	r0, r6
 800710e:	f000 f81d 	bl	800714c <_isatty_r>
 8007112:	b128      	cbz	r0, 8007120 <__smakebuf_r+0x70>
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	f043 0301 	orr.w	r3, r3, #1
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	89a3      	ldrh	r3, [r4, #12]
 8007122:	431d      	orrs	r5, r3
 8007124:	81a5      	strh	r5, [r4, #12]
 8007126:	e7cf      	b.n	80070c8 <__smakebuf_r+0x18>

08007128 <_fstat_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	4d07      	ldr	r5, [pc, #28]	@ (8007148 <_fstat_r+0x20>)
 800712c:	2300      	movs	r3, #0
 800712e:	4604      	mov	r4, r0
 8007130:	4608      	mov	r0, r1
 8007132:	4611      	mov	r1, r2
 8007134:	602b      	str	r3, [r5, #0]
 8007136:	f7f9 feff 	bl	8000f38 <_fstat>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	d102      	bne.n	8007144 <_fstat_r+0x1c>
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	b103      	cbz	r3, 8007144 <_fstat_r+0x1c>
 8007142:	6023      	str	r3, [r4, #0]
 8007144:	bd38      	pop	{r3, r4, r5, pc}
 8007146:	bf00      	nop
 8007148:	20013090 	.word	0x20013090

0800714c <_isatty_r>:
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	4d06      	ldr	r5, [pc, #24]	@ (8007168 <_isatty_r+0x1c>)
 8007150:	2300      	movs	r3, #0
 8007152:	4604      	mov	r4, r0
 8007154:	4608      	mov	r0, r1
 8007156:	602b      	str	r3, [r5, #0]
 8007158:	f7f9 fefe 	bl	8000f58 <_isatty>
 800715c:	1c43      	adds	r3, r0, #1
 800715e:	d102      	bne.n	8007166 <_isatty_r+0x1a>
 8007160:	682b      	ldr	r3, [r5, #0]
 8007162:	b103      	cbz	r3, 8007166 <_isatty_r+0x1a>
 8007164:	6023      	str	r3, [r4, #0]
 8007166:	bd38      	pop	{r3, r4, r5, pc}
 8007168:	20013090 	.word	0x20013090

0800716c <_init>:
 800716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716e:	bf00      	nop
 8007170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007172:	bc08      	pop	{r3}
 8007174:	469e      	mov	lr, r3
 8007176:	4770      	bx	lr

08007178 <_fini>:
 8007178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800717a:	bf00      	nop
 800717c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800717e:	bc08      	pop	{r3}
 8007180:	469e      	mov	lr, r3
 8007182:	4770      	bx	lr
