#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a4293cbd800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a4293cbb390 .scope package, "mrv32_pkg" "mrv32_pkg" 3 22;
 .timescale 0 0;
P_0x5a4293ce8900 .param/l "ADDR_WIDTH" 1 3 78, +C4<00000000000000000000000000010100>;
P_0x5a4293ce8940 .param/l "ALU_ADD" 1 3 42, C4<0000>;
P_0x5a4293ce8980 .param/l "ALU_AND" 1 3 44, C4<0010>;
P_0x5a4293ce89c0 .param/l "ALU_OR" 1 3 45, C4<0011>;
P_0x5a4293ce8a00 .param/l "ALU_SLL" 1 3 47, C4<0101>;
P_0x5a4293ce8a40 .param/l "ALU_SLT" 1 3 50, C4<1000>;
P_0x5a4293ce8a80 .param/l "ALU_SLTU" 1 3 51, C4<1001>;
P_0x5a4293ce8ac0 .param/l "ALU_SRA" 1 3 49, C4<0111>;
P_0x5a4293ce8b00 .param/l "ALU_SRL" 1 3 48, C4<0110>;
P_0x5a4293ce8b40 .param/l "ALU_SUB" 1 3 43, C4<0001>;
P_0x5a4293ce8b80 .param/l "ALU_XOR" 1 3 46, C4<0100>;
P_0x5a4293ce8bc0 .param/l "BR_ALWAYS" 1 3 65, C4<01>;
P_0x5a4293ce8c00 .param/l "BR_EQLT" 1 3 66, C4<10>;
P_0x5a4293ce8c40 .param/l "BR_NONE" 1 3 64, C4<00>;
P_0x5a4293ce8c80 .param/l "BR_NQLT" 1 3 67, C4<11>;
P_0x5a4293ce8cc0 .param/l "IMM_B" 1 3 59, C4<010>;
P_0x5a4293ce8d00 .param/l "IMM_I" 1 3 57, C4<000>;
P_0x5a4293ce8d40 .param/l "IMM_J" 1 3 61, C4<100>;
P_0x5a4293ce8d80 .param/l "IMM_S" 1 3 58, C4<001>;
P_0x5a4293ce8dc0 .param/l "IMM_U" 1 3 60, C4<011>;
P_0x5a4293ce8e00 .param/l "MEM_BYTES" 1 3 77, +C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x5a4293ce8e40 .param/l "OPCODE_AUIPC" 1 3 28, C4<0010111>;
P_0x5a4293ce8e80 .param/l "OPCODE_BTYPE" 1 3 31, C4<1100011>;
P_0x5a4293ce8ec0 .param/l "OPCODE_ITYPE" 1 3 34, C4<0010011>;
P_0x5a4293ce8f00 .param/l "OPCODE_JAL" 1 3 29, C4<1101111>;
P_0x5a4293ce8f40 .param/l "OPCODE_JALR" 1 3 30, C4<1100111>;
P_0x5a4293ce8f80 .param/l "OPCODE_LOAD" 1 3 32, C4<0000011>;
P_0x5a4293ce8fc0 .param/l "OPCODE_LUI" 1 3 27, C4<0110111>;
P_0x5a4293ce9000 .param/l "OPCODE_RTYPE" 1 3 35, C4<0110011>;
P_0x5a4293ce9040 .param/l "OPCODE_STYPE" 1 3 33, C4<0100011>;
P_0x5a4293ce9080 .param/l "OPCODE_SYSTEM" 1 3 36, C4<1110011>;
P_0x5a4293ce90c0 .param/l "REGADDR" 1 3 84, C4<00000000000000000000000000000101>;
P_0x5a4293ce9100 .param/l "WSTRB_B" 1 3 73, C4<0001>;
P_0x5a4293ce9140 .param/l "WSTRB_H" 1 3 74, C4<0011>;
P_0x5a4293ce9180 .param/l "WSTRB_NONE" 1 3 72, C4<0000>;
P_0x5a4293ce91c0 .param/l "WSTRB_W" 1 3 75, C4<1111>;
P_0x5a4293ce9200 .param/l "XLEN" 1 3 83, C4<00000000000000000000000000100000>;
S_0x5a4293cbb990 .scope module, "core_tb" "core_tb" 4 1;
 .timescale 0 0;
P_0x5a4293c0f530 .param/l "MAX_CYCLES" 1 4 9, +C4<00000000000000000000000111110100>;
P_0x5a4293c0f570 .param/l "RD_LATENCY" 1 4 8, +C4<00000000000000000000000000000010>;
v0x5a4293d08de0_0 .net "a_addr", 19 0, L_0x5a4293d19cb0;  1 drivers
v0x5a4293d08ec0_0 .net "a_rdata", 31 0, v0x5a4293d07be0_0;  1 drivers
v0x5a4293d08f80_0 .net "a_rvalid", 0 0, v0x5a4293d07cd0_0;  1 drivers
v0x5a4293d09020_0 .net "a_valid", 0 0, v0x5a4293cf9410_0;  1 drivers
L_0x752b3286e018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a4293d090c0_0 .net "a_wdata", 31 0, L_0x752b3286e018;  1 drivers
L_0x752b3286e060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a4293d09160_0 .net "a_wstrb", 3 0, L_0x752b3286e060;  1 drivers
v0x5a4293d09220_0 .net "b_addr", 19 0, L_0x5a4293d209b0;  1 drivers
v0x5a4293d092e0_0 .net "b_rdata", 31 0, v0x5a4293d08340_0;  1 drivers
v0x5a4293d093a0_0 .net "b_rvalid", 0 0, v0x5a4293d08450_0;  1 drivers
v0x5a4293d094d0_0 .net "b_valid", 0 0, v0x5a4293cfb150_0;  1 drivers
v0x5a4293d09570_0 .net "b_wdata", 31 0, v0x5a4293cfb210_0;  1 drivers
v0x5a4293d09630_0 .net "b_wstrb", 3 0, v0x5a4293cfb2f0_0;  1 drivers
v0x5a4293d096f0_0 .var "clk", 0 0;
v0x5a4293d09790_0 .var/i "cycle", 31 0;
v0x5a4293d09870_0 .var "rst_n", 0 0;
v0x5a4293d099a0_0 .var/2u "trace_retire", 0 0;
v0x5a4293d09a60_0 .net "unsupported_instr", 0 0, L_0x5a4293c3e7c0;  1 drivers
E_0x5a4293c53a20 .event anyedge, v0x5a4293cf9e40_0;
S_0x5a4293cbbe30 .scope begin, "$unm_blk_103" "$unm_blk_103" 4 135, 4 135 0, S_0x5a4293cbb990;
 .timescale 0 0;
v0x5a4293cd4730_0 .var/s "_ivl_0", 31 0;
v0x5a4293cd4dd0_0 .var/str "prog";
S_0x5a4293cbc310 .scope module, "core" "mrv32_core" 4 86, 5 29 0, S_0x5a4293cbb990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /OUTPUT 1 "b_valid";
    .port_info 9 /OUTPUT 20 "b_addr";
    .port_info 10 /OUTPUT 32 "b_wdata";
    .port_info 11 /OUTPUT 4 "b_wstrb";
    .port_info 12 /INPUT 32 "b_rdata";
    .port_info 13 /INPUT 1 "b_rvalid";
    .port_info 14 /OUTPUT 1 "unsupported_instr";
L_0x5a4293bfd610 .functor NOT 1, v0x5a4293cf8c90_0, C4<0>, C4<0>, C4<0>;
L_0x5a4293bc2700 .functor AND 1, L_0x5a4293d19f20, L_0x5a4293bfd610, C4<1>, C4<1>;
L_0x5a4293bc2580 .functor OR 1, v0x5a4293cf85f0_0, v0x5a4293cf86b0_0, C4<0>, C4<0>;
L_0x5a4293c3e7c0 .functor AND 1, v0x5a4293cf8c90_0, L_0x5a4293d19f20, C4<1>, C4<1>;
L_0x5a4293d1e5c0 .functor AND 1, L_0x5a4293d200f0, L_0x5a4293d20aa0, C4<1>, C4<1>;
L_0x5a4293d20e60 .functor OR 1, L_0x5a4293d20be0, v0x5a4293cfb870_0, C4<0>, C4<0>;
L_0x5a4293d20f10 .functor AND 1, L_0x5a4293d1fa30, L_0x5a4293d20e60, C4<1>, C4<1>;
L_0x752b3286e3c0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5a4293d224d0 .functor AND 32, L_0x5a4293d22140, L_0x752b3286e3c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5a4293d00310_0 .net/2u *"_ivl_118", 31 0, L_0x752b3286e3c0;  1 drivers
v0x5a4293d00410_0 .net *"_ivl_120", 31 0, L_0x5a4293d224d0;  1 drivers
v0x5a4293d004f0_0 .net *"_ivl_122", 31 0, L_0x5a4293d225e0;  1 drivers
v0x5a4293d005e0_0 .net *"_ivl_6", 0 0, L_0x5a4293bfd610;  1 drivers
v0x5a4293d006c0_0 .net *"_ivl_85", 0 0, L_0x5a4293d20aa0;  1 drivers
v0x5a4293d00780_0 .net *"_ivl_89", 0 0, L_0x5a4293d20be0;  1 drivers
v0x5a4293d00840_0 .net *"_ivl_90", 0 0, L_0x5a4293d20e60;  1 drivers
v0x5a4293d00920_0 .net "a_addr", 19 0, L_0x5a4293d19cb0;  alias, 1 drivers
v0x5a4293d009e0_0 .net "a_rdata", 31 0, v0x5a4293d07be0_0;  alias, 1 drivers
v0x5a4293d00ab0_0 .net "a_rvalid", 0 0, v0x5a4293d07cd0_0;  alias, 1 drivers
v0x5a4293d00b80_0 .net "a_valid", 0 0, v0x5a4293cf9410_0;  alias, 1 drivers
v0x5a4293d00c50_0 .net "a_wdata", 31 0, L_0x752b3286e018;  alias, 1 drivers
v0x5a4293d00d20_0 .net "a_wstrb", 3 0, L_0x752b3286e060;  alias, 1 drivers
v0x5a4293d00df0_0 .net "alu_result", 31 0, v0x5a4293cfccd0_0;  1 drivers
v0x5a4293d00ec0_0 .net "alu_result_mem", 31 0, L_0x5a4293d20480;  1 drivers
v0x5a4293d00f60_0 .net "alu_result_wb", 31 0, L_0x5a4293d22140;  1 drivers
v0x5a4293d01000_0 .net "aluop", 3 0, v0x5a4293cf7af0_0;  1 drivers
v0x5a4293d011e0_0 .net "aluop_ex", 3 0, L_0x5a4293d1e630;  1 drivers
v0x5a4293d012b0_0 .net "alusrc", 0 0, v0x5a4293cf7bd0_0;  1 drivers
v0x5a4293d01380_0 .net "alusrc_ex", 0 0, L_0x5a4293d1e720;  1 drivers
v0x5a4293d01420_0 .net "b_addr", 19 0, L_0x5a4293d209b0;  alias, 1 drivers
v0x5a4293d014f0_0 .net "b_rdata", 31 0, v0x5a4293d08340_0;  alias, 1 drivers
v0x5a4293d015c0_0 .net "b_rvalid", 0 0, v0x5a4293d08450_0;  alias, 1 drivers
v0x5a4293d01690_0 .net "b_valid", 0 0, v0x5a4293cfb150_0;  alias, 1 drivers
v0x5a4293d01760_0 .net "b_wdata", 31 0, v0x5a4293cfb210_0;  alias, 1 drivers
v0x5a4293d01830_0 .net "b_wstrb", 3 0, v0x5a4293cfb2f0_0;  alias, 1 drivers
v0x5a4293d01900_0 .net "br_sel", 1 0, v0x5a4293cf7c90_0;  1 drivers
v0x5a4293d019d0_0 .net "br_sel_ex", 1 0, L_0x5a4293d1de50;  1 drivers
v0x5a4293d01a70_0 .net "br_sel_mem", 1 0, L_0x5a4293d1f2e0;  1 drivers
v0x5a4293d01b40_0 .net "clk", 0 0, v0x5a4293d096f0_0;  1 drivers
v0x5a4293d01be0_0 .net "imm", 31 0, L_0x5a4293d1dae0;  1 drivers
v0x5a4293d01cd0_0 .net "imm_ex", 31 0, L_0x5a4293d1eea0;  1 drivers
v0x5a4293d01d90_0 .net "imm_mem", 31 0, L_0x5a4293d1f8a0;  1 drivers
v0x5a4293d02080_0 .net "imm_wb", 31 0, L_0x5a4293d21740;  1 drivers
v0x5a4293d02140_0 .net "instr", 31 0, L_0x5a4293d19de0;  1 drivers
v0x5a4293d02230_0 .net "instr_accept", 0 0, v0x5a4293cff3b0_0;  1 drivers
v0x5a4293d02320_0 .net "instr_if", 31 0, v0x5a4293cf97a0_0;  1 drivers
v0x5a4293d023e0_0 .net "instr_valid_decode", 0 0, L_0x5a4293bc2700;  1 drivers
v0x5a4293d02480_0 .net "instr_valid_ex", 0 0, L_0x5a4293d1e1f0;  1 drivers
v0x5a4293d02540_0 .net "instr_valid_fetch", 0 0, v0x5a4293cf9a20_0;  1 drivers
v0x5a4293d025e0_0 .net "instr_valid_mem", 0 0, L_0x5a4293d1fa30;  1 drivers
v0x5a4293d02680_0 .net "instr_valid_wb", 0 0, L_0x5a4293d21a50;  1 drivers
v0x5a4293d02750_0 .net "is_auipc", 0 0, v0x5a4293cf8310_0;  1 drivers
v0x5a4293d02820_0 .net "is_auipc_ex", 0 0, L_0x5a4293d1dfe0;  1 drivers
v0x5a4293d028c0_0 .net "is_auipc_mem", 0 0, L_0x5a4293d1f590;  1 drivers
v0x5a4293d02960_0 .net "is_auipc_wb", 0 0, L_0x5a4293d21360;  1 drivers
v0x5a4293d02a30_0 .net "is_jalr", 0 0, v0x5a4293cf83b0_0;  1 drivers
v0x5a4293d02b00_0 .net "is_jalr_ex", 0 0, L_0x5a4293d1def0;  1 drivers
v0x5a4293d02ba0_0 .net "is_jalr_mem", 0 0, L_0x5a4293d1f3d0;  1 drivers
v0x5a4293d02c40_0 .net "is_jalr_wb", 0 0, L_0x5a4293d21110;  1 drivers
v0x5a4293d02d00_0 .net "is_lui", 0 0, v0x5a4293cf8470_0;  1 drivers
v0x5a4293d02dd0_0 .net "is_lui_ex", 0 0, L_0x5a4293d1ebf0;  1 drivers
v0x5a4293d02e70_0 .net "is_lui_mem", 0 0, L_0x5a4293d202b0;  1 drivers
v0x5a4293d02f30_0 .net "is_lui_wb", 0 0, L_0x5a4293d21eb0;  1 drivers
v0x5a4293d03000_0 .net "iv_if_id", 0 0, L_0x5a4293d19f20;  1 drivers
v0x5a4293d030a0_0 .net "jal_target", 31 0, L_0x5a4293d226f0;  1 drivers
v0x5a4293d03190_0 .net "load_data", 31 0, v0x5a4293cfb5f0_0;  1 drivers
v0x5a4293d03260_0 .net "load_data_wb", 31 0, L_0x5a4293d22230;  1 drivers
v0x5a4293d03330_0 .net "load_unsigned", 0 0, v0x5a4293cf8530_0;  1 drivers
v0x5a4293d03400_0 .net "load_unsigned_ex", 0 0, L_0x5a4293d1e2e0;  1 drivers
v0x5a4293d034a0_0 .net "load_unsigned_mem", 0 0, L_0x5a4293d1fad0;  1 drivers
v0x5a4293d03570_0 .net "lsu_done", 0 0, v0x5a4293cfb870_0;  1 drivers
v0x5a4293d03640_0 .net "mem_ren", 0 0, v0x5a4293cf85f0_0;  1 drivers
v0x5a4293d03710_0 .net "mem_ren_ex", 0 0, L_0x5a4293d1e840;  1 drivers
v0x5a4293d037b0_0 .net "mem_ren_mem", 0 0, L_0x5a4293d1fd10;  1 drivers
v0x5a4293d03880_0 .net "mem_ren_wb", 0 0, L_0x5a4293d217e0;  1 drivers
v0x5a4293d03950_0 .net "mem_valid", 0 0, L_0x5a4293bc2580;  1 drivers
v0x5a4293d039f0_0 .net "mem_valid_ex", 0 0, L_0x5a4293d1eb50;  1 drivers
v0x5a4293d03a90_0 .net "mem_valid_mem", 0 0, L_0x5a4293d200f0;  1 drivers
v0x5a4293d03b60_0 .net "mem_wen", 0 0, v0x5a4293cf86b0_0;  1 drivers
v0x5a4293d03c30_0 .net "mem_wen_ex", 0 0, L_0x5a4293d1e8e0;  1 drivers
v0x5a4293d03cd0_0 .net "mem_wen_mem", 0 0, L_0x5a4293d1ff10;  1 drivers
v0x5a4293d03da0_0 .net "mem_wstrb", 3 0, v0x5a4293cf8770_0;  1 drivers
v0x5a4293d03e70_0 .net "mem_wstrb_ex", 3 0, L_0x5a4293d1ea10;  1 drivers
v0x5a4293d03f10_0 .net "mem_wstrb_mem", 3 0, L_0x5a4293d20000;  1 drivers
v0x5a4293d03fe0_0 .net "op2", 31 0, L_0x5a4293d1eff0;  1 drivers
v0x5a4293d040b0_0 .net "pc_ex", 31 0, L_0x5a4293d1e0c0;  1 drivers
v0x5a4293d04150_0 .net "pc_id", 31 0, L_0x5a4293d19e80;  1 drivers
v0x5a4293d04210_0 .net "pc_if", 31 0, v0x5a4293cf9ba0_0;  1 drivers
v0x5a4293d04300_0 .net "pc_mem", 31 0, L_0x5a4293d1f800;  1 drivers
v0x5a4293d043c0_0 .net "pc_next", 31 0, v0x5a4293cff9d0_0;  1 drivers
v0x5a4293d044d0_0 .net "pc_wb", 31 0, L_0x5a4293d21450;  1 drivers
v0x5a4293d04590_0 .net "rd_addr", 4 0, L_0x5a4293d1a0f0;  1 drivers
v0x5a4293d04660_0 .net "rd_addr_ex", 4 0, L_0x5a4293d1e520;  1 drivers
v0x5a4293d04720_0 .net "rd_addr_mem", 4 0, L_0x5a4293d1fc70;  1 drivers
v0x5a4293d04800_0 .net "rd_addr_wb", 4 0, L_0x5a4293d21b40;  1 drivers
v0x5a4293d048f0_0 .var "reg_ex_mem", 147 0;
v0x5a4293d049b0_0 .var "reg_id_ex", 98 0;
v0x5a4293d04a90_0 .var "reg_if_id", 64 0;
v0x5a4293d04b70_0 .var "reg_mem_wb", 139 0;
v0x5a4293d04c50_0 .net "reg_wen", 0 0, v0x5a4293cf8a10_0;  1 drivers
v0x5a4293d04d20_0 .net "reg_wen_ex", 0 0, L_0x5a4293d1eab0;  1 drivers
v0x5a4293d04dc0_0 .net "reg_wen_mem", 0 0, L_0x5a4293d20210;  1 drivers
v0x5a4293d04e80_0 .net "reg_wen_wb", 0 0, L_0x5a4293d21dc0;  1 drivers
v0x5a4293d04f50_0 .net "rf_waddr", 4 0, v0x5a4293cffc10_0;  1 drivers
v0x5a4293d05040_0 .net "rf_wdata", 31 0, v0x5a4293cffd00_0;  1 drivers
v0x5a4293d05150_0 .net "rf_wen", 0 0, v0x5a4293cffdd0_0;  1 drivers
v0x5a4293d05240_0 .net "rs1_addr", 4 0, L_0x5a4293d1a230;  1 drivers
v0x5a4293d05300_0 .net "rs1_addr_ex", 4 0, L_0x5a4293d1e380;  1 drivers
v0x5a4293d053a0_0 .net "rs1_data", 31 0, v0x5a4293cfe8d0_0;  1 drivers
v0x5a4293d05490_0 .net "rs2_addr", 4 0, L_0x5a4293d1a2d0;  1 drivers
v0x5a4293d05550_0 .net "rs2_addr_ex", 4 0, L_0x5a4293d1e480;  1 drivers
v0x5a4293d055f0_0 .net "rs2_data", 31 0, v0x5a4293cfea50_0;  1 drivers
v0x5a4293d056c0_0 .net "rs2_mem", 31 0, L_0x5a4293d1f630;  1 drivers
v0x5a4293d05790_0 .net "rst_n", 0 0, v0x5a4293d09870_0;  1 drivers
v0x5a4293d05830_0 .net "stall", 0 0, L_0x5a4293d1e5c0;  1 drivers
v0x5a4293d058d0_0 .net "take_branch", 0 0, v0x5a4293cfd5a0_0;  1 drivers
v0x5a4293d059a0_0 .net "take_branch_wb", 0 0, L_0x5a4293d21020;  1 drivers
v0x5a4293d05a70_0 .net "true_instr_valid", 0 0, L_0x5a4293d20f10;  1 drivers
v0x5a4293d05b10_0 .net "unsupported", 0 0, v0x5a4293cf8c90_0;  1 drivers
v0x5a4293d05be0_0 .net "unsupported_instr", 0 0, L_0x5a4293c3e7c0;  alias, 1 drivers
E_0x5a4293c553f0 .event posedge, v0x5a4293cf96e0_0;
L_0x5a4293d19de0 .part v0x5a4293d04a90_0, 33, 32;
L_0x5a4293d19e80 .part v0x5a4293d04a90_0, 1, 32;
L_0x5a4293d19f20 .part v0x5a4293d04a90_0, 0, 1;
L_0x5a4293d1de50 .part v0x5a4293d049b0_0, 97, 2;
L_0x5a4293d1def0 .part v0x5a4293d049b0_0, 96, 1;
L_0x5a4293d1dfe0 .part v0x5a4293d049b0_0, 95, 1;
L_0x5a4293d1e0c0 .part v0x5a4293d049b0_0, 63, 32;
L_0x5a4293d1e1f0 .part v0x5a4293d049b0_0, 62, 1;
L_0x5a4293d1e2e0 .part v0x5a4293d049b0_0, 61, 1;
L_0x5a4293d1e380 .part v0x5a4293d049b0_0, 56, 5;
L_0x5a4293d1e480 .part v0x5a4293d049b0_0, 51, 5;
L_0x5a4293d1e520 .part v0x5a4293d049b0_0, 46, 5;
L_0x5a4293d1e630 .part v0x5a4293d049b0_0, 42, 4;
L_0x5a4293d1e720 .part v0x5a4293d049b0_0, 41, 1;
L_0x5a4293d1e840 .part v0x5a4293d049b0_0, 40, 1;
L_0x5a4293d1e8e0 .part v0x5a4293d049b0_0, 39, 1;
L_0x5a4293d1ea10 .part v0x5a4293d049b0_0, 35, 4;
L_0x5a4293d1eab0 .part v0x5a4293d049b0_0, 34, 1;
L_0x5a4293d1ebf0 .part v0x5a4293d049b0_0, 33, 1;
L_0x5a4293d1eea0 .part v0x5a4293d049b0_0, 1, 32;
L_0x5a4293d1eb50 .part v0x5a4293d049b0_0, 0, 1;
L_0x5a4293d1eff0 .functor MUXZ 32, v0x5a4293cfea50_0, L_0x5a4293d1eea0, L_0x5a4293d1e720, C4<>;
L_0x5a4293d1f2e0 .part v0x5a4293d048f0_0, 146, 2;
L_0x5a4293d1f3d0 .part v0x5a4293d048f0_0, 145, 1;
L_0x5a4293d1f590 .part v0x5a4293d048f0_0, 144, 1;
L_0x5a4293d1f630 .part v0x5a4293d048f0_0, 112, 32;
L_0x5a4293d1f800 .part v0x5a4293d048f0_0, 80, 32;
L_0x5a4293d1f8a0 .part v0x5a4293d048f0_0, 48, 32;
L_0x5a4293d1fa30 .part v0x5a4293d048f0_0, 47, 1;
L_0x5a4293d1fad0 .part v0x5a4293d048f0_0, 46, 1;
L_0x5a4293d1fc70 .part v0x5a4293d048f0_0, 41, 5;
L_0x5a4293d1fd10 .part v0x5a4293d048f0_0, 40, 1;
L_0x5a4293d1ff10 .part v0x5a4293d048f0_0, 39, 1;
L_0x5a4293d20000 .part v0x5a4293d048f0_0, 35, 4;
L_0x5a4293d20210 .part v0x5a4293d048f0_0, 34, 1;
L_0x5a4293d202b0 .part v0x5a4293d048f0_0, 33, 1;
L_0x5a4293d200f0 .part v0x5a4293d048f0_0, 32, 1;
L_0x5a4293d20480 .part v0x5a4293d048f0_0, 0, 32;
L_0x5a4293d20aa0 .reduce/nor v0x5a4293cfb870_0;
L_0x5a4293d20be0 .reduce/nor L_0x5a4293d200f0;
L_0x5a4293d21020 .part v0x5a4293d04b70_0, 139, 1;
L_0x5a4293d21110 .part v0x5a4293d04b70_0, 138, 1;
L_0x5a4293d21360 .part v0x5a4293d04b70_0, 137, 1;
L_0x5a4293d21450 .part v0x5a4293d04b70_0, 105, 32;
L_0x5a4293d21740 .part v0x5a4293d04b70_0, 73, 32;
L_0x5a4293d217e0 .part v0x5a4293d04b70_0, 72, 1;
L_0x5a4293d21a50 .part v0x5a4293d04b70_0, 71, 1;
L_0x5a4293d21b40 .part v0x5a4293d04b70_0, 66, 5;
L_0x5a4293d21dc0 .part v0x5a4293d04b70_0, 65, 1;
L_0x5a4293d21eb0 .part v0x5a4293d04b70_0, 64, 1;
L_0x5a4293d22140 .part v0x5a4293d04b70_0, 32, 32;
L_0x5a4293d22230 .part v0x5a4293d04b70_0, 0, 32;
L_0x5a4293d225e0 .arith/sum 32, L_0x5a4293d21450, L_0x5a4293d21740;
L_0x5a4293d226f0 .functor MUXZ 32, L_0x5a4293d225e0, L_0x5a4293d224d0, L_0x5a4293d21110, C4<>;
S_0x5a4293cbc910 .scope module, "decode" "mrv32_decode" 5 94, 6 26 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_addr";
    .port_info 2 /OUTPUT 5 "rs2_addr";
    .port_info 3 /OUTPUT 5 "rd_addr";
    .port_info 4 /OUTPUT 4 "aluop";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "mem_ren";
    .port_info 7 /OUTPUT 1 "mem_wen";
    .port_info 8 /OUTPUT 4 "mem_wstrb";
    .port_info 9 /OUTPUT 1 "load_unsigned";
    .port_info 10 /OUTPUT 1 "reg_wen";
    .port_info 11 /OUTPUT 1 "is_lui";
    .port_info 12 /OUTPUT 1 "is_auipc";
    .port_info 13 /OUTPUT 1 "is_jalr";
    .port_info 14 /OUTPUT 2 "br_sel";
    .port_info 15 /OUTPUT 32 "imm";
    .port_info 16 /OUTPUT 1 "unsupported_instr";
v0x5a4293cf7af0_0 .var "aluop", 3 0;
v0x5a4293cf7bd0_0 .var "alusrc", 0 0;
v0x5a4293cf7c90_0 .var "br_sel", 1 0;
v0x5a4293cf7d50_0 .net "funct3", 2 0, L_0x5a4293d1a190;  1 drivers
v0x5a4293cf7e30_0 .net "funct3_lower", 0 0, L_0x5a4293d1a600;  1 drivers
v0x5a4293cf7ef0_0 .net "funct3_upper", 1 0, L_0x5a4293d1a560;  1 drivers
v0x5a4293cf7fd0_0 .net "funct7", 6 0, L_0x5a4293d1a480;  1 drivers
v0x5a4293cf80b0_0 .net "imm", 31 0, L_0x5a4293d1dae0;  alias, 1 drivers
v0x5a4293cf8170_0 .var "imm_sel", 2 0;
v0x5a4293cf8240_0 .net "instr", 31 0, L_0x5a4293d19de0;  alias, 1 drivers
v0x5a4293cf8310_0 .var "is_auipc", 0 0;
v0x5a4293cf83b0_0 .var "is_jalr", 0 0;
v0x5a4293cf8470_0 .var "is_lui", 0 0;
v0x5a4293cf8530_0 .var "load_unsigned", 0 0;
v0x5a4293cf85f0_0 .var "mem_ren", 0 0;
v0x5a4293cf86b0_0 .var "mem_wen", 0 0;
v0x5a4293cf8770_0 .var "mem_wstrb", 3 0;
v0x5a4293cf8850_0 .net "opcode", 6 0, L_0x5a4293d19fc0;  1 drivers
v0x5a4293cf8930_0 .net "rd_addr", 4 0, L_0x5a4293d1a0f0;  alias, 1 drivers
v0x5a4293cf8a10_0 .var "reg_wen", 0 0;
v0x5a4293cf8ad0_0 .net "rs1_addr", 4 0, L_0x5a4293d1a230;  alias, 1 drivers
v0x5a4293cf8bb0_0 .net "rs2_addr", 4 0, L_0x5a4293d1a2d0;  alias, 1 drivers
v0x5a4293cf8c90_0 .var "unsupported_instr", 0 0;
E_0x5a4293c5a460/0 .event anyedge, v0x5a4293cf8850_0, v0x5a4293cf8930_0, v0x5a4293cf7d50_0, v0x5a4293cf7fd0_0;
E_0x5a4293c5a460/1 .event anyedge, v0x5a4293cf7e30_0, v0x5a4293cf7ef0_0;
E_0x5a4293c5a460 .event/or E_0x5a4293c5a460/0, E_0x5a4293c5a460/1;
L_0x5a4293d19fc0 .part L_0x5a4293d19de0, 0, 7;
L_0x5a4293d1a0f0 .part L_0x5a4293d19de0, 7, 5;
L_0x5a4293d1a190 .part L_0x5a4293d19de0, 12, 3;
L_0x5a4293d1a230 .part L_0x5a4293d19de0, 15, 5;
L_0x5a4293d1a2d0 .part L_0x5a4293d19de0, 20, 5;
L_0x5a4293d1a480 .part L_0x5a4293d19de0, 25, 7;
L_0x5a4293d1a560 .part L_0x5a4293d1a190, 1, 2;
L_0x5a4293d1a600 .part L_0x5a4293d1a190, 0, 1;
S_0x5a4293cbcdb0 .scope module, "immgen" "mrv32_imm_gen" 6 227, 7 22 0, S_0x5a4293cbc910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm";
v0x5a4293cd6610_0 .net *"_ivl_1", 0 0, L_0x5a4293d1a6f0;  1 drivers
v0x5a4293cb6e00_0 .net *"_ivl_10", 19 0, L_0x5a4293d1ac70;  1 drivers
v0x5a4293cb6ea0_0 .net *"_ivl_13", 6 0, L_0x5a4293d1b060;  1 drivers
v0x5a4293ccb080_0 .net *"_ivl_15", 4 0, L_0x5a4293d1b100;  1 drivers
v0x5a4293ccb120_0 .net *"_ivl_19", 0 0, L_0x5a4293d1b330;  1 drivers
v0x5a4293cf5730_0 .net *"_ivl_2", 19 0, L_0x5a4293d1a790;  1 drivers
v0x5a4293cf5810_0 .net *"_ivl_20", 18 0, L_0x5a4293d1b430;  1 drivers
v0x5a4293cf58f0_0 .net *"_ivl_23", 0 0, L_0x5a4293d1b790;  1 drivers
v0x5a4293cf59d0_0 .net *"_ivl_25", 0 0, L_0x5a4293d1bab0;  1 drivers
v0x5a4293cf5ab0_0 .net *"_ivl_27", 5 0, L_0x5a4293d1bb50;  1 drivers
v0x5a4293cf5b90_0 .net *"_ivl_29", 3 0, L_0x5a4293d1bc70;  1 drivers
L_0x752b3286e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf5c70_0 .net/2u *"_ivl_30", 0 0, L_0x752b3286e0a8;  1 drivers
v0x5a4293cf5d50_0 .net *"_ivl_35", 19 0, L_0x5a4293d1c060;  1 drivers
L_0x752b3286e0f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf5e30_0 .net/2u *"_ivl_36", 11 0, L_0x752b3286e0f0;  1 drivers
v0x5a4293cf5f10_0 .net *"_ivl_41", 0 0, L_0x5a4293d1c2e0;  1 drivers
v0x5a4293cf5ff0_0 .net *"_ivl_42", 10 0, L_0x5a4293d1c380;  1 drivers
v0x5a4293cf60d0_0 .net *"_ivl_45", 0 0, L_0x5a4293d1c240;  1 drivers
v0x5a4293cf61b0_0 .net *"_ivl_47", 7 0, L_0x5a4293d1c520;  1 drivers
v0x5a4293cf6290_0 .net *"_ivl_49", 0 0, L_0x5a4293d1c680;  1 drivers
v0x5a4293cf6370_0 .net *"_ivl_5", 11 0, L_0x5a4293d1aa40;  1 drivers
v0x5a4293cf6450_0 .net *"_ivl_51", 9 0, L_0x5a4293d1c720;  1 drivers
L_0x752b3286e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf6530_0 .net/2u *"_ivl_52", 0 0, L_0x752b3286e138;  1 drivers
L_0x752b3286e180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf6610_0 .net/2u *"_ivl_56", 2 0, L_0x752b3286e180;  1 drivers
v0x5a4293cf66f0_0 .net *"_ivl_58", 0 0, L_0x5a4293d1cb40;  1 drivers
L_0x752b3286e1c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf67b0_0 .net/2u *"_ivl_60", 2 0, L_0x752b3286e1c8;  1 drivers
v0x5a4293cf6890_0 .net *"_ivl_62", 0 0, L_0x5a4293d1cd60;  1 drivers
L_0x752b3286e210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf6950_0 .net/2u *"_ivl_64", 2 0, L_0x752b3286e210;  1 drivers
v0x5a4293cf6a30_0 .net *"_ivl_66", 0 0, L_0x5a4293d1ce50;  1 drivers
L_0x752b3286e258 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf6af0_0 .net/2u *"_ivl_68", 2 0, L_0x752b3286e258;  1 drivers
v0x5a4293cf6bd0_0 .net *"_ivl_70", 0 0, L_0x5a4293d1cfe0;  1 drivers
L_0x752b3286e2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf6c90_0 .net/2u *"_ivl_72", 2 0, L_0x752b3286e2a0;  1 drivers
v0x5a4293cf6d70_0 .net *"_ivl_74", 0 0, L_0x5a4293d1d080;  1 drivers
L_0x752b3286e2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a4293cf6e30_0 .net/2u *"_ivl_76", 31 0, L_0x752b3286e2e8;  1 drivers
v0x5a4293cf6f10_0 .net *"_ivl_78", 31 0, L_0x5a4293d1d270;  1 drivers
v0x5a4293cf6ff0_0 .net *"_ivl_80", 31 0, L_0x5a4293d1d400;  1 drivers
v0x5a4293cf70d0_0 .net *"_ivl_82", 31 0, L_0x5a4293d1d6a0;  1 drivers
v0x5a4293cf71b0_0 .net *"_ivl_84", 31 0, L_0x5a4293d1d830;  1 drivers
v0x5a4293cf7290_0 .net *"_ivl_9", 0 0, L_0x5a4293d1abd0;  1 drivers
v0x5a4293cf7370_0 .net "imm", 31 0, L_0x5a4293d1dae0;  alias, 1 drivers
v0x5a4293cf7450_0 .net "imm_b", 31 0, L_0x5a4293d1bda0;  1 drivers
v0x5a4293cf7530_0 .net "imm_i", 31 0, L_0x5a4293d1aae0;  1 drivers
v0x5a4293cf7610_0 .net "imm_j", 31 0, L_0x5a4293d1c8c0;  1 drivers
v0x5a4293cf76f0_0 .net "imm_s", 31 0, L_0x5a4293d1b1f0;  1 drivers
v0x5a4293cf77d0_0 .net "imm_sel", 2 0, v0x5a4293cf8170_0;  1 drivers
v0x5a4293cf78b0_0 .net "imm_u", 31 0, L_0x5a4293d1c100;  1 drivers
v0x5a4293cf7990_0 .net "instr", 31 0, L_0x5a4293d19de0;  alias, 1 drivers
L_0x5a4293d1a6f0 .part L_0x5a4293d19de0, 31, 1;
LS_0x5a4293d1a790_0_0 .concat [ 1 1 1 1], L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0;
LS_0x5a4293d1a790_0_4 .concat [ 1 1 1 1], L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0;
LS_0x5a4293d1a790_0_8 .concat [ 1 1 1 1], L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0;
LS_0x5a4293d1a790_0_12 .concat [ 1 1 1 1], L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0;
LS_0x5a4293d1a790_0_16 .concat [ 1 1 1 1], L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0, L_0x5a4293d1a6f0;
LS_0x5a4293d1a790_1_0 .concat [ 4 4 4 4], LS_0x5a4293d1a790_0_0, LS_0x5a4293d1a790_0_4, LS_0x5a4293d1a790_0_8, LS_0x5a4293d1a790_0_12;
LS_0x5a4293d1a790_1_4 .concat [ 4 0 0 0], LS_0x5a4293d1a790_0_16;
L_0x5a4293d1a790 .concat [ 16 4 0 0], LS_0x5a4293d1a790_1_0, LS_0x5a4293d1a790_1_4;
L_0x5a4293d1aa40 .part L_0x5a4293d19de0, 20, 12;
L_0x5a4293d1aae0 .concat [ 12 20 0 0], L_0x5a4293d1aa40, L_0x5a4293d1a790;
L_0x5a4293d1abd0 .part L_0x5a4293d19de0, 31, 1;
LS_0x5a4293d1ac70_0_0 .concat [ 1 1 1 1], L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0;
LS_0x5a4293d1ac70_0_4 .concat [ 1 1 1 1], L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0;
LS_0x5a4293d1ac70_0_8 .concat [ 1 1 1 1], L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0;
LS_0x5a4293d1ac70_0_12 .concat [ 1 1 1 1], L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0;
LS_0x5a4293d1ac70_0_16 .concat [ 1 1 1 1], L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0, L_0x5a4293d1abd0;
LS_0x5a4293d1ac70_1_0 .concat [ 4 4 4 4], LS_0x5a4293d1ac70_0_0, LS_0x5a4293d1ac70_0_4, LS_0x5a4293d1ac70_0_8, LS_0x5a4293d1ac70_0_12;
LS_0x5a4293d1ac70_1_4 .concat [ 4 0 0 0], LS_0x5a4293d1ac70_0_16;
L_0x5a4293d1ac70 .concat [ 16 4 0 0], LS_0x5a4293d1ac70_1_0, LS_0x5a4293d1ac70_1_4;
L_0x5a4293d1b060 .part L_0x5a4293d19de0, 25, 7;
L_0x5a4293d1b100 .part L_0x5a4293d19de0, 7, 5;
L_0x5a4293d1b1f0 .concat [ 5 7 20 0], L_0x5a4293d1b100, L_0x5a4293d1b060, L_0x5a4293d1ac70;
L_0x5a4293d1b330 .part L_0x5a4293d19de0, 31, 1;
LS_0x5a4293d1b430_0_0 .concat [ 1 1 1 1], L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330;
LS_0x5a4293d1b430_0_4 .concat [ 1 1 1 1], L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330;
LS_0x5a4293d1b430_0_8 .concat [ 1 1 1 1], L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330;
LS_0x5a4293d1b430_0_12 .concat [ 1 1 1 1], L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330;
LS_0x5a4293d1b430_0_16 .concat [ 1 1 1 0], L_0x5a4293d1b330, L_0x5a4293d1b330, L_0x5a4293d1b330;
LS_0x5a4293d1b430_1_0 .concat [ 4 4 4 4], LS_0x5a4293d1b430_0_0, LS_0x5a4293d1b430_0_4, LS_0x5a4293d1b430_0_8, LS_0x5a4293d1b430_0_12;
LS_0x5a4293d1b430_1_4 .concat [ 3 0 0 0], LS_0x5a4293d1b430_0_16;
L_0x5a4293d1b430 .concat [ 16 3 0 0], LS_0x5a4293d1b430_1_0, LS_0x5a4293d1b430_1_4;
L_0x5a4293d1b790 .part L_0x5a4293d19de0, 31, 1;
L_0x5a4293d1bab0 .part L_0x5a4293d19de0, 7, 1;
L_0x5a4293d1bb50 .part L_0x5a4293d19de0, 25, 6;
L_0x5a4293d1bc70 .part L_0x5a4293d19de0, 8, 4;
LS_0x5a4293d1bda0_0_0 .concat [ 1 4 6 1], L_0x752b3286e0a8, L_0x5a4293d1bc70, L_0x5a4293d1bb50, L_0x5a4293d1bab0;
LS_0x5a4293d1bda0_0_4 .concat [ 1 19 0 0], L_0x5a4293d1b790, L_0x5a4293d1b430;
L_0x5a4293d1bda0 .concat [ 12 20 0 0], LS_0x5a4293d1bda0_0_0, LS_0x5a4293d1bda0_0_4;
L_0x5a4293d1c060 .part L_0x5a4293d19de0, 12, 20;
L_0x5a4293d1c100 .concat [ 12 20 0 0], L_0x752b3286e0f0, L_0x5a4293d1c060;
L_0x5a4293d1c2e0 .part L_0x5a4293d19de0, 31, 1;
LS_0x5a4293d1c380_0_0 .concat [ 1 1 1 1], L_0x5a4293d1c2e0, L_0x5a4293d1c2e0, L_0x5a4293d1c2e0, L_0x5a4293d1c2e0;
LS_0x5a4293d1c380_0_4 .concat [ 1 1 1 1], L_0x5a4293d1c2e0, L_0x5a4293d1c2e0, L_0x5a4293d1c2e0, L_0x5a4293d1c2e0;
LS_0x5a4293d1c380_0_8 .concat [ 1 1 1 0], L_0x5a4293d1c2e0, L_0x5a4293d1c2e0, L_0x5a4293d1c2e0;
L_0x5a4293d1c380 .concat [ 4 4 3 0], LS_0x5a4293d1c380_0_0, LS_0x5a4293d1c380_0_4, LS_0x5a4293d1c380_0_8;
L_0x5a4293d1c240 .part L_0x5a4293d19de0, 31, 1;
L_0x5a4293d1c520 .part L_0x5a4293d19de0, 12, 8;
L_0x5a4293d1c680 .part L_0x5a4293d19de0, 20, 1;
L_0x5a4293d1c720 .part L_0x5a4293d19de0, 21, 10;
LS_0x5a4293d1c8c0_0_0 .concat [ 1 10 1 8], L_0x752b3286e138, L_0x5a4293d1c720, L_0x5a4293d1c680, L_0x5a4293d1c520;
LS_0x5a4293d1c8c0_0_4 .concat [ 1 11 0 0], L_0x5a4293d1c240, L_0x5a4293d1c380;
L_0x5a4293d1c8c0 .concat [ 20 12 0 0], LS_0x5a4293d1c8c0_0_0, LS_0x5a4293d1c8c0_0_4;
L_0x5a4293d1cb40 .cmp/eq 3, v0x5a4293cf8170_0, L_0x752b3286e180;
L_0x5a4293d1cd60 .cmp/eq 3, v0x5a4293cf8170_0, L_0x752b3286e1c8;
L_0x5a4293d1ce50 .cmp/eq 3, v0x5a4293cf8170_0, L_0x752b3286e210;
L_0x5a4293d1cfe0 .cmp/eq 3, v0x5a4293cf8170_0, L_0x752b3286e258;
L_0x5a4293d1d080 .cmp/eq 3, v0x5a4293cf8170_0, L_0x752b3286e2a0;
L_0x5a4293d1d270 .functor MUXZ 32, L_0x752b3286e2e8, L_0x5a4293d1c8c0, L_0x5a4293d1d080, C4<>;
L_0x5a4293d1d400 .functor MUXZ 32, L_0x5a4293d1d270, L_0x5a4293d1c100, L_0x5a4293d1cfe0, C4<>;
L_0x5a4293d1d6a0 .functor MUXZ 32, L_0x5a4293d1d400, L_0x5a4293d1bda0, L_0x5a4293d1ce50, C4<>;
L_0x5a4293d1d830 .functor MUXZ 32, L_0x5a4293d1d6a0, L_0x5a4293d1b1f0, L_0x5a4293d1cd60, C4<>;
L_0x5a4293d1dae0 .functor MUXZ 32, L_0x5a4293d1d830, L_0x5a4293d1aae0, L_0x5a4293d1cb40, C4<>;
S_0x5a4293cbd290 .scope module, "fetch" "mrv32_fetch" 5 61, 8 27 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /INPUT 32 "pc_next";
    .port_info 9 /OUTPUT 32 "instr";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /OUTPUT 1 "instr_valid";
    .port_info 12 /INPUT 1 "instr_accept";
enum0x5a4293ba3d90 .enum4 (2)
   "IF_IDLE" 2'b00,
   "IF_REQ" 2'b01,
   "IF_WAIT" 2'b10,
   "IF_HAVE" 2'b11
 ;
v0x5a4293cf9160_0 .net "a_addr", 19 0, L_0x5a4293d19cb0;  alias, 1 drivers
v0x5a4293cf9260_0 .net "a_rdata", 31 0, v0x5a4293d07be0_0;  alias, 1 drivers
v0x5a4293cf9340_0 .net "a_rvalid", 0 0, v0x5a4293d07cd0_0;  alias, 1 drivers
v0x5a4293cf9410_0 .var "a_valid", 0 0;
v0x5a4293cf94d0_0 .net "a_wdata", 31 0, L_0x752b3286e018;  alias, 1 drivers
v0x5a4293cf9600_0 .net "a_wstrb", 3 0, L_0x752b3286e060;  alias, 1 drivers
v0x5a4293cf96e0_0 .net "clk", 0 0, v0x5a4293d096f0_0;  alias, 1 drivers
v0x5a4293cf97a0_0 .var "instr", 31 0;
v0x5a4293cf9880_0 .net "instr_accept", 0 0, v0x5a4293cff3b0_0;  alias, 1 drivers
v0x5a4293cf9940_0 .var "instr_n", 31 0;
v0x5a4293cf9a20_0 .var "instr_valid", 0 0;
v0x5a4293cf9ae0_0 .var "instr_valid_n", 0 0;
v0x5a4293cf9ba0_0 .var "pc", 31 0;
v0x5a4293cf9c80_0 .var "pc_n", 31 0;
v0x5a4293cf9d60_0 .net "pc_next", 31 0, v0x5a4293cff9d0_0;  alias, 1 drivers
v0x5a4293cf9e40_0 .net "rst_n", 0 0, v0x5a4293d09870_0;  alias, 1 drivers
v0x5a4293cf9f00_0 .var "state", 1 0;
v0x5a4293cf9fe0_0 .var "state_n", 1 0;
E_0x5a4293c608a0/0 .event anyedge, v0x5a4293cf9f00_0, v0x5a4293cf9ba0_0, v0x5a4293cf97a0_0, v0x5a4293cf9a20_0;
E_0x5a4293c608a0/1 .event anyedge, v0x5a4293cf9880_0, v0x5a4293cf9d60_0, v0x5a4293cf9340_0, v0x5a4293cf9260_0;
E_0x5a4293c608a0 .event/or E_0x5a4293c608a0/0, E_0x5a4293c608a0/1;
E_0x5a4293c5e880/0 .event negedge, v0x5a4293cf9e40_0;
E_0x5a4293c5e880/1 .event posedge, v0x5a4293cf96e0_0;
E_0x5a4293c5e880 .event/or E_0x5a4293c5e880/0, E_0x5a4293c5e880/1;
L_0x5a4293d19cb0 .part v0x5a4293cf9ba0_0, 0, 20;
S_0x5a4293cfa260 .scope module, "lsu" "mrv32_lsu" 5 193, 9 26 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 1 "mem_ren";
    .port_info 4 /INPUT 1 "mem_wen";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /INPUT 1 "load_unsigned";
    .port_info 7 /INPUT 32 "eff_addr";
    .port_info 8 /INPUT 32 "store_data";
    .port_info 9 /OUTPUT 1 "lsu_done";
    .port_info 10 /OUTPUT 32 "load_data";
    .port_info 11 /OUTPUT 1 "b_valid";
    .port_info 12 /OUTPUT 20 "b_addr";
    .port_info 13 /OUTPUT 32 "b_wdata";
    .port_info 14 /OUTPUT 4 "b_wstrb";
    .port_info 15 /INPUT 32 "b_rdata";
    .port_info 16 /INPUT 1 "b_rvalid";
enum0x5a4293bb46b0 .enum4 (2)
   "IDLE" 2'b00,
   "ISSUE" 2'b01,
   "WAIT_RD" 2'b10
 ;
v0x5a4293cfabb0_0 .net *"_ivl_1", 17 0, L_0x5a4293d20910;  1 drivers
L_0x752b3286e378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a4293cfacb0_0 .net/2u *"_ivl_2", 1 0, L_0x752b3286e378;  1 drivers
v0x5a4293cfad90_0 .var "addr_q", 31 0;
v0x5a4293cfae80_0 .net "b_addr", 19 0, L_0x5a4293d209b0;  alias, 1 drivers
v0x5a4293cfaf60_0 .net "b_rdata", 31 0, v0x5a4293d08340_0;  alias, 1 drivers
v0x5a4293cfb090_0 .net "b_rvalid", 0 0, v0x5a4293d08450_0;  alias, 1 drivers
v0x5a4293cfb150_0 .var "b_valid", 0 0;
v0x5a4293cfb210_0 .var "b_wdata", 31 0;
v0x5a4293cfb2f0_0 .var "b_wstrb", 3 0;
v0x5a4293cfb3d0_0 .net "clk", 0 0, v0x5a4293d096f0_0;  alias, 1 drivers
v0x5a4293cfb470_0 .net "eff_addr", 31 0, L_0x5a4293d20480;  alias, 1 drivers
v0x5a4293cfb530_0 .var "ld_misaligned", 0 0;
v0x5a4293cfb5f0_0 .var "load_data", 31 0;
v0x5a4293cfb6d0_0 .var "load_data_q", 31 0;
v0x5a4293cfb7b0_0 .net "load_unsigned", 0 0, L_0x5a4293d1fad0;  alias, 1 drivers
v0x5a4293cfb870_0 .var "lsu_done", 0 0;
v0x5a4293cfb930_0 .net "mem_ren", 0 0, L_0x5a4293d1fd10;  alias, 1 drivers
v0x5a4293cfbb00_0 .net "mem_valid", 0 0, L_0x5a4293d200f0;  alias, 1 drivers
v0x5a4293cfbbc0_0 .net "mem_wen", 0 0, L_0x5a4293d1ff10;  alias, 1 drivers
v0x5a4293cfbc80_0 .net "mem_wstrb", 3 0, L_0x5a4293d20000;  alias, 1 drivers
v0x5a4293cfbd60_0 .var "ram_hit", 0 0;
v0x5a4293cfbe20_0 .net "rst_n", 0 0, v0x5a4293d09870_0;  alias, 1 drivers
v0x5a4293cfbef0_0 .var "st_misaligned", 0 0;
v0x5a4293cfbf90_0 .var "st_wdata", 31 0;
v0x5a4293cfc070_0 .var "st_wstrb", 3 0;
v0x5a4293cfc150_0 .var "state", 1 0;
v0x5a4293cfc230_0 .var "state_n", 1 0;
v0x5a4293cfc310_0 .net "store_data", 31 0, L_0x5a4293d1f630;  alias, 1 drivers
v0x5a4293cfc3f0_0 .var "unsigned_q", 0 0;
v0x5a4293cfc4b0_0 .var "wstrb_q", 3 0;
E_0x5a4293ba0e00/0 .event anyedge, v0x5a4293cfb6d0_0, v0x5a4293cfc150_0, v0x5a4293cfb090_0, v0x5a4293cfaf60_0;
E_0x5a4293ba0e00/1 .event anyedge, v0x5a4293cfad90_0, v0x5a4293cfc4b0_0, v0x5a4293cfc3f0_0, v0x5a4293cfa9d0_0;
E_0x5a4293ba0e00/2 .event anyedge, v0x5a4293cfaad0_0;
E_0x5a4293ba0e00 .event/or E_0x5a4293ba0e00/0, E_0x5a4293ba0e00/1, E_0x5a4293ba0e00/2;
E_0x5a4293cfa5e0/0 .event anyedge, v0x5a4293cfc150_0, v0x5a4293cfbb00_0, v0x5a4293cfbd60_0, v0x5a4293cfbbc0_0;
E_0x5a4293cfa5e0/1 .event anyedge, v0x5a4293cfbef0_0, v0x5a4293cfc070_0, v0x5a4293cfbf90_0, v0x5a4293cfb930_0;
E_0x5a4293cfa5e0/2 .event anyedge, v0x5a4293cfb530_0, v0x5a4293cfb090_0;
E_0x5a4293cfa5e0 .event/or E_0x5a4293cfa5e0/0, E_0x5a4293cfa5e0/1, E_0x5a4293cfa5e0/2;
E_0x5a4293cfa680 .event anyedge, v0x5a4293cfbc80_0, v0x5a4293cfb470_0;
E_0x5a4293cfa6e0 .event anyedge, v0x5a4293cfbc80_0, v0x5a4293cfb470_0, v0x5a4293cfc310_0;
E_0x5a4293cfa770 .event anyedge, v0x5a4293cfb470_0;
L_0x5a4293d20910 .part L_0x5a4293d20480, 2, 18;
L_0x5a4293d209b0 .concat [ 2 18 0 0], L_0x752b3286e378, L_0x5a4293d20910;
S_0x5a4293cfa7d0 .scope begin, "$unm_blk_68" "$unm_blk_68" 9 177, 9 177 0, S_0x5a4293cfa260;
 .timescale 0 0;
v0x5a4293cfa9d0_0 .var "ld_byte", 7 0;
v0x5a4293cfaad0_0 .var "ld_half", 15 0;
S_0x5a4293cfc7b0 .scope module, "mrv_alu" "mrv32_alu" 5 148, 10 22 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "aluop";
    .port_info 3 /OUTPUT 32 "result";
v0x5a4293cfca00_0 .net "aluop", 3 0, L_0x5a4293d1e630;  alias, 1 drivers
v0x5a4293cfcb00_0 .net "op1", 31 0, v0x5a4293cfe8d0_0;  alias, 1 drivers
v0x5a4293cfcbe0_0 .net "op2", 31 0, L_0x5a4293d1eff0;  alias, 1 drivers
v0x5a4293cfccd0_0 .var "result", 31 0;
v0x5a4293cfcdb0_0 .net "shamt", 4 0, L_0x5a4293d1f240;  1 drivers
E_0x5a4293cfc970 .event anyedge, v0x5a4293cfca00_0, v0x5a4293cfcb00_0, v0x5a4293cfcbe0_0, v0x5a4293cfcdb0_0;
L_0x5a4293d1f240 .part L_0x5a4293d1eff0, 0, 5;
S_0x5a4293cfcf60 .scope module, "mrv_bru" "mrv32_bru" 5 186, 11 25 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "br_sel";
    .port_info 1 /INPUT 32 "alu_result";
    .port_info 2 /OUTPUT 1 "take_branch";
L_0x752b3286e330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a4293cfd280_0 .net/2u *"_ivl_0", 31 0, L_0x752b3286e330;  1 drivers
v0x5a4293cfd380_0 .net "alu_result", 31 0, L_0x5a4293d20480;  alias, 1 drivers
v0x5a4293cfd440_0 .net "br_sel", 1 0, L_0x5a4293d1f2e0;  alias, 1 drivers
v0x5a4293cfd4e0_0 .net "is_Zero", 0 0, L_0x5a4293d20870;  1 drivers
v0x5a4293cfd5a0_0 .var "take_branch", 0 0;
E_0x5a4293cfd200 .event anyedge, v0x5a4293cfd440_0, v0x5a4293cfd4e0_0;
L_0x5a4293d20870 .cmp/eq 32, L_0x5a4293d20480, L_0x752b3286e330;
S_0x5a4293cfd730 .scope module, "mrv_rf" "mrv32_regfile" 5 142, 12 20 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "reg_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x5a4293cfde90_0 .net "clk", 0 0, v0x5a4293d096f0_0;  alias, 1 drivers
v0x5a4293cfdfa0_0 .net "rd_addr", 4 0, v0x5a4293cffc10_0;  alias, 1 drivers
v0x5a4293cfe080_0 .net "rd_data", 31 0, v0x5a4293cffd00_0;  alias, 1 drivers
v0x5a4293cfe140_0 .net "reg_wen", 0 0, v0x5a4293cffdd0_0;  alias, 1 drivers
v0x5a4293cfe200 .array "registers", 30 0, 31 0;
v0x5a4293cfe7f0_0 .net "rs1_addr", 4 0, L_0x5a4293d1e380;  alias, 1 drivers
v0x5a4293cfe8d0_0 .var "rs1_data", 31 0;
v0x5a4293cfe990_0 .net "rs2_addr", 4 0, L_0x5a4293d1e480;  alias, 1 drivers
v0x5a4293cfea50_0 .var "rs2_data", 31 0;
v0x5a4293cfeb30_0 .net "rst_n", 0 0, v0x5a4293d09870_0;  alias, 1 drivers
v0x5a4293cfe200_0 .array/port v0x5a4293cfe200, 0;
v0x5a4293cfe200_1 .array/port v0x5a4293cfe200, 1;
v0x5a4293cfe200_2 .array/port v0x5a4293cfe200, 2;
E_0x5a4293cfda40/0 .event anyedge, v0x5a4293cfe7f0_0, v0x5a4293cfe200_0, v0x5a4293cfe200_1, v0x5a4293cfe200_2;
v0x5a4293cfe200_3 .array/port v0x5a4293cfe200, 3;
v0x5a4293cfe200_4 .array/port v0x5a4293cfe200, 4;
v0x5a4293cfe200_5 .array/port v0x5a4293cfe200, 5;
v0x5a4293cfe200_6 .array/port v0x5a4293cfe200, 6;
E_0x5a4293cfda40/1 .event anyedge, v0x5a4293cfe200_3, v0x5a4293cfe200_4, v0x5a4293cfe200_5, v0x5a4293cfe200_6;
v0x5a4293cfe200_7 .array/port v0x5a4293cfe200, 7;
v0x5a4293cfe200_8 .array/port v0x5a4293cfe200, 8;
v0x5a4293cfe200_9 .array/port v0x5a4293cfe200, 9;
v0x5a4293cfe200_10 .array/port v0x5a4293cfe200, 10;
E_0x5a4293cfda40/2 .event anyedge, v0x5a4293cfe200_7, v0x5a4293cfe200_8, v0x5a4293cfe200_9, v0x5a4293cfe200_10;
v0x5a4293cfe200_11 .array/port v0x5a4293cfe200, 11;
v0x5a4293cfe200_12 .array/port v0x5a4293cfe200, 12;
v0x5a4293cfe200_13 .array/port v0x5a4293cfe200, 13;
v0x5a4293cfe200_14 .array/port v0x5a4293cfe200, 14;
E_0x5a4293cfda40/3 .event anyedge, v0x5a4293cfe200_11, v0x5a4293cfe200_12, v0x5a4293cfe200_13, v0x5a4293cfe200_14;
v0x5a4293cfe200_15 .array/port v0x5a4293cfe200, 15;
v0x5a4293cfe200_16 .array/port v0x5a4293cfe200, 16;
v0x5a4293cfe200_17 .array/port v0x5a4293cfe200, 17;
v0x5a4293cfe200_18 .array/port v0x5a4293cfe200, 18;
E_0x5a4293cfda40/4 .event anyedge, v0x5a4293cfe200_15, v0x5a4293cfe200_16, v0x5a4293cfe200_17, v0x5a4293cfe200_18;
v0x5a4293cfe200_19 .array/port v0x5a4293cfe200, 19;
v0x5a4293cfe200_20 .array/port v0x5a4293cfe200, 20;
v0x5a4293cfe200_21 .array/port v0x5a4293cfe200, 21;
v0x5a4293cfe200_22 .array/port v0x5a4293cfe200, 22;
E_0x5a4293cfda40/5 .event anyedge, v0x5a4293cfe200_19, v0x5a4293cfe200_20, v0x5a4293cfe200_21, v0x5a4293cfe200_22;
v0x5a4293cfe200_23 .array/port v0x5a4293cfe200, 23;
v0x5a4293cfe200_24 .array/port v0x5a4293cfe200, 24;
v0x5a4293cfe200_25 .array/port v0x5a4293cfe200, 25;
v0x5a4293cfe200_26 .array/port v0x5a4293cfe200, 26;
E_0x5a4293cfda40/6 .event anyedge, v0x5a4293cfe200_23, v0x5a4293cfe200_24, v0x5a4293cfe200_25, v0x5a4293cfe200_26;
v0x5a4293cfe200_27 .array/port v0x5a4293cfe200, 27;
v0x5a4293cfe200_28 .array/port v0x5a4293cfe200, 28;
v0x5a4293cfe200_29 .array/port v0x5a4293cfe200, 29;
v0x5a4293cfe200_30 .array/port v0x5a4293cfe200, 30;
E_0x5a4293cfda40/7 .event anyedge, v0x5a4293cfe200_27, v0x5a4293cfe200_28, v0x5a4293cfe200_29, v0x5a4293cfe200_30;
E_0x5a4293cfda40/8 .event anyedge, v0x5a4293cfe990_0;
E_0x5a4293cfda40 .event/or E_0x5a4293cfda40/0, E_0x5a4293cfda40/1, E_0x5a4293cfda40/2, E_0x5a4293cfda40/3, E_0x5a4293cfda40/4, E_0x5a4293cfda40/5, E_0x5a4293cfda40/6, E_0x5a4293cfda40/7, E_0x5a4293cfda40/8;
S_0x5a4293cfdb90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 44, 12 44 0, S_0x5a4293cfd730;
 .timescale 0 0;
v0x5a4293cfdd90_0 .var/2s "i", 31 0;
S_0x5a4293cfed40 .scope module, "wb" "mrv32_wb" 5 235, 13 22 0, S_0x5a4293cbc310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_valid";
    .port_info 1 /INPUT 1 "reg_wen_in";
    .port_info 2 /INPUT 1 "mem_ren_in";
    .port_info 3 /INPUT 1 "is_lui_in";
    .port_info 4 /INPUT 1 "is_auipc_in";
    .port_info 5 /INPUT 1 "take_branch";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 32 "load_data_in";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 32 "jal_target_in";
    .port_info 12 /OUTPUT 1 "rf_wen";
    .port_info 13 /OUTPUT 5 "rf_waddr";
    .port_info 14 /OUTPUT 32 "rf_wdata";
    .port_info 15 /OUTPUT 1 "instr_accept";
    .port_info 16 /OUTPUT 32 "pc_next";
v0x5a4293cff1d0_0 .net "alu_result_in", 31 0, L_0x5a4293d22140;  alias, 1 drivers
v0x5a4293cff2d0_0 .net "imm_in", 31 0, L_0x5a4293d21740;  alias, 1 drivers
v0x5a4293cff3b0_0 .var "instr_accept", 0 0;
v0x5a4293cff450_0 .net "is_auipc_in", 0 0, L_0x5a4293d21360;  alias, 1 drivers
v0x5a4293cff4f0_0 .net "is_lui_in", 0 0, L_0x5a4293d21eb0;  alias, 1 drivers
v0x5a4293cff5e0_0 .net "jal_target_in", 31 0, L_0x5a4293d226f0;  alias, 1 drivers
v0x5a4293cff6c0_0 .net "load_data_in", 31 0, L_0x5a4293d22230;  alias, 1 drivers
v0x5a4293cff7a0_0 .net "mem_ren_in", 0 0, L_0x5a4293d217e0;  alias, 1 drivers
v0x5a4293cff860_0 .net "pc_in", 31 0, L_0x5a4293d21450;  alias, 1 drivers
v0x5a4293cff9d0_0 .var "pc_next", 31 0;
v0x5a4293cffa90_0 .net "rd_addr_in", 4 0, L_0x5a4293d21b40;  alias, 1 drivers
v0x5a4293cffb50_0 .net "reg_wen_in", 0 0, L_0x5a4293d21dc0;  alias, 1 drivers
v0x5a4293cffc10_0 .var "rf_waddr", 4 0;
v0x5a4293cffd00_0 .var "rf_wdata", 31 0;
v0x5a4293cffdd0_0 .var "rf_wen", 0 0;
v0x5a4293cffea0_0 .net "take_branch", 0 0, L_0x5a4293d21020;  alias, 1 drivers
v0x5a4293cfff40_0 .net "wb_valid", 0 0, L_0x5a4293d21a50;  alias, 1 drivers
E_0x5a4293cff100/0 .event anyedge, v0x5a4293cffa90_0, v0x5a4293cff860_0, v0x5a4293cfff40_0, v0x5a4293cffea0_0;
E_0x5a4293cff100/1 .event anyedge, v0x5a4293cff5e0_0, v0x5a4293cff4f0_0, v0x5a4293cff2d0_0, v0x5a4293cff450_0;
E_0x5a4293cff100/2 .event anyedge, v0x5a4293cff7a0_0, v0x5a4293cff6c0_0, v0x5a4293cff1d0_0, v0x5a4293cffb50_0;
E_0x5a4293cff100 .event/or E_0x5a4293cff100/0, E_0x5a4293cff100/1, E_0x5a4293cff100/2;
S_0x5a4293d05e40 .scope task, "dump_memory" "dump_memory" 4 188, 4 188 0, S_0x5a4293cbb990;
 .timescale 0 0;
v0x5a4293d06050_0 .var/i "a", 31 0;
v0x5a4293d06130_0 .var "b0", 7 0;
v0x5a4293d06210_0 .var "b1", 7 0;
v0x5a4293d06300_0 .var "b2", 7 0;
v0x5a4293d063e0_0 .var "b3", 7 0;
v0x5a4293d06510_0 .var "length", 31 0;
v0x5a4293d065f0_0 .var "start_addr", 31 0;
v0x5a4293d066d0_0 .var "w", 31 0;
TD_core_tb.dump_memory ;
    %vpi_call/w 4 195 "$display", "------ MEMORY DUMP ------" {0 0 0};
    %load/vec4 v0x5a4293d065f0_0;
    %store/vec4 v0x5a4293d06050_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5a4293d06050_0;
    %load/vec4 v0x5a4293d065f0_0;
    %load/vec4 v0x5a4293d06510_0;
    %add;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5a4293d06050_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d08b80, 4;
    %load/vec4 v0x5a4293d06050_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d08b80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d06050_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d08b80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d06050_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d08b80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293d066d0_0, 0, 32;
    %load/vec4 v0x5a4293d066d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a4293d06130_0, 0, 8;
    %load/vec4 v0x5a4293d066d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5a4293d06210_0, 0, 8;
    %load/vec4 v0x5a4293d066d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5a4293d06300_0, 0, 8;
    %load/vec4 v0x5a4293d066d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5a4293d063e0_0, 0, 8;
    %vpi_call/w 4 210 "$display", "0x%08x : %02x %02x %02x %02x  (0x%08x)", v0x5a4293d06050_0, v0x5a4293d06130_0, v0x5a4293d06210_0, v0x5a4293d06300_0, v0x5a4293d063e0_0, v0x5a4293d066d0_0 {0 0 0};
    %load/vec4 v0x5a4293d06050_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5a4293d06050_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 4 214 "$display", "--------------------------\012" {0 0 0};
    %end;
S_0x5a4293d067b0 .scope task, "dump_registers" "dump_registers" 4 166, 4 166 0, S_0x5a4293cbb990;
 .timescale 0 0;
v0x5a4293d06990_0 .var/i "i", 31 0;
v0x5a4293d06a90_0 .var "val", 31 0;
TD_core_tb.dump_registers ;
    %vpi_call/w 4 170 "$display", "------ REGISTER FILE ------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293d06990_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5a4293d06990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5a4293d06990_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293d06a90_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5a4293d06990_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293cfe200, 4;
    %store/vec4 v0x5a4293d06a90_0, 0, 32;
T_1.5 ;
    %vpi_call/w 4 178 "$display", "x%0d = 0x%08x", v0x5a4293d06990_0, v0x5a4293d06a90_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a4293d06990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5a4293d06990_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 4 181 "$display", "---------------------------\012" {0 0 0};
    %end;
S_0x5a4293d06b70 .scope module, "mem" "dual_port_byte_mem" 4 114, 14 63 0, S_0x5a4293cbb990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a_valid";
    .port_info 2 /INPUT 20 "a_addr";
    .port_info 3 /INPUT 32 "a_wdata";
    .port_info 4 /INPUT 4 "a_wstrb";
    .port_info 5 /OUTPUT 32 "a_rdata";
    .port_info 6 /OUTPUT 1 "a_rvalid";
    .port_info 7 /INPUT 1 "b_valid";
    .port_info 8 /INPUT 20 "b_addr";
    .port_info 9 /INPUT 32 "b_wdata";
    .port_info 10 /INPUT 4 "b_wstrb";
    .port_info 11 /OUTPUT 32 "b_rdata";
    .port_info 12 /OUTPUT 1 "b_rvalid";
P_0x5a4293d010a0 .param/l "ADDR_WIDTH" 0 14 65, +C4<00000000000000000000000000010100>;
P_0x5a4293d010e0 .param/l "MEM_BYTES" 0 14 64, +C4<00000000000100000000000000000000>;
P_0x5a4293d01120 .param/l "RD_LATENCY" 0 14 68, +C4<00000000000000000000000000000010>;
P_0x5a4293d01160 .param/l "WRITE_FIRST" 0 14 72, +C4<00000000000000000000000000000000>;
v0x5a4293d079f0_0 .net "a_addr", 19 0, L_0x5a4293d19cb0;  alias, 1 drivers
v0x5a4293d07b20 .array "a_addr_pipe", 1 0, 19 0;
v0x5a4293d07be0_0 .var "a_rdata", 31 0;
v0x5a4293d07cd0_0 .var "a_rvalid", 0 0;
v0x5a4293d07dc0 .array "a_v_pipe", 1 0, 0 0;
v0x5a4293d07eb0_0 .net "a_valid", 0 0, v0x5a4293cf9410_0;  alias, 1 drivers
v0x5a4293d07fa0_0 .net "a_wdata", 31 0, L_0x752b3286e018;  alias, 1 drivers
v0x5a4293d080b0_0 .net "a_wstrb", 3 0, L_0x752b3286e060;  alias, 1 drivers
v0x5a4293d081c0_0 .net "b_addr", 19 0, L_0x5a4293d209b0;  alias, 1 drivers
v0x5a4293d08280 .array "b_addr_pipe", 1 0, 19 0;
v0x5a4293d08340_0 .var "b_rdata", 31 0;
v0x5a4293d08450_0 .var "b_rvalid", 0 0;
v0x5a4293d08540 .array "b_v_pipe", 1 0, 0 0;
v0x5a4293d085e0_0 .net "b_valid", 0 0, v0x5a4293cfb150_0;  alias, 1 drivers
v0x5a4293d086d0_0 .net "b_wdata", 31 0, v0x5a4293cfb210_0;  alias, 1 drivers
v0x5a4293d087e0_0 .net "b_wstrb", 3 0, v0x5a4293cfb2f0_0;  alias, 1 drivers
v0x5a4293d088f0_0 .net "clk", 0 0, v0x5a4293d096f0_0;  alias, 1 drivers
v0x5a4293d08aa0_0 .var/i "i", 31 0;
v0x5a4293d08b80 .array/2s "mem", 1048575 0, 7 0;
S_0x5a4293d07080 .scope begin, "RESP" "RESP" 14 173, 14 173 0, S_0x5a4293d06b70;
 .timescale 0 0;
v0x5a4293d07280_0 .var "a_word", 31 0;
v0x5a4293d07380_0 .var "aa", 19 0;
v0x5a4293d07460_0 .var "b_word", 31 0;
v0x5a4293d07550_0 .var "bb", 19 0;
S_0x5a4293d07630 .scope autofunction.vec4.s8, "rd8" "rd8" 14 96, 14 96 0, S_0x5a4293d06b70;
 .timescale 0 0;
v0x5a4293d07830_0 .var/i "addr", 31 0;
; Variable rd8 is vec4 return value of scope S_0x5a4293d07630
TD_core_tb.mem.rd8 ;
    %load/vec4 v0x5a4293d07830_0;
    %cmpi/u 1048576, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %ix/getv 4, v0x5a4293d07830_0;
    %load/vec4a v0x5a4293d08b80, 4;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
T_2.7 ;
    %end;
    .scope S_0x5a4293cbd290;
T_3 ;
    %wait E_0x5a4293c5e880;
    %load/vec4 v0x5a4293cf9e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a4293cf9f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a4293cf9ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a4293cf97a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a4293cf9a20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a4293cf9fe0_0;
    %assign/vec4 v0x5a4293cf9f00_0, 0;
    %load/vec4 v0x5a4293cf9c80_0;
    %assign/vec4 v0x5a4293cf9ba0_0, 0;
    %load/vec4 v0x5a4293cf9940_0;
    %assign/vec4 v0x5a4293cf97a0_0, 0;
    %load/vec4 v0x5a4293cf9ae0_0;
    %assign/vec4 v0x5a4293cf9a20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5a4293cbd290;
T_4 ;
Ewait_0 .event/or E_0x5a4293c608a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5a4293cf9f00_0;
    %store/vec4 v0x5a4293cf9fe0_0, 0, 2;
    %load/vec4 v0x5a4293cf9ba0_0;
    %store/vec4 v0x5a4293cf9c80_0, 0, 32;
    %load/vec4 v0x5a4293cf97a0_0;
    %store/vec4 v0x5a4293cf9940_0, 0, 32;
    %load/vec4 v0x5a4293cf9a20_0;
    %store/vec4 v0x5a4293cf9ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf9410_0, 0, 1;
    %load/vec4 v0x5a4293cf9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5a4293cf9d60_0;
    %store/vec4 v0x5a4293cf9c80_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5a4293cf9f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cf9fe0_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a4293cf9fe0_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf9410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a4293cf9fe0_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5a4293cf9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5a4293cf9260_0;
    %store/vec4 v0x5a4293cf9940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf9ae0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5a4293cf9fe0_0, 0, 2;
T_4.8 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5a4293cf9880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a4293cf9fe0_0, 0, 2;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf9ae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cf9940_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a4293cbc910;
T_5 ;
Ewait_1 .event/or E_0x5a4293c5a460, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf7bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf85f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf86b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf83b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cf7c90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %load/vec4 v0x5a4293cf8850_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8470_0, 0, 1;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8310_0, 0, 1;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf7bd0_0, 0, 1;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %load/vec4 v0x5a4293cf7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %jmp T_5.20;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v0x5a4293cf7fd0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x5a4293cf7fd0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
T_5.24 ;
T_5.22 ;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %load/vec4 v0x5a4293cf7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %jmp T_5.34;
T_5.25 ;
    %load/vec4 v0x5a4293cf7fd0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x5a4293cf7fd0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
T_5.38 ;
T_5.36 ;
    %jmp T_5.34;
T_5.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.34;
T_5.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.34;
T_5.28 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.34;
T_5.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.34;
T_5.30 ;
    %load/vec4 v0x5a4293cf7fd0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.39, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v0x5a4293cf7fd0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.41, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
T_5.42 ;
T_5.40 ;
    %jmp T_5.34;
T_5.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.34;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.34;
T_5.34 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf7bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf85f0_0, 0, 1;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %load/vec4 v0x5a4293cf7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf85f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %jmp T_5.49;
T_5.43 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %jmp T_5.49;
T_5.44 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %jmp T_5.49;
T_5.45 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %jmp T_5.49;
T_5.46 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8530_0, 0, 1;
    %jmp T_5.49;
T_5.47 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8530_0, 0, 1;
    %jmp T_5.49;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf7bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf86b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %load/vec4 v0x5a4293cf7d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf86b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %jmp T_5.54;
T_5.50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %jmp T_5.54;
T_5.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %jmp T_5.54;
T_5.52 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5a4293cf8770_0, 0, 4;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf7bd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %load/vec4 v0x5a4293cf7e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.55, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_5.56, 8;
T_5.55 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_5.56, 8;
 ; End of false expr.
    %blend;
T_5.56;
    %store/vec4 v0x5a4293cf7c90_0, 0, 2;
    %load/vec4 v0x5a4293cf7ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.59, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cf8c90_0, 0, 1;
    %jmp T_5.61;
T_5.57 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.61;
T_5.58 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.61;
T_5.59 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.61;
T_5.61 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a4293cf7c90_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf83b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a4293cf7c90_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a4293cf8170_0, 0, 3;
    %load/vec4 v0x5a4293cf8930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cf8a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cf7bd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cf7af0_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a4293cfd730;
T_6 ;
Ewait_2 .event/or E_0x5a4293cfda40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5a4293cfe7f0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5a4293cfe7f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5a4293cfe200, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x5a4293cfe8d0_0, 0, 32;
    %load/vec4 v0x5a4293cfe990_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x5a4293cfe990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5a4293cfe200, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x5a4293cfea50_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5a4293cfd730;
T_7 ;
    %wait E_0x5a4293c5e880;
    %load/vec4 v0x5a4293cfeb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x5a4293cfdb90;
    %jmp t_0;
    .scope S_0x5a4293cfdb90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cfdd90_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5a4293cfdd90_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5a4293cfdd90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293cfe200, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a4293cfdd90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5a4293cfdd90_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x5a4293cfd730;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a4293cfe140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5a4293cfdfa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5a4293cfe080_0;
    %load/vec4 v0x5a4293cfdfa0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293cfe200, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a4293cfc7b0;
T_8 ;
Ewait_3 .event/or E_0x5a4293cfc970, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5a4293cfca00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %add;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %sub;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %and;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %or;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %xor;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %ix/getv 4, v0x5a4293cfcdb0_0;
    %shiftl 4;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %ix/getv 4, v0x5a4293cfcdb0_0;
    %shiftr 4;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x5a4293cfcb00_0;
    %ix/getv 4, v0x5a4293cfcdb0_0;
    %shiftr/s 4;
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5a4293cfcb00_0;
    %load/vec4 v0x5a4293cfcbe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293cfccd0_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5a4293cfcf60;
T_9 ;
Ewait_4 .event/or E_0x5a4293cfd200, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5a4293cfd440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cfd5a0_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cfd5a0_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfd5a0_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5a4293cfd4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v0x5a4293cfd5a0_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5a4293cfd4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x5a4293cfd5a0_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5a4293cfa260;
T_10 ;
    %wait E_0x5a4293cfa770;
    %load/vec4 v0x5a4293cfb470_0;
    %pad/u 64;
    %cmpi/u 1048576, 0, 64;
    %flag_get/vec4 5;
    %store/vec4 v0x5a4293cfbd60_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5a4293cfa260;
T_11 ;
    %wait E_0x5a4293cfa6e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfbef0_0, 0, 1;
    %load/vec4 v0x5a4293cfbc80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cfbef0_0, 0, 1;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a4293cfc310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.9;
T_11.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a4293cfc310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5a4293cfc310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5a4293cfc310_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5a4293cfbef0_0, 0, 1;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a4293cfc310_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x5a4293cfc310_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.10 ;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cfbef0_0, 0, 1;
    %load/vec4 v0x5a4293cfc310_0;
    %store/vec4 v0x5a4293cfbf90_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5a4293cfc070_0, 0, 4;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5a4293cfa260;
T_12 ;
    %wait E_0x5a4293cfa680;
    %load/vec4 v0x5a4293cfbc80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb530_0, 0, 1;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cfb530_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5a4293cfb530_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5a4293cfb470_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5a4293cfb530_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5a4293cfa260;
T_13 ;
    %wait E_0x5a4293cfa5e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cfb150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cfb210_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cfb2f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cfb870_0, 0, 1;
    %load/vec4 v0x5a4293cfc150_0;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
    %load/vec4 v0x5a4293cfc150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5a4293cfbb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
T_13.5 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5a4293cfbd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x5a4293cfbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5a4293cfbef0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.13, 9;
    %load/vec4 v0x5a4293cfc070_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb150_0, 0, 1;
    %load/vec4 v0x5a4293cfbf90_0;
    %store/vec4 v0x5a4293cfb210_0, 0, 32;
    %load/vec4 v0x5a4293cfc070_0;
    %store/vec4 v0x5a4293cfb2f0_0, 0, 4;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x5a4293cfb930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x5a4293cfb530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb150_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a4293cfb2f0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
T_13.17 ;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
T_13.15 ;
T_13.10 ;
T_13.8 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5a4293cfb090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cfb870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a4293cfc230_0, 0, 2;
T_13.18 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5a4293cfa260;
T_14 ;
    %wait E_0x5a4293ba0e00;
    %load/vec4 v0x5a4293cfb6d0_0;
    %store/vec4 v0x5a4293cfb5f0_0, 0, 32;
    %load/vec4 v0x5a4293cfc150_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x5a4293cfb090_0;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_3, S_0x5a4293cfa7d0;
    %jmp t_2;
    .scope S_0x5a4293cfa7d0;
t_3 ;
    %load/vec4 v0x5a4293cfaf60_0;
    %load/vec4 v0x5a4293cfad90_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x5a4293cfa9d0_0, 0, 8;
    %load/vec4 v0x5a4293cfaf60_0;
    %load/vec4 v0x5a4293cfad90_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 16;
    %store/vec4 v0x5a4293cfaad0_0, 0, 16;
    %load/vec4 v0x5a4293cfc4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cfb5f0_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x5a4293cfc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5a4293cfa9d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x5a4293cfa9d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5a4293cfa9d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5a4293cfb5f0_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x5a4293cfc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5a4293cfaad0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x5a4293cfaad0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5a4293cfaad0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x5a4293cfb5f0_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x5a4293cfaf60_0;
    %store/vec4 v0x5a4293cfb5f0_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5a4293cfa260;
t_2 %join;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5a4293cfa260;
T_15 ;
    %wait E_0x5a4293c5e880;
    %load/vec4 v0x5a4293cfbe20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a4293cfc150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a4293cfad90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a4293cfc4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a4293cfc3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a4293cfb6d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5a4293cfc230_0;
    %assign/vec4 v0x5a4293cfc150_0, 0;
    %load/vec4 v0x5a4293cfc150_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.6, 4;
    %load/vec4 v0x5a4293cfb930_0;
    %and;
T_15.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v0x5a4293cfbd60_0;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x5a4293cfb530_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5a4293cfb470_0;
    %assign/vec4 v0x5a4293cfad90_0, 0;
    %load/vec4 v0x5a4293cfbc80_0;
    %assign/vec4 v0x5a4293cfc4b0_0, 0;
    %load/vec4 v0x5a4293cfb7b0_0;
    %assign/vec4 v0x5a4293cfc3f0_0, 0;
T_15.2 ;
    %load/vec4 v0x5a4293cfc150_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.10, 4;
    %load/vec4 v0x5a4293cfb930_0;
    %and;
T_15.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x5a4293cfbd60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_15.11, 9;
    %load/vec4 v0x5a4293cfb530_0;
    %or;
T_15.11;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a4293cfb6d0_0, 0;
T_15.7 ;
    %load/vec4 v0x5a4293cfc150_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x5a4293cfb090_0;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x5a4293cfb5f0_0;
    %assign/vec4 v0x5a4293cfb6d0_0, 0;
T_15.12 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5a4293cfed40;
T_16 ;
Ewait_5 .event/or E_0x5a4293cff100, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cffdd0_0, 0, 1;
    %load/vec4 v0x5a4293cffa90_0;
    %store/vec4 v0x5a4293cffc10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293cffd00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293cff3b0_0, 0, 1;
    %load/vec4 v0x5a4293cff860_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5a4293cff9d0_0, 0, 32;
    %load/vec4 v0x5a4293cfff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293cff3b0_0, 0, 1;
    %load/vec4 v0x5a4293cffea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5a4293cff5e0_0;
    %store/vec4 v0x5a4293cff9d0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5a4293cff4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5a4293cff2d0_0;
    %store/vec4 v0x5a4293cffd00_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5a4293cff450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x5a4293cff2d0_0;
    %load/vec4 v0x5a4293cff860_0;
    %add;
    %store/vec4 v0x5a4293cffd00_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x5a4293cffea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x5a4293cff860_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5a4293cffd00_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x5a4293cff7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x5a4293cff6c0_0;
    %store/vec4 v0x5a4293cffd00_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x5a4293cff1d0_0;
    %store/vec4 v0x5a4293cffd00_0, 0, 32;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
    %load/vec4 v0x5a4293cffb50_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.12, 8;
    %load/vec4 v0x5a4293cffa90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.12;
    %store/vec4 v0x5a4293cffdd0_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5a4293cbc310;
T_17 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d05790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x5a4293d04a90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5a4293d05830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5a4293d02320_0;
    %load/vec4 v0x5a4293d04210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a4293d04a90_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5a4293cbc310;
T_18 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d05790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 99;
    %assign/vec4 v0x5a4293d049b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5a4293d05830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5a4293d01900_0;
    %load/vec4 v0x5a4293d02a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d023e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d05240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d05490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d01000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d012b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d01be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a4293d049b0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5a4293cbc310;
T_19 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d05790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 148;
    %assign/vec4 v0x5a4293d048f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5a4293d05830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5a4293d019d0_0;
    %load/vec4 v0x5a4293d02b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d055f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d040b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d01cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d039f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d00df0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a4293d048f0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5a4293cbc310;
T_20 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d05790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 140;
    %assign/vec4 v0x5a4293d04b70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5a4293d05830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5a4293d058d0_0;
    %load/vec4 v0x5a4293d02ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d028c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d01d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d037b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d05a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d04dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d02e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d00ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a4293d03190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a4293d04b70_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5a4293d06b70;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293d07be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293d08340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293d07cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293d08450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a4293d08aa0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5a4293d08aa0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5a4293d08aa0_0;
    %store/vec4a v0x5a4293d07b20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5a4293d08aa0_0;
    %store/vec4a v0x5a4293d07dc0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5a4293d08aa0_0;
    %store/vec4a v0x5a4293d08280, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5a4293d08aa0_0;
    %store/vec4a v0x5a4293d08540, 4, 0;
    %load/vec4 v0x5a4293d08aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a4293d08aa0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x5a4293d06b70;
T_22 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d07eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5a4293d080b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5a4293d07fa0_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.2 ;
    %load/vec4 v0x5a4293d080b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.7, 9;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x5a4293d07fa0_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.5 ;
    %load/vec4 v0x5a4293d080b0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.10, 9;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5a4293d07fa0_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.8 ;
    %load/vec4 v0x5a4293d080b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.13, 9;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x5a4293d07fa0_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5a4293d079f0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.11 ;
T_22.0 ;
    %load/vec4 v0x5a4293d085e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x5a4293d087e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.18, 9;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x5a4293d086d0_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.16 ;
    %load/vec4 v0x5a4293d087e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.21, 9;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.19, 8;
    %load/vec4 v0x5a4293d086d0_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.19 ;
    %load/vec4 v0x5a4293d087e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.24, 9;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x5a4293d086d0_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.22 ;
    %load/vec4 v0x5a4293d087e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.27, 9;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.25, 8;
    %load/vec4 v0x5a4293d086d0_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5a4293d081c0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08b80, 0, 4;
T_22.25 ;
T_22.14 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5a4293d06b70;
T_23 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d079f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d07b20, 0, 4;
    %load/vec4 v0x5a4293d07eb0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d07dc0, 0, 4;
    %load/vec4 v0x5a4293d081c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08280, 0, 4;
    %load/vec4 v0x5a4293d085e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08540, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5a4293d08aa0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5a4293d08aa0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x5a4293d08aa0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d07b20, 4;
    %ix/getv/s 3, v0x5a4293d08aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d07b20, 0, 4;
    %load/vec4 v0x5a4293d08aa0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d07dc0, 4;
    %ix/getv/s 3, v0x5a4293d08aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d07dc0, 0, 4;
    %load/vec4 v0x5a4293d08aa0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d08280, 4;
    %ix/getv/s 3, v0x5a4293d08aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08280, 0, 4;
    %load/vec4 v0x5a4293d08aa0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5a4293d08540, 4;
    %ix/getv/s 3, v0x5a4293d08aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a4293d08540, 0, 4;
    %load/vec4 v0x5a4293d08aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a4293d08aa0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5a4293d06b70;
T_24 ;
    %wait E_0x5a4293c553f0;
    %fork t_5, S_0x5a4293d07080;
    %jmp t_4;
    .scope S_0x5a4293d07080;
t_5 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a4293d07b20, 4;
    %store/vec4 v0x5a4293d07380_0, 0, 20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a4293d08280, 4;
    %store/vec4 v0x5a4293d07550_0, 0, 20;
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07380_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07380_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07380_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07380_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293d07280_0, 0, 32;
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07550_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07550_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07550_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5a4293d07630;
    %load/vec4 v0x5a4293d07550_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5a4293d07830_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5a4293d07630;
    %free S_0x5a4293d07630;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a4293d07460_0, 0, 32;
    %load/vec4 v0x5a4293d07280_0;
    %assign/vec4 v0x5a4293d07be0_0, 0;
    %load/vec4 v0x5a4293d07460_0;
    %assign/vec4 v0x5a4293d08340_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a4293d07dc0, 4;
    %assign/vec4 v0x5a4293d07cd0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a4293d08540, 4;
    %assign/vec4 v0x5a4293d08450_0, 0;
    %end;
    .scope S_0x5a4293d06b70;
t_4 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5a4293cbb990;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293d096f0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5a4293cbb990;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x5a4293d096f0_0;
    %inv;
    %store/vec4 v0x5a4293d096f0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5a4293cbb990;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293d09870_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a4293c553f0;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a4293d09870_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5a4293cbb990;
T_28 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d09870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a4293d09790_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5a4293d09790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a4293d09790_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5a4293cbb990;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a4293d099a0_0, 0, 1;
    %load/vec4 v0x5a4293d099a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %vpi_call/w 4 39 "$display", "Retirement trace ENABLED" {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %vpi_call/w 4 42 "$display", "Retirement trace DISABLED" {0 0 0};
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_0x5a4293cbb990;
T_30 ;
    %wait E_0x5a4293c553f0;
    %load/vec4 v0x5a4293d09870_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.3, 10;
    %load/vec4 v0x5a4293d099a0_0;
    %and;
T_30.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x5a4293d02680_0;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 4 51 "$display", "[CYCLE %0d] RETIRE | PC=0x%08h | NEXT_PC=0x%08h", v0x5a4293d09790_0, v0x5a4293d044d0_0, v0x5a4293d043c0_0 {0 0 0};
T_30.0 ;
    %load/vec4 v0x5a4293d09870_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.7, 10;
    %load/vec4 v0x5a4293d099a0_0;
    %and;
T_30.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v0x5a4293d025e0_0;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %vpi_call/w 4 57 "$display", "[CYCLE %0d] MEM | stall=%b, lsu_done=%b, waddr=%h, ld=%h", v0x5a4293d09790_0, v0x5a4293d05830_0, v0x5a4293d03570_0, v0x5a4293d01420_0, v0x5a4293cfb5f0_0 {0 0 0};
T_30.4 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5a4293cbb990;
T_31 ;
    %fork t_7, S_0x5a4293cbbe30;
    %jmp t_6;
    .scope S_0x5a4293cbbe30;
t_7 ;
    %pushi/str "program.hex";
    %store/str v0x5a4293cd4dd0_0;
    %vpi_func 4 138 "$value$plusargs" 32, "PROG=%s", v0x5a4293cd4dd0_0 {0 0 0};
    %store/vec4 v0x5a4293cd4730_0, 0, 32;
    %vpi_call/w 4 140 "$display", "Loading program: %s", v0x5a4293cd4dd0_0 {0 0 0};
    %vpi_call/w 4 141 "$readmemh", v0x5a4293cd4dd0_0, v0x5a4293d08b80 {0 0 0};
    %end;
    .scope S_0x5a4293cbb990;
t_6 %join;
    %end;
    .thread T_31;
    .scope S_0x5a4293cbb990;
T_32 ;
T_32.0 ;
    %load/vec4 v0x5a4293d09870_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_32.1, 6;
    %wait E_0x5a4293c53a20;
    %jmp T_32.0;
T_32.1 ;
T_32.2 ;
    %load/vec4 v0x5a4293d09790_0;
    %cmpi/s 500, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_32.4, 5;
    %load/vec4 v0x5a4293d09a60_0;
    %nor/r;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz T_32.3, 8;
    %wait E_0x5a4293c553f0;
    %jmp T_32.2;
T_32.3 ;
    %vpi_call/w 4 153 "$display", "\012=======================================" {0 0 0};
    %vpi_call/w 4 154 "$display", "Simulation finished at cycle %0d", v0x5a4293d09790_0 {0 0 0};
    %vpi_call/w 4 155 "$display", "=======================================\012" {0 0 0};
    %fork TD_core_tb.dump_registers, S_0x5a4293d067b0;
    %join;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v0x5a4293d065f0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5a4293d06510_0, 0, 32;
    %fork TD_core_tb.dump_memory, S_0x5a4293d05e40;
    %join;
    %vpi_call/w 4 160 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "../RTL/mrv32_pkg.sv";
    "core_tb.sv";
    "../RTL/mrv32_core.sv";
    "../RTL/mrv32_id.sv";
    "../RTL/mrv32_imm_gen.sv";
    "../RTL/mrv32_fetch.sv";
    "../RTL/mrv32_lsu.sv";
    "../RTL/mrv32_alu.sv";
    "../RTL/mrv32_bru.sv";
    "../RTL/mrv32_rf.sv";
    "../RTL/mrv32_wb.sv";
    "../RTL/mem_dual_port.sv";
