<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Full swerv core test
rc: 0 (means success: 1)
tags: swerv
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/swerv/design/include /tmpfs/src/github/sv-tests/third_party/cores/swerv/design/lib /tmpfs/src/github/sv-tests/third_party/cores/swerv/design/dmi /tmpfs/src/github/sv-tests/third_party/cores/swerv/configs/snapshots/default
top_module: swerv_wrapper
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/swerv/configs/snapshots/default/common_defines.vh.html" target="file-frame">third_party/cores/swerv/configs/snapshots/default/common_defines.vh</a> <a href="../../../../third_party/cores/swerv/design/include/build.h.html" target="file-frame">third_party/cores/swerv/design/include/build.h</a> <a href="../../../../third_party/cores/swerv/design/include/global.h.html" target="file-frame">third_party/cores/swerv/design/include/global.h</a> <a href="../../../../third_party/cores/swerv/design/include/swerv_types.sv.html" target="file-frame">third_party/cores/swerv/design/include/swerv_types.sv</a> <a href="../../../../third_party/cores/swerv/design/swerv_wrapper.sv.html" target="file-frame">third_party/cores/swerv/design/swerv_wrapper.sv</a> <a href="../../../../third_party/cores/swerv/design/mem.sv.html" target="file-frame">third_party/cores/swerv/design/mem.sv</a> <a href="../../../../third_party/cores/swerv/design/pic_ctrl.sv.html" target="file-frame">third_party/cores/swerv/design/pic_ctrl.sv</a> <a href="../../../../third_party/cores/swerv/design/swerv.sv.html" target="file-frame">third_party/cores/swerv/design/swerv.sv</a> <a href="../../../../third_party/cores/swerv/design/dma_ctrl.sv.html" target="file-frame">third_party/cores/swerv/design/dma_ctrl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_aln_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_aln_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_compress_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_compress_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_ifc_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_ifc_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_bp_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_bp_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_ic_mem.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_ic_mem.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_mem_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_mem_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_iccm_mem.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_iccm_mem.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_decode_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_decode_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_gpr_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_gpr_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_ib_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_ib_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_tlu_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_tlu_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_trigger.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_trigger.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu_alu_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu_alu_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu_mul_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu_mul_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu_div_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu_div_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_clkdomain.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_clkdomain.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_addrcheck.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_addrcheck.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_lsc_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_lsc_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_stbuf.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_stbuf.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_bus_buffer.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_bus_buffer.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_bus_intf.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_bus_intf.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_ecc.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_ecc.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_dccm_mem.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_dccm_mem.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_dccm_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_dccm_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_trigger.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_trigger.sv</a> <a href="../../../../third_party/cores/swerv/design/dbg/dbg.sv.html" target="file-frame">third_party/cores/swerv/design/dbg/dbg.sv</a> <a href="../../../../third_party/cores/swerv/design/dmi/dmi_wrapper.v.html" target="file-frame">third_party/cores/swerv/design/dmi/dmi_wrapper.v</a> <a href="../../../../third_party/cores/swerv/design/dmi/dmi_jtag_to_core_sync.v.html" target="file-frame">third_party/cores/swerv/design/dmi/dmi_jtag_to_core_sync.v</a> <a href="../../../../third_party/cores/swerv/design/dmi/rvjtag_tap.sv.html" target="file-frame">third_party/cores/swerv/design/dmi/rvjtag_tap.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/beh_lib.sv.html" target="file-frame">third_party/cores/swerv/design/lib/beh_lib.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/mem_lib.sv.html" target="file-frame">third_party/cores/swerv/design/lib/mem_lib.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/ahb_to_axi4.sv.html" target="file-frame">third_party/cores/swerv/design/lib/ahb_to_axi4.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/axi4_to_ahb.sv.html" target="file-frame">third_party/cores/swerv/design/lib/axi4_to_ahb.sv</a>
defines: 
time_elapsed: 43.408s
ram usage: 252644 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/swerv/design/include -I/tmpfs/src/github/sv-tests/third_party/cores/swerv/design/lib -I/tmpfs/src/github/sv-tests/third_party/cores/swerv/design/dmi -I/tmpfs/src/github/sv-tests/third_party/cores/swerv/configs/snapshots/default <a href="../../../../third_party/cores/swerv/configs/snapshots/default/common_defines.vh.html" target="file-frame">third_party/cores/swerv/configs/snapshots/default/common_defines.vh</a> <a href="../../../../third_party/cores/swerv/design/include/build.h.html" target="file-frame">third_party/cores/swerv/design/include/build.h</a> <a href="../../../../third_party/cores/swerv/design/include/global.h.html" target="file-frame">third_party/cores/swerv/design/include/global.h</a> <a href="../../../../third_party/cores/swerv/design/include/swerv_types.sv.html" target="file-frame">third_party/cores/swerv/design/include/swerv_types.sv</a> <a href="../../../../third_party/cores/swerv/design/swerv_wrapper.sv.html" target="file-frame">third_party/cores/swerv/design/swerv_wrapper.sv</a> <a href="../../../../third_party/cores/swerv/design/mem.sv.html" target="file-frame">third_party/cores/swerv/design/mem.sv</a> <a href="../../../../third_party/cores/swerv/design/pic_ctrl.sv.html" target="file-frame">third_party/cores/swerv/design/pic_ctrl.sv</a> <a href="../../../../third_party/cores/swerv/design/swerv.sv.html" target="file-frame">third_party/cores/swerv/design/swerv.sv</a> <a href="../../../../third_party/cores/swerv/design/dma_ctrl.sv.html" target="file-frame">third_party/cores/swerv/design/dma_ctrl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_aln_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_aln_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_compress_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_compress_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_ifc_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_ifc_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_bp_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_bp_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_ic_mem.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_ic_mem.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_mem_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_mem_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu_iccm_mem.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu_iccm_mem.sv</a> <a href="../../../../third_party/cores/swerv/design/ifu/ifu.sv.html" target="file-frame">third_party/cores/swerv/design/ifu/ifu.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_decode_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_decode_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_gpr_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_gpr_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_ib_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_ib_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_tlu_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_tlu_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec_trigger.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec_trigger.sv</a> <a href="../../../../third_party/cores/swerv/design/dec/dec.sv.html" target="file-frame">third_party/cores/swerv/design/dec/dec.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu_alu_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu_alu_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu_mul_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu_mul_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu_div_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu_div_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/exu/exu.sv.html" target="file-frame">third_party/cores/swerv/design/exu/exu.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_clkdomain.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_clkdomain.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_addrcheck.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_addrcheck.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_lsc_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_lsc_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_stbuf.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_stbuf.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_bus_buffer.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_bus_buffer.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_bus_intf.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_bus_intf.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_ecc.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_ecc.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_dccm_mem.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_dccm_mem.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_dccm_ctl.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_dccm_ctl.sv</a> <a href="../../../../third_party/cores/swerv/design/lsu/lsu_trigger.sv.html" target="file-frame">third_party/cores/swerv/design/lsu/lsu_trigger.sv</a> <a href="../../../../third_party/cores/swerv/design/dbg/dbg.sv.html" target="file-frame">third_party/cores/swerv/design/dbg/dbg.sv</a> <a href="../../../../third_party/cores/swerv/design/dmi/dmi_wrapper.v.html" target="file-frame">third_party/cores/swerv/design/dmi/dmi_wrapper.v</a> <a href="../../../../third_party/cores/swerv/design/dmi/dmi_jtag_to_core_sync.v.html" target="file-frame">third_party/cores/swerv/design/dmi/dmi_jtag_to_core_sync.v</a> <a href="../../../../third_party/cores/swerv/design/dmi/rvjtag_tap.sv.html" target="file-frame">third_party/cores/swerv/design/dmi/rvjtag_tap.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/beh_lib.sv.html" target="file-frame">third_party/cores/swerv/design/lib/beh_lib.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/mem_lib.sv.html" target="file-frame">third_party/cores/swerv/design/lib/mem_lib.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/ahb_to_axi4.sv.html" target="file-frame">third_party/cores/swerv/design/lib/ahb_to_axi4.sv</a> <a href="../../../../third_party/cores/swerv/design/lib/axi4_to_ahb.sv.html" target="file-frame">third_party/cores/swerv/design/lib/axi4_to_ahb.sv</a>
module swerv_wrapper (
	clk,
	rst_l,
	rst_vec,
	nmi_int,
	nmi_vec,
	jtag_id,
	trace_rv_i_insn_ip,
	trace_rv_i_address_ip,
	trace_rv_i_valid_ip,
	trace_rv_i_exception_ip,
	trace_rv_i_ecause_ip,
	trace_rv_i_interrupt_ip,
	trace_rv_i_tval_ip,
	haddr,
	hburst,
	hmastlock,
	hprot,
	hsize,
	htrans,
	hwrite,
	hrdata,
	hready,
	hresp,
	lsu_haddr,
	lsu_hburst,
	lsu_hmastlock,
	lsu_hprot,
	lsu_hsize,
	lsu_htrans,
	lsu_hwrite,
	lsu_hwdata,
	lsu_hrdata,
	lsu_hready,
	lsu_hresp,
	sb_haddr,
	sb_hburst,
	sb_hmastlock,
	sb_hprot,
	sb_hsize,
	sb_htrans,
	sb_hwrite,
	sb_hwdata,
	sb_hrdata,
	sb_hready,
	sb_hresp,
	dma_haddr,
	dma_hburst,
	dma_hmastlock,
	dma_hprot,
	dma_hsize,
	dma_htrans,
	dma_hwrite,
	dma_hwdata,
	dma_hsel,
	dma_hreadyin,
	dma_hrdata,
	dma_hreadyout,
	dma_hresp,
	lsu_bus_clk_en,
	ifu_bus_clk_en,
	dbg_bus_clk_en,
	dma_bus_clk_en,
	timer_int,
	extintsrc_req,
	dec_tlu_perfcnt0,
	dec_tlu_perfcnt1,
	dec_tlu_perfcnt2,
	dec_tlu_perfcnt3,
	jtag_tck,
	jtag_tms,
	jtag_tdi,
	jtag_trst_n,
	jtag_tdo,
	mpc_debug_halt_req,
	mpc_debug_run_req,
	mpc_reset_run_req,
	mpc_debug_halt_ack,
	mpc_debug_run_ack,
	debug_brkpt_status,
	i_cpu_halt_req,
	o_cpu_halt_ack,
	o_cpu_halt_status,
	o_debug_mode_status,
	i_cpu_run_req,
	o_cpu_run_ack,
	scan_mode,
	mbist_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire [31:1] rst_vec;
	input wire nmi_int;
	input wire [31:1] nmi_vec;
	input wire [31:1] jtag_id;
	output wire [63:0] trace_rv_i_insn_ip;
	output wire [63:0] trace_rv_i_address_ip;
	output wire [2:0] trace_rv_i_valid_ip;
	output wire [2:0] trace_rv_i_exception_ip;
	output wire [4:0] trace_rv_i_ecause_ip;
	output wire [2:0] trace_rv_i_interrupt_ip;
	output wire [31:0] trace_rv_i_tval_ip;
	output wire [31:0] haddr;
	output wire [2:0] hburst;
	output wire hmastlock;
	output wire [3:0] hprot;
	output wire [2:0] hsize;
	output wire [1:0] htrans;
	output wire hwrite;
	input wire [63:0] hrdata;
	input wire hready;
	input wire hresp;
	output wire [31:0] lsu_haddr;
	output wire [2:0] lsu_hburst;
	output wire lsu_hmastlock;
	output wire [3:0] lsu_hprot;
	output wire [2:0] lsu_hsize;
	output wire [1:0] lsu_htrans;
	output wire lsu_hwrite;
	output wire [63:0] lsu_hwdata;
	input wire [63:0] lsu_hrdata;
	input wire lsu_hready;
	input wire lsu_hresp;
	output wire [31:0] sb_haddr;
	output wire [2:0] sb_hburst;
	output wire sb_hmastlock;
	output wire [3:0] sb_hprot;
	output wire [2:0] sb_hsize;
	output wire [1:0] sb_htrans;
	output wire sb_hwrite;
	output wire [63:0] sb_hwdata;
	input wire [63:0] sb_hrdata;
	input wire sb_hready;
	input wire sb_hresp;
	input wire [31:0] dma_haddr;
	input wire [2:0] dma_hburst;
	input wire dma_hmastlock;
	input wire [3:0] dma_hprot;
	input wire [2:0] dma_hsize;
	input wire [1:0] dma_htrans;
	input wire dma_hwrite;
	input wire [63:0] dma_hwdata;
	input wire dma_hsel;
	input wire dma_hreadyin;
	output wire [63:0] dma_hrdata;
	output wire dma_hreadyout;
	output wire dma_hresp;
	input wire lsu_bus_clk_en;
	input wire ifu_bus_clk_en;
	input wire dbg_bus_clk_en;
	input wire dma_bus_clk_en;
	input wire timer_int;
	input wire [8:1] extintsrc_req;
	output wire [1:0] dec_tlu_perfcnt0;
	output wire [1:0] dec_tlu_perfcnt1;
	output wire [1:0] dec_tlu_perfcnt2;
	output wire [1:0] dec_tlu_perfcnt3;
	input wire jtag_tck;
	input wire jtag_tms;
	input wire jtag_tdi;
	input wire jtag_trst_n;
	output wire jtag_tdo;
	input wire mpc_debug_halt_req;
	input wire mpc_debug_run_req;
	input wire mpc_reset_run_req;
	output wire mpc_debug_halt_ack;
	output wire mpc_debug_run_ack;
	output wire debug_brkpt_status;
	input wire i_cpu_halt_req;
	output wire o_cpu_halt_ack;
	output wire o_cpu_halt_status;
	output wire o_debug_mode_status;
	input wire i_cpu_run_req;
	output wire o_cpu_run_ack;
	input wire scan_mode;
	input wire mbist_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire dccm_wren;
	wire dccm_rden;
	wire [DCCM_BITS - 1:0] dccm_wr_addr;
	wire [DCCM_BITS - 1:0] dccm_rd_addr_lo;
	wire [DCCM_BITS - 1:0] dccm_rd_addr_hi;
	wire [DCCM_FDATA_WIDTH - 1:0] dccm_wr_data;
	wire [DCCM_FDATA_WIDTH - 1:0] dccm_rd_data_lo;
	wire [DCCM_FDATA_WIDTH - 1:0] dccm_rd_data_hi;
	wire lsu_freeze_dc3;
	wire [31:3] ic_rw_addr;
	wire [3:0] ic_wr_en;
	wire ic_rd_en;
	wire [3:0] ic_tag_valid;
	wire [3:0] ic_rd_hit;
	wire ic_tag_perr;
	wire [15:2] ic_debug_addr;
	wire ic_debug_rd_en;
	wire ic_debug_wr_en;
	wire ic_debug_tag_array;
	wire [3:0] ic_debug_way;
	wire [20:0] ictag_debug_rd_data;
	wire [67:0] ic_wr_data;
	wire [135:0] ic_rd_data;
	wire [33:0] ic_debug_wr_data;
	wire [127:0] ic_premux_data;
	wire ic_sel_premux_data;
	wire core_rst_l;
	wire jtag_tdoEn;
	wire dccm_clk_override;
	wire icm_clk_override;
	wire dec_tlu_core_ecc_disable;
	wire dmi_reg_en;
	wire [6:0] dmi_reg_addr;
	wire dmi_reg_wr_en;
	wire [31:0] dmi_reg_wdata;
	wire [31:0] dmi_reg_rdata;
	wire dmi_hard_reset;
	swerv swerv(
		.clk(clk),
		.rst_l(rst_l),
		.rst_vec(rst_vec),
		.nmi_int(nmi_int),
		.nmi_vec(nmi_vec),
		.core_rst_l(core_rst_l),
		.trace_rv_i_insn_ip(trace_rv_i_insn_ip),
		.trace_rv_i_address_ip(trace_rv_i_address_ip),
		.trace_rv_i_valid_ip(trace_rv_i_valid_ip),
		.trace_rv_i_exception_ip(trace_rv_i_exception_ip),
		.trace_rv_i_ecause_ip(trace_rv_i_ecause_ip),
		.trace_rv_i_interrupt_ip(trace_rv_i_interrupt_ip),
		.trace_rv_i_tval_ip(trace_rv_i_tval_ip),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.dccm_clk_override(dccm_clk_override),
		.icm_clk_override(icm_clk_override),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.i_cpu_halt_req(i_cpu_halt_req),
		.i_cpu_run_req(i_cpu_run_req),
		.o_cpu_halt_ack(o_cpu_halt_ack),
		.o_cpu_halt_status(o_cpu_halt_status),
		.o_cpu_run_ack(o_cpu_run_ack),
		.o_debug_mode_status(o_debug_mode_status),
		.mpc_debug_halt_req(mpc_debug_halt_req),
		.mpc_debug_run_req(mpc_debug_run_req),
		.mpc_reset_run_req(mpc_reset_run_req),
		.mpc_debug_halt_ack(mpc_debug_halt_ack),
		.mpc_debug_run_ack(mpc_debug_run_ack),
		.debug_brkpt_status(debug_brkpt_status),
		.dec_tlu_perfcnt0(dec_tlu_perfcnt0),
		.dec_tlu_perfcnt1(dec_tlu_perfcnt1),
		.dec_tlu_perfcnt2(dec_tlu_perfcnt2),
		.dec_tlu_perfcnt3(dec_tlu_perfcnt3),
		.dccm_wren(dccm_wren),
		.dccm_rden(dccm_rden),
		.dccm_wr_addr(dccm_wr_addr),
		.dccm_rd_addr_lo(dccm_rd_addr_lo),
		.dccm_rd_addr_hi(dccm_rd_addr_hi),
		.dccm_wr_data(dccm_wr_data),
		.dccm_rd_data_lo(dccm_rd_data_lo),
		.dccm_rd_data_hi(dccm_rd_data_hi),
		.ic_rw_addr(ic_rw_addr),
		.ic_tag_valid(ic_tag_valid),
		.ic_wr_en(ic_wr_en),
		.ic_rd_en(ic_rd_en),
		.ic_wr_data(ic_wr_data),
		.ic_rd_data(ic_rd_data),
		.ictag_debug_rd_data(ictag_debug_rd_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ic_premux_data(ic_premux_data),
		.ic_sel_premux_data(ic_sel_premux_data),
		.ic_debug_addr(ic_debug_addr),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ic_rd_hit(ic_rd_hit),
		.ic_tag_perr(ic_tag_perr),
		.haddr(haddr),
		.hburst(hburst),
		.hmastlock(hmastlock),
		.hprot(hprot),
		.hsize(hsize),
		.htrans(htrans),
		.hwrite(hwrite),
		.hrdata(hrdata),
		.hready(hready),
		.hresp(hresp),
		.lsu_haddr(lsu_haddr),
		.lsu_hburst(lsu_hburst),
		.lsu_hmastlock(lsu_hmastlock),
		.lsu_hprot(lsu_hprot),
		.lsu_hsize(lsu_hsize),
		.lsu_htrans(lsu_htrans),
		.lsu_hwrite(lsu_hwrite),
		.lsu_hwdata(lsu_hwdata),
		.lsu_hrdata(lsu_hrdata),
		.lsu_hready(lsu_hready),
		.lsu_hresp(lsu_hresp),
		.sb_haddr(sb_haddr),
		.sb_hburst(sb_hburst),
		.sb_hmastlock(sb_hmastlock),
		.sb_hprot(sb_hprot),
		.sb_hsize(sb_hsize),
		.sb_htrans(sb_htrans),
		.sb_hwrite(sb_hwrite),
		.sb_hwdata(sb_hwdata),
		.sb_hrdata(sb_hrdata),
		.sb_hready(sb_hready),
		.sb_hresp(sb_hresp),
		.dma_haddr(dma_haddr),
		.dma_hburst(dma_hburst),
		.dma_hmastlock(dma_hmastlock),
		.dma_hprot(dma_hprot),
		.dma_hsize(dma_hsize),
		.dma_htrans(dma_htrans),
		.dma_hwrite(dma_hwrite),
		.dma_hwdata(dma_hwdata),
		.dma_hsel(dma_hsel),
		.dma_hreadyin(dma_hreadyin),
		.dma_hrdata(dma_hrdata),
		.dma_hreadyout(dma_hreadyout),
		.dma_hresp(dma_hresp),
		.lsu_bus_clk_en(lsu_bus_clk_en),
		.ifu_bus_clk_en(ifu_bus_clk_en),
		.dbg_bus_clk_en(dbg_bus_clk_en),
		.dma_bus_clk_en(dma_bus_clk_en),
		.dmi_reg_en(dmi_reg_en),
		.dmi_reg_addr(dmi_reg_addr),
		.dmi_reg_wr_en(dmi_reg_wr_en),
		.dmi_reg_wdata(dmi_reg_wdata),
		.dmi_reg_rdata(dmi_reg_rdata),
		.dmi_hard_reset(dmi_hard_reset),
		.extintsrc_req(extintsrc_req),
		.timer_int(timer_int),
		.scan_mode(scan_mode)
	);
	mem mem(
		.rst_l(core_rst_l),
		.clk(clk),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.dccm_clk_override(dccm_clk_override),
		.icm_clk_override(icm_clk_override),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.dccm_wren(dccm_wren),
		.dccm_rden(dccm_rden),
		.dccm_wr_addr(dccm_wr_addr),
		.dccm_rd_addr_lo(dccm_rd_addr_lo),
		.dccm_rd_addr_hi(dccm_rd_addr_hi),
		.dccm_wr_data(dccm_wr_data),
		.dccm_rd_data_lo(dccm_rd_data_lo),
		.dccm_rd_data_hi(dccm_rd_data_hi),
		.ic_rw_addr(ic_rw_addr),
		.ic_tag_valid(ic_tag_valid),
		.ic_wr_en(ic_wr_en),
		.ic_rd_en(ic_rd_en),
		.ic_premux_data(ic_premux_data),
		.ic_sel_premux_data(ic_sel_premux_data),
		.ic_wr_data(ic_wr_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ic_debug_addr(ic_debug_addr),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ic_rd_data(ic_rd_data),
		.ictag_debug_rd_data(ictag_debug_rd_data),
		.ic_rd_hit(ic_rd_hit),
		.ic_tag_perr(ic_tag_perr),
		.scan_mode(scan_mode)
	);
	dmi_wrapper dmi_wrapper(
		.scan_mode(scan_mode),
		.trst_n(jtag_trst_n),
		.tck(jtag_tck),
		.tms(jtag_tms),
		.tdi(jtag_tdi),
		.tdo(jtag_tdo),
		.tdoEnable(),
		.core_rst_n(core_rst_l),
		.core_clk(clk),
		.jtag_id(jtag_id),
		.rd_data(dmi_reg_rdata),
		.reg_wr_data(dmi_reg_wdata),
		.reg_wr_addr(dmi_reg_addr),
		.reg_en(dmi_reg_en),
		.reg_wr_en(dmi_reg_wr_en),
		.dmi_hard_reset(dmi_hard_reset)
	);
endmodule
module mem (
	clk,
	rst_l,
	lsu_freeze_dc3,
	dccm_clk_override,
	icm_clk_override,
	dec_tlu_core_ecc_disable,
	dccm_wren,
	dccm_rden,
	dccm_wr_addr,
	dccm_rd_addr_lo,
	dccm_rd_addr_hi,
	dccm_wr_data,
	dccm_rd_data_lo,
	dccm_rd_data_hi,
	ic_rw_addr,
	ic_tag_valid,
	ic_wr_en,
	ic_rd_en,
	ic_premux_data,
	ic_sel_premux_data,
	ic_wr_data,
	ic_debug_wr_data,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ic_rd_data,
	ictag_debug_rd_data,
	ic_rd_hit,
	ic_tag_perr,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire lsu_freeze_dc3;
	input wire dccm_clk_override;
	input wire icm_clk_override;
	input wire dec_tlu_core_ecc_disable;
	input wire dccm_wren;
	input wire dccm_rden;
	input wire [15:0] dccm_wr_addr;
	input wire [15:0] dccm_rd_addr_lo;
	input wire [15:0] dccm_rd_addr_hi;
	input wire [38:0] dccm_wr_data;
	output wire [38:0] dccm_rd_data_lo;
	output wire [38:0] dccm_rd_data_hi;
	input wire [31:3] ic_rw_addr;
	input wire [3:0] ic_tag_valid;
	input wire [3:0] ic_wr_en;
	input wire ic_rd_en;
	input wire [127:0] ic_premux_data;
	input wire ic_sel_premux_data;
	input wire [67:0] ic_wr_data;
	input wire [33:0] ic_debug_wr_data;
	input wire [15:2] ic_debug_addr;
	input wire ic_debug_rd_en;
	input wire ic_debug_wr_en;
	input wire ic_debug_tag_array;
	input wire [3:0] ic_debug_way;
	output wire [135:0] ic_rd_data;
	output wire [20:0] ictag_debug_rd_data;
	output wire [3:0] ic_rd_hit;
	output wire ic_tag_perr;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DCCM_ENABLE = 1&#39;b1;
	generate
		if (DCCM_ENABLE == 1) begin : Gen_dccm_enable
			lsu_dccm_mem dccm(
				.clk_override(dccm_clk_override),
				.clk(clk),
				.rst_l(rst_l),
				.lsu_freeze_dc3(lsu_freeze_dc3),
				.dccm_wren(dccm_wren),
				.dccm_rden(dccm_rden),
				.dccm_wr_addr(dccm_wr_addr),
				.dccm_rd_addr_lo(dccm_rd_addr_lo),
				.dccm_rd_addr_hi(dccm_rd_addr_hi),
				.dccm_wr_data(dccm_wr_data),
				.dccm_rd_data_lo(dccm_rd_data_lo),
				.dccm_rd_data_hi(dccm_rd_data_hi),
				.scan_mode(scan_mode)
			);
		end
		else begin : Gen_dccm_disable
			assign dccm_rd_data_lo = {39 {1&#39;sb0}};
			assign dccm_rd_data_hi = {39 {1&#39;sb0}};
		end
	endgenerate
	ifu_ic_mem icm(
		.clk_override(icm_clk_override),
		.clk(clk),
		.rst_l(rst_l),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.ic_rw_addr(ic_rw_addr),
		.ic_wr_en(ic_wr_en),
		.ic_rd_en(ic_rd_en),
		.ic_debug_addr(ic_debug_addr),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ic_premux_data(ic_premux_data),
		.ic_sel_premux_data(ic_sel_premux_data),
		.ic_wr_data(ic_wr_data),
		.ic_rd_data(ic_rd_data),
		.ictag_debug_rd_data(ictag_debug_rd_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ic_tag_valid(ic_tag_valid),
		.ic_rd_hit(ic_rd_hit),
		.ic_tag_perr(ic_tag_perr),
		.scan_mode(scan_mode)
	);
endmodule
module pic_ctrl (
	clk,
	free_clk,
	active_clk,
	rst_l,
	clk_override,
	extintsrc_req,
	picm_addr,
	picm_wr_data,
	picm_wren,
	picm_rden,
	picm_mken,
	meicurpl,
	meipt,
	mexintpend,
	claimid,
	pl,
	picm_rd_data,
	mhwakeup,
	scan_mode
);
	input wire clk;
	input wire free_clk;
	input wire active_clk;
	input wire rst_l;
	input wire clk_override;
	input wire [8:0] extintsrc_req;
	input wire [31:0] picm_addr;
	input wire [31:0] picm_wr_data;
	input wire picm_wren;
	input wire picm_rden;
	input wire picm_mken;
	input wire [3:0] meicurpl;
	input wire [3:0] meipt;
	output wire mexintpend;
	output wire [7:0] claimid;
	output wire [3:0] pl;
	output wire [31:0] picm_rd_data;
	output wire mhwakeup;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam NUM_LEVELS = 4;
	localparam INTPRIORITY_BASE_ADDR = 32&#39;hf00c0000;
	localparam INTPEND_BASE_ADDR = 33&#39;sd4027322368;
	localparam INTENABLE_BASE_ADDR = 33&#39;sd4027326464;
	localparam EXT_INTR_PIC_CONFIG = 33&#39;sd4027330560;
	localparam EXT_INTR_GW_CONFIG = 33&#39;sd4027334656;
	localparam EXT_INTR_GW_CLEAR = 33&#39;sd4027338752;
	localparam INTPEND_SIZE = 32;
	localparam INT_GRPS = INTPEND_SIZE / 32;
	localparam INTPRIORITY_BITS = 4;
	localparam ID_BITS = 8;
	function automatic signed [31:0] sv2v_cast_32_signed;
		input reg signed [31:0] inp;
		sv2v_cast_32_signed = inp;
	endfunction
	localparam signed [(TOTAL_INT * 32) - 1:0] GW_CONFIG = {TOTAL_INT {sv2v_cast_32_signed(0)}};
	wire addr_intpend_base_match;
	wire addr_intenable_base_match;
	wire addr_intpriority_base_match;
	wire addr_config_pic_match;
	wire addr_config_gw_base_match;
	wire addr_clear_gw_base_match;
	wire mexintpend_in;
	wire mhwakeup_in;
	wire intpend_reg_read;
	wire [31:0] picm_rd_data_in;
	reg [31:0] intpend_rd_out;
	reg intenable_rd_out;
	reg [INTPRIORITY_BITS - 1:0] intpriority_rd_out;
	reg [1:0] gw_config_rd_out;
	wire [(TOTAL_INT * INTPRIORITY_BITS) - 1:0] intpriority_reg;
	wire [(TOTAL_INT * INTPRIORITY_BITS) - 1:0] intpriority_reg_inv;
	wire [TOTAL_INT - 1:0] intpriority_reg_we;
	wire [TOTAL_INT - 1:0] intpriority_reg_re;
	wire [(TOTAL_INT * 2) - 1:0] gw_config_reg;
	wire [TOTAL_INT - 1:0] intenable_reg;
	wire [TOTAL_INT - 1:0] intenable_reg_we;
	wire [TOTAL_INT - 1:0] intenable_reg_re;
	wire [TOTAL_INT - 1:0] gw_config_reg_we;
	wire [TOTAL_INT - 1:0] gw_config_reg_re;
	wire [TOTAL_INT - 1:0] gw_clear_reg_we;
	wire [INTPEND_SIZE - 1:0] intpend_reg_extended;
	wire [(TOTAL_INT * INTPRIORITY_BITS) - 1:0] intpend_w_prior_en;
	wire [(TOTAL_INT * ID_BITS) - 1:0] intpend_id;
	wire [INTPRIORITY_BITS - 1:0] maxint;
	wire [INTPRIORITY_BITS - 1:0] selected_int_priority;
	wire [(INT_GRPS &gt;= 1 ? (INT_GRPS * 32) - 1 : ((2 - INT_GRPS) * 32) + (((INT_GRPS - 1) * 32) - 1)):(INT_GRPS &gt;= 1 ? 0 : (INT_GRPS - 1) * 32)] intpend_rd_part_out;
	wire config_reg;
	wire intpriord;
	wire config_reg_we;
	wire config_reg_re;
	wire config_reg_in;
	wire prithresh_reg_write;
	wire prithresh_reg_read;
	wire intpriority_reg_read;
	wire intenable_reg_read;
	wire gw_config_reg_read;
	wire picm_wren_ff;
	wire picm_rden_ff;
	wire [31:0] picm_addr_ff;
	wire [31:0] picm_wr_data_ff;
	reg [3:0] mask;
	wire picm_mken_ff;
	wire [ID_BITS - 1:0] claimid_in;
	wire [INTPRIORITY_BITS - 1:0] pl_in;
	wire [INTPRIORITY_BITS - 1:0] pl_in_q;
	wire [TOTAL_INT - 1:0] extintsrc_req_sync;
	wire [TOTAL_INT - 1:0] extintsrc_req_gw;
	wire pic_addr_c1_clken;
	wire pic_data_c1_clken;
	wire pic_pri_c1_clken;
	wire pic_int_c1_clken;
	wire gw_config_c1_clken;
	wire pic_addr_c1_clk;
	wire pic_data_c1_clk;
	wire pic_pri_c1_clk;
	wire pic_int_c1_clk;
	wire gw_config_c1_clk;
	assign pic_addr_c1_clken = ((picm_mken | picm_rden) | picm_wren) | clk_override;
	assign pic_data_c1_clken = picm_wren | clk_override;
	assign pic_pri_c1_clken = (addr_intpriority_base_match &amp; (picm_wren_ff | picm_rden_ff)) | clk_override;
	assign pic_int_c1_clken = (addr_intenable_base_match &amp; (picm_wren_ff | picm_rden_ff)) | clk_override;
	assign gw_config_c1_clken = (addr_config_gw_base_match &amp; (picm_wren_ff | picm_rden_ff)) | clk_override;
	rvoclkhdr pic_addr_c1_cgc(
		.en(pic_addr_c1_clken),
		.l1clk(pic_addr_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr pic_data_c1_cgc(
		.en(pic_data_c1_clken),
		.l1clk(pic_data_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr pic_pri_c1_cgc(
		.en(pic_pri_c1_clken),
		.l1clk(pic_pri_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr pic_int_c1_cgc(
		.en(pic_int_c1_clken),
		.l1clk(pic_int_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr gw_config_c1_cgc(
		.en(gw_config_c1_clken),
		.l1clk(gw_config_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	assign addr_intpend_base_match = picm_addr_ff[31:6] == INTPEND_BASE_ADDR[31:6];
	assign addr_intenable_base_match = picm_addr_ff[31:NUM_LEVELS + 2] == INTENABLE_BASE_ADDR[31:NUM_LEVELS + 2];
	assign addr_intpriority_base_match = picm_addr_ff[31:NUM_LEVELS + 2] == INTPRIORITY_BASE_ADDR[31:NUM_LEVELS + 2];
	assign addr_config_pic_match = picm_addr_ff[31:0] == EXT_INTR_PIC_CONFIG[31:0];
	assign addr_config_gw_base_match = picm_addr_ff[31:NUM_LEVELS + 2] == EXT_INTR_GW_CONFIG[31:NUM_LEVELS + 2];
	assign addr_clear_gw_base_match = picm_addr_ff[31:NUM_LEVELS + 2] == EXT_INTR_GW_CLEAR[31:NUM_LEVELS + 2];
	rvdff #(32) picm_add_flop(
		.rst_l(rst_l),
		.din(picm_addr),
		.dout(picm_addr_ff),
		.clk(pic_addr_c1_clk)
	);
	rvdff #(1) picm_wre_flop(
		.rst_l(rst_l),
		.din(picm_wren),
		.dout(picm_wren_ff),
		.clk(active_clk)
	);
	rvdff #(1) picm_rde_flop(
		.rst_l(rst_l),
		.din(picm_rden),
		.dout(picm_rden_ff),
		.clk(active_clk)
	);
	rvdff #(1) picm_mke_flop(
		.rst_l(rst_l),
		.din(picm_mken),
		.dout(picm_mken_ff),
		.clk(active_clk)
	);
	rvdff #(32) picm_dat_flop(
		.rst_l(rst_l),
		.din(picm_wr_data[31:0]),
		.dout(picm_wr_data_ff[31:0]),
		.clk(pic_data_c1_clk)
	);
	rvsyncss #(TOTAL_INT - 1) sync_inst(
		.clk(free_clk),
		.dout(extintsrc_req_sync[TOTAL_INT - 1:1]),
		.din(extintsrc_req[TOTAL_INT - 1:1]),
		.rst_l(rst_l)
	);
	assign extintsrc_req_sync[0] = extintsrc_req[0];
	genvar i;
	generate
		for (i = 0; i &lt; TOTAL_INT; i = i + 1) begin : SETREG
			if (i &gt; 0) begin : NON_ZERO_INT
				assign intpriority_reg_we[i] = (addr_intpriority_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_wren_ff;
				assign intpriority_reg_re[i] = (addr_intpriority_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_rden_ff;
				assign intenable_reg_we[i] = (addr_intenable_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_wren_ff;
				assign intenable_reg_re[i] = (addr_intenable_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_rden_ff;
				assign gw_config_reg_we[i] = (addr_config_gw_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_wren_ff;
				assign gw_config_reg_re[i] = (addr_config_gw_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_rden_ff;
				assign gw_clear_reg_we[i] = (addr_clear_gw_base_match &amp; (picm_addr_ff[NUM_LEVELS + 1:2] == i)) &amp; picm_wren_ff;
				rvdffs #(INTPRIORITY_BITS) intpriority_ff(
					.rst_l(rst_l),
					.en(intpriority_reg_we[i]),
					.din(picm_wr_data_ff[INTPRIORITY_BITS - 1:0]),
					.dout(intpriority_reg[i * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
					.clk(pic_pri_c1_clk)
				);
				rvdffs #(1) intenable_ff(
					.rst_l(rst_l),
					.en(intenable_reg_we[i]),
					.din(picm_wr_data_ff[0]),
					.dout(intenable_reg[i]),
					.clk(pic_int_c1_clk)
				);
				rvdffs #(2) gw_config_ff(
					.rst_l(rst_l),
					.en(gw_config_reg_we[i]),
					.din(picm_wr_data_ff[1:0]),
					.dout(gw_config_reg[i * 2+:2]),
					.clk(gw_config_c1_clk)
				);
				configurable_gw config_gw_inst(
					.rst_l(rst_l),
					.clk(free_clk),
					.extintsrc_req_sync(extintsrc_req_sync[i]),
					.meigwctrl_polarity(gw_config_reg[i * 2]),
					.meigwctrl_type(gw_config_reg[(i * 2) + 1]),
					.meigwclr(gw_clear_reg_we[i]),
					.extintsrc_req_config(extintsrc_req_gw[i])
				);
			end
			else begin : INT_ZERO
				assign intpriority_reg_we[i] = 1&#39;b0;
				assign intpriority_reg_re[i] = 1&#39;b0;
				assign intenable_reg_we[i] = 1&#39;b0;
				assign intenable_reg_re[i] = 1&#39;b0;
				assign gw_config_reg_we[i] = 1&#39;b0;
				assign gw_config_reg_re[i] = 1&#39;b0;
				assign gw_clear_reg_we[i] = 1&#39;b0;
				assign gw_config_reg[i * 2+:2] = {2 {1&#39;sb0}};
				assign intpriority_reg[i * INTPRIORITY_BITS+:INTPRIORITY_BITS] = {INTPRIORITY_BITS {1&#39;b0}};
				assign intenable_reg[i] = 1&#39;b0;
				assign extintsrc_req_gw[i] = 1&#39;b0;
			end
			assign intpriority_reg_inv[i * INTPRIORITY_BITS+:INTPRIORITY_BITS] = (intpriord ? ~intpriority_reg[i * INTPRIORITY_BITS+:INTPRIORITY_BITS] : intpriority_reg[i * INTPRIORITY_BITS+:INTPRIORITY_BITS]);
			assign intpend_w_prior_en[i * INTPRIORITY_BITS+:INTPRIORITY_BITS] = {INTPRIORITY_BITS {extintsrc_req_gw[i] &amp; intenable_reg[i]}} &amp; intpriority_reg_inv[i * INTPRIORITY_BITS+:INTPRIORITY_BITS];
			assign intpend_id[i * ID_BITS+:ID_BITS] = i;
		end
	endgenerate
	assign pl_in[INTPRIORITY_BITS - 1:0] = selected_int_priority[INTPRIORITY_BITS - 1:0];
	wire [(((NUM_LEVELS + 1) * ((TOTAL_INT + 1) + 1)) * INTPRIORITY_BITS) - 1:0] level_intpend_w_prior_en;
	wire [(((NUM_LEVELS + 1) * ((TOTAL_INT + 1) + 1)) * ID_BITS) - 1:0] level_intpend_id;
	assign level_intpend_w_prior_en[INTPRIORITY_BITS * ((TOTAL_INT + 1) - (TOTAL_INT + 1))+:INTPRIORITY_BITS * ((TOTAL_INT + 1) + 1)] = {{2 * INTPRIORITY_BITS {1&#39;b0}}, intpend_w_prior_en[INTPRIORITY_BITS * ((TOTAL_INT - 1) - (TOTAL_INT - 1))+:INTPRIORITY_BITS * TOTAL_INT]};
	assign level_intpend_id[ID_BITS * ((TOTAL_INT + 1) - (TOTAL_INT + 1))+:ID_BITS * ((TOTAL_INT + 1) + 1)] = {{2 * ID_BITS {1&#39;b1}}, intpend_id[ID_BITS * ((TOTAL_INT - 1) - (TOTAL_INT - 1))+:ID_BITS * TOTAL_INT]};
	genvar l;
	genvar m;
	genvar j;
	genvar k;
	wire [(((TOTAL_INT + 2) + 1) * INTPRIORITY_BITS) - 1:0] level_intpend_w_prior_en_1;
	wire [(((TOTAL_INT + 2) + 1) * ID_BITS) - 1:0] level_intpend_id_1;
	generate
		for (m = 0; m &lt;= (TOTAL_INT / 2); m = m + 1) begin : COMPARE0
			if (m == (TOTAL_INT / 2)) begin
				assign level_intpend_w_prior_en_1[(m + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS] = {INTPRIORITY_BITS {1&#39;sb0}};
				assign level_intpend_id_1[(m + 1) * ID_BITS+:ID_BITS] = {ID_BITS {1&#39;sb0}};
			end
			cmp_and_mux #(
				.ID_BITS(ID_BITS),
				.INTPRIORITY_BITS(INTPRIORITY_BITS)
			) cmp_l1(
				.a_id(level_intpend_id[(2 * m) * ID_BITS+:ID_BITS]),
				.a_priority(level_intpend_w_prior_en[(2 * m) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.b_id(level_intpend_id[((2 * m) + 1) * ID_BITS+:ID_BITS]),
				.b_priority(level_intpend_w_prior_en[((2 * m) + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.out_id(level_intpend_id_1[m * ID_BITS+:ID_BITS]),
				.out_priority(level_intpend_w_prior_en_1[m * INTPRIORITY_BITS+:INTPRIORITY_BITS])
			);
		end
	endgenerate
	wire [(((TOTAL_INT + 2) + 1) * INTPRIORITY_BITS) - 1:0] level_intpend_w_prior_en_2;
	wire [(((TOTAL_INT + 2) + 1) * ID_BITS) - 1:0] level_intpend_id_2;
	generate
		for (m = 0; m &lt;= (TOTAL_INT / 4); m = m + 1) begin : COMPARE1
			if (m == (TOTAL_INT / 4)) begin
				assign level_intpend_w_prior_en_2[(m + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS] = {INTPRIORITY_BITS {1&#39;sb0}};
				assign level_intpend_id_2[(m + 1) * ID_BITS+:ID_BITS] = {ID_BITS {1&#39;sb0}};
			end
			cmp_and_mux #(
				.ID_BITS(ID_BITS),
				.INTPRIORITY_BITS(INTPRIORITY_BITS)
			) cmp_l2(
				.a_id(level_intpend_id_1[(2 * m) * ID_BITS+:ID_BITS]),
				.a_priority(level_intpend_w_prior_en_1[(2 * m) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.b_id(level_intpend_id_1[((2 * m) + 1) * ID_BITS+:ID_BITS]),
				.b_priority(level_intpend_w_prior_en_1[((2 * m) + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.out_id(level_intpend_id_2[m * ID_BITS+:ID_BITS]),
				.out_priority(level_intpend_w_prior_en_2[m * INTPRIORITY_BITS+:INTPRIORITY_BITS])
			);
		end
	endgenerate
	wire [(((TOTAL_INT + 2) + 1) * INTPRIORITY_BITS) - 1:0] level_intpend_w_prior_en_3;
	wire [(((TOTAL_INT + 2) + 1) * ID_BITS) - 1:0] level_intpend_id_3;
	generate
		for (m = 0; m &lt;= (TOTAL_INT / 8); m = m + 1) begin : COMPARE2
			if (m == (TOTAL_INT / 8)) begin
				assign level_intpend_w_prior_en_3[(m + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS] = {INTPRIORITY_BITS {1&#39;sb0}};
				assign level_intpend_id_3[(m + 1) * ID_BITS+:ID_BITS] = {ID_BITS {1&#39;sb0}};
			end
			cmp_and_mux #(
				.ID_BITS(ID_BITS),
				.INTPRIORITY_BITS(INTPRIORITY_BITS)
			) cmp_l3(
				.a_id(level_intpend_id_2[(2 * m) * ID_BITS+:ID_BITS]),
				.a_priority(level_intpend_w_prior_en_2[(2 * m) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.b_id(level_intpend_id_2[((2 * m) + 1) * ID_BITS+:ID_BITS]),
				.b_priority(level_intpend_w_prior_en_2[((2 * m) + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.out_id(level_intpend_id_3[m * ID_BITS+:ID_BITS]),
				.out_priority(level_intpend_w_prior_en_3[m * INTPRIORITY_BITS+:INTPRIORITY_BITS])
			);
		end
	endgenerate
	wire [(((TOTAL_INT + 2) + 1) * INTPRIORITY_BITS) - 1:0] level_intpend_w_prior_en_4;
	wire [(((TOTAL_INT + 2) + 1) * ID_BITS) - 1:0] level_intpend_id_4;
	generate
		for (m = 0; m &lt;= (TOTAL_INT / 16); m = m + 1) begin : COMPARE3
			if (m == (TOTAL_INT / 16)) begin
				assign level_intpend_w_prior_en_4[(m + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS] = {INTPRIORITY_BITS {1&#39;sb0}};
				assign level_intpend_id_4[(m + 1) * ID_BITS+:ID_BITS] = {ID_BITS {1&#39;sb0}};
			end
			cmp_and_mux #(
				.ID_BITS(ID_BITS),
				.INTPRIORITY_BITS(INTPRIORITY_BITS)
			) cmp_l4(
				.a_id(level_intpend_id_3[(2 * m) * ID_BITS+:ID_BITS]),
				.a_priority(level_intpend_w_prior_en_3[(2 * m) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.b_id(level_intpend_id_3[((2 * m) + 1) * ID_BITS+:ID_BITS]),
				.b_priority(level_intpend_w_prior_en_3[((2 * m) + 1) * INTPRIORITY_BITS+:INTPRIORITY_BITS]),
				.out_id(level_intpend_id_4[m * ID_BITS+:ID_BITS]),
				.out_priority(level_intpend_w_prior_en_4[m * INTPRIORITY_BITS+:INTPRIORITY_BITS])
			);
		end
	endgenerate
	assign claimid_in[ID_BITS - 1:0] = level_intpend_id_4[0+:ID_BITS];
	assign selected_int_priority[INTPRIORITY_BITS - 1:0] = level_intpend_w_prior_en_4[0+:INTPRIORITY_BITS];
	assign config_reg_we = addr_config_pic_match &amp; picm_wren_ff;
	assign config_reg_re = addr_config_pic_match &amp; picm_rden_ff;
	assign config_reg_in = picm_wr_data_ff[0];
	rvdffs #(1) config_reg_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.en(config_reg_we),
		.din(config_reg_in),
		.dout(config_reg)
	);
	assign intpriord = config_reg;
	assign pl_in_q[INTPRIORITY_BITS - 1:0] = (intpriord ? ~pl_in : pl_in);
	rvdff #(ID_BITS) claimid_ff(
		.rst_l(rst_l),
		.din(claimid_in[ID_BITS - 1:0]),
		.dout(claimid[ID_BITS - 1:0]),
		.clk(free_clk)
	);
	rvdff #(INTPRIORITY_BITS) pl_ff(
		.rst_l(rst_l),
		.din(pl_in_q[INTPRIORITY_BITS - 1:0]),
		.dout(pl[INTPRIORITY_BITS - 1:0]),
		.clk(free_clk)
	);
	wire [INTPRIORITY_BITS - 1:0] meipt_inv;
	wire [INTPRIORITY_BITS - 1:0] meicurpl_inv;
	assign meipt_inv[INTPRIORITY_BITS - 1:0] = (intpriord ? ~meipt[INTPRIORITY_BITS - 1:0] : meipt[INTPRIORITY_BITS - 1:0]);
	assign meicurpl_inv[INTPRIORITY_BITS - 1:0] = (intpriord ? ~meicurpl[INTPRIORITY_BITS - 1:0] : meicurpl[INTPRIORITY_BITS - 1:0]);
	assign mexintpend_in = (selected_int_priority[INTPRIORITY_BITS - 1:0] &gt; meipt_inv[INTPRIORITY_BITS - 1:0]) &amp; (selected_int_priority[INTPRIORITY_BITS - 1:0] &gt; meicurpl_inv[INTPRIORITY_BITS - 1:0]);
	rvdff #(1) mexintpend_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mexintpend_in),
		.dout(mexintpend)
	);
	assign maxint[INTPRIORITY_BITS - 1:0] = (intpriord ? 0 : 15);
	assign mhwakeup_in = pl_in_q[INTPRIORITY_BITS - 1:0] == maxint;
	rvdff #(1) wake_up_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mhwakeup_in),
		.dout(mhwakeup)
	);
	assign intpend_reg_read = addr_intpend_base_match &amp; picm_rden_ff;
	assign intpriority_reg_read = addr_intpriority_base_match &amp; picm_rden_ff;
	assign intenable_reg_read = addr_intenable_base_match &amp; picm_rden_ff;
	assign gw_config_reg_read = addr_config_gw_base_match &amp; picm_rden_ff;
	assign intpend_reg_extended[INTPEND_SIZE - 1:0] = {{INTPEND_SIZE - TOTAL_INT {1&#39;b0}}, extintsrc_req_gw[TOTAL_INT - 1:0]};
	generate
		for (i = 0; i &lt; INT_GRPS; i = i + 1) assign intpend_rd_part_out[(INT_GRPS &gt;= 1 ? i : (INT_GRPS - 1) - i) * 32+:32] = {32 {intpend_reg_read &amp; (picm_addr_ff[5:2] == i)}} &amp; intpend_reg_extended[(32 * i) + 31:32 * i];
	endgenerate
	always @(*) begin : INTPEND_RD
		intpend_rd_out = {32 {1&#39;sb0}};
		begin : sv2v_autoblock_27
			reg signed [31:0] i;
			for (i = 0; i &lt; INT_GRPS; i = i + 1)
				intpend_rd_out = intpend_rd_out | intpend_rd_part_out[(INT_GRPS &gt;= 1 ? i : (INT_GRPS - 1) - i) * 32+:32];
		end
	end
	always @(*) begin : INTEN_RD
		intenable_rd_out = 1&#39;sb0;
		intpriority_rd_out = {INTPRIORITY_BITS {1&#39;sb0}};
		gw_config_rd_out = {2 {1&#39;sb0}};
		begin : sv2v_autoblock_28
			reg signed [31:0] i;
			for (i = 0; i &lt; TOTAL_INT; i = i + 1)
				begin
					if (intenable_reg_re[i])
						intenable_rd_out = intenable_reg[i];
					if (intpriority_reg_re[i])
						intpriority_rd_out = intpriority_reg[i * INTPRIORITY_BITS+:INTPRIORITY_BITS];
					if (gw_config_reg_re[i])
						gw_config_rd_out = gw_config_reg[i * 2+:2];
				end
		end
	end
	assign picm_rd_data_in[31:0] = (((((((({32 {intpend_reg_read}} &amp; intpend_rd_out) | ({32 {intpriority_reg_read}} &amp; {{32 - INTPRIORITY_BITS {1&#39;b0}}, intpriority_rd_out})) | ({32 {intenable_reg_read}} &amp; {31&#39;b0000000000000000000000000000000, intenable_rd_out})) | ({32 {gw_config_reg_read}} &amp; {30&#39;b000000000000000000000000000000, gw_config_rd_out})) | ({32 {config_reg_re}} &amp; {31&#39;b0000000000000000000000000000000, config_reg})) | ({32 {picm_mken_ff &amp; mask[3]}} &amp; {30&#39;b000000000000000000000000000000, 2&#39;b11})) | ({32 {picm_mken_ff &amp; mask[2]}} &amp; {31&#39;b0000000000000000000000000000000, 1&#39;b1})) | ({32 {picm_mken_ff &amp; mask[1]}} &amp; {28&#39;b0000000000000000000000000000, 4&#39;b1111})) | ({32 {picm_mken_ff &amp; mask[0]}} &amp; 32&#39;b0);
	assign picm_rd_data[31:0] = picm_rd_data_in[31:0];
	wire [14:0] address;
	assign address[14:0] = picm_addr_ff[14:0];
	always @(*)
		case (address[14:0])
			15&#39;b011000000000000: mask[3:0] = 4&#39;b0100;
			15&#39;b100000000000100: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000001000: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000001100: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000010000: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000010100: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000011000: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000011100: mask[3:0] = 4&#39;b1000;
			15&#39;b100000000100000: mask[3:0] = 4&#39;b1000;
			15&#39;b010000000000100: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000001000: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000001100: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000010000: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000010100: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000011000: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000011100: mask[3:0] = 4&#39;b0100;
			15&#39;b010000000100000: mask[3:0] = 4&#39;b0100;
			15&#39;b000000000000100: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000001000: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000001100: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000010000: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000010100: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000011000: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000011100: mask[3:0] = 4&#39;b0010;
			15&#39;b000000000100000: mask[3:0] = 4&#39;b0010;
			default: mask[3:0] = 4&#39;b0001;
		endcase
endmodule
module cmp_and_mux (
	a_id,
	a_priority,
	b_id,
	b_priority,
	out_id,
	out_priority
);
	parameter ID_BITS = 8;
	parameter INTPRIORITY_BITS = 4;
	input wire [ID_BITS - 1:0] a_id;
	input wire [INTPRIORITY_BITS - 1:0] a_priority;
	input wire [ID_BITS - 1:0] b_id;
	input wire [INTPRIORITY_BITS - 1:0] b_priority;
	output wire [ID_BITS - 1:0] out_id;
	output wire [INTPRIORITY_BITS - 1:0] out_priority;
	wire a_is_lt_b;
	assign a_is_lt_b = a_priority[INTPRIORITY_BITS - 1:0] &lt; b_priority[INTPRIORITY_BITS - 1:0];
	assign out_id[ID_BITS - 1:0] = (a_is_lt_b ? b_id[ID_BITS - 1:0] : a_id[ID_BITS - 1:0]);
	assign out_priority[INTPRIORITY_BITS - 1:0] = (a_is_lt_b ? b_priority[INTPRIORITY_BITS - 1:0] : a_priority[INTPRIORITY_BITS - 1:0]);
endmodule
module configurable_gw (
	clk,
	rst_l,
	extintsrc_req_sync,
	meigwctrl_polarity,
	meigwctrl_type,
	meigwclr,
	extintsrc_req_config
);
	input wire clk;
	input wire rst_l;
	input wire extintsrc_req_sync;
	input wire meigwctrl_polarity;
	input wire meigwctrl_type;
	input wire meigwclr;
	output wire extintsrc_req_config;
	wire gw_int_pending_in;
	wire gw_int_pending;
	assign gw_int_pending_in = (extintsrc_req_sync ^ meigwctrl_polarity) | (gw_int_pending &amp; ~meigwclr);
	rvdff #(1) int_pend_ff(
		.rst_l(rst_l),
		.clk(clk),
		.din(gw_int_pending_in),
		.dout(gw_int_pending)
	);
	assign extintsrc_req_config = (meigwctrl_type ? (extintsrc_req_sync ^ meigwctrl_polarity) | gw_int_pending : extintsrc_req_sync ^ meigwctrl_polarity);
endmodule
module swerv (
	clk,
	rst_l,
	rst_vec,
	nmi_int,
	nmi_vec,
	core_rst_l,
	trace_rv_i_insn_ip,
	trace_rv_i_address_ip,
	trace_rv_i_valid_ip,
	trace_rv_i_exception_ip,
	trace_rv_i_ecause_ip,
	trace_rv_i_interrupt_ip,
	trace_rv_i_tval_ip,
	lsu_freeze_dc3,
	dccm_clk_override,
	icm_clk_override,
	dec_tlu_core_ecc_disable,
	i_cpu_halt_req,
	i_cpu_run_req,
	o_cpu_halt_ack,
	o_cpu_halt_status,
	o_cpu_run_ack,
	o_debug_mode_status,
	mpc_debug_halt_req,
	mpc_debug_run_req,
	mpc_reset_run_req,
	mpc_debug_halt_ack,
	mpc_debug_run_ack,
	debug_brkpt_status,
	dec_tlu_perfcnt0,
	dec_tlu_perfcnt1,
	dec_tlu_perfcnt2,
	dec_tlu_perfcnt3,
	dccm_wren,
	dccm_rden,
	dccm_wr_addr,
	dccm_rd_addr_lo,
	dccm_rd_addr_hi,
	dccm_wr_data,
	dccm_rd_data_lo,
	dccm_rd_data_hi,
	ic_rw_addr,
	ic_tag_valid,
	ic_wr_en,
	ic_rd_en,
	ic_wr_data,
	ic_rd_data,
	ictag_debug_rd_data,
	ic_debug_wr_data,
	ic_premux_data,
	ic_sel_premux_data,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ic_rd_hit,
	ic_tag_perr,
	haddr,
	hburst,
	hmastlock,
	hprot,
	hsize,
	htrans,
	hwrite,
	hrdata,
	hready,
	hresp,
	lsu_haddr,
	lsu_hburst,
	lsu_hmastlock,
	lsu_hprot,
	lsu_hsize,
	lsu_htrans,
	lsu_hwrite,
	lsu_hwdata,
	lsu_hrdata,
	lsu_hready,
	lsu_hresp,
	sb_haddr,
	sb_hburst,
	sb_hmastlock,
	sb_hprot,
	sb_hsize,
	sb_htrans,
	sb_hwrite,
	sb_hwdata,
	sb_hrdata,
	sb_hready,
	sb_hresp,
	dma_haddr,
	dma_hburst,
	dma_hmastlock,
	dma_hprot,
	dma_hsize,
	dma_htrans,
	dma_hwrite,
	dma_hwdata,
	dma_hsel,
	dma_hreadyin,
	dma_hrdata,
	dma_hreadyout,
	dma_hresp,
	lsu_bus_clk_en,
	ifu_bus_clk_en,
	dbg_bus_clk_en,
	dma_bus_clk_en,
	dmi_reg_en,
	dmi_reg_addr,
	dmi_reg_wr_en,
	dmi_reg_wdata,
	dmi_reg_rdata,
	dmi_hard_reset,
	extintsrc_req,
	timer_int,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire [31:1] rst_vec;
	input wire nmi_int;
	input wire [31:1] nmi_vec;
	output wire core_rst_l;
	output wire [63:0] trace_rv_i_insn_ip;
	output wire [63:0] trace_rv_i_address_ip;
	output wire [2:0] trace_rv_i_valid_ip;
	output wire [2:0] trace_rv_i_exception_ip;
	output wire [4:0] trace_rv_i_ecause_ip;
	output wire [2:0] trace_rv_i_interrupt_ip;
	output wire [31:0] trace_rv_i_tval_ip;
	output wire lsu_freeze_dc3;
	output wire dccm_clk_override;
	output wire icm_clk_override;
	output wire dec_tlu_core_ecc_disable;
	input wire i_cpu_halt_req;
	input wire i_cpu_run_req;
	output wire o_cpu_halt_ack;
	output wire o_cpu_halt_status;
	output wire o_cpu_run_ack;
	output wire o_debug_mode_status;
	input wire mpc_debug_halt_req;
	input wire mpc_debug_run_req;
	input wire mpc_reset_run_req;
	output wire mpc_debug_halt_ack;
	output wire mpc_debug_run_ack;
	output wire debug_brkpt_status;
	output wire [1:0] dec_tlu_perfcnt0;
	output wire [1:0] dec_tlu_perfcnt1;
	output wire [1:0] dec_tlu_perfcnt2;
	output wire [1:0] dec_tlu_perfcnt3;
	output wire dccm_wren;
	output wire dccm_rden;
	output wire [15:0] dccm_wr_addr;
	output wire [15:0] dccm_rd_addr_lo;
	output wire [15:0] dccm_rd_addr_hi;
	output wire [38:0] dccm_wr_data;
	input wire [38:0] dccm_rd_data_lo;
	input wire [38:0] dccm_rd_data_hi;
	output wire [31:3] ic_rw_addr;
	output wire [3:0] ic_tag_valid;
	output wire [3:0] ic_wr_en;
	output wire ic_rd_en;
	output wire [67:0] ic_wr_data;
	input wire [135:0] ic_rd_data;
	input wire [20:0] ictag_debug_rd_data;
	output wire [33:0] ic_debug_wr_data;
	output wire [127:0] ic_premux_data;
	output wire ic_sel_premux_data;
	output wire [15:2] ic_debug_addr;
	output wire ic_debug_rd_en;
	output wire ic_debug_wr_en;
	output wire ic_debug_tag_array;
	output wire [3:0] ic_debug_way;
	input wire [3:0] ic_rd_hit;
	input wire ic_tag_perr;
	output wire [31:0] haddr;
	output wire [2:0] hburst;
	output wire hmastlock;
	output wire [3:0] hprot;
	output wire [2:0] hsize;
	output wire [1:0] htrans;
	output wire hwrite;
	input wire [63:0] hrdata;
	input wire hready;
	input wire hresp;
	output wire [31:0] lsu_haddr;
	output wire [2:0] lsu_hburst;
	output wire lsu_hmastlock;
	output wire [3:0] lsu_hprot;
	output wire [2:0] lsu_hsize;
	output wire [1:0] lsu_htrans;
	output wire lsu_hwrite;
	output wire [63:0] lsu_hwdata;
	input wire [63:0] lsu_hrdata;
	input wire lsu_hready;
	input wire lsu_hresp;
	output wire [31:0] sb_haddr;
	output wire [2:0] sb_hburst;
	output wire sb_hmastlock;
	output wire [3:0] sb_hprot;
	output wire [2:0] sb_hsize;
	output wire [1:0] sb_htrans;
	output wire sb_hwrite;
	output wire [63:0] sb_hwdata;
	input wire [63:0] sb_hrdata;
	input wire sb_hready;
	input wire sb_hresp;
	input wire [31:0] dma_haddr;
	input wire [2:0] dma_hburst;
	input wire dma_hmastlock;
	input wire [3:0] dma_hprot;
	input wire [2:0] dma_hsize;
	input wire [1:0] dma_htrans;
	input wire dma_hwrite;
	input wire [63:0] dma_hwdata;
	input wire dma_hsel;
	input wire dma_hreadyin;
	output wire [63:0] dma_hrdata;
	output wire dma_hreadyout;
	output wire dma_hresp;
	input wire lsu_bus_clk_en;
	input wire ifu_bus_clk_en;
	input wire dbg_bus_clk_en;
	input wire dma_bus_clk_en;
	input wire dmi_reg_en;
	input wire [6:0] dmi_reg_addr;
	input wire dmi_reg_wr_en;
	input wire [31:0] dmi_reg_wdata;
	output wire [31:0] dmi_reg_rdata;
	input wire dmi_hard_reset;
	input wire [8:1] extintsrc_req;
	input wire timer_int;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire lsu_axi_awvalid;
	wire lsu_axi_awready;
	wire [LSU_BUS_TAG - 1:0] lsu_axi_awid;
	wire [31:0] lsu_axi_awaddr;
	wire [3:0] lsu_axi_awregion;
	wire [7:0] lsu_axi_awlen;
	wire [2:0] lsu_axi_awsize;
	wire [1:0] lsu_axi_awburst;
	wire lsu_axi_awlock;
	wire [3:0] lsu_axi_awcache;
	wire [2:0] lsu_axi_awprot;
	wire [3:0] lsu_axi_awqos;
	wire lsu_axi_wvalid;
	wire lsu_axi_wready;
	wire [63:0] lsu_axi_wdata;
	wire [7:0] lsu_axi_wstrb;
	wire lsu_axi_wlast;
	wire lsu_axi_bvalid;
	wire lsu_axi_bready;
	wire [1:0] lsu_axi_bresp;
	wire [LSU_BUS_TAG - 1:0] lsu_axi_bid;
	wire lsu_axi_arvalid;
	wire lsu_axi_arready;
	wire [LSU_BUS_TAG - 1:0] lsu_axi_arid;
	wire [31:0] lsu_axi_araddr;
	wire [3:0] lsu_axi_arregion;
	wire [7:0] lsu_axi_arlen;
	wire [2:0] lsu_axi_arsize;
	wire [1:0] lsu_axi_arburst;
	wire lsu_axi_arlock;
	wire [3:0] lsu_axi_arcache;
	wire [2:0] lsu_axi_arprot;
	wire [3:0] lsu_axi_arqos;
	wire lsu_axi_rvalid;
	wire lsu_axi_rready;
	wire [LSU_BUS_TAG - 1:0] lsu_axi_rid;
	wire [63:0] lsu_axi_rdata;
	wire [1:0] lsu_axi_rresp;
	wire lsu_axi_rlast;
	wire ifu_axi_awvalid;
	wire ifu_axi_awready;
	wire [IFU_BUS_TAG - 1:0] ifu_axi_awid;
	wire [31:0] ifu_axi_awaddr;
	wire [3:0] ifu_axi_awregion;
	wire [7:0] ifu_axi_awlen;
	wire [2:0] ifu_axi_awsize;
	wire [1:0] ifu_axi_awburst;
	wire ifu_axi_awlock;
	wire [3:0] ifu_axi_awcache;
	wire [2:0] ifu_axi_awprot;
	wire [3:0] ifu_axi_awqos;
	wire ifu_axi_wvalid;
	wire ifu_axi_wready;
	wire [63:0] ifu_axi_wdata;
	wire [7:0] ifu_axi_wstrb;
	wire ifu_axi_wlast;
	wire ifu_axi_bvalid;
	wire ifu_axi_bready;
	wire [1:0] ifu_axi_bresp;
	wire [IFU_BUS_TAG - 1:0] ifu_axi_bid;
	wire ifu_axi_arvalid;
	wire ifu_axi_arready;
	wire [IFU_BUS_TAG - 1:0] ifu_axi_arid;
	wire [31:0] ifu_axi_araddr;
	wire [3:0] ifu_axi_arregion;
	wire [7:0] ifu_axi_arlen;
	wire [2:0] ifu_axi_arsize;
	wire [1:0] ifu_axi_arburst;
	wire ifu_axi_arlock;
	wire [3:0] ifu_axi_arcache;
	wire [2:0] ifu_axi_arprot;
	wire [3:0] ifu_axi_arqos;
	wire ifu_axi_rvalid;
	wire ifu_axi_rready;
	wire [IFU_BUS_TAG - 1:0] ifu_axi_rid;
	wire [63:0] ifu_axi_rdata;
	wire [1:0] ifu_axi_rresp;
	wire ifu_axi_rlast;
	wire sb_axi_awvalid;
	wire sb_axi_awready;
	wire [SB_BUS_TAG - 1:0] sb_axi_awid;
	wire [31:0] sb_axi_awaddr;
	wire [3:0] sb_axi_awregion;
	wire [7:0] sb_axi_awlen;
	wire [2:0] sb_axi_awsize;
	wire [1:0] sb_axi_awburst;
	wire sb_axi_awlock;
	wire [3:0] sb_axi_awcache;
	wire [2:0] sb_axi_awprot;
	wire [3:0] sb_axi_awqos;
	wire sb_axi_wvalid;
	wire sb_axi_wready;
	wire [63:0] sb_axi_wdata;
	wire [7:0] sb_axi_wstrb;
	wire sb_axi_wlast;
	wire sb_axi_bvalid;
	wire sb_axi_bready;
	wire [1:0] sb_axi_bresp;
	wire [SB_BUS_TAG - 1:0] sb_axi_bid;
	wire sb_axi_arvalid;
	wire sb_axi_arready;
	wire [SB_BUS_TAG - 1:0] sb_axi_arid;
	wire [31:0] sb_axi_araddr;
	wire [3:0] sb_axi_arregion;
	wire [7:0] sb_axi_arlen;
	wire [2:0] sb_axi_arsize;
	wire [1:0] sb_axi_arburst;
	wire sb_axi_arlock;
	wire [3:0] sb_axi_arcache;
	wire [2:0] sb_axi_arprot;
	wire [3:0] sb_axi_arqos;
	wire sb_axi_rvalid;
	wire sb_axi_rready;
	wire [SB_BUS_TAG - 1:0] sb_axi_rid;
	wire [63:0] sb_axi_rdata;
	wire [1:0] sb_axi_rresp;
	wire sb_axi_rlast;
	wire dma_axi_awvalid;
	wire dma_axi_awready;
	wire [0:0] dma_axi_awid;
	wire [31:0] dma_axi_awaddr;
	wire [2:0] dma_axi_awsize;
	wire [2:0] dma_axi_awprot;
	wire [3:0] dma_axi_awcache;
	wire [7:0] dma_axi_awlen;
	wire [1:0] dma_axi_awburst;
	wire dma_axi_wvalid;
	wire dma_axi_wready;
	wire [63:0] dma_axi_wdata;
	wire [7:0] dma_axi_wstrb;
	wire dma_axi_wlast;
	wire dma_axi_bvalid;
	wire dma_axi_bready;
	wire [1:0] dma_axi_bresp;
	wire [0:0] dma_axi_bid;
	wire dma_axi_arvalid;
	wire dma_axi_arready;
	wire [0:0] dma_axi_arid;
	wire [31:0] dma_axi_araddr;
	wire [2:0] dma_axi_arsize;
	wire [2:0] dma_axi_arprot;
	wire [3:0] dma_axi_arcache;
	wire [7:0] dma_axi_arlen;
	wire [1:0] dma_axi_arburst;
	wire dma_axi_rvalid;
	wire dma_axi_rready;
	wire [0:0] dma_axi_rid;
	wire [63:0] dma_axi_rdata;
	wire [1:0] dma_axi_rresp;
	wire dma_axi_rlast;
	wire [63:0] hwdata_nc;
	wire [1:0] ifu_pmu_instr_aligned;
	wire ifu_pmu_align_stall;
	wire dma_slv_algn_err;
	wire [33:0] ifu_ic_debug_rd_data;
	wire ifu_ic_debug_rd_data_valid;
	wire [52:0] dec_tlu_ic_diag_pkt;
	wire [31:0] gpr_i0_rs1_d;
	wire [31:0] gpr_i0_rs2_d;
	wire [31:0] gpr_i1_rs1_d;
	wire [31:0] gpr_i1_rs2_d;
	wire [31:0] i0_rs1_bypass_data_d;
	wire [31:0] i0_rs2_bypass_data_d;
	wire [31:0] i1_rs1_bypass_data_d;
	wire [31:0] i1_rs2_bypass_data_d;
	wire [31:0] exu_i0_result_e1;
	wire [31:0] exu_i1_result_e1;
	wire [31:1] exu_i0_pc_e1;
	wire [31:1] exu_i1_pc_e1;
	wire [31:1] exu_npc_e4;
	wire [31:1] dec_tlu_i0_pc_e4;
	wire [31:1] dec_tlu_i1_pc_e4;
	wire [19:0] i0_ap;
	wire [19:0] i1_ap;
	wire [151:0] trigger_pkt_any;
	wire [3:0] lsu_trigger_match_dc3;
	wire dec_ib3_valid_d;
	wire dec_ib2_valid_d;
	wire dec_ib1_valid_eff_d;
	wire dec_ib0_valid_eff_d;
	wire [31:0] dec_i0_immed_d;
	wire [31:0] dec_i1_immed_d;
	wire [12:1] dec_i0_br_immed_d;
	wire [12:1] dec_i1_br_immed_d;
	wire dec_i0_select_pc_d;
	wire dec_i1_select_pc_d;
	wire [31:1] dec_i0_pc_d;
	wire [31:1] dec_i1_pc_d;
	wire dec_i0_rs1_bypass_en_d;
	wire dec_i0_rs2_bypass_en_d;
	wire dec_i1_rs1_bypass_en_d;
	wire dec_i1_rs2_bypass_en_d;
	wire dec_i0_alu_decode_d;
	wire dec_i1_alu_decode_d;
	wire [5:0] exu_rets_e1_pkt;
	wire [5:0] exu_rets_e4_pkt;
	wire dec_tlu_cancel_e4;
	wire ifu_miss_state_idle;
	wire dec_tlu_flush_noredir_wb;
	wire dec_tlu_flush_leak_one_wb;
	wire dec_tlu_flush_err_wb;
	wire ifu_i0_valid;
	wire ifu_i1_valid;
	wire [31:0] ifu_i0_instr;
	wire [31:0] ifu_i1_instr;
	wire [31:1] ifu_i0_pc;
	wire [31:1] ifu_i1_pc;
	wire exu_i0_flush_final;
	wire exu_i1_flush_final;
	wire exu_flush_final;
	wire exu_flush_upper_e2;
	wire [31:1] exu_flush_path_final;
	wire [31:0] exu_lsu_rs1_d;
	wire [31:0] exu_lsu_rs2_d;
	wire [18:0] lsu_p;
	wire [11:0] dec_lsu_offset_d;
	wire dec_i0_lsu_d;
	wire dec_i1_lsu_d;
	wire [31:0] lsu_result_dc3;
	wire [31:0] lsu_result_corr_dc4;
	wire [37:0] lsu_error_pkt_dc3;
	wire lsu_freeze_external_ints_dc3;
	wire lsu_imprecise_error_load_any;
	wire lsu_imprecise_error_store_any;
	wire [31:0] lsu_imprecise_error_addr_any;
	wire lsu_load_stall_any;
	wire lsu_store_stall_any;
	wire lsu_idle_any;
	wire lsu_halt_idle_any;
	wire lsu_nonblock_load_valid_dc3;
	wire [2:0] lsu_nonblock_load_tag_dc3;
	wire lsu_nonblock_load_inv_dc5;
	wire [2:0] lsu_nonblock_load_inv_tag_dc5;
	wire lsu_nonblock_load_data_valid;
	wire [2:0] lsu_nonblock_load_data_tag;
	wire [31:0] lsu_nonblock_load_data;
	wire flush_final_e3;
	wire i0_flush_final_e3;
	wire dec_csr_ren_d;
	wire [31:0] exu_csr_rs1_e1;
	wire dec_tlu_flush_lower_wb;
	wire dec_tlu_i0_kill_writeb_wb;
	wire dec_tlu_i1_kill_writeb_wb;
	wire dec_tlu_fence_i_wb;
	wire dec_tlu_i0_valid_e4;
	wire dec_tlu_i1_valid_e4;
	wire [31:1] dec_tlu_flush_path_wb;
	wire [31:0] dec_tlu_mrac_ff;
	wire ifu_i0_pc4;
	wire ifu_i1_pc4;
	wire [5:0] mul_p;
	wire [31:0] exu_mul_result_e3;
	wire dec_i0_mul_d;
	wire dec_i1_mul_d;
	wire [2:0] div_p;
	wire [31:0] exu_div_result;
	wire exu_div_finish;
	wire exu_div_stall;
	wire dec_i0_div_d;
	wire dec_i1_div_d;
	wire [15:0] ifu_illegal_inst;
	wire dec_i1_valid_e1;
	wire dec_div_decode_e4;
	wire [31:1] pred_correct_npc_e2;
	wire [31:0] exu_i0_result_e4;
	wire [31:0] exu_i1_result_e4;
	wire dec_i0_rs1_bypass_en_e3;
	wire dec_i0_rs2_bypass_en_e3;
	wire dec_i1_rs1_bypass_en_e3;
	wire dec_i1_rs2_bypass_en_e3;
	wire [31:0] i0_rs1_bypass_data_e3;
	wire [31:0] i0_rs2_bypass_data_e3;
	wire [31:0] i1_rs1_bypass_data_e3;
	wire [31:0] i1_rs2_bypass_data_e3;
	wire dec_i0_sec_decode_e3;
	wire dec_i1_sec_decode_e3;
	wire [31:1] dec_i0_pc_e3;
	wire [31:1] dec_i1_pc_e3;
	wire dec_i0_rs1_bypass_en_e2;
	wire dec_i0_rs2_bypass_en_e2;
	wire dec_i1_rs1_bypass_en_e2;
	wire dec_i1_rs2_bypass_en_e2;
	wire [31:0] i0_rs1_bypass_data_e2;
	wire [31:0] i0_rs2_bypass_data_e2;
	wire [31:0] i1_rs1_bypass_data_e2;
	wire [31:0] i1_rs2_bypass_data_e2;
	wire exu_i0_flush_lower_e4;
	wire exu_i1_flush_lower_e4;
	wire [31:1] exu_i0_flush_path_e4;
	wire [31:1] exu_i1_flush_path_e4;
	wire [15:0] dec_tlu_br0_wb_pkt;
	wire [15:0] dec_tlu_br1_wb_pkt;
	wire [73:0] exu_mp_pkt;
	wire [4:0] exu_mp_eghr;
	wire [4:0] exu_i0_br_fghr_e4;
	wire [1:0] exu_i0_br_hist_e4;
	wire [1:0] exu_i0_br_bank_e4;
	wire exu_i0_br_error_e4;
	wire exu_i0_br_start_error_e4;
	wire exu_i0_br_valid_e4;
	wire exu_i0_br_mp_e4;
	wire exu_i0_br_ret_e4;
	wire exu_i0_br_call_e4;
	wire exu_i0_br_middle_e4;
	wire [4:0] exu_i1_br_fghr_e4;
	wire [1:0] exu_i1_br_hist_e4;
	wire [1:0] exu_i1_br_bank_e4;
	wire exu_i1_br_error_e4;
	wire exu_i1_br_start_error_e4;
	wire exu_i1_br_valid_e4;
	wire exu_i1_br_mp_e4;
	wire exu_i1_br_ret_e4;
	wire exu_i1_br_call_e4;
	wire exu_i1_br_middle_e4;
	wire exu_i0_br_way_e4;
	wire exu_i1_br_way_e4;
	wire dec_i0_lsu_decode_d;
	wire [5:4] exu_i0_br_index_e4;
	wire [5:4] exu_i1_br_index_e4;
	wire dma_dccm_req;
	wire dma_iccm_req;
	wire [31:0] dma_mem_addr;
	wire [2:0] dma_mem_sz;
	wire dma_mem_write;
	wire [63:0] dma_mem_wdata;
	wire dccm_dma_rvalid;
	wire dccm_dma_ecc_error;
	wire [63:0] dccm_dma_rdata;
	wire iccm_dma_rvalid;
	wire iccm_dma_ecc_error;
	wire [63:0] iccm_dma_rdata;
	wire dma_dccm_stall_any;
	wire dma_iccm_stall_any;
	wire dccm_ready;
	wire iccm_ready;
	wire [31:0] i0_result_e4_eff;
	wire [31:0] i1_result_e4_eff;
	wire [31:0] i0_result_e2;
	wire ifu_i0_icaf;
	wire ifu_i1_icaf;
	wire ifu_i0_icaf_f1;
	wire ifu_i1_icaf_f1;
	wire ifu_i0_perr;
	wire ifu_i1_perr;
	wire ifu_i0_sbecc;
	wire ifu_i1_sbecc;
	wire ifu_i0_dbecc;
	wire ifu_i1_dbecc;
	wire iccm_dma_sb_error;
	wire [67:0] i0_brp;
	wire [67:0] i1_brp;
	wire [73:0] i0_predict_p_d;
	wire [73:0] i1_predict_p_d;
	wire picm_wren;
	wire picm_rden;
	wire picm_mken;
	wire [31:0] picm_addr;
	wire [31:0] picm_wr_data;
	wire [31:0] picm_rd_data;
	wire dec_tlu_sec_alu_disable;
	wire dec_tlu_non_blocking_disable;
	wire dec_tlu_fast_div_disable;
	wire dec_tlu_bpred_disable;
	wire dec_tlu_wb_coalescing_disable;
	wire dec_tlu_ld_miss_byp_wb_disable;
	wire dec_tlu_sideeffect_posted_disable;
	wire [2:0] dec_tlu_dma_qos_prty;
	wire dec_tlu_misc_clk_override;
	wire dec_tlu_exu_clk_override;
	wire dec_tlu_ifu_clk_override;
	wire dec_tlu_lsu_clk_override;
	wire dec_tlu_bus_clk_override;
	wire dec_tlu_pic_clk_override;
	wire dec_tlu_dccm_clk_override;
	wire dec_tlu_icm_clk_override;
	assign dccm_clk_override = dec_tlu_dccm_clk_override;
	assign icm_clk_override = dec_tlu_icm_clk_override;
	wire [31:0] dbg_cmd_addr;
	wire [31:0] dbg_cmd_wrdata;
	wire dbg_cmd_valid;
	wire dbg_cmd_write;
	wire [1:0] dbg_cmd_type;
	wire [1:0] dbg_cmd_size;
	wire dbg_halt_req;
	wire dbg_resume_req;
	wire dbg_core_rst_l;
	wire core_dbg_cmd_done;
	wire core_dbg_cmd_fail;
	wire [31:0] core_dbg_rddata;
	wire dma_dbg_cmd_done;
	wire dma_dbg_cmd_fail;
	wire [31:0] dma_dbg_rddata;
	wire dbg_dma_bubble;
	wire dma_dbg_ready;
	wire [31:0] dec_dbg_rddata;
	wire dec_dbg_cmd_done;
	wire dec_dbg_cmd_fail;
	wire dec_tlu_mpc_halted_only;
	wire dec_tlu_dbg_halted;
	wire dec_tlu_pmu_fw_halted;
	wire dec_tlu_resume_ack;
	wire dec_tlu_debug_mode;
	wire dec_debug_wdata_rs1_d;
	wire dec_tlu_stall_dma;
	wire [4:2] dec_i0_data_en;
	wire [4:1] dec_i0_ctl_en;
	wire [4:2] dec_i1_data_en;
	wire [4:1] dec_i1_ctl_en;
	wire dec_nonblock_load_freeze_dc2;
	wire exu_pmu_i0_br_misp;
	wire exu_pmu_i0_br_ataken;
	wire exu_pmu_i0_pc4;
	wire exu_pmu_i1_br_misp;
	wire exu_pmu_i1_br_ataken;
	wire exu_pmu_i1_pc4;
	wire lsu_pmu_misaligned_dc3;
	wire lsu_pmu_bus_trxn;
	wire lsu_pmu_bus_misaligned;
	wire lsu_pmu_bus_error;
	wire lsu_pmu_bus_busy;
	wire ifu_pmu_fetch_stall;
	wire ifu_pmu_ic_miss;
	wire ifu_pmu_ic_hit;
	wire ifu_pmu_bus_error;
	wire ifu_pmu_bus_busy;
	wire ifu_pmu_bus_trxn;
	wire active_state;
	wire free_clk;
	wire active_clk;
	wire dec_pause_state_cg;
	wire lsu_nonblock_load_data_error;
	wire [15:0] ifu_i0_cinst;
	wire [15:0] ifu_i1_cinst;
	wire [237:0] trace_rv_trace_pkt;
	assign active_state = (~dec_pause_state_cg | dec_tlu_flush_lower_wb) | dec_tlu_misc_clk_override;
	rvoclkhdr free_cg(
		.en(1&#39;b1),
		.l1clk(free_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr active_cg(
		.en(active_state),
		.l1clk(active_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	assign core_dbg_cmd_done = dma_dbg_cmd_done | dec_dbg_cmd_done;
	assign core_dbg_cmd_fail = dma_dbg_cmd_fail | dec_dbg_cmd_fail;
	assign core_dbg_rddata[31:0] = (dma_dbg_cmd_done ? dma_dbg_rddata[31:0] : dec_dbg_rddata[31:0]);
	dbg dbg(
		.clk_override(dec_tlu_misc_clk_override),
		.dbg_cmd_addr(dbg_cmd_addr),
		.dbg_cmd_wrdata(dbg_cmd_wrdata),
		.dbg_cmd_valid(dbg_cmd_valid),
		.dbg_cmd_write(dbg_cmd_write),
		.dbg_cmd_type(dbg_cmd_type),
		.dbg_cmd_size(dbg_cmd_size),
		.dbg_core_rst_l(dbg_core_rst_l),
		.core_dbg_rddata(core_dbg_rddata),
		.core_dbg_cmd_done(core_dbg_cmd_done),
		.core_dbg_cmd_fail(core_dbg_cmd_fail),
		.dbg_dma_bubble(dbg_dma_bubble),
		.dma_dbg_ready(dma_dbg_ready),
		.dbg_halt_req(dbg_halt_req),
		.dbg_resume_req(dbg_resume_req),
		.dec_tlu_debug_mode(dec_tlu_debug_mode),
		.dec_tlu_dbg_halted(dec_tlu_dbg_halted),
		.dec_tlu_mpc_halted_only(dec_tlu_mpc_halted_only),
		.dec_tlu_resume_ack(dec_tlu_resume_ack),
		.dmi_reg_en(dmi_reg_en),
		.dmi_reg_addr(dmi_reg_addr),
		.dmi_reg_wr_en(dmi_reg_wr_en),
		.dmi_reg_wdata(dmi_reg_wdata),
		.dmi_reg_rdata(dmi_reg_rdata),
		.sb_axi_awvalid(sb_axi_awvalid),
		.sb_axi_awready(sb_axi_awready),
		.sb_axi_awid(sb_axi_awid),
		.sb_axi_awaddr(sb_axi_awaddr),
		.sb_axi_awregion(sb_axi_awregion),
		.sb_axi_awlen(sb_axi_awlen),
		.sb_axi_awsize(sb_axi_awsize),
		.sb_axi_awburst(sb_axi_awburst),
		.sb_axi_awlock(sb_axi_awlock),
		.sb_axi_awcache(sb_axi_awcache),
		.sb_axi_awprot(sb_axi_awprot),
		.sb_axi_awqos(sb_axi_awqos),
		.sb_axi_wvalid(sb_axi_wvalid),
		.sb_axi_wready(sb_axi_wready),
		.sb_axi_wdata(sb_axi_wdata),
		.sb_axi_wstrb(sb_axi_wstrb),
		.sb_axi_wlast(sb_axi_wlast),
		.sb_axi_bvalid(sb_axi_bvalid),
		.sb_axi_bready(sb_axi_bready),
		.sb_axi_bresp(sb_axi_bresp),
		.sb_axi_bid(sb_axi_bid),
		.sb_axi_arvalid(sb_axi_arvalid),
		.sb_axi_arready(sb_axi_arready),
		.sb_axi_arid(sb_axi_arid),
		.sb_axi_araddr(sb_axi_araddr),
		.sb_axi_arregion(sb_axi_arregion),
		.sb_axi_arlen(sb_axi_arlen),
		.sb_axi_arsize(sb_axi_arsize),
		.sb_axi_arburst(sb_axi_arburst),
		.sb_axi_arlock(sb_axi_arlock),
		.sb_axi_arcache(sb_axi_arcache),
		.sb_axi_arprot(sb_axi_arprot),
		.sb_axi_arqos(sb_axi_arqos),
		.sb_axi_rvalid(sb_axi_rvalid),
		.sb_axi_rready(sb_axi_rready),
		.sb_axi_rid(sb_axi_rid),
		.sb_axi_rdata(sb_axi_rdata),
		.sb_axi_rresp(sb_axi_rresp),
		.sb_axi_rlast(sb_axi_rlast),
		.dbg_bus_clk_en(dbg_bus_clk_en),
		.clk(clk),
		.free_clk(free_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	assign core_rst_l = rst_l &amp; (dbg_core_rst_l | scan_mode);
	ifu ifu(
		.clk_override(dec_tlu_ifu_clk_override),
		.rst_l(core_rst_l),
		.free_clk(free_clk),
		.active_clk(active_clk),
		.clk(clk),
		.dec_ib3_valid_d(dec_ib3_valid_d),
		.dec_ib2_valid_d(dec_ib2_valid_d),
		.dec_ib0_valid_eff_d(dec_ib0_valid_eff_d),
		.dec_ib1_valid_eff_d(dec_ib1_valid_eff_d),
		.exu_i0_br_ret_e4(exu_i0_br_ret_e4),
		.exu_i1_br_ret_e4(exu_i1_br_ret_e4),
		.exu_i0_br_call_e4(exu_i0_br_call_e4),
		.exu_i1_br_call_e4(exu_i1_br_call_e4),
		.exu_flush_final(exu_flush_final),
		.dec_tlu_flush_err_wb(dec_tlu_flush_err_wb),
		.dec_tlu_flush_noredir_wb(dec_tlu_flush_noredir_wb),
		.dec_tlu_dbg_halted(dec_tlu_dbg_halted),
		.dec_tlu_pmu_fw_halted(dec_tlu_pmu_fw_halted),
		.exu_flush_path_final(exu_flush_path_final),
		.exu_flush_upper_e2(exu_flush_upper_e2),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.dec_tlu_fence_i_wb(dec_tlu_fence_i_wb),
		.dec_tlu_flush_leak_one_wb(dec_tlu_flush_leak_one_wb),
		.dec_tlu_bpred_disable(dec_tlu_bpred_disable),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.ifu_axi_awvalid(ifu_axi_awvalid),
		.ifu_axi_awready(ifu_axi_awready),
		.ifu_axi_awid(ifu_axi_awid),
		.ifu_axi_awaddr(ifu_axi_awaddr),
		.ifu_axi_awregion(ifu_axi_awregion),
		.ifu_axi_awlen(ifu_axi_awlen),
		.ifu_axi_awsize(ifu_axi_awsize),
		.ifu_axi_awburst(ifu_axi_awburst),
		.ifu_axi_awlock(ifu_axi_awlock),
		.ifu_axi_awcache(ifu_axi_awcache),
		.ifu_axi_awprot(ifu_axi_awprot),
		.ifu_axi_awqos(ifu_axi_awqos),
		.ifu_axi_wvalid(ifu_axi_wvalid),
		.ifu_axi_wready(ifu_axi_wready),
		.ifu_axi_wdata(ifu_axi_wdata),
		.ifu_axi_wstrb(ifu_axi_wstrb),
		.ifu_axi_wlast(ifu_axi_wlast),
		.ifu_axi_bvalid(ifu_axi_bvalid),
		.ifu_axi_bready(ifu_axi_bready),
		.ifu_axi_bresp(ifu_axi_bresp),
		.ifu_axi_bid(ifu_axi_bid),
		.ifu_axi_arvalid(ifu_axi_arvalid),
		.ifu_axi_arready(ifu_axi_arready),
		.ifu_axi_arid(ifu_axi_arid),
		.ifu_axi_araddr(ifu_axi_araddr),
		.ifu_axi_arregion(ifu_axi_arregion),
		.ifu_axi_arlen(ifu_axi_arlen),
		.ifu_axi_arsize(ifu_axi_arsize),
		.ifu_axi_arburst(ifu_axi_arburst),
		.ifu_axi_arlock(ifu_axi_arlock),
		.ifu_axi_arcache(ifu_axi_arcache),
		.ifu_axi_arprot(ifu_axi_arprot),
		.ifu_axi_arqos(ifu_axi_arqos),
		.ifu_axi_rvalid(ifu_axi_rvalid),
		.ifu_axi_rready(ifu_axi_rready),
		.ifu_axi_rid(ifu_axi_rid),
		.ifu_axi_rdata(ifu_axi_rdata),
		.ifu_axi_rresp(ifu_axi_rresp),
		.ifu_axi_rlast(ifu_axi_rlast),
		.ifu_bus_clk_en(ifu_bus_clk_en),
		.dma_iccm_req(dma_iccm_req),
		.dma_iccm_stall_any(dma_iccm_stall_any),
		.dma_mem_addr(dma_mem_addr),
		.dma_mem_sz(dma_mem_sz),
		.dma_mem_write(dma_mem_write),
		.dma_mem_wdata(dma_mem_wdata),
		.iccm_dma_ecc_error(iccm_dma_ecc_error),
		.iccm_dma_rvalid(iccm_dma_rvalid),
		.iccm_dma_rdata(iccm_dma_rdata),
		.iccm_ready(iccm_ready),
		.ifu_pmu_instr_aligned(ifu_pmu_instr_aligned),
		.ifu_pmu_align_stall(ifu_pmu_align_stall),
		.ifu_pmu_fetch_stall(ifu_pmu_fetch_stall),
		.ic_rw_addr(ic_rw_addr),
		.ic_wr_en(ic_wr_en),
		.ic_rd_en(ic_rd_en),
		.ic_wr_data(ic_wr_data),
		.ic_rd_data(ic_rd_data),
		.ictag_debug_rd_data(ictag_debug_rd_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ifu_ic_debug_rd_data(ifu_ic_debug_rd_data),
		.ic_premux_data(ic_premux_data),
		.ic_sel_premux_data(ic_sel_premux_data),
		.ic_debug_addr(ic_debug_addr),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ic_tag_valid(ic_tag_valid),
		.ic_rd_hit(ic_rd_hit),
		.ic_tag_perr(ic_tag_perr),
		.ifu_pmu_ic_miss(ifu_pmu_ic_miss),
		.ifu_pmu_ic_hit(ifu_pmu_ic_hit),
		.ifu_pmu_bus_error(ifu_pmu_bus_error),
		.ifu_pmu_bus_busy(ifu_pmu_bus_busy),
		.ifu_pmu_bus_trxn(ifu_pmu_bus_trxn),
		.ifu_i0_valid(ifu_i0_valid),
		.ifu_i1_valid(ifu_i1_valid),
		.ifu_i0_icaf(ifu_i0_icaf),
		.ifu_i1_icaf(ifu_i1_icaf),
		.ifu_i0_icaf_f1(ifu_i0_icaf_f1),
		.ifu_i1_icaf_f1(ifu_i1_icaf_f1),
		.ifu_i0_perr(ifu_i0_perr),
		.ifu_i1_perr(ifu_i1_perr),
		.ifu_i0_sbecc(ifu_i0_sbecc),
		.ifu_i1_sbecc(ifu_i1_sbecc),
		.ifu_i0_dbecc(ifu_i0_dbecc),
		.ifu_i1_dbecc(ifu_i1_dbecc),
		.iccm_dma_sb_error(iccm_dma_sb_error),
		.ifu_i0_instr(ifu_i0_instr),
		.ifu_i1_instr(ifu_i1_instr),
		.ifu_i0_pc(ifu_i0_pc),
		.ifu_i1_pc(ifu_i1_pc),
		.ifu_i0_pc4(ifu_i0_pc4),
		.ifu_i1_pc4(ifu_i1_pc4),
		.ifu_illegal_inst(ifu_illegal_inst),
		.ifu_miss_state_idle(ifu_miss_state_idle),
		.i0_brp(i0_brp),
		.i1_brp(i1_brp),
		.exu_mp_pkt(exu_mp_pkt),
		.exu_mp_eghr(exu_mp_eghr),
		.dec_tlu_br0_wb_pkt(dec_tlu_br0_wb_pkt),
		.dec_tlu_br1_wb_pkt(dec_tlu_br1_wb_pkt),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.exu_rets_e1_pkt(exu_rets_e1_pkt),
		.exu_rets_e4_pkt(exu_rets_e4_pkt),
		.ifu_i0_cinst(ifu_i0_cinst),
		.ifu_i1_cinst(ifu_i1_cinst),
		.dec_tlu_ic_diag_pkt(dec_tlu_ic_diag_pkt),
		.ifu_ic_debug_rd_data_valid(ifu_ic_debug_rd_data_valid),
		.scan_mode(scan_mode)
	);
	dec dec(
		.dbg_cmd_wrdata(dbg_cmd_wrdata[1:0]),
		.rst_l(core_rst_l),
		.clk(clk),
		.free_clk(free_clk),
		.active_clk(active_clk),
		.dec_pause_state_cg(dec_pause_state_cg),
		.rst_vec(rst_vec),
		.nmi_int(nmi_int),
		.nmi_vec(nmi_vec),
		.i_cpu_halt_req(i_cpu_halt_req),
		.i_cpu_run_req(i_cpu_run_req),
		.o_cpu_halt_status(o_cpu_halt_status),
		.o_cpu_halt_ack(o_cpu_halt_ack),
		.o_cpu_run_ack(o_cpu_run_ack),
		.o_debug_mode_status(o_debug_mode_status),
		.mpc_debug_halt_req(mpc_debug_halt_req),
		.mpc_debug_run_req(mpc_debug_run_req),
		.mpc_reset_run_req(mpc_reset_run_req),
		.mpc_debug_halt_ack(mpc_debug_halt_ack),
		.mpc_debug_run_ack(mpc_debug_run_ack),
		.debug_brkpt_status(debug_brkpt_status),
		.dec_ib0_valid_eff_d(dec_ib0_valid_eff_d),
		.dec_ib1_valid_eff_d(dec_ib1_valid_eff_d),
		.exu_pmu_i0_br_misp(exu_pmu_i0_br_misp),
		.exu_pmu_i0_br_ataken(exu_pmu_i0_br_ataken),
		.exu_pmu_i0_pc4(exu_pmu_i0_pc4),
		.exu_pmu_i1_br_misp(exu_pmu_i1_br_misp),
		.exu_pmu_i1_br_ataken(exu_pmu_i1_br_ataken),
		.exu_pmu_i1_pc4(exu_pmu_i1_pc4),
		.lsu_nonblock_load_valid_dc3(lsu_nonblock_load_valid_dc3),
		.lsu_nonblock_load_tag_dc3(lsu_nonblock_load_tag_dc3),
		.lsu_nonblock_load_inv_dc5(lsu_nonblock_load_inv_dc5),
		.lsu_nonblock_load_inv_tag_dc5(lsu_nonblock_load_inv_tag_dc5),
		.lsu_nonblock_load_data_valid(lsu_nonblock_load_data_valid),
		.lsu_nonblock_load_data_error(lsu_nonblock_load_data_error),
		.lsu_nonblock_load_data_tag(lsu_nonblock_load_data_tag),
		.lsu_nonblock_load_data(lsu_nonblock_load_data),
		.lsu_pmu_bus_trxn(lsu_pmu_bus_trxn),
		.lsu_pmu_bus_misaligned(lsu_pmu_bus_misaligned),
		.lsu_pmu_bus_error(lsu_pmu_bus_error),
		.lsu_pmu_bus_busy(lsu_pmu_bus_busy),
		.lsu_pmu_misaligned_dc3(lsu_pmu_misaligned_dc3),
		.ifu_pmu_instr_aligned(ifu_pmu_instr_aligned),
		.ifu_pmu_align_stall(ifu_pmu_align_stall),
		.ifu_pmu_fetch_stall(ifu_pmu_fetch_stall),
		.ifu_pmu_ic_miss(ifu_pmu_ic_miss),
		.ifu_pmu_ic_hit(ifu_pmu_ic_hit),
		.ifu_pmu_bus_error(ifu_pmu_bus_error),
		.ifu_pmu_bus_busy(ifu_pmu_bus_busy),
		.ifu_pmu_bus_trxn(ifu_pmu_bus_trxn),
		.lsu_trigger_match_dc3(lsu_trigger_match_dc3),
		.dbg_cmd_valid(dbg_cmd_valid),
		.dbg_cmd_size(dbg_cmd_size),
		.dbg_cmd_write(dbg_cmd_write),
		.dbg_cmd_type(dbg_cmd_type),
		.dbg_cmd_addr(dbg_cmd_addr),
		.ifu_i0_icaf(ifu_i0_icaf),
		.ifu_i1_icaf(ifu_i1_icaf),
		.ifu_i0_icaf_f1(ifu_i0_icaf_f1),
		.ifu_i1_icaf_f1(ifu_i1_icaf_f1),
		.ifu_i0_perr(ifu_i0_perr),
		.ifu_i1_perr(ifu_i1_perr),
		.ifu_i0_sbecc(ifu_i0_sbecc),
		.ifu_i1_sbecc(ifu_i1_sbecc),
		.ifu_i0_dbecc(ifu_i0_dbecc),
		.ifu_i1_dbecc(ifu_i1_dbecc),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_idle_any(lsu_idle_any),
		.lsu_halt_idle_any(lsu_halt_idle_any),
		.i0_brp(i0_brp),
		.i1_brp(i1_brp),
		.lsu_error_pkt_dc3(lsu_error_pkt_dc3),
		.lsu_imprecise_error_load_any(lsu_imprecise_error_load_any),
		.lsu_imprecise_error_store_any(lsu_imprecise_error_store_any),
		.lsu_imprecise_error_addr_any(lsu_imprecise_error_addr_any),
		.lsu_freeze_external_ints_dc3(lsu_freeze_external_ints_dc3),
		.exu_i0_flush_lower_e4(exu_i0_flush_lower_e4),
		.exu_i1_flush_lower_e4(exu_i1_flush_lower_e4),
		.exu_i0_flush_path_e4(exu_i0_flush_path_e4),
		.exu_i1_flush_path_e4(exu_i1_flush_path_e4),
		.ifu_illegal_inst(ifu_illegal_inst),
		.exu_div_stall(exu_div_stall),
		.exu_div_result(exu_div_result),
		.exu_div_finish(exu_div_finish),
		.exu_mul_result_e3(exu_mul_result_e3),
		.exu_csr_rs1_e1(exu_csr_rs1_e1),
		.lsu_result_dc3(lsu_result_dc3),
		.lsu_result_corr_dc4(lsu_result_corr_dc4),
		.lsu_load_stall_any(lsu_load_stall_any),
		.lsu_store_stall_any(lsu_store_stall_any),
		.dma_dccm_stall_any(dma_dccm_stall_any),
		.dma_iccm_stall_any(dma_iccm_stall_any),
		.iccm_dma_sb_error(iccm_dma_sb_error),
		.exu_i0_flush_final(exu_i0_flush_final),
		.exu_i1_flush_final(exu_i1_flush_final),
		.exu_npc_e4(exu_npc_e4),
		.exu_flush_final(exu_flush_final),
		.exu_i0_result_e1(exu_i0_result_e1),
		.exu_i1_result_e1(exu_i1_result_e1),
		.exu_i0_result_e4(exu_i0_result_e4),
		.exu_i1_result_e4(exu_i1_result_e4),
		.ifu_i0_valid(ifu_i0_valid),
		.ifu_i1_valid(ifu_i1_valid),
		.ifu_i0_instr(ifu_i0_instr),
		.ifu_i1_instr(ifu_i1_instr),
		.ifu_i0_pc(ifu_i0_pc),
		.ifu_i1_pc(ifu_i1_pc),
		.ifu_i0_pc4(ifu_i0_pc4),
		.ifu_i1_pc4(ifu_i1_pc4),
		.exu_i0_pc_e1(exu_i0_pc_e1),
		.exu_i1_pc_e1(exu_i1_pc_e1),
		.mexintpend(mexintpend),
		.timer_int(timer_int),
		.pic_claimid(pic_claimid),
		.pic_pl(pic_pl),
		.mhwakeup(mhwakeup),
		.dec_tlu_meicurpl(dec_tlu_meicurpl),
		.dec_tlu_meipt(dec_tlu_meipt),
		.ifu_ic_debug_rd_data(ifu_ic_debug_rd_data),
		.ifu_ic_debug_rd_data_valid(ifu_ic_debug_rd_data_valid),
		.dec_tlu_ic_diag_pkt(dec_tlu_ic_diag_pkt),
		.dbg_halt_req(dbg_halt_req),
		.dbg_resume_req(dbg_resume_req),
		.ifu_miss_state_idle(ifu_miss_state_idle),
		.dec_tlu_flush_noredir_wb(dec_tlu_flush_noredir_wb),
		.dec_tlu_mpc_halted_only(dec_tlu_mpc_halted_only),
		.dec_tlu_dbg_halted(dec_tlu_dbg_halted),
		.dec_tlu_pmu_fw_halted(dec_tlu_pmu_fw_halted),
		.dec_tlu_debug_mode(dec_tlu_debug_mode),
		.dec_tlu_resume_ack(dec_tlu_resume_ack),
		.dec_tlu_flush_leak_one_wb(dec_tlu_flush_leak_one_wb),
		.dec_tlu_flush_err_wb(dec_tlu_flush_err_wb),
		.dec_tlu_stall_dma(dec_tlu_stall_dma),
		.dec_debug_wdata_rs1_d(dec_debug_wdata_rs1_d),
		.dec_dbg_rddata(dec_dbg_rddata),
		.dec_dbg_cmd_done(dec_dbg_cmd_done),
		.dec_dbg_cmd_fail(dec_dbg_cmd_fail),
		.trigger_pkt_any(trigger_pkt_any),
		.exu_i0_br_index_e4(exu_i0_br_index_e4),
		.exu_i0_br_hist_e4(exu_i0_br_hist_e4),
		.exu_i0_br_bank_e4(exu_i0_br_bank_e4),
		.exu_i0_br_error_e4(exu_i0_br_error_e4),
		.exu_i0_br_start_error_e4(exu_i0_br_start_error_e4),
		.exu_i0_br_valid_e4(exu_i0_br_valid_e4),
		.exu_i0_br_mp_e4(exu_i0_br_mp_e4),
		.exu_i0_br_middle_e4(exu_i0_br_middle_e4),
		.exu_i0_br_fghr_e4(exu_i0_br_fghr_e4),
		.exu_i1_br_index_e4(exu_i1_br_index_e4),
		.exu_i1_br_hist_e4(exu_i1_br_hist_e4),
		.exu_i1_br_bank_e4(exu_i1_br_bank_e4),
		.exu_i1_br_error_e4(exu_i1_br_error_e4),
		.exu_i1_br_start_error_e4(exu_i1_br_start_error_e4),
		.exu_i1_br_valid_e4(exu_i1_br_valid_e4),
		.exu_i1_br_mp_e4(exu_i1_br_mp_e4),
		.exu_i1_br_middle_e4(exu_i1_br_middle_e4),
		.exu_i1_br_fghr_e4(exu_i1_br_fghr_e4),
		.exu_i1_br_way_e4(exu_i1_br_way_e4),
		.exu_i0_br_way_e4(exu_i0_br_way_e4),
		.gpr_i0_rs1_d(gpr_i0_rs1_d),
		.gpr_i0_rs2_d(gpr_i0_rs2_d),
		.gpr_i1_rs1_d(gpr_i1_rs1_d),
		.gpr_i1_rs2_d(gpr_i1_rs2_d),
		.dec_i0_immed_d(dec_i0_immed_d),
		.dec_i1_immed_d(dec_i1_immed_d),
		.dec_i0_br_immed_d(dec_i0_br_immed_d),
		.dec_i1_br_immed_d(dec_i1_br_immed_d),
		.i0_ap(i0_ap),
		.i1_ap(i1_ap),
		.dec_i0_alu_decode_d(dec_i0_alu_decode_d),
		.dec_i1_alu_decode_d(dec_i1_alu_decode_d),
		.dec_i0_select_pc_d(dec_i0_select_pc_d),
		.dec_i1_select_pc_d(dec_i1_select_pc_d),
		.dec_i0_pc_d(dec_i0_pc_d),
		.dec_i1_pc_d(dec_i1_pc_d),
		.dec_i0_rs1_bypass_en_d(dec_i0_rs1_bypass_en_d),
		.dec_i0_rs2_bypass_en_d(dec_i0_rs2_bypass_en_d),
		.dec_i1_rs1_bypass_en_d(dec_i1_rs1_bypass_en_d),
		.dec_i1_rs2_bypass_en_d(dec_i1_rs2_bypass_en_d),
		.i0_rs1_bypass_data_d(i0_rs1_bypass_data_d),
		.i0_rs2_bypass_data_d(i0_rs2_bypass_data_d),
		.i1_rs1_bypass_data_d(i1_rs1_bypass_data_d),
		.i1_rs2_bypass_data_d(i1_rs2_bypass_data_d),
		.dec_ib3_valid_d(dec_ib3_valid_d),
		.dec_ib2_valid_d(dec_ib2_valid_d),
		.lsu_p(lsu_p),
		.mul_p(mul_p),
		.div_p(div_p),
		.dec_lsu_offset_d(dec_lsu_offset_d),
		.dec_i0_lsu_d(dec_i0_lsu_d),
		.dec_i1_lsu_d(dec_i1_lsu_d),
		.flush_final_e3(flush_final_e3),
		.i0_flush_final_e3(i0_flush_final_e3),
		.dec_csr_ren_d(dec_csr_ren_d),
		.dec_tlu_cancel_e4(dec_tlu_cancel_e4),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.dec_tlu_flush_path_wb(dec_tlu_flush_path_wb),
		.dec_tlu_i0_kill_writeb_wb(dec_tlu_i0_kill_writeb_wb),
		.dec_tlu_i1_kill_writeb_wb(dec_tlu_i1_kill_writeb_wb),
		.dec_tlu_fence_i_wb(dec_tlu_fence_i_wb),
		.dec_i0_mul_d(dec_i0_mul_d),
		.dec_i1_mul_d(dec_i1_mul_d),
		.dec_i0_div_d(dec_i0_div_d),
		.dec_i1_div_d(dec_i1_div_d),
		.dec_i1_valid_e1(dec_i1_valid_e1),
		.dec_div_decode_e4(dec_div_decode_e4),
		.pred_correct_npc_e2(pred_correct_npc_e2),
		.dec_i0_rs1_bypass_en_e3(dec_i0_rs1_bypass_en_e3),
		.dec_i0_rs2_bypass_en_e3(dec_i0_rs2_bypass_en_e3),
		.dec_i1_rs1_bypass_en_e3(dec_i1_rs1_bypass_en_e3),
		.dec_i1_rs2_bypass_en_e3(dec_i1_rs2_bypass_en_e3),
		.i0_rs1_bypass_data_e3(i0_rs1_bypass_data_e3),
		.i0_rs2_bypass_data_e3(i0_rs2_bypass_data_e3),
		.i1_rs1_bypass_data_e3(i1_rs1_bypass_data_e3),
		.i1_rs2_bypass_data_e3(i1_rs2_bypass_data_e3),
		.dec_i0_sec_decode_e3(dec_i0_sec_decode_e3),
		.dec_i1_sec_decode_e3(dec_i1_sec_decode_e3),
		.dec_i0_pc_e3(dec_i0_pc_e3),
		.dec_i1_pc_e3(dec_i1_pc_e3),
		.dec_i0_rs1_bypass_en_e2(dec_i0_rs1_bypass_en_e2),
		.dec_i0_rs2_bypass_en_e2(dec_i0_rs2_bypass_en_e2),
		.dec_i1_rs1_bypass_en_e2(dec_i1_rs1_bypass_en_e2),
		.dec_i1_rs2_bypass_en_e2(dec_i1_rs2_bypass_en_e2),
		.i0_rs1_bypass_data_e2(i0_rs1_bypass_data_e2),
		.i0_rs2_bypass_data_e2(i0_rs2_bypass_data_e2),
		.i1_rs1_bypass_data_e2(i1_rs1_bypass_data_e2),
		.i1_rs2_bypass_data_e2(i1_rs2_bypass_data_e2),
		.dec_tlu_br0_wb_pkt(dec_tlu_br0_wb_pkt),
		.dec_tlu_br1_wb_pkt(dec_tlu_br1_wb_pkt),
		.dec_tlu_perfcnt0(dec_tlu_perfcnt0),
		.dec_tlu_perfcnt1(dec_tlu_perfcnt1),
		.dec_tlu_perfcnt2(dec_tlu_perfcnt2),
		.dec_tlu_perfcnt3(dec_tlu_perfcnt3),
		.i0_predict_p_d(i0_predict_p_d),
		.i1_predict_p_d(i1_predict_p_d),
		.dec_i0_lsu_decode_d(dec_i0_lsu_decode_d),
		.i0_result_e4_eff(i0_result_e4_eff),
		.i1_result_e4_eff(i1_result_e4_eff),
		.dec_tlu_i0_valid_e4(dec_tlu_i0_valid_e4),
		.dec_tlu_i1_valid_e4(dec_tlu_i1_valid_e4),
		.i0_result_e2(i0_result_e2),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.dec_tlu_i0_pc_e4(dec_tlu_i0_pc_e4),
		.dec_tlu_i1_pc_e4(dec_tlu_i1_pc_e4),
		.dec_i0_data_en(dec_i0_data_en),
		.dec_i0_ctl_en(dec_i0_ctl_en),
		.dec_i1_data_en(dec_i1_data_en),
		.dec_i1_ctl_en(dec_i1_ctl_en),
		.dec_nonblock_load_freeze_dc2(dec_nonblock_load_freeze_dc2),
		.ifu_i0_cinst(ifu_i0_cinst),
		.ifu_i1_cinst(ifu_i1_cinst),
		.trace_rv_trace_pkt(trace_rv_trace_pkt),
		.dec_tlu_sideeffect_posted_disable(dec_tlu_sideeffect_posted_disable),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.dec_tlu_sec_alu_disable(dec_tlu_sec_alu_disable),
		.dec_tlu_non_blocking_disable(dec_tlu_non_blocking_disable),
		.dec_tlu_fast_div_disable(dec_tlu_fast_div_disable),
		.dec_tlu_bpred_disable(dec_tlu_bpred_disable),
		.dec_tlu_wb_coalescing_disable(dec_tlu_wb_coalescing_disable),
		.dec_tlu_ld_miss_byp_wb_disable(dec_tlu_ld_miss_byp_wb_disable),
		.dec_tlu_dma_qos_prty(dec_tlu_dma_qos_prty),
		.dec_tlu_misc_clk_override(dec_tlu_misc_clk_override),
		.dec_tlu_exu_clk_override(dec_tlu_exu_clk_override),
		.dec_tlu_ifu_clk_override(dec_tlu_ifu_clk_override),
		.dec_tlu_lsu_clk_override(dec_tlu_lsu_clk_override),
		.dec_tlu_bus_clk_override(dec_tlu_bus_clk_override),
		.dec_tlu_pic_clk_override(dec_tlu_pic_clk_override),
		.dec_tlu_dccm_clk_override(dec_tlu_dccm_clk_override),
		.dec_tlu_icm_clk_override(dec_tlu_icm_clk_override),
		.scan_mode(scan_mode)
	);
	exu exu(
		.clk_override(dec_tlu_exu_clk_override),
		.rst_l(core_rst_l),
		.clk(clk),
		.active_clk(active_clk),
		.scan_mode(scan_mode),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.dec_tlu_fast_div_disable(dec_tlu_fast_div_disable),
		.dec_i0_data_en(dec_i0_data_en),
		.dec_i0_ctl_en(dec_i0_ctl_en),
		.dec_i1_data_en(dec_i1_data_en),
		.dec_i1_ctl_en(dec_i1_ctl_en),
		.dec_debug_wdata_rs1_d(dec_debug_wdata_rs1_d),
		.dbg_cmd_wrdata(dbg_cmd_wrdata),
		.lsu_result_dc3(lsu_result_dc3),
		.i0_predict_p_d(i0_predict_p_d),
		.i1_predict_p_d(i1_predict_p_d),
		.dec_i0_rs1_bypass_en_e2(dec_i0_rs1_bypass_en_e2),
		.dec_i0_rs2_bypass_en_e2(dec_i0_rs2_bypass_en_e2),
		.dec_i1_rs1_bypass_en_e2(dec_i1_rs1_bypass_en_e2),
		.dec_i1_rs2_bypass_en_e2(dec_i1_rs2_bypass_en_e2),
		.i0_rs1_bypass_data_e2(i0_rs1_bypass_data_e2),
		.i0_rs2_bypass_data_e2(i0_rs2_bypass_data_e2),
		.i1_rs1_bypass_data_e2(i1_rs1_bypass_data_e2),
		.i1_rs2_bypass_data_e2(i1_rs2_bypass_data_e2),
		.dec_i0_rs1_bypass_en_e3(dec_i0_rs1_bypass_en_e3),
		.dec_i0_rs2_bypass_en_e3(dec_i0_rs2_bypass_en_e3),
		.dec_i1_rs1_bypass_en_e3(dec_i1_rs1_bypass_en_e3),
		.dec_i1_rs2_bypass_en_e3(dec_i1_rs2_bypass_en_e3),
		.i0_rs1_bypass_data_e3(i0_rs1_bypass_data_e3),
		.i0_rs2_bypass_data_e3(i0_rs2_bypass_data_e3),
		.i1_rs1_bypass_data_e3(i1_rs1_bypass_data_e3),
		.i1_rs2_bypass_data_e3(i1_rs2_bypass_data_e3),
		.dec_i0_sec_decode_e3(dec_i0_sec_decode_e3),
		.dec_i1_sec_decode_e3(dec_i1_sec_decode_e3),
		.dec_i0_pc_e3(dec_i0_pc_e3),
		.dec_i1_pc_e3(dec_i1_pc_e3),
		.pred_correct_npc_e2(pred_correct_npc_e2),
		.dec_i1_valid_e1(dec_i1_valid_e1),
		.dec_i0_mul_d(dec_i0_mul_d),
		.dec_i1_mul_d(dec_i1_mul_d),
		.dec_i0_div_d(dec_i0_div_d),
		.dec_i1_div_d(dec_i1_div_d),
		.gpr_i0_rs1_d(gpr_i0_rs1_d),
		.gpr_i0_rs2_d(gpr_i0_rs2_d),
		.dec_i0_immed_d(dec_i0_immed_d),
		.gpr_i1_rs1_d(gpr_i1_rs1_d),
		.gpr_i1_rs2_d(gpr_i1_rs2_d),
		.dec_i1_immed_d(dec_i1_immed_d),
		.i0_rs1_bypass_data_d(i0_rs1_bypass_data_d),
		.i0_rs2_bypass_data_d(i0_rs2_bypass_data_d),
		.i1_rs1_bypass_data_d(i1_rs1_bypass_data_d),
		.i1_rs2_bypass_data_d(i1_rs2_bypass_data_d),
		.dec_i0_br_immed_d(dec_i0_br_immed_d),
		.dec_i1_br_immed_d(dec_i1_br_immed_d),
		.i0_ap(i0_ap),
		.i1_ap(i1_ap),
		.dec_i0_alu_decode_d(dec_i0_alu_decode_d),
		.dec_i1_alu_decode_d(dec_i1_alu_decode_d),
		.dec_i0_select_pc_d(dec_i0_select_pc_d),
		.dec_i1_select_pc_d(dec_i1_select_pc_d),
		.dec_i0_pc_d(dec_i0_pc_d),
		.dec_i1_pc_d(dec_i1_pc_d),
		.dec_i0_rs1_bypass_en_d(dec_i0_rs1_bypass_en_d),
		.dec_i0_rs2_bypass_en_d(dec_i0_rs2_bypass_en_d),
		.dec_i1_rs1_bypass_en_d(dec_i1_rs1_bypass_en_d),
		.dec_i1_rs2_bypass_en_d(dec_i1_rs2_bypass_en_d),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.dec_tlu_flush_path_wb(dec_tlu_flush_path_wb),
		.dec_tlu_i0_valid_e4(dec_tlu_i0_valid_e4),
		.dec_tlu_i1_valid_e4(dec_tlu_i1_valid_e4),
		.exu_i0_result_e1(exu_i0_result_e1),
		.exu_i1_result_e1(exu_i1_result_e1),
		.exu_i0_pc_e1(exu_i0_pc_e1),
		.exu_i1_pc_e1(exu_i1_pc_e1),
		.exu_i0_result_e4(exu_i0_result_e4),
		.exu_i1_result_e4(exu_i1_result_e4),
		.exu_i0_flush_final(exu_i0_flush_final),
		.exu_i1_flush_final(exu_i1_flush_final),
		.mul_p(mul_p),
		.div_p(div_p),
		.dec_i0_lsu_d(dec_i0_lsu_d),
		.dec_i1_lsu_d(dec_i1_lsu_d),
		.dec_csr_ren_d(dec_csr_ren_d),
		.exu_lsu_rs1_d(exu_lsu_rs1_d),
		.exu_lsu_rs2_d(exu_lsu_rs2_d),
		.exu_csr_rs1_e1(exu_csr_rs1_e1),
		.exu_flush_final(exu_flush_final),
		.exu_flush_path_final(exu_flush_path_final),
		.exu_mul_result_e3(exu_mul_result_e3),
		.exu_div_result(exu_div_result),
		.exu_div_finish(exu_div_finish),
		.exu_div_stall(exu_div_stall),
		.exu_npc_e4(exu_npc_e4),
		.exu_i0_flush_lower_e4(exu_i0_flush_lower_e4),
		.exu_i1_flush_lower_e4(exu_i1_flush_lower_e4),
		.exu_i0_flush_path_e4(exu_i0_flush_path_e4),
		.exu_i1_flush_path_e4(exu_i1_flush_path_e4),
		.exu_mp_pkt(exu_mp_pkt),
		.exu_mp_eghr(exu_mp_eghr),
		.exu_i0_br_hist_e4(exu_i0_br_hist_e4),
		.exu_i0_br_bank_e4(exu_i0_br_bank_e4),
		.exu_i0_br_error_e4(exu_i0_br_error_e4),
		.exu_i0_br_start_error_e4(exu_i0_br_start_error_e4),
		.exu_i0_br_index_e4(exu_i0_br_index_e4),
		.exu_i0_br_valid_e4(exu_i0_br_valid_e4),
		.exu_i0_br_mp_e4(exu_i0_br_mp_e4),
		.exu_i0_br_way_e4(exu_i0_br_way_e4),
		.exu_i0_br_middle_e4(exu_i0_br_middle_e4),
		.exu_i0_br_fghr_e4(exu_i0_br_fghr_e4),
		.exu_i0_br_ret_e4(exu_i0_br_ret_e4),
		.exu_i0_br_call_e4(exu_i0_br_call_e4),
		.exu_i1_br_hist_e4(exu_i1_br_hist_e4),
		.exu_i1_br_bank_e4(exu_i1_br_bank_e4),
		.exu_i1_br_error_e4(exu_i1_br_error_e4),
		.exu_i1_br_start_error_e4(exu_i1_br_start_error_e4),
		.exu_i1_br_index_e4(exu_i1_br_index_e4),
		.exu_i1_br_valid_e4(exu_i1_br_valid_e4),
		.exu_i1_br_mp_e4(exu_i1_br_mp_e4),
		.exu_i1_br_way_e4(exu_i1_br_way_e4),
		.exu_i1_br_middle_e4(exu_i1_br_middle_e4),
		.exu_i1_br_fghr_e4(exu_i1_br_fghr_e4),
		.exu_i1_br_ret_e4(exu_i1_br_ret_e4),
		.exu_i1_br_call_e4(exu_i1_br_call_e4),
		.exu_flush_upper_e2(exu_flush_upper_e2),
		.exu_rets_e1_pkt(exu_rets_e1_pkt),
		.exu_rets_e4_pkt(exu_rets_e4_pkt),
		.exu_pmu_i0_br_misp(exu_pmu_i0_br_misp),
		.exu_pmu_i0_br_ataken(exu_pmu_i0_br_ataken),
		.exu_pmu_i0_pc4(exu_pmu_i0_pc4),
		.exu_pmu_i1_br_misp(exu_pmu_i1_br_misp),
		.exu_pmu_i1_br_ataken(exu_pmu_i1_br_ataken),
		.exu_pmu_i1_pc4(exu_pmu_i1_pc4)
	);
	lsu lsu(
		.clk_override(dec_tlu_lsu_clk_override),
		.rst_l(core_rst_l),
		.i0_result_e4_eff(i0_result_e4_eff),
		.i1_result_e4_eff(i1_result_e4_eff),
		.i0_result_e2(i0_result_e2),
		.flush_final_e3(flush_final_e3),
		.i0_flush_final_e3(i0_flush_final_e3),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.dec_tlu_i0_kill_writeb_wb(dec_tlu_i0_kill_writeb_wb),
		.dec_tlu_i1_kill_writeb_wb(dec_tlu_i1_kill_writeb_wb),
		.dec_tlu_cancel_e4(dec_tlu_cancel_e4),
		.dec_tlu_non_blocking_disable(dec_tlu_non_blocking_disable),
		.dec_tlu_wb_coalescing_disable(dec_tlu_wb_coalescing_disable),
		.dec_tlu_ld_miss_byp_wb_disable(dec_tlu_ld_miss_byp_wb_disable),
		.dec_tlu_sideeffect_posted_disable(dec_tlu_sideeffect_posted_disable),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.exu_lsu_rs1_d(exu_lsu_rs1_d),
		.exu_lsu_rs2_d(exu_lsu_rs2_d),
		.dec_lsu_offset_d(dec_lsu_offset_d),
		.lsu_p(lsu_p),
		.dec_i0_lsu_decode_d(dec_i0_lsu_decode_d),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.lsu_result_dc3(lsu_result_dc3),
		.lsu_result_corr_dc4(lsu_result_corr_dc4),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_load_stall_any(lsu_load_stall_any),
		.lsu_store_stall_any(lsu_store_stall_any),
		.lsu_idle_any(lsu_idle_any),
		.lsu_halt_idle_any(lsu_halt_idle_any),
		.lsu_error_pkt_dc3(lsu_error_pkt_dc3),
		.lsu_freeze_external_ints_dc3(lsu_freeze_external_ints_dc3),
		.lsu_imprecise_error_load_any(lsu_imprecise_error_load_any),
		.lsu_imprecise_error_store_any(lsu_imprecise_error_store_any),
		.lsu_imprecise_error_addr_any(lsu_imprecise_error_addr_any),
		.dec_nonblock_load_freeze_dc2(dec_nonblock_load_freeze_dc2),
		.lsu_nonblock_load_valid_dc3(lsu_nonblock_load_valid_dc3),
		.lsu_nonblock_load_tag_dc3(lsu_nonblock_load_tag_dc3),
		.lsu_nonblock_load_inv_dc5(lsu_nonblock_load_inv_dc5),
		.lsu_nonblock_load_inv_tag_dc5(lsu_nonblock_load_inv_tag_dc5),
		.lsu_nonblock_load_data_valid(lsu_nonblock_load_data_valid),
		.lsu_nonblock_load_data_error(lsu_nonblock_load_data_error),
		.lsu_nonblock_load_data_tag(lsu_nonblock_load_data_tag),
		.lsu_nonblock_load_data(lsu_nonblock_load_data),
		.lsu_pmu_misaligned_dc3(lsu_pmu_misaligned_dc3),
		.lsu_pmu_bus_trxn(lsu_pmu_bus_trxn),
		.lsu_pmu_bus_misaligned(lsu_pmu_bus_misaligned),
		.lsu_pmu_bus_error(lsu_pmu_bus_error),
		.lsu_pmu_bus_busy(lsu_pmu_bus_busy),
		.trigger_pkt_any(trigger_pkt_any),
		.lsu_trigger_match_dc3(lsu_trigger_match_dc3),
		.dccm_wren(dccm_wren),
		.dccm_rden(dccm_rden),
		.dccm_wr_addr(dccm_wr_addr),
		.dccm_rd_addr_lo(dccm_rd_addr_lo),
		.dccm_rd_addr_hi(dccm_rd_addr_hi),
		.dccm_wr_data(dccm_wr_data),
		.dccm_rd_data_lo(dccm_rd_data_lo),
		.dccm_rd_data_hi(dccm_rd_data_hi),
		.picm_wren(picm_wren),
		.picm_rden(picm_rden),
		.picm_mken(picm_mken),
		.picm_addr(picm_addr),
		.picm_wr_data(picm_wr_data),
		.picm_rd_data(picm_rd_data),
		.lsu_axi_awvalid(lsu_axi_awvalid),
		.lsu_axi_awready(lsu_axi_awready),
		.lsu_axi_awid(lsu_axi_awid),
		.lsu_axi_awaddr(lsu_axi_awaddr),
		.lsu_axi_awregion(lsu_axi_awregion),
		.lsu_axi_awlen(lsu_axi_awlen),
		.lsu_axi_awsize(lsu_axi_awsize),
		.lsu_axi_awburst(lsu_axi_awburst),
		.lsu_axi_awlock(lsu_axi_awlock),
		.lsu_axi_awcache(lsu_axi_awcache),
		.lsu_axi_awprot(lsu_axi_awprot),
		.lsu_axi_awqos(lsu_axi_awqos),
		.lsu_axi_wvalid(lsu_axi_wvalid),
		.lsu_axi_wready(lsu_axi_wready),
		.lsu_axi_wdata(lsu_axi_wdata),
		.lsu_axi_wstrb(lsu_axi_wstrb),
		.lsu_axi_wlast(lsu_axi_wlast),
		.lsu_axi_bvalid(lsu_axi_bvalid),
		.lsu_axi_bready(lsu_axi_bready),
		.lsu_axi_bresp(lsu_axi_bresp),
		.lsu_axi_bid(lsu_axi_bid),
		.lsu_axi_arvalid(lsu_axi_arvalid),
		.lsu_axi_arready(lsu_axi_arready),
		.lsu_axi_arid(lsu_axi_arid),
		.lsu_axi_araddr(lsu_axi_araddr),
		.lsu_axi_arregion(lsu_axi_arregion),
		.lsu_axi_arlen(lsu_axi_arlen),
		.lsu_axi_arsize(lsu_axi_arsize),
		.lsu_axi_arburst(lsu_axi_arburst),
		.lsu_axi_arlock(lsu_axi_arlock),
		.lsu_axi_arcache(lsu_axi_arcache),
		.lsu_axi_arprot(lsu_axi_arprot),
		.lsu_axi_arqos(lsu_axi_arqos),
		.lsu_axi_rvalid(lsu_axi_rvalid),
		.lsu_axi_rready(lsu_axi_rready),
		.lsu_axi_rid(lsu_axi_rid),
		.lsu_axi_rdata(lsu_axi_rdata),
		.lsu_axi_rresp(lsu_axi_rresp),
		.lsu_axi_rlast(lsu_axi_rlast),
		.lsu_bus_clk_en(lsu_bus_clk_en),
		.dma_dccm_req(dma_dccm_req),
		.dma_mem_addr(dma_mem_addr),
		.dma_mem_sz(dma_mem_sz),
		.dma_mem_write(dma_mem_write),
		.dma_mem_wdata(dma_mem_wdata),
		.dccm_dma_rvalid(dccm_dma_rvalid),
		.dccm_dma_ecc_error(dccm_dma_ecc_error),
		.dccm_dma_rdata(dccm_dma_rdata),
		.dccm_ready(dccm_ready),
		.scan_mode(scan_mode),
		.clk(clk),
		.free_clk(free_clk)
	);
	wire [7:0] pic_claimid;
	wire [3:0] pic_pl;
	wire [3:0] dec_tlu_meicurpl;
	wire [3:0] dec_tlu_meipt;
	wire mexintpend;
	wire mhwakeup;
	wire dec_tlu_claim_ack_wb;
	pic_ctrl pic_ctrl_inst(
		.clk_override(dec_tlu_pic_clk_override),
		.picm_mken(picm_mken),
		.extintsrc_req({extintsrc_req[8:1], 1&#39;b0}),
		.pl(pic_pl[3:0]),
		.claimid(pic_claimid[7:0]),
		.meicurpl(dec_tlu_meicurpl[3:0]),
		.meipt(dec_tlu_meipt[3:0]),
		.rst_l(core_rst_l),
		.clk(clk),
		.free_clk(free_clk),
		.active_clk(active_clk),
		.picm_addr(picm_addr),
		.picm_wr_data(picm_wr_data),
		.picm_wren(picm_wren),
		.picm_rden(picm_rden),
		.mexintpend(mexintpend),
		.picm_rd_data(picm_rd_data),
		.mhwakeup(mhwakeup),
		.scan_mode(scan_mode)
	);
	dma_ctrl dma_ctrl(
		.rst_l(core_rst_l),
		.clk_override(dec_tlu_misc_clk_override),
		.clk(clk),
		.free_clk(free_clk),
		.dma_bus_clk_en(dma_bus_clk_en),
		.dma_axi_awvalid(dma_axi_awvalid),
		.dma_axi_awready(dma_axi_awready),
		.dma_axi_awid(dma_axi_awid),
		.dma_axi_awaddr(dma_axi_awaddr),
		.dma_axi_awsize(dma_axi_awsize),
		.dma_axi_awprot(dma_axi_awprot),
		.dma_axi_awlen(dma_axi_awlen),
		.dma_axi_awburst(dma_axi_awburst),
		.dma_axi_wvalid(dma_axi_wvalid),
		.dma_axi_wready(dma_axi_wready),
		.dma_axi_wdata(dma_axi_wdata),
		.dma_axi_wstrb(dma_axi_wstrb),
		.dma_axi_wlast(dma_axi_wlast),
		.dma_axi_bvalid(dma_axi_bvalid),
		.dma_axi_bready(dma_axi_bready),
		.dma_axi_bresp(dma_axi_bresp),
		.dma_axi_bid(dma_axi_bid),
		.dma_axi_arvalid(dma_axi_arvalid),
		.dma_axi_arready(dma_axi_arready),
		.dma_axi_arid(dma_axi_arid),
		.dma_axi_araddr(dma_axi_araddr),
		.dma_axi_arsize(dma_axi_arsize),
		.dma_axi_arprot(dma_axi_arprot),
		.dma_axi_arlen(dma_axi_arlen),
		.dma_axi_arburst(dma_axi_arburst),
		.dma_axi_rvalid(dma_axi_rvalid),
		.dma_axi_rready(dma_axi_rready),
		.dma_axi_rid(dma_axi_rid),
		.dma_axi_rdata(dma_axi_rdata),
		.dma_axi_rresp(dma_axi_rresp),
		.dma_axi_rlast(dma_axi_rlast),
		.dma_slv_algn_err(dma_slv_algn_err),
		.dbg_cmd_addr(dbg_cmd_addr),
		.dbg_cmd_wrdata(dbg_cmd_wrdata),
		.dbg_cmd_valid(dbg_cmd_valid),
		.dbg_cmd_write(dbg_cmd_write),
		.dbg_cmd_type(dbg_cmd_type),
		.dbg_cmd_size(dbg_cmd_size),
		.dbg_dma_bubble(dbg_dma_bubble),
		.dma_dbg_ready(dma_dbg_ready),
		.dma_dbg_cmd_done(dma_dbg_cmd_done),
		.dma_dbg_cmd_fail(dma_dbg_cmd_fail),
		.dma_dbg_rddata(dma_dbg_rddata),
		.dma_dccm_req(dma_dccm_req),
		.dma_iccm_req(dma_iccm_req),
		.dma_mem_addr(dma_mem_addr),
		.dma_mem_sz(dma_mem_sz),
		.dma_mem_write(dma_mem_write),
		.dma_mem_wdata(dma_mem_wdata),
		.dccm_dma_rvalid(dccm_dma_rvalid),
		.dccm_dma_ecc_error(dccm_dma_ecc_error),
		.dccm_dma_rdata(dccm_dma_rdata),
		.iccm_dma_rvalid(iccm_dma_rvalid),
		.iccm_dma_ecc_error(iccm_dma_ecc_error),
		.iccm_dma_rdata(iccm_dma_rdata),
		.dma_dccm_stall_any(dma_dccm_stall_any),
		.dma_iccm_stall_any(dma_iccm_stall_any),
		.dccm_ready(dccm_ready),
		.iccm_ready(iccm_ready),
		.dec_tlu_stall_dma(dec_tlu_stall_dma),
		.dec_tlu_dma_qos_prty(dec_tlu_dma_qos_prty),
		.scan_mode(scan_mode)
	);
	axi4_to_ahb #(.TAG(LSU_BUS_TAG)) lsu_axi4_to_ahb(
		.clk_override(dec_tlu_bus_clk_override),
		.bus_clk_en(lsu_bus_clk_en),
		.axi_awvalid(lsu_axi_awvalid),
		.axi_awready(lsu_axi_awready),
		.axi_awid(lsu_axi_awid[LSU_BUS_TAG - 1:0]),
		.axi_awaddr(lsu_axi_awaddr[31:0]),
		.axi_awsize(lsu_axi_awsize[2:0]),
		.axi_awprot(lsu_axi_awprot[2:0]),
		.axi_wvalid(lsu_axi_wvalid),
		.axi_wready(lsu_axi_wready),
		.axi_wdata(lsu_axi_wdata[63:0]),
		.axi_wstrb(lsu_axi_wstrb[7:0]),
		.axi_wlast(lsu_axi_wlast),
		.axi_bvalid(lsu_axi_bvalid),
		.axi_bready(lsu_axi_bready),
		.axi_bresp(lsu_axi_bresp[1:0]),
		.axi_bid(lsu_axi_bid[LSU_BUS_TAG - 1:0]),
		.axi_arvalid(lsu_axi_arvalid),
		.axi_arready(lsu_axi_arready),
		.axi_arid(lsu_axi_arid[LSU_BUS_TAG - 1:0]),
		.axi_araddr(lsu_axi_araddr[31:0]),
		.axi_arsize(lsu_axi_arsize[2:0]),
		.axi_arprot(lsu_axi_arprot[2:0]),
		.axi_rvalid(lsu_axi_rvalid),
		.axi_rready(lsu_axi_rready),
		.axi_rid(lsu_axi_rid[LSU_BUS_TAG - 1:0]),
		.axi_rdata(lsu_axi_rdata[63:0]),
		.axi_rresp(lsu_axi_rresp[1:0]),
		.axi_rlast(lsu_axi_rlast),
		.ahb_haddr(lsu_haddr[31:0]),
		.ahb_hburst(lsu_hburst),
		.ahb_hmastlock(lsu_hmastlock),
		.ahb_hprot(lsu_hprot[3:0]),
		.ahb_hsize(lsu_hsize[2:0]),
		.ahb_htrans(lsu_htrans[1:0]),
		.ahb_hwrite(lsu_hwrite),
		.ahb_hwdata(lsu_hwdata[63:0]),
		.ahb_hrdata(lsu_hrdata[63:0]),
		.ahb_hready(lsu_hready),
		.ahb_hresp(lsu_hresp),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	axi4_to_ahb #(.TAG(SB_BUS_TAG)) sb_axi4_to_ahb(
		.clk_override(dec_tlu_bus_clk_override),
		.bus_clk_en(dbg_bus_clk_en),
		.axi_awvalid(sb_axi_awvalid),
		.axi_awready(sb_axi_awready),
		.axi_awid(sb_axi_awid[SB_BUS_TAG - 1:0]),
		.axi_awaddr(sb_axi_awaddr[31:0]),
		.axi_awsize(sb_axi_awsize[2:0]),
		.axi_awprot(sb_axi_awprot[2:0]),
		.axi_wvalid(sb_axi_wvalid),
		.axi_wready(sb_axi_wready),
		.axi_wdata(sb_axi_wdata[63:0]),
		.axi_wstrb(sb_axi_wstrb[7:0]),
		.axi_wlast(sb_axi_wlast),
		.axi_bvalid(sb_axi_bvalid),
		.axi_bready(sb_axi_bready),
		.axi_bresp(sb_axi_bresp[1:0]),
		.axi_bid(sb_axi_bid[SB_BUS_TAG - 1:0]),
		.axi_arvalid(sb_axi_arvalid),
		.axi_arready(sb_axi_arready),
		.axi_arid(sb_axi_arid[SB_BUS_TAG - 1:0]),
		.axi_araddr(sb_axi_araddr[31:0]),
		.axi_arsize(sb_axi_arsize[2:0]),
		.axi_arprot(sb_axi_arprot[2:0]),
		.axi_rvalid(sb_axi_rvalid),
		.axi_rready(sb_axi_rready),
		.axi_rid(sb_axi_rid[SB_BUS_TAG - 1:0]),
		.axi_rdata(sb_axi_rdata[63:0]),
		.axi_rresp(sb_axi_rresp[1:0]),
		.axi_rlast(sb_axi_rlast),
		.ahb_haddr(sb_haddr[31:0]),
		.ahb_hburst(sb_hburst),
		.ahb_hmastlock(sb_hmastlock),
		.ahb_hprot(sb_hprot[3:0]),
		.ahb_hsize(sb_hsize[2:0]),
		.ahb_htrans(sb_htrans[1:0]),
		.ahb_hwrite(sb_hwrite),
		.ahb_hwdata(sb_hwdata[63:0]),
		.ahb_hrdata(sb_hrdata[63:0]),
		.ahb_hready(sb_hready),
		.ahb_hresp(sb_hresp),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	axi4_to_ahb #(.TAG(IFU_BUS_TAG)) ifu_axi4_to_ahb(
		.clk(clk),
		.clk_override(dec_tlu_bus_clk_override),
		.bus_clk_en(ifu_bus_clk_en),
		.ahb_haddr(haddr[31:0]),
		.ahb_hburst(hburst),
		.ahb_hmastlock(hmastlock),
		.ahb_hprot(hprot[3:0]),
		.ahb_hsize(hsize[2:0]),
		.ahb_htrans(htrans[1:0]),
		.ahb_hwrite(hwrite),
		.ahb_hwdata(hwdata_nc[63:0]),
		.ahb_hrdata(hrdata[63:0]),
		.ahb_hready(hready),
		.ahb_hresp(hresp),
		.axi_awvalid(ifu_axi_awvalid),
		.axi_awready(ifu_axi_awready),
		.axi_awid(ifu_axi_awid[IFU_BUS_TAG - 1:0]),
		.axi_awaddr(ifu_axi_awaddr[31:0]),
		.axi_awsize(ifu_axi_awsize[2:0]),
		.axi_awprot(ifu_axi_awprot[2:0]),
		.axi_wvalid(ifu_axi_wvalid),
		.axi_wready(ifu_axi_wready),
		.axi_wdata(ifu_axi_wdata[63:0]),
		.axi_wstrb(ifu_axi_wstrb[7:0]),
		.axi_wlast(ifu_axi_wlast),
		.axi_bvalid(ifu_axi_bvalid),
		.axi_bready(ifu_axi_bready),
		.axi_bresp(ifu_axi_bresp[1:0]),
		.axi_bid(ifu_axi_bid[IFU_BUS_TAG - 1:0]),
		.axi_arvalid(ifu_axi_arvalid),
		.axi_arready(ifu_axi_arready),
		.axi_arid(ifu_axi_arid[IFU_BUS_TAG - 1:0]),
		.axi_araddr(ifu_axi_araddr[31:0]),
		.axi_arsize(ifu_axi_arsize[2:0]),
		.axi_arprot(ifu_axi_arprot[2:0]),
		.axi_rvalid(ifu_axi_rvalid),
		.axi_rready(ifu_axi_rready),
		.axi_rid(ifu_axi_rid[IFU_BUS_TAG - 1:0]),
		.axi_rdata(ifu_axi_rdata[63:0]),
		.axi_rresp(ifu_axi_rresp[1:0]),
		.axi_rlast(ifu_axi_rlast),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	ahb_to_axi4 #(.TAG(DMA_BUS_TAG)) dma_ahb_to_axi4(
		.clk_override(dec_tlu_bus_clk_override),
		.bus_clk_en(dma_bus_clk_en),
		.axi_awvalid(dma_axi_awvalid),
		.axi_awready(dma_axi_awready),
		.axi_awid(dma_axi_awid[DMA_BUS_TAG - 1:0]),
		.axi_awaddr(dma_axi_awaddr[31:0]),
		.axi_awsize(dma_axi_awsize[2:0]),
		.axi_awprot(dma_axi_awprot[2:0]),
		.axi_awlen(dma_axi_awlen[7:0]),
		.axi_awburst(dma_axi_awburst[1:0]),
		.axi_wvalid(dma_axi_wvalid),
		.axi_wready(dma_axi_wready),
		.axi_wdata(dma_axi_wdata[63:0]),
		.axi_wstrb(dma_axi_wstrb[7:0]),
		.axi_wlast(dma_axi_wlast),
		.axi_bvalid(dma_axi_bvalid),
		.axi_bready(dma_axi_bready),
		.axi_bresp(dma_axi_bresp[1:0]),
		.axi_bid(dma_axi_bid[DMA_BUS_TAG - 1:0]),
		.axi_arvalid(dma_axi_arvalid),
		.axi_arready(dma_axi_arready),
		.axi_arid(dma_axi_arid[DMA_BUS_TAG - 1:0]),
		.axi_araddr(dma_axi_araddr[31:0]),
		.axi_arsize(dma_axi_arsize[2:0]),
		.axi_arprot(dma_axi_arprot[2:0]),
		.axi_arlen(dma_axi_arlen[7:0]),
		.axi_arburst(dma_axi_arburst[1:0]),
		.axi_rvalid(dma_axi_rvalid),
		.axi_rready(dma_axi_rready),
		.axi_rid(dma_axi_rid[DMA_BUS_TAG - 1:0]),
		.axi_rdata(dma_axi_rdata[63:0]),
		.axi_rresp(dma_axi_rresp[1:0]),
		.ahb_haddr(dma_haddr[31:0]),
		.ahb_hburst(dma_hburst),
		.ahb_hmastlock(dma_hmastlock),
		.ahb_hprot(dma_hprot[3:0]),
		.ahb_hsize(dma_hsize[2:0]),
		.ahb_htrans(dma_htrans[1:0]),
		.ahb_hwrite(dma_hwrite),
		.ahb_hwdata(dma_hwdata[63:0]),
		.ahb_hrdata(dma_hrdata[63:0]),
		.ahb_hreadyout(dma_hreadyout),
		.ahb_hresp(dma_hresp),
		.ahb_hreadyin(dma_hreadyin),
		.ahb_hsel(dma_hsel),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	assign trace_rv_i_insn_ip[63:0] = trace_rv_trace_pkt[202:139];
	assign trace_rv_i_address_ip[63:0] = trace_rv_trace_pkt[106:43];
	assign trace_rv_i_valid_ip[2:0] = trace_rv_trace_pkt[237:235];
	assign trace_rv_i_exception_ip[2:0] = trace_rv_trace_pkt[42:40];
	assign trace_rv_i_ecause_ip[4:0] = trace_rv_trace_pkt[39:35];
	assign trace_rv_i_interrupt_ip[2:0] = trace_rv_trace_pkt[34:32];
	assign trace_rv_i_tval_ip[31:0] = trace_rv_trace_pkt[31:0];
endmodule
module dma_ctrl (
	clk,
	free_clk,
	rst_l,
	dma_bus_clk_en,
	clk_override,
	dma_axi_awvalid,
	dma_axi_awready,
	dma_axi_awid,
	dma_axi_awaddr,
	dma_axi_awsize,
	dma_axi_awprot,
	dma_axi_awlen,
	dma_axi_awburst,
	dma_axi_wvalid,
	dma_axi_wready,
	dma_axi_wdata,
	dma_axi_wstrb,
	dma_axi_wlast,
	dma_axi_bvalid,
	dma_axi_bready,
	dma_axi_bresp,
	dma_axi_bid,
	dma_axi_arvalid,
	dma_axi_arready,
	dma_axi_arid,
	dma_axi_araddr,
	dma_axi_arsize,
	dma_axi_arprot,
	dma_axi_arlen,
	dma_axi_arburst,
	dma_axi_rvalid,
	dma_axi_rready,
	dma_axi_rid,
	dma_axi_rdata,
	dma_axi_rresp,
	dma_axi_rlast,
	dma_slv_algn_err,
	dbg_cmd_addr,
	dbg_cmd_wrdata,
	dbg_cmd_valid,
	dbg_cmd_write,
	dbg_cmd_type,
	dbg_cmd_size,
	dbg_dma_bubble,
	dma_dbg_ready,
	dma_dbg_cmd_done,
	dma_dbg_cmd_fail,
	dma_dbg_rddata,
	dma_dccm_req,
	dma_iccm_req,
	dma_mem_addr,
	dma_mem_sz,
	dma_mem_write,
	dma_mem_wdata,
	dccm_dma_rvalid,
	dccm_dma_ecc_error,
	dccm_dma_rdata,
	iccm_dma_rvalid,
	iccm_dma_ecc_error,
	iccm_dma_rdata,
	dma_dccm_stall_any,
	dma_iccm_stall_any,
	dccm_ready,
	iccm_ready,
	dec_tlu_stall_dma,
	dec_tlu_dma_qos_prty,
	scan_mode
);
	input wire clk;
	input wire free_clk;
	input wire rst_l;
	input wire dma_bus_clk_en;
	input wire clk_override;
	input wire dma_axi_awvalid;
	output wire dma_axi_awready;
	input wire [0:0] dma_axi_awid;
	input wire [31:0] dma_axi_awaddr;
	input wire [2:0] dma_axi_awsize;
	input wire [2:0] dma_axi_awprot;
	input wire [7:0] dma_axi_awlen;
	input wire [1:0] dma_axi_awburst;
	input wire dma_axi_wvalid;
	output wire dma_axi_wready;
	input wire [63:0] dma_axi_wdata;
	input wire [7:0] dma_axi_wstrb;
	input wire dma_axi_wlast;
	output wire dma_axi_bvalid;
	input wire dma_axi_bready;
	output wire [1:0] dma_axi_bresp;
	output wire [0:0] dma_axi_bid;
	input wire dma_axi_arvalid;
	output wire dma_axi_arready;
	input wire [0:0] dma_axi_arid;
	input wire [31:0] dma_axi_araddr;
	input wire [2:0] dma_axi_arsize;
	input wire [2:0] dma_axi_arprot;
	input wire [7:0] dma_axi_arlen;
	input wire [1:0] dma_axi_arburst;
	output wire dma_axi_rvalid;
	input wire dma_axi_rready;
	output wire [0:0] dma_axi_rid;
	output wire [63:0] dma_axi_rdata;
	output wire [1:0] dma_axi_rresp;
	output wire dma_axi_rlast;
	output wire dma_slv_algn_err;
	input wire [31:0] dbg_cmd_addr;
	input wire [31:0] dbg_cmd_wrdata;
	input wire dbg_cmd_valid;
	input wire dbg_cmd_write;
	input wire [1:0] dbg_cmd_type;
	input wire [1:0] dbg_cmd_size;
	input wire dbg_dma_bubble;
	output wire dma_dbg_ready;
	output wire dma_dbg_cmd_done;
	output wire dma_dbg_cmd_fail;
	output wire [31:0] dma_dbg_rddata;
	output wire dma_dccm_req;
	output wire dma_iccm_req;
	output wire [31:0] dma_mem_addr;
	output wire [2:0] dma_mem_sz;
	output wire dma_mem_write;
	output wire [63:0] dma_mem_wdata;
	input wire dccm_dma_rvalid;
	input wire dccm_dma_ecc_error;
	input wire [63:0] dccm_dma_rdata;
	input wire iccm_dma_rvalid;
	input wire iccm_dma_ecc_error;
	input wire [63:0] iccm_dma_rdata;
	output wire dma_dccm_stall_any;
	output wire dma_iccm_stall_any;
	input wire dccm_ready;
	input wire iccm_ready;
	input wire dec_tlu_stall_dma;
	input wire [2:0] dec_tlu_dma_qos_prty;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DEPTH = DMA_BUF_DEPTH;
	localparam DEPTH_PTR = 2;
	localparam NACK_COUNT = 7;
	wire [DEPTH - 1:0] fifo_valid;
	wire [(DEPTH &gt;= 1 ? (DEPTH * 2) - 1 : ((2 - DEPTH) * 2) + (((DEPTH - 1) * 2) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * 2)] fifo_error;
	wire [DEPTH - 1:0] fifo_dccm_valid;
	wire [DEPTH - 1:0] fifo_iccm_valid;
	wire [DEPTH - 1:0] fifo_data_valid;
	wire [DEPTH - 1:0] fifo_data_bus_valid;
	wire [DEPTH - 1:0] fifo_error_bus;
	wire [DEPTH - 1:0] fifo_rpend;
	wire [DEPTH - 1:0] fifo_done;
	wire [DEPTH - 1:0] fifo_done_bus;
	wire [DEPTH - 1:0] fifo_rsp_done;
	wire [(DEPTH &gt;= 1 ? (DEPTH * 32) - 1 : ((2 - DEPTH) * 32) + (((DEPTH - 1) * 32) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * 32)] fifo_addr;
	wire [(DEPTH &gt;= 1 ? (DEPTH * 3) - 1 : ((2 - DEPTH) * 3) + (((DEPTH - 1) * 3) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * 3)] fifo_sz;
	wire [DEPTH - 1:0] fifo_write;
	wire [DEPTH - 1:0] fifo_posted_write;
	wire [DEPTH - 1:0] fifo_dbg;
	wire [(DEPTH &gt;= 1 ? (DEPTH * 64) - 1 : ((2 - DEPTH) * 64) + (((DEPTH - 1) * 64) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * 64)] fifo_data;
	wire [(DEPTH &gt;= 1 ? (DEPTH * DMA_BUS_TAG) - 1 : ((2 - DEPTH) * DMA_BUS_TAG) + (((DEPTH - 1) * DMA_BUS_TAG) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * DMA_BUS_TAG)] fifo_tag;
	wire [DEPTH - 1:0] fifo_cmd_en;
	wire [DEPTH - 1:0] fifo_valid_en;
	wire [DEPTH - 1:0] fifo_data_en;
	wire [DEPTH - 1:0] fifo_data_bus_en;
	wire [DEPTH - 1:0] fifo_pend_en;
	wire [DEPTH - 1:0] fifo_done_en;
	wire [DEPTH - 1:0] fifo_done_bus_en;
	wire [DEPTH - 1:0] fifo_error_en;
	wire [DEPTH - 1:0] fifo_error_bus_en;
	wire [DEPTH - 1:0] fifo_reset;
	wire [(DEPTH &gt;= 1 ? (DEPTH * 2) - 1 : ((2 - DEPTH) * 2) + (((DEPTH - 1) * 2) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * 2)] fifo_error_in;
	wire [(DEPTH &gt;= 1 ? (DEPTH * 64) - 1 : ((2 - DEPTH) * 64) + (((DEPTH - 1) * 64) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * 64)] fifo_data_in;
	wire fifo_write_in;
	wire fifo_posted_write_in;
	wire fifo_dbg_in;
	wire [31:0] fifo_addr_in;
	wire [2:0] fifo_sz_in;
	wire [DEPTH_PTR - 1:0] RspPtr;
	wire [DEPTH_PTR - 1:0] PrevRspPtr;
	wire [DEPTH_PTR - 1:0] NxtRspPtr;
	wire [DEPTH_PTR - 1:0] WrPtr;
	wire [DEPTH_PTR - 1:0] NxtWrPtr;
	wire [DEPTH_PTR - 1:0] RdPtr;
	wire [DEPTH_PTR - 1:0] NxtRdPtr;
	wire [DEPTH_PTR - 1:0] RdPtr_Q1;
	wire [DEPTH_PTR - 1:0] RdPtr_Q2;
	wire [DEPTH_PTR - 1:0] RdPtr_Q3;
	wire WrPtrEn;
	wire RdPtrEn;
	wire RspPtrEn;
	wire dma_dbg_cmd_error_in;
	wire dma_dbg_cmd_done_q;
	wire fifo_full;
	wire fifo_full_spec;
	wire fifo_empty;
	wire dma_address_error;
	wire dma_alignment_error;
	reg [3:0] num_fifo_vld;
	wire dma_mem_req;
	wire dma_addr_in_dccm;
	wire dma_addr_in_iccm;
	wire dma_addr_in_pic;
	wire dma_addr_in_pic_region_nc;
	wire dma_addr_in_dccm_region_nc;
	wire dma_addr_in_iccm_region_nc;
	wire [2:0] dma_nack_count_csr;
	wire [2:0] dma_nack_count;
	wire [2:0] dma_nack_count_d;
	wire dma_buffer_c1_clken;
	wire dma_free_clken;
	wire dma_buffer_c1_clk;
	wire dma_free_clk;
	wire dma_bus_clk;
	wire wrbuf_en;
	wire wrbuf_data_en;
	wire wrbuf_cmd_sent;
	wire wrbuf_rst;
	wire wrbuf_data_rst;
	wire wrbuf_vld;
	wire wrbuf_data_vld;
	wire wrbuf_posted;
	wire [DMA_BUS_TAG - 1:0] wrbuf_tag;
	wire [2:0] wrbuf_size;
	wire [31:0] wrbuf_addr;
	wire [63:0] wrbuf_data;
	wire [7:0] wrbuf_byteen;
	wire rdbuf_en;
	wire rdbuf_cmd_sent;
	wire rdbuf_rst;
	wire rdbuf_vld;
	wire [DMA_BUS_TAG - 1:0] rdbuf_tag;
	wire [2:0] rdbuf_size;
	wire [31:0] rdbuf_addr;
	wire axi_mstr_valid;
	wire axi_mstr_valid_q;
	wire axi_mstr_write;
	wire axi_mstr_posted_write;
	wire [DMA_BUS_TAG - 1:0] axi_mstr_tag;
	wire [31:0] axi_mstr_addr;
	wire [2:0] axi_mstr_size;
	wire [63:0] axi_mstr_wdata;
	wire [7:0] axi_mstr_wstrb;
	wire axi_mstr_prty_in;
	wire axi_mstr_prty_en;
	wire axi_mstr_priority;
	wire axi_mstr_sel;
	wire axi_slv_valid;
	wire axi_slv_sent;
	wire axi_slv_sent_q;
	wire axi_slv_write;
	wire axi_slv_posted_write;
	wire [DMA_BUS_TAG - 1:0] axi_slv_tag;
	wire [1:0] axi_slv_error;
	wire [63:0] axi_slv_rdata;
	wire dma_bus_clk_en_q;
	wire fifo_full_spec_bus;
	wire dbg_dma_bubble_bus;
	wire dec_tlu_stall_dma_bus;
	wire dma_fifo_ready;
	assign fifo_addr_in[31:0] = (dbg_cmd_valid ? dbg_cmd_addr[31:0] : axi_mstr_addr[31:0]);
	assign fifo_sz_in[2:0] = (dbg_cmd_valid ? {1&#39;b0, dbg_cmd_size[1:0]} : axi_mstr_size[2:0]);
	assign fifo_write_in = (dbg_cmd_valid ? dbg_cmd_write : axi_mstr_write);
	assign fifo_posted_write_in = axi_mstr_valid &amp; axi_mstr_posted_write;
	assign fifo_dbg_in = dbg_cmd_valid;
	generate
		genvar i;
		for (i = 0; i &lt; DEPTH; i = i + 1) begin : GenFifo
			assign fifo_valid_en[i] = axi_mstr_valid &amp; (i == WrPtr[DEPTH_PTR - 1:0]);
			assign fifo_cmd_en[i] = ((axi_mstr_valid &amp; dma_bus_clk_en) | (dbg_cmd_valid &amp; dbg_cmd_type[1])) &amp; (i == WrPtr[DEPTH_PTR - 1:0]);
			assign fifo_data_en[i] = ((((axi_mstr_valid &amp; ((axi_mstr_write | dma_address_error) | dma_alignment_error)) &amp; dma_bus_clk_en) | ((dbg_cmd_valid &amp; dbg_cmd_type[1]) &amp; dbg_cmd_write)) &amp; (i == WrPtr[DEPTH_PTR - 1:0])) | ((dccm_dma_rvalid &amp; (i == RdPtr_Q3[DEPTH_PTR - 1:0])) | (iccm_dma_rvalid &amp; (i == RdPtr_Q2[DEPTH_PTR - 1:0])));
			assign fifo_data_bus_en[i] = (fifo_data_en[i] | fifo_data_valid[i]) &amp; dma_bus_clk_en;
			assign fifo_pend_en[i] = ((dma_dccm_req | dma_iccm_req) &amp; ~dma_mem_write) &amp; (i == RdPtr[DEPTH_PTR - 1:0]);
			assign fifo_error_en[i] = fifo_cmd_en[i] | (((dccm_dma_rvalid &amp; dccm_dma_ecc_error) &amp; (i == RdPtr_Q3[DEPTH_PTR - 1:0])) | ((iccm_dma_rvalid &amp; iccm_dma_ecc_error) &amp; (i == RdPtr_Q2[DEPTH_PTR - 1:0])));
			assign fifo_error_bus_en[i] = ((|fifo_error_in[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 2) + 1-:2] &amp; fifo_error_en[i]) | |fifo_error[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 2+:2]) &amp; dma_bus_clk_en;
			assign fifo_done_en[i] = ((|fifo_error[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 2+:2] | ((dma_dccm_req | dma_iccm_req) &amp; dma_mem_write)) &amp; (i == RdPtr[DEPTH_PTR - 1:0])) | ((dccm_dma_rvalid &amp; (i == RdPtr_Q3[DEPTH_PTR - 1:0])) | (iccm_dma_rvalid &amp; (i == RdPtr_Q2[DEPTH_PTR - 1:0])));
			assign fifo_done_bus_en[i] = (fifo_done_en[i] | fifo_done[i]) &amp; dma_bus_clk_en;
			assign fifo_reset[i] = ((axi_slv_sent &amp; dma_bus_clk_en) | dma_dbg_cmd_done) &amp; (i == RspPtr[DEPTH_PTR - 1:0]);
			assign fifo_error_in[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 2+:2] = (dccm_dma_rvalid &amp; (i == RdPtr_Q3[1:0]) ? {1&#39;b0, dccm_dma_ecc_error} : (iccm_dma_rvalid &amp; (i == RdPtr_Q2[1:0]) ? {1&#39;b0, iccm_dma_ecc_error} : {(dma_address_error | dma_alignment_error) | dma_dbg_cmd_error_in, dma_alignment_error}));
			assign fifo_data_in[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 64+:64] = (fifo_error_en[i] &amp; |fifo_error_in[i * 2+:2] ? (fifo_cmd_en[i] ? {32&#39;b0, axi_mstr_addr[31:0]} : {32&#39;b0, fifo_addr[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 32+:32]}) : (dccm_dma_rvalid &amp; (i == RdPtr_Q3[1:0]) ? dccm_dma_rdata[63:0] : (iccm_dma_rvalid &amp; (i == RdPtr_Q2[1:0]) ? iccm_dma_rdata[63:0] : (dbg_cmd_valid ? {2 {dbg_cmd_wrdata[31:0]}} : axi_mstr_wdata[63:0]))));
			rvdffsc #(1) fifo_valid_dff(
				.din(1&#39;b1),
				.dout(fifo_valid[i]),
				.en(fifo_cmd_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(2) fifo_error_dff(
				.din(fifo_error_in[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 2+:2]),
				.dout(fifo_error[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 2+:2]),
				.en(fifo_error_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(1) fifo_error_bus_dff(
				.din(1&#39;b1),
				.dout(fifo_error_bus[i]),
				.en(fifo_error_bus_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffs #(1) fifo_dccm_valid_dff(
				.din(dma_addr_in_dccm | dma_addr_in_pic),
				.dout(fifo_dccm_valid[i]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(1) fifo_iccm_valid_dff(
				.din(dma_addr_in_iccm),
				.dout(fifo_iccm_valid[i]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(1) fifo_data_valid_dff(
				.din(1&#39;b1),
				.dout(fifo_data_valid[i]),
				.en(fifo_data_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(1) fifo_data_bus_valid_dff(
				.din(1&#39;b1),
				.dout(fifo_data_bus_valid[i]),
				.en(fifo_data_bus_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(1) fifo_rpend_dff(
				.din(1&#39;b1),
				.dout(fifo_rpend[i]),
				.en(fifo_pend_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(1) fifo_done_dff(
				.din(1&#39;b1),
				.dout(fifo_done[i]),
				.en(fifo_done_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(1) fifo_done_bus_dff(
				.din(1&#39;b1),
				.dout(fifo_done_bus[i]),
				.en(fifo_done_bus_en[i]),
				.clear(fifo_reset[i]),
				.clk(dma_free_clk),
				.rst_l(rst_l)
			);
			rvdffe #(32) fifo_addr_dff(
				.din(fifo_addr_in[31:0]),
				.dout(fifo_addr[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 32+:32]),
				.en(fifo_cmd_en[i]),
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode)
			);
			rvdffs #(3) fifo_sz_dff(
				.din(fifo_sz_in[2:0]),
				.dout(fifo_sz[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 3+:3]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(1) fifo_write_dff(
				.din(fifo_write_in),
				.dout(fifo_write[i]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(1) fifo_posted_write_dff(
				.din(fifo_posted_write_in),
				.dout(fifo_posted_write[i]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(1) fifo_dbg_dff(
				.din(fifo_dbg_in),
				.dout(fifo_dbg[i]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
			rvdffe #(64) fifo_data_dff(
				.din(fifo_data_in[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 64+:64]),
				.dout(fifo_data[(DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * 64+:64]),
				.en(fifo_data_en[i]),
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode)
			);
			rvdffs #(DMA_BUS_TAG) fifo_tag_dff(
				.din(axi_mstr_tag[DMA_BUS_TAG - 1:0]),
				.dout(fifo_tag[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * DMA_BUS_TAG) + (DMA_BUS_TAG - 1)-:DMA_BUS_TAG]),
				.en(fifo_cmd_en[i]),
				.clk(dma_buffer_c1_clk),
				.rst_l(rst_l)
			);
		end
	endgenerate
	assign NxtWrPtr[DEPTH_PTR - 1:0] = WrPtr[DEPTH_PTR - 1:0] + 1&#39;b1;
	assign NxtRdPtr[DEPTH_PTR - 1:0] = RdPtr[DEPTH_PTR - 1:0] + 1&#39;b1;
	assign NxtRspPtr[DEPTH_PTR - 1:0] = RspPtr[DEPTH_PTR - 1:0] + 1&#39;b1;
	assign WrPtrEn = |fifo_cmd_en[DEPTH - 1:0];
	assign RdPtrEn = (dma_dccm_req | dma_iccm_req) | (|fifo_error[(DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * 2+:2] &amp; ~fifo_done[RdPtr]);
	assign RspPtrEn = dma_dbg_cmd_done | (axi_slv_sent &amp; dma_bus_clk_en);
	rvdffs #(DEPTH_PTR) WrPtr_dff(
		.din(NxtWrPtr[DEPTH_PTR - 1:0]),
		.dout(WrPtr[DEPTH_PTR - 1:0]),
		.en(WrPtrEn),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	rvdffs #(DEPTH_PTR) RdPtr_dff(
		.din(NxtRdPtr[DEPTH_PTR - 1:0]),
		.dout(RdPtr[DEPTH_PTR - 1:0]),
		.en(RdPtrEn),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	rvdffs #(DEPTH_PTR) RspPtr_dff(
		.din(NxtRspPtr[DEPTH_PTR - 1:0]),
		.dout(RspPtr[DEPTH_PTR - 1:0]),
		.en(RspPtrEn),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	rvdff #(DEPTH_PTR) RdPtrQ1_dff(
		.din(RdPtr[DEPTH_PTR - 1:0]),
		.dout(RdPtr_Q1[DEPTH_PTR - 1:0]),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	rvdff #(DEPTH_PTR) RdPtrQ2_dff(
		.din(RdPtr_Q1[DEPTH_PTR - 1:0]),
		.dout(RdPtr_Q2[DEPTH_PTR - 1:0]),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	rvdff #(DEPTH_PTR) RdPtrQ3_dff(
		.din(RdPtr_Q2[DEPTH_PTR - 1:0]),
		.dout(RdPtr_Q3[DEPTH_PTR - 1:0]),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	assign fifo_full = fifo_full_spec_bus;
	always @(*) begin
		num_fifo_vld[3:0] = 4&#39;b0000;
		begin : sv2v_autoblock_29
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				num_fifo_vld[3:0] = num_fifo_vld[3:0] + {3&#39;b000, fifo_valid_en[i] | fifo_valid[i]};
		end
	end
	assign fifo_full_spec = (num_fifo_vld[3:0] == DEPTH) &amp; ~(|fifo_reset[DEPTH - 1:0]);
	assign dma_fifo_ready = ~((fifo_full | dbg_dma_bubble_bus) | dec_tlu_stall_dma_bus);
	assign dma_address_error = axi_mstr_valid &amp; ~(dma_addr_in_dccm | dma_addr_in_iccm);
	assign dma_alignment_error = (axi_mstr_valid &amp; ~dma_address_error) &amp; ((((((axi_mstr_size[2:0] == 3&#39;h1) &amp; (axi_mstr_addr[0] | (axi_mstr_write &amp; (axi_mstr_wstrb[axi_mstr_addr[2:0]+:2] != 2&#39;b11)))) | ((axi_mstr_size[2:0] == 3&#39;h2) &amp; (|axi_mstr_addr[1:0] | (axi_mstr_write &amp; (axi_mstr_wstrb[axi_mstr_addr[2:0]+:4] != 4&#39;hf))))) | ((axi_mstr_size[2:0] == 3&#39;h3) &amp; (|axi_mstr_addr[2:0] | (axi_mstr_write &amp; (axi_mstr_wstrb[7:0] != 8&#39;hff))))) | (dma_addr_in_iccm &amp; ~((axi_mstr_size[1:0] == 2&#39;b10) | (axi_mstr_size[1:0] == 2&#39;b11)))) | ((dma_addr_in_dccm &amp; axi_mstr_write) &amp; ~((axi_mstr_size[1:0] == 2&#39;b10) | (axi_mstr_size[1:0] == 2&#39;b11))));
	assign dma_dbg_ready = fifo_empty &amp; dbg_dma_bubble;
	assign dma_dbg_cmd_done = (fifo_valid[RspPtr] &amp; fifo_dbg[RspPtr]) &amp; ((fifo_write[RspPtr] | fifo_data_valid[RspPtr]) | |fifo_error[(DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * 2+:2]);
	assign dma_dbg_rddata[31:0] = (fifo_addr[(RspPtr * 32) + 2] ? fifo_data[((DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * 64) + 63-:32] : fifo_data[((DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * 64) + 31-:32]);
	assign dma_dbg_cmd_fail = |fifo_error[(DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * 2+:2];
	assign dma_dbg_cmd_error_in = (dbg_cmd_valid &amp; (dbg_cmd_type[1:0] == 2&#39;b10)) &amp; (~((dma_addr_in_dccm | dma_addr_in_iccm) | dma_addr_in_pic) | (dbg_cmd_size[1:0] != 2&#39;b10));
	assign dma_dccm_stall_any = (dma_mem_req &amp; fifo_dccm_valid[RdPtr]) &amp; (dma_nack_count &gt;= dma_nack_count_csr);
	assign dma_iccm_stall_any = (dma_mem_req &amp; fifo_iccm_valid[RdPtr]) &amp; (dma_nack_count &gt;= dma_nack_count_csr);
	assign fifo_empty = ~((|(fifo_valid_en[DEPTH - 1:0] | fifo_valid[DEPTH - 1:0]) | axi_mstr_valid) | axi_slv_sent_q);
	assign dma_nack_count_csr[2:0] = dec_tlu_dma_qos_prty[2:0];
	assign dma_nack_count_d[2:0] = (dma_nack_count[2:0] &gt;= dma_nack_count_csr[2:0] ? {3 {~(dma_dccm_req | dma_iccm_req)}} &amp; dma_nack_count[2:0] : (dma_mem_req &amp; ~(dma_dccm_req | dma_iccm_req) ? dma_nack_count[2:0] + 1&#39;b1 : 3&#39;b000));
	rvdffs #(3) nack_count_dff(
		.din(dma_nack_count_d[2:0]),
		.dout(dma_nack_count[2:0]),
		.en(dma_mem_req),
		.clk(dma_free_clk),
		.rst_l(rst_l)
	);
	assign dma_mem_req = (((fifo_valid[RdPtr] &amp; ~fifo_rpend[RdPtr]) &amp; ~fifo_done[RdPtr]) &amp; ~(|fifo_error[(DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * 2+:2])) &amp; (~fifo_write[RdPtr] | fifo_data_valid[RdPtr]);
	assign dma_dccm_req = (dma_mem_req &amp; fifo_dccm_valid[RdPtr]) &amp; dccm_ready;
	assign dma_iccm_req = (dma_mem_req &amp; fifo_iccm_valid[RdPtr]) &amp; iccm_ready;
	assign dma_mem_addr[31:0] = fifo_addr[(DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * 32+:32];
	assign dma_mem_sz[2:0] = fifo_sz[(DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * 3+:3];
	assign dma_mem_write = fifo_write[RdPtr];
	assign dma_mem_wdata[63:0] = fifo_data[(DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * 64+:64];
	rvrangecheck #(
		.CCM_SADR(32&#39;hf0040000),
		.CCM_SIZE(64)
	) addr_dccm_rangecheck(
		.addr(fifo_addr_in[31:0]),
		.in_range(dma_addr_in_dccm),
		.in_region(dma_addr_in_dccm_region_nc)
	);
	assign dma_addr_in_iccm = 1&#39;sb0;
	assign dma_addr_in_iccm_region_nc = 1&#39;sb0;
	rvrangecheck #(
		.CCM_SADR(32&#39;hf00c0000),
		.CCM_SIZE(32)
	) addr_pic_rangecheck(
		.addr(fifo_addr_in[31:0]),
		.in_range(dma_addr_in_pic),
		.in_region(dma_addr_in_pic_region_nc)
	);
	rvdff #(1) ahbs_bus_clken_ff(
		.din(dma_bus_clk_en),
		.dout(dma_bus_clk_en_q),
		.clk(free_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) fifo_full_bus_ff(
		.din(fifo_full_spec),
		.dout(fifo_full_spec_bus),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) dbg_dma_bubble_ff(
		.din(dbg_dma_bubble),
		.dout(dbg_dma_bubble_bus),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) dec_tlu_stall_dma_ff(
		.din(dec_tlu_stall_dma),
		.dout(dec_tlu_stall_dma_bus),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) dma_dbg_cmd_doneff(
		.din(dma_dbg_cmd_done),
		.dout(dma_dbg_cmd_done_q),
		.clk(free_clk),
		.rst_l(rst_l)
	);
	assign dma_buffer_c1_clken = (((axi_mstr_valid &amp; dma_bus_clk_en) | dbg_cmd_valid) | dec_tlu_stall_dma) | clk_override;
	assign dma_free_clken = ((((((((((axi_mstr_valid | axi_mstr_valid_q) | axi_slv_valid) | axi_slv_sent_q) | dbg_cmd_valid) | dma_dbg_cmd_done) | dma_dbg_cmd_done_q) | |fifo_valid[DEPTH - 1:0]) | wrbuf_vld) | rdbuf_vld) | dec_tlu_stall_dma) | clk_override;
	rvoclkhdr dma_buffer_c1cgc(
		.en(dma_buffer_c1_clken),
		.l1clk(dma_buffer_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr dma_free_cgc(
		.en(dma_free_clken),
		.l1clk(dma_free_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr dma_bus_cgc(
		.en(dma_bus_clk_en),
		.l1clk(dma_bus_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	assign wrbuf_en = dma_axi_awvalid &amp; dma_axi_awready;
	assign wrbuf_data_en = dma_axi_wvalid &amp; dma_axi_wready;
	assign wrbuf_cmd_sent = axi_mstr_valid &amp; axi_mstr_write;
	assign wrbuf_rst = wrbuf_cmd_sent &amp; ~wrbuf_en;
	assign wrbuf_data_rst = wrbuf_cmd_sent &amp; ~wrbuf_data_en;
	rvdffsc #(.WIDTH(1)) wrbuf_vldff(
		.din(1&#39;b1),
		.dout(wrbuf_vld),
		.en(wrbuf_en),
		.clear(wrbuf_rst),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffsc #(.WIDTH(1)) wrbuf_data_vldff(
		.din(1&#39;b1),
		.dout(wrbuf_data_vld),
		.en(wrbuf_data_en),
		.clear(wrbuf_data_rst),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) wrbuf_postedff(
		.din(1&#39;b0),
		.dout(wrbuf_posted),
		.en(wrbuf_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(DMA_BUS_TAG)) wrbuf_tagff(
		.din(dma_axi_awid[DMA_BUS_TAG - 1:0]),
		.dout(wrbuf_tag[DMA_BUS_TAG - 1:0]),
		.en(wrbuf_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(3)) wrbuf_sizeff(
		.din(dma_axi_awsize[2:0]),
		.dout(wrbuf_size[2:0]),
		.en(wrbuf_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) wrbuf_addrff(
		.din(dma_axi_awaddr[31:0]),
		.dout(wrbuf_addr[31:0]),
		.en(wrbuf_en &amp; dma_bus_clk_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffe #(.WIDTH(64)) wrbuf_dataff(
		.din(dma_axi_wdata[63:0]),
		.dout(wrbuf_data[63:0]),
		.en(wrbuf_data_en &amp; dma_bus_clk_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffs #(.WIDTH(8)) wrbuf_byteenff(
		.din(dma_axi_wstrb[7:0]),
		.dout(wrbuf_byteen[7:0]),
		.en(wrbuf_data_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	assign rdbuf_en = dma_axi_arvalid &amp; dma_axi_arready;
	assign rdbuf_cmd_sent = (axi_mstr_valid &amp; ~axi_mstr_write) &amp; dma_fifo_ready;
	assign rdbuf_rst = rdbuf_cmd_sent &amp; ~rdbuf_en;
	rvdffsc #(.WIDTH(1)) rdbuf_vldff(
		.din(1&#39;b1),
		.dout(rdbuf_vld),
		.en(rdbuf_en),
		.clear(rdbuf_rst),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(DMA_BUS_TAG)) rdbuf_tagff(
		.din(dma_axi_arid[DMA_BUS_TAG - 1:0]),
		.dout(rdbuf_tag[DMA_BUS_TAG - 1:0]),
		.en(rdbuf_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(3)) rdbuf_sizeff(
		.din(dma_axi_arsize[2:0]),
		.dout(rdbuf_size[2:0]),
		.en(rdbuf_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) rdbuf_addrff(
		.din(dma_axi_araddr[31:0]),
		.dout(rdbuf_addr[31:0]),
		.en(rdbuf_en &amp; dma_bus_clk_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	assign dma_axi_awready = ~(wrbuf_vld &amp; ~wrbuf_cmd_sent);
	assign dma_axi_wready = ~(wrbuf_data_vld &amp; ~wrbuf_cmd_sent);
	assign dma_axi_arready = ~(rdbuf_vld &amp; ~rdbuf_cmd_sent);
	assign axi_mstr_valid = ((wrbuf_vld &amp; wrbuf_data_vld) | rdbuf_vld) &amp; dma_fifo_ready;
	assign axi_mstr_tag[DMA_BUS_TAG - 1:0] = (axi_mstr_sel ? wrbuf_tag[DMA_BUS_TAG - 1:0] : rdbuf_tag[DMA_BUS_TAG - 1:0]);
	assign axi_mstr_write = axi_mstr_sel;
	assign axi_mstr_posted_write = axi_mstr_sel &amp; wrbuf_posted;
	assign axi_mstr_addr[31:0] = (axi_mstr_sel ? wrbuf_addr[31:0] : rdbuf_addr[31:0]);
	assign axi_mstr_size[2:0] = (axi_mstr_sel ? wrbuf_size[2:0] : rdbuf_size[2:0]);
	assign axi_mstr_wdata[63:0] = wrbuf_data[63:0];
	assign axi_mstr_wstrb[7:0] = wrbuf_byteen[7:0];
	assign axi_mstr_sel = ((wrbuf_vld &amp; wrbuf_data_vld) &amp; rdbuf_vld ? axi_mstr_priority : wrbuf_vld &amp; wrbuf_data_vld);
	assign axi_mstr_prty_in = ~axi_mstr_priority;
	assign axi_mstr_prty_en = axi_mstr_valid;
	rvdffs #(.WIDTH(1)) mstr_prtyff(
		.din(axi_mstr_prty_in),
		.dout(axi_mstr_priority),
		.en(axi_mstr_prty_en),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) axi_mstr_validff(
		.din(axi_mstr_valid),
		.dout(axi_mstr_valid_q),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) axi_slv_sentff(
		.din(axi_slv_sent),
		.dout(axi_slv_sent_q),
		.clk(dma_bus_clk),
		.rst_l(rst_l)
	);
	assign axi_slv_valid = (fifo_valid[RspPtr] &amp; ~fifo_dbg[RspPtr]) &amp; fifo_done_bus[RspPtr];
	assign axi_slv_tag[DMA_BUS_TAG - 1:0] = fifo_tag[(DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * DMA_BUS_TAG+:DMA_BUS_TAG];
	assign axi_slv_rdata[63:0] = fifo_data[(DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * 64+:64];
	assign axi_slv_write = fifo_write[RspPtr];
	assign axi_slv_posted_write = axi_slv_write &amp; fifo_posted_write[RspPtr];
	assign axi_slv_error[1:0] = (fifo_error[RspPtr * 2] ? 2&#39;b10 : (fifo_error[(RspPtr * 2) + 1] ? 2&#39;b11 : 2&#39;b00));
	assign dma_axi_bvalid = axi_slv_valid &amp; axi_slv_write;
	assign dma_axi_bresp[1:0] = axi_slv_error[1:0];
	assign dma_axi_bid[DMA_BUS_TAG - 1:0] = axi_slv_tag[DMA_BUS_TAG - 1:0];
	assign dma_axi_rvalid = axi_slv_valid &amp; ~axi_slv_write;
	assign dma_axi_rresp[1:0] = axi_slv_error;
	assign dma_axi_rid[DMA_BUS_TAG - 1:0] = axi_slv_tag[DMA_BUS_TAG - 1:0];
	assign dma_axi_rdata[63:0] = axi_slv_rdata[63:0];
	assign dma_axi_rlast = 1&#39;b1;
	assign axi_slv_sent = (dma_axi_bvalid &amp; dma_axi_bready) | (dma_axi_rvalid &amp; dma_axi_rready);
	assign dma_slv_algn_err = fifo_error[((DEPTH &gt;= 1 ? RspPtr : (DEPTH - 1) - RspPtr) * 2) + 1];
endmodule
module ifu_aln_ctl (
	active_clk,
	iccm_rd_ecc_single_err,
	iccm_rd_ecc_double_err,
	ic_rd_parity_final_err,
	ifu_icache_fetch_f2,
	ic_access_fault_f2,
	ifu_bp_fghr_f2,
	ifu_bp_btb_target_f2,
	ifu_bp_poffset_f2,
	ifu_bp_hist0_f2,
	ifu_bp_hist1_f2,
	ifu_bp_pc4_f2,
	ifu_bp_way_f2,
	ifu_bp_valid_f2,
	ifu_bp_ret_f2,
	exu_flush_final,
	dec_ib3_valid_d,
	dec_ib2_valid_d,
	dec_ib0_valid_eff_d,
	dec_ib1_valid_eff_d,
	ifu_fetch_data,
	ic_error_f2,
	ifu_fetch_val,
	ifu_fetch_pc,
	rst_l,
	clk,
	dec_tlu_core_ecc_disable,
	ifu_i0_valid,
	ifu_i1_valid,
	ifu_i0_icaf,
	ifu_i1_icaf,
	ifu_i0_icaf_f1,
	ifu_i1_icaf_f1,
	ifu_i0_perr,
	ifu_i1_perr,
	ifu_i0_sbecc,
	ifu_i1_sbecc,
	ifu_i0_dbecc,
	ifu_i1_dbecc,
	ifu_i0_instr,
	ifu_i1_instr,
	ifu_i0_pc,
	ifu_i1_pc,
	ifu_i0_pc4,
	ifu_i1_pc4,
	ifu_fb_consume1,
	ifu_fb_consume2,
	ifu_illegal_inst,
	i0_brp,
	i1_brp,
	ifu_pmu_instr_aligned,
	ifu_pmu_align_stall,
	ifu_icache_error_index,
	ifu_icache_error_val,
	ifu_icache_sb_error_val,
	ifu_i0_cinst,
	ifu_i1_cinst,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire active_clk;
	input wire iccm_rd_ecc_single_err;
	input wire iccm_rd_ecc_double_err;
	input wire ic_rd_parity_final_err;
	input wire ifu_icache_fetch_f2;
	input wire ic_access_fault_f2;
	input wire [4:0] ifu_bp_fghr_f2;
	input wire [31:1] ifu_bp_btb_target_f2;
	input wire [11:0] ifu_bp_poffset_f2;
	input wire [7:0] ifu_bp_hist0_f2;
	input wire [7:0] ifu_bp_hist1_f2;
	input wire [7:0] ifu_bp_pc4_f2;
	input wire [7:0] ifu_bp_way_f2;
	input wire [7:0] ifu_bp_valid_f2;
	input wire [7:0] ifu_bp_ret_f2;
	input wire exu_flush_final;
	input wire dec_ib3_valid_d;
	input wire dec_ib2_valid_d;
	input wire dec_ib0_valid_eff_d;
	input wire dec_ib1_valid_eff_d;
	input wire [127:0] ifu_fetch_data;
	input wire [7:0] ic_error_f2;
	input wire [7:0] ifu_fetch_val;
	input wire [31:1] ifu_fetch_pc;
	input wire rst_l;
	input wire clk;
	input wire dec_tlu_core_ecc_disable;
	output wire ifu_i0_valid;
	output wire ifu_i1_valid;
	output wire ifu_i0_icaf;
	output wire ifu_i1_icaf;
	output wire ifu_i0_icaf_f1;
	output wire ifu_i1_icaf_f1;
	output wire ifu_i0_perr;
	output wire ifu_i1_perr;
	output wire ifu_i0_sbecc;
	output wire ifu_i1_sbecc;
	output wire ifu_i0_dbecc;
	output wire ifu_i1_dbecc;
	output wire [31:0] ifu_i0_instr;
	output wire [31:0] ifu_i1_instr;
	output wire [31:1] ifu_i0_pc;
	output wire [31:1] ifu_i1_pc;
	output wire ifu_i0_pc4;
	output wire ifu_i1_pc4;
	output wire ifu_fb_consume1;
	output wire ifu_fb_consume2;
	output wire [15:0] ifu_illegal_inst;
	output reg [67:0] i0_brp;
	output reg [67:0] i1_brp;
	output wire [1:0] ifu_pmu_instr_aligned;
	output wire ifu_pmu_align_stall;
	output wire [16:2] ifu_icache_error_index;
	output wire ifu_icache_error_val;
	output wire ifu_icache_sb_error_val;
	output wire [15:0] ifu_i0_cinst;
	output wire [15:0] ifu_i1_cinst;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire ifvalid;
	wire shift_f1_f0;
	wire shift_f2_f0;
	wire shift_f2_f1;
	wire fetch_to_f0;
	wire fetch_to_f1;
	wire fetch_to_f2;
	wire [7:0] f2val_in;
	wire [7:0] f2val;
	wire [7:0] f1val_in;
	wire [7:0] f1val;
	wire [7:0] f0val_in;
	wire [7:0] f0val;
	wire [7:0] sf1val;
	wire [7:0] sf0val;
	wire [31:1] f2pc_in;
	wire [31:1] f2pc;
	wire [31:1] f1pc_in;
	wire [31:1] f1pc;
	wire [31:1] f0pc_in;
	wire [31:1] f0pc;
	wire [31:1] sf1pc;
	wire [31:1] sf0pc;
	wire [63:0] aligndata;
	wire first4B;
	wire first2B;
	wire second4B;
	wire second2B;
	wire third4B;
	wire third2B;
	wire [31:0] uncompress0;
	wire [31:0] uncompress1;
	wire [31:0] uncompress2;
	wire ibuffer_room1_more;
	wire ibuffer_room2_more;
	wire i0_shift;
	wire i1_shift;
	wire shift_2B;
	wire shift_4B;
	wire shift_6B;
	wire shift_8B;
	wire f1_shift_2B;
	wire f1_shift_4B;
	wire f1_shift_6B;
	wire f2_valid;
	wire sf1_valid;
	wire sf0_valid;
	wire [31:0] ifirst;
	wire [31:0] isecond;
	wire [31:0] ithird;
	wire [31:1] f0pc_plus1;
	wire [31:1] f0pc_plus2;
	wire [31:1] f0pc_plus3;
	wire [31:1] f0pc_plus4;
	wire [31:1] f1pc_plus1;
	wire [31:1] f1pc_plus2;
	wire [31:1] f1pc_plus3;
	wire [3:0] alignval;
	wire [31:1] firstpc;
	wire [31:1] secondpc;
	wire [31:1] thirdpc;
	wire [31:1] fourthpc;
	wire [11:0] f1poffset;
	wire [11:0] f0poffset;
	wire [4:0] f1fghr;
	wire [4:0] f0fghr;
	wire [7:0] f1hist1;
	wire [7:0] f0hist1;
	wire [7:0] f1hist0;
	wire [7:0] f0hist0;
	wire [7:0] f1pc4;
	wire [7:0] f0pc4;
	wire [7:0] f1ret;
	wire [7:0] f0ret;
	wire [7:0] f1way;
	wire [7:0] f0way;
	wire [7:0] f1brend;
	wire [7:0] f0brend;
	wire [3:0] alignbrend;
	wire [3:0] alignpc4;
	wire [3:0] alignparity;
	wire [3:0] alignret;
	wire [3:0] alignway;
	wire [3:0] alignhist1;
	wire [3:0] alignhist0;
	wire [3:1] alignfromf1;
	reg i0_ends_f1;
	reg i1_ends_f1;
	reg i0_br_start_error;
	reg i1_br_start_error;
	wire [31:1] f1prett;
	wire [31:1] f0prett;
	wire f1dbecc;
	wire f0dbecc;
	wire f1sbecc;
	wire f0sbecc;
	wire f1perr;
	wire f0perr;
	wire f1icfetch;
	wire f0icfetch;
	wire f1icaf;
	wire f0icaf;
	wire [3:0] alignicfetch;
	wire [3:0] aligntagperr;
	wire [3:0] aligndataperr;
	wire [3:0] alignsbecc;
	wire [3:0] aligndbecc;
	wire [3:0] alignicaf;
	reg i0_brp_pc4;
	reg i1_brp_pc4;
	wire [5:4] firstpc_hash;
	wire [5:4] secondpc_hash;
	wire [5:4] thirdpc_hash;
	wire [5:4] fourthpc_hash;
	wire i0_illegal;
	wire i1_illegal;
	wire shift_illegal;
	wire first_legal;
	wire second_legal;
	wire third_legal;
	wire [15:0] illegal_inst;
	wire illegal_inst_en;
	wire illegal_lockout_in;
	wire illegal_lockout;
	wire [3:0] alignfinalperr;
	wire f2_wr_en;
	assign f2_wr_en = fetch_to_f2;
	wire f0_shift_wr_en;
	assign f0_shift_wr_en = (((((fetch_to_f0 | shift_f2_f0) | shift_f1_f0) | shift_2B) | shift_4B) | shift_6B) | shift_8B;
	wire f1_shift_wr_en;
	assign f1_shift_wr_en = (((fetch_to_f1 | shift_f2_f1) | f1_shift_2B) | f1_shift_4B) | f1_shift_6B;
	wire [1:0] wrptr;
	wire [1:0] wrptr_in;
	wire [1:0] rdptr;
	wire [1:0] rdptr_in;
	wire [2:0] qwen;
	wire [127:0] q2;
	wire [127:0] q1;
	wire [127:0] q0;
	wire [2:0] first_offset;
	wire [2:0] second_offset;
	wire [2:0] q2off_eff;
	wire [2:0] q2off_in;
	wire [2:0] q2off;
	wire [2:0] q1off_eff;
	wire [2:0] q1off_in;
	wire [2:0] q1off;
	wire [2:0] q0off_eff;
	wire [2:0] q0off_in;
	wire [2:0] q0off;
	wire f0_shift_2B;
	wire f0_shift_4B;
	wire f0_shift_6B;
	wire f0_shift_8B;
	wire [127:0] q0eff;
	wire [127:0] q0final;
	wire [2:0] q0ptr;
	wire [7:0] q0sel;
	wire [127:0] q1eff;
	wire [127:0] q1final;
	wire [2:0] q1ptr;
	wire [7:0] q1sel;
	wire [2:0] qren;
	wire consume_fb1;
	wire consume_fb0;
	wire [3:1] icaf_eff;
	wire [7:0] q0parity;
	wire [7:0] q1parity;
	wire [7:0] q2parity;
	wire [7:0] q0parityeff;
	wire [7:0] q1parityeff;
	wire [7:0] q0parityfinal;
	wire [7:0] q1parityfinal;
	assign wrptr_in[1:0] = (((({2 {(wrptr[1:0] == 2&#39;b00) &amp; ifvalid}} &amp; 2&#39;b01) | ({2 {(wrptr[1:0] == 2&#39;b01) &amp; ifvalid}} &amp; 2&#39;b10)) | ({2 {(wrptr[1:0] == 2&#39;b10) &amp; ifvalid}} &amp; 2&#39;b00)) | ({2 {~ifvalid}} &amp; wrptr[1:0])) &amp; ~{2 {exu_flush_final}};
	rvdff #(2) wrpff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(wrptr_in[1:0]),
		.dout(wrptr[1:0])
	);
	assign rdptr_in[1:0] = ((((((({2 {(rdptr[1:0] == 2&#39;b00) &amp; ifu_fb_consume1}} &amp; 2&#39;b01) | ({2 {(rdptr[1:0] == 2&#39;b01) &amp; ifu_fb_consume1}} &amp; 2&#39;b10)) | ({2 {(rdptr[1:0] == 2&#39;b10) &amp; ifu_fb_consume1}} &amp; 2&#39;b00)) | ({2 {(rdptr[1:0] == 2&#39;b00) &amp; ifu_fb_consume2}} &amp; 2&#39;b10)) | ({2 {(rdptr[1:0] == 2&#39;b01) &amp; ifu_fb_consume2}} &amp; 2&#39;b00)) | ({2 {(rdptr[1:0] == 2&#39;b10) &amp; ifu_fb_consume2}} &amp; 2&#39;b01)) | ({2 {~ifu_fb_consume1 &amp; ~ifu_fb_consume2}} &amp; rdptr[1:0])) &amp; ~{2 {exu_flush_final}};
	rvdff #(2) rdpff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(rdptr_in[1:0]),
		.dout(rdptr[1:0])
	);
	assign qren[2:0] = {rdptr[1:0] == 2&#39;b10, rdptr[1:0] == 2&#39;b01, rdptr[1:0] == 2&#39;b00};
	assign qwen[2:0] = {(wrptr[1:0] == 2&#39;b10) &amp; ifvalid, (wrptr[1:0] == 2&#39;b01) &amp; ifvalid, (wrptr[1:0] == 2&#39;b00) &amp; ifvalid};
	assign first_offset[2:0] = {f0_shift_8B, f0_shift_6B | f0_shift_4B, f0_shift_6B | f0_shift_2B};
	assign second_offset[2:0] = {1&#39;b0, f1_shift_6B | f1_shift_4B, f1_shift_6B | f1_shift_2B};
	assign q2off_eff[2:0] = (rdptr[1:0] == 2&#39;d2 ? q2off[2:0] + first_offset[2:0] : (rdptr[1:0] == 2&#39;d1 ? q2off[2:0] + second_offset[2:0] : q2off[2:0]));
	assign q2off_in[2:0] = (qwen[2] ? ifu_fetch_pc[3:1] : q2off_eff[2:0]);
	rvdff #(3) q2offsetff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(q2off_in[2:0]),
		.dout(q2off[2:0])
	);
	assign q1off_eff[2:0] = (rdptr[1:0] == 2&#39;d1 ? q1off[2:0] + first_offset[2:0] : (rdptr[1:0] == 2&#39;d0 ? q1off[2:0] + second_offset[2:0] : q1off[2:0]));
	assign q1off_in[2:0] = (qwen[1] ? ifu_fetch_pc[3:1] : q1off_eff[2:0]);
	rvdff #(3) q1offsetff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(q1off_in[2:0]),
		.dout(q1off[2:0])
	);
	assign q0off_eff[2:0] = (rdptr[1:0] == 2&#39;d0 ? q0off[2:0] + first_offset[2:0] : (rdptr[1:0] == 2&#39;d2 ? q0off[2:0] + second_offset[2:0] : q0off[2:0]));
	assign q0off_in[2:0] = (qwen[0] ? ifu_fetch_pc[3:1] : q0off_eff[2:0]);
	rvdff #(3) q0offsetff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(q0off_in[2:0]),
		.dout(q0off[2:0])
	);
	assign q0ptr[2:0] = (({3 {rdptr[1:0] == 2&#39;b00}} &amp; q0off[2:0]) | ({3 {rdptr[1:0] == 2&#39;b01}} &amp; q1off[2:0])) | ({3 {rdptr[1:0] == 2&#39;b10}} &amp; q2off[2:0]);
	assign q1ptr[2:0] = (({3 {rdptr[1:0] == 2&#39;b00}} &amp; q1off[2:0]) | ({3 {rdptr[1:0] == 2&#39;b01}} &amp; q2off[2:0])) | ({3 {rdptr[1:0] == 2&#39;b10}} &amp; q0off[2:0]);
	assign q0sel[7:0] = {q0ptr[2:0] == 3&#39;b111, q0ptr[2:0] == 3&#39;b110, q0ptr[2:0] == 3&#39;b101, q0ptr[2:0] == 3&#39;b100, q0ptr[2:0] == 3&#39;b011, q0ptr[2:0] == 3&#39;b010, q0ptr[2:0] == 3&#39;b001, q0ptr[2:0] == 3&#39;b000};
	assign q1sel[7:0] = {q1ptr[2:0] == 3&#39;b111, q1ptr[2:0] == 3&#39;b110, q1ptr[2:0] == 3&#39;b101, q1ptr[2:0] == 3&#39;b100, q1ptr[2:0] == 3&#39;b011, q1ptr[2:0] == 3&#39;b010, q1ptr[2:0] == 3&#39;b001, q1ptr[2:0] == 3&#39;b000};
	localparam MHI = 52;
	localparam MSIZE = 53;
	wire [MHI:0] misc_data_in;
	wire [MHI:0] misc2;
	wire [MHI:0] misc1;
	wire [MHI:0] misc0;
	wire [MHI:0] misc1eff;
	wire [MHI:0] misc0eff;
	assign misc_data_in[MHI:0] = {iccm_rd_ecc_double_err, iccm_rd_ecc_single_err, ifu_icache_fetch_f2, ic_rd_parity_final_err, ic_access_fault_f2, ifu_bp_btb_target_f2[31:1], ifu_bp_poffset_f2[11:0], ifu_bp_fghr_f2[4:0]};
	rvdffe #(MSIZE) misc2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[2]),
		.din(misc_data_in[MHI:0]),
		.dout(misc2[MHI:0])
	);
	rvdffe #(MSIZE) misc1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[1]),
		.din(misc_data_in[MHI:0]),
		.dout(misc1[MHI:0])
	);
	rvdffe #(MSIZE) misc0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[0]),
		.din(misc_data_in[MHI:0]),
		.dout(misc0[MHI:0])
	);
	assign {misc1eff[MHI:0], misc0eff[MHI:0]} = (({MSIZE * 2 {qren[0]}} &amp; {misc1[MHI:0], misc0[MHI:0]}) | ({MSIZE * 2 {qren[1]}} &amp; {misc2[MHI:0], misc1[MHI:0]})) | ({MSIZE * 2 {qren[2]}} &amp; {misc0[MHI:0], misc2[MHI:0]});
	assign {f1dbecc, f1sbecc, f1icfetch, f1perr, f1icaf, f1prett[31:1], f1poffset[11:0], f1fghr[4:0]} = misc1eff[MHI:0];
	assign {f0dbecc, f0sbecc, f0icfetch, f0perr, f0icaf, f0prett[31:1], f0poffset[11:0], f0fghr[4:0]} = misc0eff[MHI:0];
	localparam BRDATA_SIZE = 48;
	localparam BRDATA_WIDTH = 6;
	wire [BRDATA_SIZE - 1:0] brdata_in;
	wire [BRDATA_SIZE - 1:0] brdata2;
	wire [BRDATA_SIZE - 1:0] brdata1;
	wire [BRDATA_SIZE - 1:0] brdata0;
	wire [BRDATA_SIZE - 1:0] brdata1eff;
	wire [BRDATA_SIZE - 1:0] brdata0eff;
	wire [BRDATA_SIZE - 1:0] brdata1final;
	wire [BRDATA_SIZE - 1:0] brdata0final;
	assign brdata_in[BRDATA_SIZE - 1:0] = {ifu_bp_hist1_f2[7], ifu_bp_hist0_f2[7], ifu_bp_pc4_f2[7], ifu_bp_way_f2[7], ifu_bp_valid_f2[7], ifu_bp_ret_f2[7], ifu_bp_hist1_f2[6], ifu_bp_hist0_f2[6], ifu_bp_pc4_f2[6], ifu_bp_way_f2[6], ifu_bp_valid_f2[6], ifu_bp_ret_f2[6], ifu_bp_hist1_f2[5], ifu_bp_hist0_f2[5], ifu_bp_pc4_f2[5], ifu_bp_way_f2[5], ifu_bp_valid_f2[5], ifu_bp_ret_f2[5], ifu_bp_hist1_f2[4], ifu_bp_hist0_f2[4], ifu_bp_pc4_f2[4], ifu_bp_way_f2[4], ifu_bp_valid_f2[4], ifu_bp_ret_f2[4], ifu_bp_hist1_f2[3], ifu_bp_hist0_f2[3], ifu_bp_pc4_f2[3], ifu_bp_way_f2[3], ifu_bp_valid_f2[3], ifu_bp_ret_f2[3], ifu_bp_hist1_f2[2], ifu_bp_hist0_f2[2], ifu_bp_pc4_f2[2], ifu_bp_way_f2[2], ifu_bp_valid_f2[2], ifu_bp_ret_f2[2], ifu_bp_hist1_f2[1], ifu_bp_hist0_f2[1], ifu_bp_pc4_f2[1], ifu_bp_way_f2[1], ifu_bp_valid_f2[1], ifu_bp_ret_f2[1], ifu_bp_hist1_f2[0], ifu_bp_hist0_f2[0], ifu_bp_pc4_f2[0], ifu_bp_way_f2[0], ifu_bp_valid_f2[0], ifu_bp_ret_f2[0]};
	rvdffe #(BRDATA_SIZE) brdata2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[2]),
		.din(brdata_in[BRDATA_SIZE - 1:0]),
		.dout(brdata2[BRDATA_SIZE - 1:0])
	);
	rvdffe #(BRDATA_SIZE) brdata1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[1]),
		.din(brdata_in[BRDATA_SIZE - 1:0]),
		.dout(brdata1[BRDATA_SIZE - 1:0])
	);
	rvdffe #(BRDATA_SIZE) brdata0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[0]),
		.din(brdata_in[BRDATA_SIZE - 1:0]),
		.dout(brdata0[BRDATA_SIZE - 1:0])
	);
	assign {brdata1eff[BRDATA_SIZE - 1:0], brdata0eff[BRDATA_SIZE - 1:0]} = (({BRDATA_SIZE * 2 {qren[0]}} &amp; {brdata1[BRDATA_SIZE - 1:0], brdata0[BRDATA_SIZE - 1:0]}) | ({BRDATA_SIZE * 2 {qren[1]}} &amp; {brdata2[BRDATA_SIZE - 1:0], brdata1[BRDATA_SIZE - 1:0]})) | ({BRDATA_SIZE * 2 {qren[2]}} &amp; {brdata0[BRDATA_SIZE - 1:0], brdata2[BRDATA_SIZE - 1:0]});
	assign brdata0final[BRDATA_SIZE - 1:0] = ((((((({BRDATA_SIZE {q0sel[0]}} &amp; brdata0eff[47:0]) | ({BRDATA_SIZE {q0sel[1]}} &amp; {{BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:BRDATA_WIDTH]})) | ({BRDATA_SIZE {q0sel[2]}} &amp; {{2 * BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:2 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q0sel[3]}} &amp; {{3 * BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:3 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q0sel[4]}} &amp; {{4 * BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:4 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q0sel[5]}} &amp; {{5 * BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:5 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q0sel[6]}} &amp; {{6 * BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:6 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q0sel[7]}} &amp; {{7 * BRDATA_WIDTH {1&#39;b0}}, brdata0eff[BRDATA_SIZE - 1:7 * BRDATA_WIDTH]});
	assign brdata1final[BRDATA_SIZE - 1:0] = ((((((({BRDATA_SIZE {q1sel[0]}} &amp; brdata1eff[47:0]) | ({BRDATA_SIZE {q1sel[1]}} &amp; {{BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:BRDATA_WIDTH]})) | ({BRDATA_SIZE {q1sel[2]}} &amp; {{2 * BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:2 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q1sel[3]}} &amp; {{3 * BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:3 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q1sel[4]}} &amp; {{4 * BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:4 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q1sel[5]}} &amp; {{5 * BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:5 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q1sel[6]}} &amp; {{6 * BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:6 * BRDATA_WIDTH]})) | ({BRDATA_SIZE {q1sel[7]}} &amp; {{7 * BRDATA_WIDTH {1&#39;b0}}, brdata1eff[BRDATA_SIZE - 1:7 * BRDATA_WIDTH]});
	assign {f0hist1[7], f0hist0[7], f0pc4[7], f0way[7], f0brend[7], f0ret[7], f0hist1[6], f0hist0[6], f0pc4[6], f0way[6], f0brend[6], f0ret[6], f0hist1[5], f0hist0[5], f0pc4[5], f0way[5], f0brend[5], f0ret[5], f0hist1[4], f0hist0[4], f0pc4[4], f0way[4], f0brend[4], f0ret[4], f0hist1[3], f0hist0[3], f0pc4[3], f0way[3], f0brend[3], f0ret[3], f0hist1[2], f0hist0[2], f0pc4[2], f0way[2], f0brend[2], f0ret[2], f0hist1[1], f0hist0[1], f0pc4[1], f0way[1], f0brend[1], f0ret[1], f0hist1[0], f0hist0[0], f0pc4[0], f0way[0], f0brend[0], f0ret[0]} = brdata0final[BRDATA_SIZE - 1:0];
	assign {f1hist1[7], f1hist0[7], f1pc4[7], f1way[7], f1brend[7], f1ret[7], f1hist1[6], f1hist0[6], f1pc4[6], f1way[6], f1brend[6], f1ret[6], f1hist1[5], f1hist0[5], f1pc4[5], f1way[5], f1brend[5], f1ret[5], f1hist1[4], f1hist0[4], f1pc4[4], f1way[4], f1brend[4], f1ret[4], f1hist1[3], f1hist0[3], f1pc4[3], f1way[3], f1brend[3], f1ret[3], f1hist1[2], f1hist0[2], f1pc4[2], f1way[2], f1brend[2], f1ret[2], f1hist1[1], f1hist0[1], f1pc4[1], f1way[1], f1brend[1], f1ret[1], f1hist1[0], f1hist0[0], f1pc4[0], f1way[0], f1brend[0], f1ret[0]} = brdata1final[BRDATA_SIZE - 1:0];
	assign f2_valid = f2val[0];
	assign sf1_valid = sf1val[0];
	assign sf0_valid = sf0val[0];
	assign consume_fb0 = ~sf0val[0] &amp; f0val[0];
	assign consume_fb1 = ~sf1val[0] &amp; f1val[0];
	assign ifu_fb_consume1 = (consume_fb0 &amp; ~consume_fb1) &amp; ~exu_flush_final;
	assign ifu_fb_consume2 = (consume_fb0 &amp; consume_fb1) &amp; ~exu_flush_final;
	assign ifvalid = ifu_fetch_val[0];
	assign shift_f1_f0 = ~sf0_valid &amp; sf1_valid;
	assign shift_f2_f0 = (~sf0_valid &amp; ~sf1_valid) &amp; f2_valid;
	assign shift_f2_f1 = (~sf0_valid &amp; sf1_valid) &amp; f2_valid;
	assign fetch_to_f0 = ((~sf0_valid &amp; ~sf1_valid) &amp; ~f2_valid) &amp; ifvalid;
	assign fetch_to_f1 = ((((~sf0_valid &amp; ~sf1_valid) &amp; f2_valid) &amp; ifvalid) | (((~sf0_valid &amp; sf1_valid) &amp; ~f2_valid) &amp; ifvalid)) | (((sf0_valid &amp; ~sf1_valid) &amp; ~f2_valid) &amp; ifvalid);
	assign fetch_to_f2 = (((~sf0_valid &amp; sf1_valid) &amp; f2_valid) &amp; ifvalid) | (((sf0_valid &amp; sf1_valid) &amp; ~f2_valid) &amp; ifvalid);
	assign f0pc_plus1[31:1] = f0pc[31:1] + 31&#39;d1;
	assign f0pc_plus2[31:1] = f0pc[31:1] + 31&#39;d2;
	assign f0pc_plus3[31:1] = f0pc[31:1] + 31&#39;d3;
	assign f0pc_plus4[31:1] = f0pc[31:1] + 31&#39;d4;
	assign f1pc_plus1[31:1] = f1pc[31:1] + 31&#39;d1;
	assign f1pc_plus2[31:1] = f1pc[31:1] + 31&#39;d2;
	assign f1pc_plus3[31:1] = f1pc[31:1] + 31&#39;d3;
	assign f2pc_in[31:1] = ifu_fetch_pc[31:1];
	rvdffe #(31) f2pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(f2_wr_en),
		.din(f2pc_in[31:1]),
		.dout(f2pc[31:1])
	);
	assign sf1pc[31:1] = ((({31 {f1_shift_2B}} &amp; f1pc_plus1[31:1]) | ({31 {f1_shift_4B}} &amp; f1pc_plus2[31:1])) | ({31 {f1_shift_6B}} &amp; f1pc_plus3[31:1])) | ({31 {(~f1_shift_2B &amp; ~f1_shift_4B) &amp; ~f1_shift_6B}} &amp; f1pc[31:1]);
	assign f1pc_in[31:1] = (({31 {fetch_to_f1}} &amp; ifu_fetch_pc[31:1]) | ({31 {shift_f2_f1}} &amp; f2pc[31:1])) | ({31 {~fetch_to_f1 &amp; ~shift_f2_f1}} &amp; sf1pc[31:1]);
	rvdffe #(31) f1pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(f1_shift_wr_en),
		.din(f1pc_in[31:1]),
		.dout(f1pc[31:1])
	);
	assign sf0pc[31:1] = ((({31 {shift_2B}} &amp; f0pc_plus1[31:1]) | ({31 {shift_4B}} &amp; f0pc_plus2[31:1])) | ({31 {shift_6B}} &amp; f0pc_plus3[31:1])) | ({31 {shift_8B}} &amp; f0pc_plus4[31:1]);
	assign f0pc_in[31:1] = ((({31 {fetch_to_f0}} &amp; ifu_fetch_pc[31:1]) | ({31 {shift_f2_f0}} &amp; f2pc[31:1])) | ({31 {shift_f1_f0}} &amp; sf1pc[31:1])) | ({31 {(~fetch_to_f0 &amp; ~shift_f2_f0) &amp; ~shift_f1_f0}} &amp; sf0pc[31:1]);
	rvdffe #(31) f0pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(f0_shift_wr_en),
		.din(f0pc_in[31:1]),
		.dout(f0pc[31:1])
	);
	assign f2val_in[7:0] = (({8 {fetch_to_f2}} &amp; ifu_fetch_val[7:0]) | ({8 {(~fetch_to_f2 &amp; ~shift_f2_f1) &amp; ~shift_f2_f0}} &amp; f2val[7:0])) &amp; ~{8 {exu_flush_final}};
	rvdff #(8) f2valff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(f2val_in[7:0]),
		.dout(f2val[7:0])
	);
	assign sf1val[7:0] = ((({8 {f1_shift_2B}} &amp; {1&#39;b0, f1val[7:1]}) | ({8 {f1_shift_4B}} &amp; {2&#39;b00, f1val[7:2]})) | ({8 {f1_shift_6B}} &amp; {3&#39;b000, f1val[7:3]})) | ({8 {(~f1_shift_2B &amp; ~f1_shift_4B) &amp; ~f1_shift_6B}} &amp; f1val[7:0]);
	assign f1val_in[7:0] = ((({8 {fetch_to_f1}} &amp; ifu_fetch_val[7:0]) | ({8 {shift_f2_f1}} &amp; f2val[7:0])) | ({8 {(~fetch_to_f1 &amp; ~shift_f2_f1) &amp; ~shift_f1_f0}} &amp; sf1val[7:0])) &amp; ~{8 {exu_flush_final}};
	rvdff #(8) f1valff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(f1val_in[7:0]),
		.dout(f1val[7:0])
	);
	assign sf0val[7:0] = (((({8 {shift_2B}} &amp; {1&#39;b0, f0val[7:1]}) | ({8 {shift_4B}} &amp; {2&#39;b00, f0val[7:2]})) | ({8 {shift_6B}} &amp; {3&#39;b000, f0val[7:3]})) | ({8 {shift_8B}} &amp; {4&#39;b0000, f0val[7:4]})) | ({8 {((~shift_2B &amp; ~shift_4B) &amp; ~shift_6B) &amp; ~shift_8B}} &amp; f0val[7:0]);
	assign f0val_in[7:0] = (((({8 {fetch_to_f0}} &amp; ifu_fetch_val[7:0]) | ({8 {shift_f2_f0}} &amp; f2val[7:0])) | ({8 {shift_f1_f0}} &amp; sf1val[7:0])) | ({8 {(~fetch_to_f0 &amp; ~shift_f2_f0) &amp; ~shift_f1_f0}} &amp; sf0val[7:0])) &amp; ~{8 {exu_flush_final}};
	rvdff #(8) f0valff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(f0val_in[7:0]),
		.dout(f0val[7:0])
	);
	rvdffe #(8) q2parityff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[2]),
		.din(ic_error_f2[7:0]),
		.dout(q2parity[7:0])
	);
	rvdffe #(8) q1parityff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[1]),
		.din(ic_error_f2[7:0]),
		.dout(q1parity[7:0])
	);
	rvdffe #(8) q0parityff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[0]),
		.din(ic_error_f2[7:0]),
		.dout(q0parity[7:0])
	);
	assign {q1parityeff[7:0], q0parityeff[7:0]} = (({16 {qren[0]}} &amp; {q1parity[7:0], q0parity[7:0]}) | ({16 {qren[1]}} &amp; {q2parity[7:0], q1parity[7:0]})) | ({16 {qren[2]}} &amp; {q0parity[7:0], q2parity[7:0]});
	assign q0parityfinal[7:0] = ((((((({8 {q0sel[0]}} &amp; q0parityeff[7:0]) | ({8 {q0sel[1]}} &amp; {1&#39;b0, q0parityeff[7:1]})) | ({8 {q0sel[2]}} &amp; {2&#39;b00, q0parityeff[7:2]})) | ({8 {q0sel[3]}} &amp; {3&#39;b000, q0parityeff[7:3]})) | ({8 {q0sel[4]}} &amp; {4&#39;b0000, q0parityeff[7:4]})) | ({8 {q0sel[5]}} &amp; {5&#39;b00000, q0parityeff[7:5]})) | ({8 {q0sel[6]}} &amp; {6&#39;b000000, q0parityeff[7:6]})) | ({8 {q0sel[7]}} &amp; {7&#39;b0000000, q0parityeff[7]});
	assign q1parityfinal[7:0] = ((((((({8 {q1sel[0]}} &amp; q1parityeff[7:0]) | ({8 {q1sel[1]}} &amp; {1&#39;b0, q1parityeff[7:1]})) | ({8 {q1sel[2]}} &amp; {2&#39;b00, q1parityeff[7:2]})) | ({8 {q1sel[3]}} &amp; {3&#39;b000, q1parityeff[7:3]})) | ({8 {q1sel[4]}} &amp; {4&#39;b0000, q1parityeff[7:4]})) | ({8 {q1sel[5]}} &amp; {5&#39;b00000, q1parityeff[7:5]})) | ({8 {q1sel[6]}} &amp; {6&#39;b000000, q1parityeff[7:6]})) | ({8 {q1sel[7]}} &amp; {7&#39;b0000000, q1parityeff[7]});
	rvdffe #(128) q2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[2]),
		.din(ifu_fetch_data[127:0]),
		.dout(q2[127:0])
	);
	rvdffe #(128) q1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[1]),
		.din(ifu_fetch_data[127:0]),
		.dout(q1[127:0])
	);
	rvdffe #(128) q0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qwen[0]),
		.din(ifu_fetch_data[127:0]),
		.dout(q0[127:0])
	);
	assign {q1eff[127:0], q0eff[127:0]} = (({256 {qren[0]}} &amp; {q1[127:0], q0[127:0]}) | ({256 {qren[1]}} &amp; {q2[127:0], q1[127:0]})) | ({256 {qren[2]}} &amp; {q0[127:0], q2[127:0]});
	assign q0final[127:0] = ((((((({128 {q0sel[0]}} &amp; q0eff[127:0]) | ({128 {q0sel[1]}} &amp; {{16 {1&#39;b0}}, q0eff[127:16]})) | ({128 {q0sel[2]}} &amp; {{32 {1&#39;b0}}, q0eff[127:32]})) | ({128 {q0sel[3]}} &amp; {{48 {1&#39;b0}}, q0eff[127:48]})) | ({128 {q0sel[4]}} &amp; {{64 {1&#39;b0}}, q0eff[127:64]})) | ({128 {q0sel[5]}} &amp; {{80 {1&#39;b0}}, q0eff[127:80]})) | ({128 {q0sel[6]}} &amp; {{96 {1&#39;b0}}, q0eff[127:96]})) | ({128 {q0sel[7]}} &amp; {{112 {1&#39;b0}}, q0eff[127:112]});
	assign q1final[127:0] = ((((((({128 {q1sel[0]}} &amp; q1eff[127:0]) | ({128 {q1sel[1]}} &amp; {{16 {1&#39;b0}}, q1eff[127:16]})) | ({128 {q1sel[2]}} &amp; {{32 {1&#39;b0}}, q1eff[127:32]})) | ({128 {q1sel[3]}} &amp; {{48 {1&#39;b0}}, q1eff[127:48]})) | ({128 {q1sel[4]}} &amp; {{64 {1&#39;b0}}, q1eff[127:64]})) | ({128 {q1sel[5]}} &amp; {{80 {1&#39;b0}}, q1eff[127:80]})) | ({128 {q1sel[6]}} &amp; {{96 {1&#39;b0}}, q1eff[127:96]})) | ({128 {q1sel[7]}} &amp; {{112 {1&#39;b0}}, q1eff[127:112]});
	assign aligndata[63:0] = ((({64 {f0val[3]}} &amp; q0final[63:0]) | ({64 {f0val[2] &amp; ~f0val[3]}} &amp; {q1final[15:0], q0final[47:0]})) | ({64 {f0val[1] &amp; ~f0val[2]}} &amp; {q1final[31:0], q0final[31:0]})) | ({64 {f0val[0] &amp; ~f0val[1]}} &amp; {q1final[47:0], q0final[15:0]});
	assign alignval[3:0] = ((({4 {f0val[3]}} &amp; 4&#39;b1111) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1val[0], 3&#39;b111})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1val[1:0], 2&#39;b11})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1val[2:0], 1&#39;b1});
	assign alignicaf[3:0] = ((({4 {f0val[3]}} &amp; {4 {f0icaf}}) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1icaf, {3 {f0icaf}}})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {{2 {f1icaf}}, {2 {f0icaf}}})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {{3 {f1icaf}}, f0icaf});
	assign alignsbecc[3:0] = ((({4 {f0val[3]}} &amp; {4 {f0sbecc}}) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1sbecc, {3 {f0sbecc}}})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {{2 {f1sbecc}}, {2 {f0sbecc}}})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {{3 {f1sbecc}}, f0sbecc});
	assign aligndbecc[3:0] = ((({4 {f0val[3]}} &amp; {4 {f0dbecc}}) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1dbecc, {3 {f0dbecc}}})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {{2 {f1dbecc}}, {2 {f0dbecc}}})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {{3 {f1dbecc}}, f0dbecc});
	assign alignbrend[3:0] = ((({4 {f0val[3]}} &amp; f0brend[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1brend[0], f0brend[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1brend[1:0], f0brend[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1brend[2:0], f0brend[0]});
	assign alignpc4[3:0] = ((({4 {f0val[3]}} &amp; f0pc4[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1pc4[0], f0pc4[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1pc4[1:0], f0pc4[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1pc4[2:0], f0pc4[0]});
	assign alignparity[3:0] = ((({4 {f0val[3]}} &amp; q0parityfinal[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {q1parityfinal[0], q0parityfinal[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {q1parityfinal[1:0], q0parityfinal[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {q1parityfinal[2:0], q0parityfinal[0]});
	assign aligntagperr[3:0] = ((({4 {f0val[3]}} &amp; {4 {f0perr}}) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1perr, {3 {f0perr}}})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {{2 {f1perr}}, {2 {f0perr}}})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {{3 {f1perr}}, f0perr});
	assign alignicfetch[3:0] = ((({4 {f0val[3]}} &amp; {4 {f0icfetch}}) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1icfetch, {3 {f0icfetch}}})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {{2 {f1icfetch}}, {2 {f0icfetch}}})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {{3 {f1icfetch}}, f0icfetch});
	assign alignret[3:0] = ((({4 {f0val[3]}} &amp; f0ret[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1ret[0], f0ret[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1ret[1:0], f0ret[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1ret[2:0], f0ret[0]});
	assign alignway[3:0] = ((({4 {f0val[3]}} &amp; f0way[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1way[0], f0way[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1way[1:0], f0way[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1way[2:0], f0way[0]});
	assign alignhist1[3:0] = ((({4 {f0val[3]}} &amp; f0hist1[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1hist1[0], f0hist1[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1hist1[1:0], f0hist1[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1hist1[2:0], f0hist1[0]});
	assign alignhist0[3:0] = ((({4 {f0val[3]}} &amp; f0hist0[3:0]) | ({4 {f0val[2] &amp; ~f0val[3]}} &amp; {f1hist0[0], f0hist0[2:0]})) | ({4 {f0val[1] &amp; ~f0val[2]}} &amp; {f1hist0[1:0], f0hist0[1:0]})) | ({4 {f0val[0] &amp; ~f0val[1]}} &amp; {f1hist0[2:0], f0hist0[0]});
	assign alignfromf1[3:1] = ((({3 {f0val[3]}} &amp; 3&#39;b000) | ({3 {f0val[2] &amp; ~f0val[3]}} &amp; {1&#39;b1, 2&#39;b00})) | ({3 {f0val[1] &amp; ~f0val[2]}} &amp; {2&#39;b11, 1&#39;b0})) | ({3 {f0val[0] &amp; ~f0val[1]}} &amp; 3&#39;b111);
	assign {secondpc[31:1], thirdpc[31:1], fourthpc[31:1]} = ((({93 {f0val[3]}} &amp; {f0pc_plus1[31:1], f0pc_plus2[31:1], f0pc_plus3[31:1]}) | ({93 {f0val[2] &amp; ~f0val[3]}} &amp; {f0pc_plus1[31:1], f0pc_plus2[31:1], f1pc[31:1]})) | ({93 {f0val[1] &amp; ~f0val[2]}} &amp; {f0pc_plus1[31:1], f1pc[31:1], f1pc_plus1[31:1]})) | ({93 {f0val[0] &amp; ~f0val[1]}} &amp; {f1pc[31:1], f1pc_plus1[31:1], f1pc_plus2[31:1]});
	assign ifu_i0_pc[31:1] = f0pc[31:1];
	assign firstpc[31:1] = f0pc[31:1];
	assign ifu_i1_pc[31:1] = (first2B ? secondpc[31:1] : thirdpc[31:1]);
	assign ifu_i0_pc4 = first4B;
	assign ifu_i1_pc4 = (first2B &amp; second4B) | (first4B &amp; third4B);
	generate
		genvar i;
		for (i = 0; i &lt; 4; i = i + 1) begin : ic_par_error
			rveven_paritycheck pchk(
				.data_in(aligndata[(16 * (i + 1)) - 1:16 * i]),
				.parity_in(alignparity[i]),
				.parity_err(aligndataperr[i])
			);
		end
	endgenerate
	assign ifu_i0_cinst[15:0] = aligndata[15:0];
	assign ifu_i1_cinst[15:0] = (first4B ? aligndata[47:32] : aligndata[31:16]);
	assign first4B = aligndata[1:0] == 2&#39;b11;
	assign first2B = ~first4B;
	assign second4B = aligndata[17:16] == 2&#39;b11;
	assign second2B = ~second4B;
	assign third4B = aligndata[33:32] == 2&#39;b11;
	assign third2B = ~third4B;
	assign ifu_i0_valid = ((first4B &amp; alignval[1]) | (first2B &amp; alignval[0])) &amp; ~exu_flush_final;
	assign ifu_i1_valid = (((((first4B &amp; third4B) &amp; alignval[3]) | ((first4B &amp; third2B) &amp; alignval[2])) | ((first2B &amp; second4B) &amp; alignval[2])) | ((first2B &amp; second2B) &amp; alignval[1])) &amp; ~exu_flush_final;
	assign ifu_i0_icaf = ((first4B &amp; |alignicaf[1:0]) | (first2B &amp; alignicaf[0])) &amp; ~exu_flush_final;
	assign icaf_eff[3:1] = alignicaf[3:1] | aligndbecc[3:1];
	assign ifu_i0_icaf_f1 = (first4B &amp; icaf_eff[1]) &amp; alignfromf1[1];
	assign ifu_i1_icaf = (((((first4B &amp; third4B) &amp; |alignicaf[3:2]) | ((first4B &amp; third2B) &amp; alignicaf[2])) | ((first2B &amp; second4B) &amp; |alignicaf[2:1])) | ((first2B &amp; second2B) &amp; alignicaf[1])) &amp; ~exu_flush_final;
	assign ifu_i1_icaf_f1 = (((((first4B &amp; third4B) &amp; icaf_eff[2]) &amp; alignfromf1[2]) | ((((first4B &amp; third4B) &amp; icaf_eff[3]) &amp; alignfromf1[3]) &amp; ~icaf_eff[2])) | (((first2B &amp; second4B) &amp; icaf_eff[1]) &amp; alignfromf1[1])) | ((((first2B &amp; second4B) &amp; icaf_eff[2]) &amp; alignfromf1[2]) &amp; ~icaf_eff[1]);
	assign alignfinalperr[3:0] = (aligntagperr[3:0] | aligndataperr[3:0]) &amp; alignicfetch[3:0];
	assign ifu_i0_perr = ((first4B &amp; |alignfinalperr[1:0]) | (first2B &amp; alignfinalperr[0])) &amp; ~exu_flush_final;
	assign ifu_i1_perr = (((((first4B &amp; third4B) &amp; |alignfinalperr[3:2]) | ((first4B &amp; third2B) &amp; alignfinalperr[2])) | ((first2B &amp; second4B) &amp; |alignfinalperr[2:1])) | ((first2B &amp; second2B) &amp; alignfinalperr[1])) &amp; ~exu_flush_final;
	assign ifu_i0_sbecc = ((first4B &amp; |alignsbecc[1:0]) | (first2B &amp; alignsbecc[0])) &amp; ~exu_flush_final;
	assign ifu_i1_sbecc = (((((first4B &amp; third4B) &amp; |alignsbecc[3:2]) | ((first4B &amp; third2B) &amp; alignsbecc[2])) | ((first2B &amp; second4B) &amp; |alignsbecc[2:1])) | ((first2B &amp; second2B) &amp; alignsbecc[1])) &amp; ~exu_flush_final;
	assign ifu_i0_dbecc = ((first4B &amp; |aligndbecc[1:0]) | (first2B &amp; aligndbecc[0])) &amp; ~exu_flush_final;
	assign ifu_i1_dbecc = (((((first4B &amp; third4B) &amp; |aligndbecc[3:2]) | ((first4B &amp; third2B) &amp; aligndbecc[2])) | ((first2B &amp; second4B) &amp; |aligndbecc[2:1])) | ((first2B &amp; second2B) &amp; aligndbecc[1])) &amp; ~exu_flush_final;
	wire [2:0] alignicerr;
	assign alignicerr[2:0] = alignfinalperr[2:0] | alignsbecc[2:0];
	assign ifu_icache_error_index[16:2] = (alignicerr[0] ? firstpc[16:2] : (alignicerr[1] ? secondpc[16:2] : (alignicerr[2] ? thirdpc[16:2] : fourthpc[16:2])));
	assign ifu_icache_error_val = (i0_shift &amp; ifu_i0_perr) | ((i1_shift &amp; ifu_i1_perr) &amp; ~ifu_i0_sbecc);
	assign ifu_icache_sb_error_val = (i0_shift &amp; ifu_i0_sbecc) | ((i1_shift &amp; ifu_i1_sbecc) &amp; ~ifu_i0_perr);
	assign ifirst[31:0] = aligndata[31:0];
	assign isecond[31:0] = aligndata[47:16];
	assign ithird[31:0] = aligndata[63:32];
	assign ifu_i0_instr[31:0] = ({32 {first4B}} &amp; ifirst[31:0]) | ({32 {first2B}} &amp; uncompress0[31:0]);
	assign ifu_i1_instr[31:0] = ((({32 {first4B &amp; third4B}} &amp; ithird[31:0]) | ({32 {first4B &amp; third2B}} &amp; uncompress2[31:0])) | ({32 {first2B &amp; second4B}} &amp; isecond[31:0])) | ({32 {first2B &amp; second2B}} &amp; uncompress1[31:0]);
	rvbtb_addr_hash firsthash(
		.pc(firstpc[31:1]),
		.hash(firstpc_hash[5:4])
	);
	rvbtb_addr_hash secondhash(
		.pc(secondpc[31:1]),
		.hash(secondpc_hash[5:4])
	);
	rvbtb_addr_hash thirdhash(
		.pc(thirdpc[31:1]),
		.hash(thirdpc_hash[5:4])
	);
	rvbtb_addr_hash fourthhash(
		.pc(fourthpc[31:1]),
		.hash(fourthpc_hash[5:4])
	);
	wire [8:0] firstbrtag_hash;
	wire [8:0] secondbrtag_hash;
	wire [8:0] thirdbrtag_hash;
	wire [8:0] fourthbrtag_hash;
	rvbtb_tag_hash first_brhash(
		.pc(firstpc[31:1]),
		.hash(firstbrtag_hash[8:0])
	);
	rvbtb_tag_hash second_brhash(
		.pc(secondpc[31:1]),
		.hash(secondbrtag_hash[8:0])
	);
	rvbtb_tag_hash third_brhash(
		.pc(thirdpc[31:1]),
		.hash(thirdbrtag_hash[8:0])
	);
	rvbtb_tag_hash fourth_brhash(
		.pc(fourthpc[31:1]),
		.hash(fourthbrtag_hash[8:0])
	);
	always @(*) begin
		i0_brp = {68 {1&#39;sb0}};
		i0_br_start_error = (first4B &amp; alignval[1]) &amp; alignbrend[0];
		i0_brp[67] = ((first2B &amp; alignbrend[0]) | (first4B &amp; alignbrend[1])) | i0_br_start_error;
		i0_brp_pc4 = (first2B &amp; alignpc4[0]) | (first4B &amp; alignpc4[1]);
		i0_brp[9] = (first2B &amp; alignret[0]) | (first4B &amp; alignret[1]);
		i0_brp[10] = (first2B | alignbrend[0] ? alignway[0] : alignway[1]);
		i0_brp[54] = (first2B &amp; alignhist1[0]) | (first4B &amp; alignhist1[1]);
		i0_brp[53] = (first2B &amp; alignhist0[0]) | (first4B &amp; alignhist0[1]);
		i0_ends_f1 = first4B &amp; alignfromf1[1];
		i0_brp[66:55] = (i0_ends_f1 ? f1poffset[11:0] : f0poffset[11:0]);
		i0_brp[15:11] = (i0_ends_f1 ? f1fghr[4:0] : f0fghr[4:0]);
		i0_brp[46:16] = (i0_ends_f1 ? f1prett[31:1] : f0prett[31:1]);
		i0_brp[51] = i0_br_start_error;
		i0_brp[50:49] = (first2B | alignbrend[0] ? firstpc_hash[5:4] : secondpc_hash[5:4]);
		i0_brp[8:0] = (first2B | alignbrend[0] ? firstbrtag_hash[8:0] : secondbrtag_hash[8:0]);
		i0_brp[48:47] = (first2B | alignbrend[0] ? firstpc[3:2] : secondpc[3:2]);
		i0_brp[52] = ((i0_brp[67] &amp; i0_brp_pc4) &amp; first2B) | ((i0_brp[67] &amp; ~i0_brp_pc4) &amp; first4B);
		i1_brp = {68 {1&#39;sb0}};
		i1_br_start_error = (((first2B &amp; second4B) &amp; alignval[2]) &amp; alignbrend[1]) | (((first4B &amp; third4B) &amp; alignval[3]) &amp; alignbrend[2]);
		i1_brp[67] = (((((first4B &amp; third2B) &amp; alignbrend[2]) | ((first4B &amp; third4B) &amp; alignbrend[3])) | ((first2B &amp; second2B) &amp; alignbrend[1])) | ((first2B &amp; second4B) &amp; alignbrend[2])) | i1_br_start_error;
		i1_brp_pc4 = ((((first4B &amp; third2B) &amp; alignpc4[2]) | ((first4B &amp; third4B) &amp; alignpc4[3])) | ((first2B &amp; second2B) &amp; alignpc4[1])) | ((first2B &amp; second4B) &amp; alignpc4[2]);
		i1_brp[9] = ((((first4B &amp; third2B) &amp; alignret[2]) | ((first4B &amp; third4B) &amp; alignret[3])) | ((first2B &amp; second2B) &amp; alignret[1])) | ((first2B &amp; second4B) &amp; alignret[2]);
		i1_brp[10] = ((((((first4B &amp; third2B) &amp; alignway[2]) | (((first4B &amp; third4B) &amp; alignbrend[2]) &amp; alignway[2])) | (((first4B &amp; third4B) &amp; ~alignbrend[2]) &amp; alignway[3])) | ((first2B &amp; second2B) &amp; alignway[1])) | (((first2B &amp; second4B) &amp; alignbrend[1]) &amp; alignway[1])) | (((first2B &amp; second4B) &amp; ~alignbrend[1]) &amp; alignway[2]);
		i1_brp[54] = ((((first4B &amp; third2B) &amp; alignhist1[2]) | ((first4B &amp; third4B) &amp; alignhist1[3])) | ((first2B &amp; second2B) &amp; alignhist1[1])) | ((first2B &amp; second4B) &amp; alignhist1[2]);
		i1_brp[53] = ((((first4B &amp; third2B) &amp; alignhist0[2]) | ((first4B &amp; third4B) &amp; alignhist0[3])) | ((first2B &amp; second2B) &amp; alignhist0[1])) | ((first2B &amp; second4B) &amp; alignhist0[2]);
		i1_ends_f1 = ((((first4B &amp; third2B) &amp; alignfromf1[2]) | ((first4B &amp; third4B) &amp; alignfromf1[3])) | ((first2B &amp; second2B) &amp; alignfromf1[1])) | ((first2B &amp; second4B) &amp; alignfromf1[2]);
		i1_brp[66:55] = (i1_ends_f1 ? f1poffset[11:0] : f0poffset[11:0]);
		i1_brp[15:11] = (i1_ends_f1 ? f1fghr[4:0] : f0fghr[4:0]);
		i1_brp[46:16] = (i1_ends_f1 ? f1prett[31:1] : f0prett[31:1]);
		i1_brp[51] = i1_br_start_error;
		i1_brp[50:49] = ((((({2 {first4B &amp; third2B}} &amp; thirdpc_hash[5:4]) | ({2 {(first4B &amp; third4B) &amp; alignbrend[2]}} &amp; thirdpc_hash[5:4])) | ({2 {(first4B &amp; third4B) &amp; ~alignbrend[2]}} &amp; fourthpc_hash[5:4])) | ({2 {first2B &amp; second2B}} &amp; secondpc_hash[5:4])) | ({2 {(first2B &amp; second4B) &amp; alignbrend[1]}} &amp; secondpc_hash[5:4])) | ({2 {(first2B &amp; second4B) &amp; ~alignbrend[1]}} &amp; thirdpc_hash[5:4]);
		i1_brp[8:0] = ((((({9 {first4B &amp; third2B}} &amp; thirdbrtag_hash[8:0]) | ({9 {(first4B &amp; third4B) &amp; alignbrend[2]}} &amp; thirdbrtag_hash[8:0])) | ({9 {(first4B &amp; third4B) &amp; ~alignbrend[2]}} &amp; fourthbrtag_hash[8:0])) | ({9 {first2B &amp; second2B}} &amp; secondbrtag_hash[8:0])) | ({9 {(first2B &amp; second4B) &amp; alignbrend[1]}} &amp; secondbrtag_hash[8:0])) | ({9 {(first2B &amp; second4B) &amp; ~alignbrend[1]}} &amp; thirdbrtag_hash[8:0]);
		i1_brp[48:47] = ((((({2 {first4B &amp; third2B}} &amp; thirdpc[3:2]) | ({2 {(first4B &amp; third4B) &amp; alignbrend[2]}} &amp; thirdpc[3:2])) | ({2 {(first4B &amp; third4B) &amp; ~alignbrend[2]}} &amp; fourthpc[3:2])) | ({2 {first2B &amp; second2B}} &amp; secondpc[3:2])) | ({2 {(first2B &amp; second4B) &amp; alignbrend[1]}} &amp; secondpc[3:2])) | ({2 {(first2B &amp; second4B) &amp; ~alignbrend[1]}} &amp; thirdpc[3:2]);
		i1_brp[52] = (((((i1_brp[67] &amp; i1_brp_pc4) &amp; first4B) &amp; third2B) | (((i1_brp[67] &amp; ~i1_brp_pc4) &amp; first4B) &amp; third4B)) | (((i1_brp[67] &amp; i1_brp_pc4) &amp; first2B) &amp; second2B)) | (((i1_brp[67] &amp; ~i1_brp_pc4) &amp; first2B) &amp; second4B);
	end
	assign i0_illegal = first2B &amp; ~first_legal;
	assign i1_illegal = ((first2B &amp; second2B) &amp; ~second_legal) | ((first4B &amp; third2B) &amp; ~third_legal);
	assign shift_illegal = (i0_shift &amp; i0_illegal) | (i1_shift &amp; i1_illegal);
	assign illegal_inst[15:0] = (first2B &amp; ~first_legal ? aligndata[15:0] : ((first2B &amp; second2B) &amp; ~second_legal ? aligndata[31:16] : aligndata[47:32]));
	assign illegal_inst_en = shift_illegal &amp; ~illegal_lockout;
	rvdffe #(16) illegal_any_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(illegal_inst_en),
		.din(illegal_inst[15:0]),
		.dout(ifu_illegal_inst[15:0])
	);
	assign illegal_lockout_in = (shift_illegal | illegal_lockout) &amp; ~exu_flush_final;
	rvdff #(1) illegal_lockout_any_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(illegal_lockout_in),
		.dout(illegal_lockout)
	);
	ifu_compress_ctl compress0(
		.din(aligndata[15:0]),
		.dout(uncompress0[31:0]),
		.legal(first_legal)
	);
	ifu_compress_ctl compress1(
		.din(aligndata[31:16]),
		.dout(uncompress1[31:0]),
		.legal(second_legal)
	);
	ifu_compress_ctl compress2(
		.din(aligndata[47:32]),
		.dout(uncompress2[31:0]),
		.legal(third_legal)
	);
	assign i0_shift = ifu_i0_valid &amp; ibuffer_room1_more;
	assign i1_shift = ifu_i1_valid &amp; ibuffer_room2_more;
	generate
		if (DEC_INSTBUF_DEPTH == 4) begin
			assign ibuffer_room1_more = ~dec_ib3_valid_d;
			assign ibuffer_room2_more = ~dec_ib2_valid_d;
		end
		else begin
			assign ibuffer_room1_more = ~dec_ib0_valid_eff_d | ~dec_ib1_valid_eff_d;
			assign ibuffer_room2_more = ~dec_ib0_valid_eff_d &amp; ~dec_ib1_valid_eff_d;
		end
	endgenerate
	assign ifu_pmu_instr_aligned[1:0] = {i1_shift, i0_shift};
	assign ifu_pmu_align_stall = ifu_i0_valid &amp; ~ibuffer_room1_more;
	assign shift_2B = (i0_shift &amp; ~i1_shift) &amp; first2B;
	assign shift_4B = ((i0_shift &amp; ~i1_shift) &amp; first4B) | (((i0_shift &amp; i1_shift) &amp; first2B) &amp; second2B);
	assign shift_6B = (((i0_shift &amp; i1_shift) &amp; first2B) &amp; second4B) | (((i0_shift &amp; i1_shift) &amp; first4B) &amp; third2B);
	assign shift_8B = ((i0_shift &amp; i1_shift) &amp; first4B) &amp; third4B;
	assign f0_shift_2B = (shift_2B &amp; f0val[0]) | ((((shift_4B | shift_6B) | shift_8B) &amp; f0val[0]) &amp; ~f0val[1]);
	assign f0_shift_4B = (shift_4B &amp; f0val[1]) | (((shift_6B &amp; shift_8B) &amp; f0val[1]) &amp; ~f0val[2]);
	assign f0_shift_6B = (shift_6B &amp; f0val[2]) | ((shift_8B &amp; f0val[2]) &amp; ~f0val[3]);
	assign f0_shift_8B = shift_8B &amp; f0val[3];
	assign f1_shift_2B = (((f0val[2] &amp; ~f0val[3]) &amp; shift_8B) | ((f0val[1] &amp; ~f0val[2]) &amp; shift_6B)) | ((f0val[0] &amp; ~f0val[1]) &amp; shift_4B);
	assign f1_shift_4B = ((f0val[1] &amp; ~f0val[2]) &amp; shift_8B) | ((f0val[0] &amp; ~f0val[1]) &amp; shift_6B);
	assign f1_shift_6B = (f0val[0] &amp; ~f0val[1]) &amp; shift_8B;
endmodule
module ifu_compress_ctl (
	din,
	dout,
	legal
);
	input wire [15:0] din;
	output wire [31:0] dout;
	output wire legal;
	wire [15:0] i;
	wire [31:0] o;
	wire [31:0] l1;
	wire [31:0] l2;
	wire [31:0] l3;
	assign i[15:0] = din[15:0];
	wire [4:0] rs2d;
	wire [4:0] rdd;
	wire [4:0] rdpd;
	wire [4:0] rs2pd;
	wire rdrd;
	wire rdrs1;
	wire rs2rs2;
	wire rdprd;
	wire rdprs1;
	wire rs2prs2;
	wire rs2prd;
	wire uimm9_2;
	wire ulwimm6_2;
	wire ulwspimm7_2;
	wire rdeq2;
	wire rdeq1;
	wire rs1eq2;
	wire sbroffset8_1;
	wire simm9_4;
	wire simm5_0;
	wire sjaloffset11_1;
	wire sluimm17_12;
	wire uimm5_0;
	wire uswimm6_2;
	wire uswspimm7_2;
	assign rs2d[4:0] = i[6:2];
	assign rdd[4:0] = i[11:7];
	assign rdpd[4:0] = {2&#39;b01, i[9:7]};
	assign rs2pd[4:0] = {2&#39;b01, i[4:2]};
	assign l1[6:0] = o[6:0];
	assign l1[11:7] = ((((o[11:7] | ({5 {rdrd}} &amp; rdd[4:0])) | ({5 {rdprd}} &amp; rdpd[4:0])) | ({5 {rs2prd}} &amp; rs2pd[4:0])) | ({5 {rdeq1}} &amp; 5&#39;d1)) | ({5 {rdeq2}} &amp; 5&#39;d2);
	assign l1[14:12] = o[14:12];
	assign l1[19:15] = ((o[19:15] | ({5 {rdrs1}} &amp; rdd[4:0])) | ({5 {rdprs1}} &amp; rdpd[4:0])) | ({5 {rs1eq2}} &amp; 5&#39;d2);
	assign l1[24:20] = (o[24:20] | ({5 {rs2rs2}} &amp; rs2d[4:0])) | ({5 {rs2prs2}} &amp; rs2pd[4:0]);
	assign l1[31:25] = o[31:25];
	wire [5:0] simm5d;
	wire [9:2] uimm9d;
	wire [9:4] simm9d;
	wire [6:2] ulwimm6d;
	wire [7:2] ulwspimm7d;
	wire [5:0] uimm5d;
	wire [20:1] sjald;
	wire [31:12] sluimmd;
	assign simm5d[5:0] = {i[12], i[6:2]};
	assign uimm9d[9:2] = {i[10:7], i[12:11], i[5], i[6]};
	assign simm9d[9:4] = {i[12], i[4:3], i[5], i[2], i[6]};
	assign ulwimm6d[6:2] = {i[5], i[12:10], i[6]};
	assign ulwspimm7d[7:2] = {i[3:2], i[12], i[6:4]};
	assign uimm5d[5:0] = {i[12], i[6:2]};
	assign sjald[11:1] = {i[12], i[8], i[10:9], i[6], i[7], i[2], i[11], i[5:4], i[3]};
	assign sjald[20:12] = {9 {i[12]}};
	assign sluimmd[31:12] = {{15 {i[12]}}, i[6:2]};
	assign l2[31:20] = (((((((l1[31:20] | ({12 {simm5_0}} &amp; {{7 {simm5d[5]}}, simm5d[4:0]})) | ({12 {uimm9_2}} &amp; {2&#39;b00, uimm9d[9:2], 2&#39;b00})) | ({12 {simm9_4}} &amp; {{3 {simm9d[9]}}, simm9d[8:4], 4&#39;b0000})) | ({12 {ulwimm6_2}} &amp; {5&#39;b00000, ulwimm6d[6:2], 2&#39;b00})) | ({12 {ulwspimm7_2}} &amp; {4&#39;b0000, ulwspimm7d[7:2], 2&#39;b00})) | ({12 {uimm5_0}} &amp; {6&#39;b000000, uimm5d[5:0]})) | ({12 {sjaloffset11_1}} &amp; {sjald[20], sjald[10:1], sjald[11]})) | ({12 {sluimm17_12}} &amp; sluimmd[31:20]);
	assign l2[19:12] = (l1[19:12] | ({8 {sjaloffset11_1}} &amp; sjald[19:12])) | ({8 {sluimm17_12}} &amp; sluimmd[19:12]);
	assign l2[11:0] = l1[11:0];
	wire [8:1] sbr8d;
	wire [6:2] uswimm6d;
	wire [7:2] uswspimm7d;
	assign sbr8d[8:1] = {i[12], i[6], i[5], i[2], i[11], i[10], i[4], i[3]};
	assign uswimm6d[6:2] = {i[5], i[12:10], i[6]};
	assign uswspimm7d[7:2] = {i[8:7], i[12:9]};
	assign l3[31:25] = ((l2[31:25] | ({7 {sbroffset8_1}} &amp; {{4 {sbr8d[8]}}, sbr8d[7:5]})) | ({7 {uswimm6_2}} &amp; {5&#39;b00000, uswimm6d[6:5]})) | ({7 {uswspimm7_2}} &amp; {4&#39;b0000, uswspimm7d[7:5]});
	assign l3[24:12] = l2[24:12];
	assign l3[11:7] = ((l2[11:7] | ({5 {sbroffset8_1}} &amp; {sbr8d[4:1], sbr8d[8]})) | ({5 {uswimm6_2}} &amp; {uswimm6d[4:2], 2&#39;b00})) | ({5 {uswspimm7_2}} &amp; {uswspimm7d[4:2], 2&#39;b00});
	assign l3[6:0] = l2[6:0];
	assign dout[31:0] = l3[31:0] &amp; {32 {legal}};
	assign rdrd = ((((((((((((!i[14] &amp; i[6]) &amp; i[1]) | (((!i[15] &amp; i[14]) &amp; i[11]) &amp; i[0])) | ((!i[14] &amp; i[5]) &amp; i[1])) | (((!i[15] &amp; i[14]) &amp; i[10]) &amp; i[0])) | ((!i[14] &amp; i[4]) &amp; i[1])) | (((!i[15] &amp; i[14]) &amp; i[9]) &amp; i[0])) | ((!i[14] &amp; i[3]) &amp; i[1])) | (((!i[15] &amp; i[14]) &amp; !i[8]) &amp; i[0])) | ((!i[14] &amp; i[2]) &amp; i[1])) | (((!i[15] &amp; i[14]) &amp; i[7]) &amp; i[0])) | (!i[15] &amp; i[1])) | ((!i[15] &amp; !i[13]) &amp; i[0]);
	assign rdrs1 = ((((((((((((((!i[14] &amp; i[12]) &amp; i[11]) &amp; i[1]) | (((!i[14] &amp; i[12]) &amp; i[10]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[9]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[8]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[7]) &amp; i[1])) | (((((((!i[14] &amp; !i[12]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[6]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[5]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[4]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[3]) &amp; i[1])) | (((!i[14] &amp; i[12]) &amp; i[2]) &amp; i[1])) | (((!i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[0])) | ((!i[15] &amp; !i[14]) &amp; i[1]);
	assign rs2rs2 = ((((((i[15] &amp; i[6]) &amp; i[1]) | ((i[15] &amp; i[5]) &amp; i[1])) | ((i[15] &amp; i[4]) &amp; i[1])) | ((i[15] &amp; i[3]) &amp; i[1])) | ((i[15] &amp; i[2]) &amp; i[1])) | ((i[15] &amp; i[14]) &amp; i[1]);
	assign rdprd = ((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[0];
	assign rdprs1 = (((i[15] &amp; !i[13]) &amp; i[0]) | ((i[15] &amp; i[14]) &amp; i[0])) | ((i[14] &amp; !i[1]) &amp; !i[0]);
	assign rs2prs2 = (((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[11]) &amp; i[10]) &amp; i[0]) | ((i[15] &amp; !i[1]) &amp; !i[0]);
	assign rs2prd = (!i[15] &amp; !i[1]) &amp; !i[0];
	assign uimm9_2 = (!i[14] &amp; !i[1]) &amp; !i[0];
	assign ulwimm6_2 = ((!i[15] &amp; i[14]) &amp; !i[1]) &amp; !i[0];
	assign ulwspimm7_2 = (!i[15] &amp; i[14]) &amp; i[1];
	assign rdeq2 = ((((((!i[15] &amp; i[14]) &amp; i[13]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; i[8]) &amp; !i[7];
	assign rdeq1 = ((((((((((((!i[14] &amp; i[12]) &amp; i[11]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) | ((((((((!i[14] &amp; i[12]) &amp; i[10]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((!i[14] &amp; i[12]) &amp; i[9]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((!i[14] &amp; i[12]) &amp; i[8]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((!i[14] &amp; i[12]) &amp; i[7]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((!i[15] &amp; !i[14]) &amp; i[13]);
	assign rs1eq2 = ((((((((!i[15] &amp; i[14]) &amp; i[13]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; i[8]) &amp; !i[7]) | (i[14] &amp; i[1])) | ((!i[14] &amp; !i[1]) &amp; !i[0]);
	assign sbroffset8_1 = (i[15] &amp; i[14]) &amp; i[0];
	assign simm9_4 = ((((((!i[15] &amp; i[14]) &amp; i[13]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; i[8]) &amp; !i[7];
	assign simm5_0 = ((((!i[14] &amp; !i[13]) &amp; i[11]) &amp; !i[10]) &amp; i[0]) | ((!i[15] &amp; !i[13]) &amp; i[0]);
	assign sjaloffset11_1 = !i[14] &amp; i[13];
	assign sluimm17_12 = ((((((!i[15] &amp; i[14]) &amp; i[13]) &amp; i[7]) | (((!i[15] &amp; i[14]) &amp; i[13]) &amp; !i[8])) | (((!i[15] &amp; i[14]) &amp; i[13]) &amp; i[9])) | (((!i[15] &amp; i[14]) &amp; i[13]) &amp; i[10])) | (((!i[15] &amp; i[14]) &amp; i[13]) &amp; i[11]);
	assign uimm5_0 = ((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; !i[11]) &amp; i[0]) | ((!i[15] &amp; !i[14]) &amp; i[1]);
	assign uswimm6_2 = (i[15] &amp; !i[1]) &amp; !i[0];
	assign uswspimm7_2 = (i[15] &amp; i[14]) &amp; i[1];
	assign o[31] = 1&#39;b0;
	assign o[30] = ((((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[10]) &amp; !i[6]) &amp; !i[5]) &amp; i[0]) | (((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; !i[11]) &amp; i[10]) &amp; i[0]);
	assign o[29] = 1&#39;b0;
	assign o[28] = 1&#39;b0;
	assign o[27] = 1&#39;b0;
	assign o[26] = 1&#39;b0;
	assign o[25] = 1&#39;b0;
	assign o[24] = 1&#39;b0;
	assign o[23] = 1&#39;b0;
	assign o[22] = 1&#39;b0;
	assign o[21] = 1&#39;b0;
	assign o[20] = (((((((((((!i[14] &amp; i[12]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1];
	assign o[19] = 1&#39;b0;
	assign o[18] = 1&#39;b0;
	assign o[17] = 1&#39;b0;
	assign o[16] = 1&#39;b0;
	assign o[15] = 1&#39;b0;
	assign o[14] = ((((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; !i[11]) &amp; i[0]) | ((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; !i[10]) &amp; i[0])) | ((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[6]) &amp; i[0])) | ((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[5]) &amp; i[0]);
	assign o[13] = ((((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[11]) &amp; !i[10]) &amp; i[0]) | (((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[11]) &amp; i[6]) &amp; i[0])) | (i[14] &amp; !i[0]);
	assign o[12] = ((((((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; i[6]) &amp; i[5]) &amp; i[0]) | ((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; !i[11]) &amp; i[0])) | ((((i[15] &amp; !i[14]) &amp; !i[13]) &amp; !i[10]) &amp; i[0])) | ((!i[15] &amp; !i[14]) &amp; i[1])) | ((i[15] &amp; i[14]) &amp; i[13]);
	assign o[11] = 1&#39;b0;
	assign o[10] = 1&#39;b0;
	assign o[9] = 1&#39;b0;
	assign o[8] = 1&#39;b0;
	assign o[7] = 1&#39;b0;
	assign o[6] = ((((((((i[15] &amp; !i[14]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; !i[0]) | (!i[14] &amp; i[13])) | ((i[15] &amp; i[14]) &amp; i[0]);
	assign o[5] = ((((((((i[15] &amp; !i[0]) | ((i[15] &amp; i[11]) &amp; i[10])) | (i[13] &amp; !i[8])) | (i[13] &amp; i[7])) | (i[13] &amp; i[9])) | (i[13] &amp; i[10])) | (i[13] &amp; i[11])) | (!i[14] &amp; i[13])) | (i[15] &amp; i[14]);
	assign o[4] = (((((((((((((!i[14] &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; !i[0]) | ((!i[15] &amp; !i[14]) &amp; !i[0])) | ((!i[14] &amp; i[6]) &amp; !i[0])) | ((!i[15] &amp; i[14]) &amp; i[0])) | ((!i[14] &amp; i[5]) &amp; !i[0])) | ((!i[14] &amp; i[4]) &amp; !i[0])) | ((!i[14] &amp; !i[13]) &amp; i[0])) | ((!i[14] &amp; i[3]) &amp; !i[0])) | ((!i[14] &amp; i[2]) &amp; !i[0]);
	assign o[3] = !i[14] &amp; i[13];
	assign o[2] = ((((((((((((((((((!i[14] &amp; i[12]) &amp; i[11]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) | ((((((((!i[14] &amp; i[12]) &amp; i[10]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((!i[14] &amp; i[12]) &amp; i[9]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((!i[14] &amp; i[12]) &amp; i[8]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((!i[14] &amp; i[12]) &amp; i[7]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1])) | ((((((((i[15] &amp; !i[14]) &amp; !i[12]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; !i[0])) | ((!i[15] &amp; i[13]) &amp; !i[8])) | ((!i[15] &amp; i[13]) &amp; i[7])) | ((!i[15] &amp; i[13]) &amp; i[9])) | ((!i[15] &amp; i[13]) &amp; i[10])) | ((!i[15] &amp; i[13]) &amp; i[11])) | (!i[14] &amp; i[13]);
	assign o[1] = 1&#39;b1;
	assign o[0] = 1&#39;b1;
	assign legal = (((((((((((((((((((((((((((((((((!i[13] &amp; !i[12]) &amp; i[11]) &amp; i[1]) &amp; !i[0]) | ((((!i[13] &amp; !i[12]) &amp; i[6]) &amp; i[1]) &amp; !i[0])) | (((!i[15] &amp; !i[13]) &amp; i[11]) &amp; !i[1])) | ((((!i[13] &amp; !i[12]) &amp; i[5]) &amp; i[1]) &amp; !i[0])) | ((((!i[13] &amp; !i[12]) &amp; i[10]) &amp; i[1]) &amp; !i[0])) | (((!i[15] &amp; !i[13]) &amp; i[6]) &amp; !i[1])) | (((i[15] &amp; !i[12]) &amp; !i[1]) &amp; i[0])) | ((((!i[13] &amp; !i[12]) &amp; i[9]) &amp; i[1]) &amp; !i[0])) | (((!i[12] &amp; i[6]) &amp; !i[1]) &amp; i[0])) | (((!i[15] &amp; !i[13]) &amp; i[5]) &amp; !i[1])) | ((((!i[13] &amp; !i[12]) &amp; i[8]) &amp; i[1]) &amp; !i[0])) | (((!i[12] &amp; i[5]) &amp; !i[1]) &amp; i[0])) | (((!i[15] &amp; !i[13]) &amp; i[10]) &amp; !i[1])) | ((((!i[13] &amp; !i[12]) &amp; i[7]) &amp; i[1]) &amp; !i[0])) | ((((i[12] &amp; i[11]) &amp; !i[10]) &amp; !i[1]) &amp; i[0])) | (((!i[15] &amp; !i[13]) &amp; i[9]) &amp; !i[1])) | ((((!i[13] &amp; !i[12]) &amp; i[4]) &amp; i[1]) &amp; !i[0])) | (((i[13] &amp; i[12]) &amp; !i[1]) &amp; i[0])) | (((!i[15] &amp; !i[13]) &amp; i[8]) &amp; !i[1])) | ((((!i[13] &amp; !i[12]) &amp; i[3]) &amp; i[1]) &amp; !i[0])) | (((i[13] &amp; i[4]) &amp; !i[1]) &amp; i[0])) | ((((!i[13] &amp; !i[12]) &amp; i[2]) &amp; i[1]) &amp; !i[0])) | (((!i[15] &amp; !i[13]) &amp; i[7]) &amp; !i[1])) | (((i[13] &amp; i[3]) &amp; !i[1]) &amp; i[0])) | (((i[13] &amp; i[2]) &amp; !i[1]) &amp; i[0])) | ((i[14] &amp; !i[13]) &amp; !i[1])) | (((!i[14] &amp; !i[12]) &amp; !i[1]) &amp; i[0])) | ((((i[15] &amp; !i[13]) &amp; i[12]) &amp; i[1]) &amp; !i[0])) | ((((!i[15] &amp; !i[13]) &amp; !i[12]) &amp; i[1]) &amp; !i[0])) | (((!i[15] &amp; !i[13]) &amp; i[12]) &amp; !i[1])) | ((i[14] &amp; !i[13]) &amp; !i[0]);
endmodule
module ifu_ifc_ctl (
	clk,
	free_clk,
	active_clk,
	clk_override,
	rst_l,
	scan_mode,
	ic_hit_f2,
	ic_crit_wd_rdy,
	ifu_ic_mb_empty,
	ifu_fb_consume1,
	ifu_fb_consume2,
	dec_tlu_flush_noredir_wb,
	dec_tlu_dbg_halted,
	dec_tlu_pmu_fw_halted,
	exu_flush_final,
	exu_flush_path_final,
	ifu_bp_kill_next_f2,
	ifu_bp_btb_target_f2,
	ic_dma_active,
	ic_write_stall,
	dma_iccm_stall_any,
	dec_tlu_mrac_ff,
	ifc_fetch_uncacheable_f1,
	ifc_fetch_addr_f1,
	ifc_fetch_addr_f2,
	ifc_fetch_req_f1,
	ifc_fetch_req_f1_raw,
	ifc_fetch_req_f2,
	ifu_pmu_fetch_stall,
	ifc_iccm_access_f1,
	ifc_region_acc_fault_f1,
	ifc_dma_access_ok
);
	input wire clk;
	input wire free_clk;
	input wire active_clk;
	input wire clk_override;
	input wire rst_l;
	input wire scan_mode;
	input wire ic_hit_f2;
	input wire ic_crit_wd_rdy;
	input wire ifu_ic_mb_empty;
	input wire ifu_fb_consume1;
	input wire ifu_fb_consume2;
	input wire dec_tlu_flush_noredir_wb;
	input wire dec_tlu_dbg_halted;
	input wire dec_tlu_pmu_fw_halted;
	input wire exu_flush_final;
	input wire [31:1] exu_flush_path_final;
	input wire ifu_bp_kill_next_f2;
	input wire [31:1] ifu_bp_btb_target_f2;
	input wire ic_dma_active;
	input wire ic_write_stall;
	input wire dma_iccm_stall_any;
	input wire [31:0] dec_tlu_mrac_ff;
	output wire ifc_fetch_uncacheable_f1;
	output wire [31:1] ifc_fetch_addr_f1;
	output wire [31:1] ifc_fetch_addr_f2;
	output wire ifc_fetch_req_f1;
	output wire ifc_fetch_req_f1_raw;
	output wire ifc_fetch_req_f2;
	output wire ifu_pmu_fetch_stall;
	output wire ifc_iccm_access_f1;
	output wire ifc_region_acc_fault_f1;
	output wire ifc_dma_access_ok;
	wire [31:1] fetch_addr_bf;
	wire [31:1] miss_addr;
	wire [31:1] ifc_fetch_addr_f1_raw;
	wire [31:1] fetch_addr_next;
	wire [31:1] miss_addr_ns;
	wire [4:0] cacheable_select;
	wire [3:0] fb_write_f1;
	wire [3:0] fb_write_ns;
	wire ifc_fetch_req_bf;
	wire overflow_nc;
	wire fb_full_f1_ns;
	wire fb_full_f1;
	wire fb_right;
	wire fb_right2;
	wire fb_right3;
	wire fb_left;
	wire wfm;
	wire fetch_ns;
	wire idle;
	wire fetch_req_f2_ns;
	wire missff_en;
	wire fetch_crit_word;
	wire ic_crit_wd_rdy_d1;
	wire fetch_crit_word_d1;
	wire fetch_crit_word_d2;
	wire reset_delayed;
	wire reset_detect;
	wire reset_detected;
	wire sel_last_addr_bf;
	wire sel_miss_addr_bf;
	wire sel_btb_addr_bf;
	wire sel_next_addr_bf;
	wire miss_f2;
	wire miss_a;
	wire flush_fb;
	wire dma_iccm_stall_any_f;
	wire dec_tlu_halted_f;
	wire mb_empty_mod;
	wire goto_idle;
	wire leave_idle;
	wire ic_crit_wd_rdy_mod;
	wire miss_sel_flush;
	wire miss_sel_f2;
	wire miss_sel_f1;
	wire miss_sel_bf;
	wire fetch_bf_en;
	wire ifc_fetch_req_f2_raw;
	wire ifc_f2_clk;
	rvoclkhdr ifu_fa2_cgc(
		.en(ifc_fetch_req_f1 | clk_override),
		.l1clk(ifc_f2_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	wire [1:0] state;
	wire [1:0] next_state;
	wire dma_stall;
	assign dma_stall = ic_dma_active | dma_iccm_stall_any_f;
	rvdff #(2) reset_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({1&#39;b1, reset_detect}),
		.dout({reset_detect, reset_detected})
	);
	assign reset_delayed = reset_detect ^ reset_detected;
	rvdff #(3) ran_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({dma_iccm_stall_any, dec_tlu_dbg_halted | dec_tlu_pmu_fw_halted, miss_f2}),
		.dout({dma_iccm_stall_any_f, dec_tlu_halted_f, miss_a})
	);
	assign ic_crit_wd_rdy_mod = ic_crit_wd_rdy &amp; ~(fetch_crit_word_d2 &amp; ~ifc_fetch_req_f2);
	assign fetch_crit_word = ((ic_crit_wd_rdy_mod &amp; ~ic_crit_wd_rdy_d1) &amp; ~exu_flush_final) &amp; ~ic_write_stall;
	assign missff_en = ((((exu_flush_final | (~ic_hit_f2 &amp; ifc_fetch_req_f2)) | ifu_bp_kill_next_f2) | fetch_crit_word_d1) | ifu_bp_kill_next_f2) | ((ifc_fetch_req_f2 &amp; ~ifc_fetch_req_f1) &amp; ~fetch_crit_word_d2);
	assign miss_sel_flush = exu_flush_final &amp; ((((wfm | idle) &amp; ~fetch_crit_word_d1) | dma_stall) | ic_write_stall);
	assign miss_sel_f2 = (~exu_flush_final &amp; ~ic_hit_f2) &amp; ifc_fetch_req_f2;
	assign miss_sel_f1 = ((((~exu_flush_final &amp; ~miss_sel_f2) &amp; ~ifc_fetch_req_f1) &amp; ifc_fetch_req_f2) &amp; ~fetch_crit_word_d2) &amp; ~ifu_bp_kill_next_f2;
	assign miss_sel_bf = (~miss_sel_f2 &amp; ~miss_sel_f1) &amp; ~miss_sel_flush;
	assign miss_addr_ns[31:1] = ((({31 {miss_sel_flush}} &amp; exu_flush_path_final[31:1]) | ({31 {miss_sel_f2}} &amp; ifc_fetch_addr_f2[31:1])) | ({31 {miss_sel_f1}} &amp; ifc_fetch_addr_f1[31:1])) | ({31 {miss_sel_bf}} &amp; fetch_addr_bf[31:1]);
	rvdffe #(31) faddmiss_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(missff_en),
		.din(miss_addr_ns[31:1]),
		.dout(miss_addr[31:1])
	);
	assign sel_last_addr_bf = ((~miss_sel_flush &amp; ~ifc_fetch_req_f1) &amp; ifc_fetch_req_f2) &amp; ~ifu_bp_kill_next_f2;
	assign sel_miss_addr_bf = ((~miss_sel_flush &amp; ~ifu_bp_kill_next_f2) &amp; ~ifc_fetch_req_f1) &amp; ~ifc_fetch_req_f2;
	assign sel_btb_addr_bf = ~miss_sel_flush &amp; ifu_bp_kill_next_f2;
	assign sel_next_addr_bf = ~miss_sel_flush &amp; ifc_fetch_req_f1;
	assign fetch_addr_bf[31:1] = (((({31 {miss_sel_flush}} &amp; exu_flush_path_final[31:1]) | ({31 {sel_miss_addr_bf}} &amp; miss_addr[31:1])) | ({31 {sel_btb_addr_bf}} &amp; ifu_bp_btb_target_f2[31:1])) | ({31 {sel_last_addr_bf}} &amp; ifc_fetch_addr_f1[31:1])) | ({31 {sel_next_addr_bf}} &amp; fetch_addr_next[31:1]);
	assign {overflow_nc, fetch_addr_next[31:1]} = {{1&#39;b0, ifc_fetch_addr_f1[31:4]} + 29&#39;b00000000000000000000000000001, 3&#39;b000};
	assign ifc_fetch_req_bf = fetch_ns | fetch_crit_word;
	assign fetch_bf_en = fetch_ns | fetch_crit_word;
	assign miss_f2 = ifc_fetch_req_f2 &amp; ~ic_hit_f2;
	assign mb_empty_mod = (((ifu_ic_mb_empty | exu_flush_final) &amp; ~dma_stall) &amp; ~miss_f2) &amp; ~miss_a;
	assign goto_idle = exu_flush_final &amp; dec_tlu_flush_noredir_wb;
	assign leave_idle = (exu_flush_final &amp; ~dec_tlu_flush_noredir_wb) &amp; idle;
	assign next_state[1] = ((((~state[1] &amp; state[0]) &amp; ~reset_delayed) &amp; miss_f2) &amp; ~goto_idle) | (((state[1] &amp; ~reset_delayed) &amp; ~mb_empty_mod) &amp; ~goto_idle);
	assign next_state[0] = ((~goto_idle &amp; leave_idle) | (state[0] &amp; ~goto_idle)) | reset_delayed;
	assign flush_fb = exu_flush_final;
	assign fb_right = (((~ifu_fb_consume1 &amp; ~ifu_fb_consume2) &amp; miss_f2) | (((ifu_fb_consume1 &amp; ~ifu_fb_consume2) &amp; ~ifc_fetch_req_f1) &amp; ~miss_f2)) | ((ifu_fb_consume2 &amp; ifc_fetch_req_f1) &amp; ~miss_f2);
	assign fb_right2 = ((ifu_fb_consume1 &amp; ~ifu_fb_consume2) &amp; miss_f2) | (ifu_fb_consume2 &amp; ~ifc_fetch_req_f1);
	assign fb_right3 = ifu_fb_consume2 &amp; miss_f2;
	assign fb_left = (ifc_fetch_req_f1 &amp; ~(ifu_fb_consume1 | ifu_fb_consume2)) &amp; ~miss_f2;
	assign fb_write_ns[3:0] = (((((({4 {flush_fb &amp; ~ifc_fetch_req_f1}} &amp; 4&#39;b0001) | ({4 {flush_fb &amp; ifc_fetch_req_f1}} &amp; 4&#39;b0010)) | ({4 {~flush_fb &amp; fb_right}} &amp; {1&#39;b0, fb_write_f1[3:1]})) | ({4 {~flush_fb &amp; fb_right2}} &amp; {2&#39;b00, fb_write_f1[3:2]})) | ({4 {~flush_fb &amp; fb_right3}} &amp; {3&#39;b000, fb_write_f1[3]})) | ({4 {~flush_fb &amp; fb_left}} &amp; {fb_write_f1[2:0], 1&#39;b0})) | ({4 {(((~flush_fb &amp; ~fb_right) &amp; ~fb_right2) &amp; ~fb_left) &amp; ~fb_right3}} &amp; fb_write_f1[3:0]);
	assign fb_full_f1_ns = fb_write_ns[3];
	localparam [1:0] IDLE = 2&#39;b00;
	assign idle = state[1:0] == IDLE;
	localparam [1:0] WFM = 2&#39;b11;
	assign wfm = state[1:0] == WFM;
	localparam [1:0] FETCH = 2&#39;b01;
	assign fetch_ns = next_state[1:0] == FETCH;
	rvdff #(2) fsm_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(next_state[1:0]),
		.dout(state[1:0])
	);
	rvdff #(5) fbwrite_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({fb_full_f1_ns, fb_write_ns[3:0]}),
		.dout({fb_full_f1, fb_write_f1[3:0]})
	);
	assign ifu_pmu_fetch_stall = wfm | (ifc_fetch_req_f1_raw &amp; ((fb_full_f1 &amp; ~((ifu_fb_consume2 | ifu_fb_consume1) | exu_flush_final)) | dma_stall));
	assign ifc_fetch_req_f1 = ((((ifc_fetch_req_f1_raw &amp; ~ifu_bp_kill_next_f2) &amp; ~(fb_full_f1 &amp; ~((ifu_fb_consume2 | ifu_fb_consume1) | exu_flush_final))) &amp; ~dma_stall) &amp; ~ic_write_stall) &amp; ~dec_tlu_flush_noredir_wb;
	assign fetch_req_f2_ns = ifc_fetch_req_f1 &amp; ~miss_f2;
	rvdff #(2) req_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({ifc_fetch_req_bf, fetch_req_f2_ns}),
		.dout({ifc_fetch_req_f1_raw, ifc_fetch_req_f2_raw})
	);
	assign ifc_fetch_req_f2 = ifc_fetch_req_f2_raw &amp; ~exu_flush_final;
	rvdffe #(31) faddrf1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(fetch_bf_en),
		.din(fetch_addr_bf[31:1]),
		.dout(ifc_fetch_addr_f1_raw[31:1])
	);
	rvdff #(31) faddrf2_ff(
		.rst_l(rst_l),
		.clk(ifc_f2_clk),
		.din(ifc_fetch_addr_f1[31:1]),
		.dout(ifc_fetch_addr_f2[31:1])
	);
	assign ifc_fetch_addr_f1[31:1] = ({31 {exu_flush_final}} &amp; exu_flush_path_final[31:1]) | ({31 {~exu_flush_final}} &amp; ifc_fetch_addr_f1_raw[31:1]);
	rvdff #(3) iccrit_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({ic_crit_wd_rdy_mod, fetch_crit_word, fetch_crit_word_d1}),
		.dout({ic_crit_wd_rdy_d1, fetch_crit_word_d1, fetch_crit_word_d2})
	);
	assign ifc_iccm_access_f1 = 1&#39;b0;
	assign ifc_dma_access_ok = 1&#39;b0;
	assign ifc_region_acc_fault_f1 = 1&#39;b0;
	assign cacheable_select[4:0] = {ifc_fetch_addr_f1[31:28], 1&#39;b0};
	assign ifc_fetch_uncacheable_f1 = ~dec_tlu_mrac_ff[cacheable_select];
endmodule
module ifu_bp_ctl (
	clk,
	active_clk,
	clk_override,
	rst_l,
	ic_hit_f2,
	ifc_fetch_addr_f1,
	ifc_fetch_addr_f2,
	ifc_fetch_req_f1,
	ifc_fetch_req_f2,
	dec_tlu_br0_wb_pkt,
	dec_tlu_br1_wb_pkt,
	dec_tlu_flush_lower_wb,
	dec_tlu_flush_leak_one_wb,
	dec_tlu_bpred_disable,
	exu_i0_br_ret_e4,
	exu_i1_br_ret_e4,
	exu_i0_br_call_e4,
	exu_i1_br_call_e4,
	exu_mp_pkt,
	exu_rets_e1_pkt,
	exu_rets_e4_pkt,
	exu_mp_eghr,
	exu_flush_final,
	exu_flush_upper_e2,
	ifu_bp_kill_next_f2,
	ifu_bp_btb_target_f2,
	ifu_bp_inst_mask_f2,
	ifu_bp_fghr_f2,
	ifu_bp_way_f2,
	ifu_bp_ret_f2,
	ifu_bp_hist1_f2,
	ifu_bp_hist0_f2,
	ifu_bp_poffset_f2,
	ifu_bp_pc4_f2,
	ifu_bp_valid_f2,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire active_clk;
	input wire clk_override;
	input wire rst_l;
	input wire ic_hit_f2;
	input wire [31:1] ifc_fetch_addr_f1;
	input wire [31:1] ifc_fetch_addr_f2;
	input wire ifc_fetch_req_f1;
	input wire ifc_fetch_req_f2;
	input wire [15:0] dec_tlu_br0_wb_pkt;
	input wire [15:0] dec_tlu_br1_wb_pkt;
	input wire dec_tlu_flush_lower_wb;
	input wire dec_tlu_flush_leak_one_wb;
	input wire dec_tlu_bpred_disable;
	input wire exu_i0_br_ret_e4;
	input wire exu_i1_br_ret_e4;
	input wire exu_i0_br_call_e4;
	input wire exu_i1_br_call_e4;
	input wire [73:0] exu_mp_pkt;
	input wire [5:0] exu_rets_e1_pkt;
	input wire [5:0] exu_rets_e4_pkt;
	input wire [4:0] exu_mp_eghr;
	input wire exu_flush_final;
	input wire exu_flush_upper_e2;
	output wire ifu_bp_kill_next_f2;
	output wire [31:1] ifu_bp_btb_target_f2;
	output wire [7:1] ifu_bp_inst_mask_f2;
	output wire [4:0] ifu_bp_fghr_f2;
	output wire [7:0] ifu_bp_way_f2;
	output wire [7:0] ifu_bp_ret_f2;
	output wire [7:0] ifu_bp_hist1_f2;
	output wire [7:0] ifu_bp_hist0_f2;
	output wire [11:0] ifu_bp_poffset_f2;
	output wire [7:0] ifu_bp_pc4_f2;
	output wire [7:0] ifu_bp_valid_f2;
	input wire scan_mode;
	localparam PC4 = 4;
	localparam BOFF = 3;
	localparam CALL = 2;
	localparam RET = 1;
	localparam BV = 0;
	localparam LRU_SIZE = 4;
	localparam NUM_BHT_LOOP = 16;
	localparam NUM_BHT_LOOP_INNER_HI = 7;
	localparam NUM_BHT_LOOP_OUTER_LO = 4;
	localparam BHT_NO_ADDR_MATCH = 1&#39;d1;
	wire exu_mp_valid_write;
	wire exu_mp_ataken;
	wire exu_mp_valid;
	wire exu_mp_boffset;
	wire exu_mp_pc4;
	wire exu_mp_call;
	wire exu_mp_ret;
	wire exu_mp_ja;
	wire [1:0] exu_mp_hist;
	wire [11:0] exu_mp_tgt;
	wire [5:4] exu_mp_addr;
	wire [1:0] exu_mp_bank;
	wire [8:0] exu_mp_btag;
	wire [4:0] exu_mp_fghr;
	wire dec_tlu_br0_v_wb;
	wire [1:0] dec_tlu_br0_hist_wb;
	wire [5:4] dec_tlu_br0_addr_wb;
	wire [1:0] dec_tlu_br0_bank_wb;
	wire dec_tlu_br0_error_wb;
	wire dec_tlu_br0_start_error_wb;
	wire [4:0] dec_tlu_br0_fghr_wb;
	wire dec_tlu_br1_v_wb;
	wire [1:0] dec_tlu_br1_hist_wb;
	wire [5:4] dec_tlu_br1_addr_wb;
	wire [1:0] dec_tlu_br1_bank_wb;
	wire dec_tlu_br1_error_wb;
	wire dec_tlu_br1_start_error_wb;
	wire [4:0] dec_tlu_br1_fghr_wb;
	wire [3:0] use_mp_way;
	wire [124:1] rets_out;
	wire [124:1] rets_in;
	wire [124:1] e1_rets_out;
	wire [124:1] e1_rets_in;
	wire [124:1] e4_rets_out;
	wire [124:1] e4_rets_in;
	wire [3:0] rsenable;
	wire [11:0] btb_rd_tgt_f2;
	wire btb_rd_pc4_f2;
	wire btb_rd_boffset_f2;
	wire btb_rd_call_f2;
	wire btb_rd_ret_f2;
	wire [3:1] bp_total_branch_offset_f2;
	wire [31:1] bp_btb_target_adder_f2;
	wire [31:1] bp_rs_call_target_f2;
	wire rs_push;
	wire rs_pop;
	wire rs_hold;
	wire [5:4] btb_rd_addr_f1;
	wire [5:4] btb_wr_addr;
	wire [5:4] btb_rd_addr_f2;
	wire [8:0] btb_wr_tag;
	wire [8:0] fetch_rd_tag_f1;
	wire [8:0] fetch_rd_tag_f2;
	wire [25:0] btb_wr_data;
	wire [3:0] btb_wr_en_way0;
	wire [3:0] btb_wr_en_way1;
	wire dec_tlu_error_wb;
	wire dec_tlu_all_banks_error_wb;
	wire btb_valid;
	wire dec_tlu_br0_middle_wb;
	wire dec_tlu_br1_middle_wb;
	wire [5:4] btb_error_addr_wb;
	wire [1:0] dec_tlu_error_bank_wb;
	wire branch_error_collision_f1;
	wire fetch_mp_collision_f1;
	wire fetch_mp_collision_f2;
	wire [6:0] fgmask_f2;
	wire [3:0] branch_error_bank_conflict_f1;
	wire [3:0] branch_error_bank_conflict_f2;
	wire [4:0] merged_ghr;
	wire [4:0] fghr_ns;
	wire [4:0] fghr;
	wire [3:0] num_valids;
	wire [LRU_SIZE - 1:0] btb_lru_b0_f;
	wire [LRU_SIZE - 1:0] btb_lru_b0_hold;
	wire [LRU_SIZE - 1:0] btb_lru_b0_ns;
	wire [LRU_SIZE - 1:0] btb_lru_b1_f;
	wire [LRU_SIZE - 1:0] btb_lru_b1_hold;
	wire [LRU_SIZE - 1:0] btb_lru_b1_ns;
	wire [LRU_SIZE - 1:0] btb_lru_b2_f;
	wire [LRU_SIZE - 1:0] btb_lru_b2_hold;
	wire [LRU_SIZE - 1:0] btb_lru_b2_ns;
	wire [LRU_SIZE - 1:0] btb_lru_b3_f;
	wire [LRU_SIZE - 1:0] btb_lru_b3_hold;
	wire [LRU_SIZE - 1:0] btb_lru_b3_ns;
	wire [LRU_SIZE - 1:0] fetch_wrindex_dec;
	wire [LRU_SIZE - 1:0] fetch_wrlru_b0;
	wire [LRU_SIZE - 1:0] fetch_wrlru_b1;
	wire [LRU_SIZE - 1:0] fetch_wrlru_b2;
	wire [LRU_SIZE - 1:0] fetch_wrlru_b3;
	wire [LRU_SIZE - 1:0] mp_wrindex_dec;
	wire [LRU_SIZE - 1:0] mp_wrlru_b0;
	wire [LRU_SIZE - 1:0] mp_wrlru_b1;
	wire [LRU_SIZE - 1:0] mp_wrlru_b2;
	wire [LRU_SIZE - 1:0] mp_wrlru_b3;
	wire [3:0] btb_lru_rd_f2;
	wire [3:0] mp_bank_decoded;
	wire [3:0] mp_bank_decoded_f;
	wire [3:0] lru_update_valid_f2;
	wire [3:0] tag_match_way0_f2;
	wire [3:0] tag_match_way1_f2;
	wire [7:0] way_raw;
	wire [7:0] bht_dir_f2;
	wire [7:0] btb_sel_f2;
	wire [7:0] wayhit_f2;
	wire [7:0] btb_sel_mask_f2;
	wire [7:0] bht_valid_f2;
	wire [7:0] bht_force_taken_f2;
	wire leak_one_f1;
	wire leak_one_f2;
	wire ifc_fetch_req_f2_raw;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank0_rd_data_way0_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank1_rd_data_way0_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank2_rd_data_way0_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank3_rd_data_way0_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank0_rd_data_way1_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank1_rd_data_way1_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank2_rd_data_way1_out;
	wire [(LRU_SIZE * 26) - 1:0] btb_bank3_rd_data_way1_out;
	reg [25:0] btb_bank0_rd_data_way0_f2_in;
	reg [25:0] btb_bank1_rd_data_way0_f2_in;
	reg [25:0] btb_bank2_rd_data_way0_f2_in;
	reg [25:0] btb_bank3_rd_data_way0_f2_in;
	reg [25:0] btb_bank0_rd_data_way1_f2_in;
	reg [25:0] btb_bank1_rd_data_way1_f2_in;
	reg [25:0] btb_bank2_rd_data_way1_f2_in;
	reg [25:0] btb_bank3_rd_data_way1_f2_in;
	wire [25:0] btb_bank0_rd_data_way0_f2;
	wire [25:0] btb_bank1_rd_data_way0_f2;
	wire [25:0] btb_bank2_rd_data_way0_f2;
	wire [25:0] btb_bank3_rd_data_way0_f2;
	wire [25:0] btb_bank0_rd_data_way1_f2;
	wire [25:0] btb_bank1_rd_data_way1_f2;
	wire [25:0] btb_bank2_rd_data_way1_f2;
	wire [25:0] btb_bank3_rd_data_way1_f2;
	wire final_h;
	wire btb_fg_crossing_f2;
	wire rs_correct;
	wire middle_of_bank;
	wire exu_mp_way;
	wire exu_mp_way_f;
	wire dec_tlu_br0_way_wb;
	wire dec_tlu_br1_way_wb;
	wire dec_tlu_way_wb;
	wire dec_tlu_way_wb_f;
	wire [25:0] btb_bank0e_rd_data_f2;
	wire [25:0] btb_bank1e_rd_data_f2;
	wire [25:0] btb_bank2e_rd_data_f2;
	wire [25:0] btb_bank3e_rd_data_f2;
	wire [25:0] btb_bank0o_rd_data_f2;
	wire [25:0] btb_bank1o_rd_data_f2;
	wire [25:0] btb_bank2o_rd_data_f2;
	wire [25:0] btb_bank3o_rd_data_f2;
	wire [7:0] tag_match_way0_expanded_f2;
	wire [7:0] tag_match_way1_expanded_f2;
	wire [1:0] bht_bank0_rd_data_f2;
	wire [1:0] bht_bank1_rd_data_f2;
	wire [1:0] bht_bank2_rd_data_f2;
	wire [1:0] bht_bank3_rd_data_f2;
	wire [1:0] bht_bank4_rd_data_f2;
	wire [1:0] bht_bank5_rd_data_f2;
	wire [1:0] bht_bank6_rd_data_f2;
	wire [1:0] bht_bank7_rd_data_f2;
	assign exu_mp_valid = exu_mp_pkt[73] &amp; ~leak_one_f2;
	assign exu_mp_boffset = exu_mp_pkt[71];
	assign exu_mp_pc4 = exu_mp_pkt[70];
	assign exu_mp_call = exu_mp_pkt[17];
	assign exu_mp_ret = exu_mp_pkt[16];
	assign exu_mp_ja = exu_mp_pkt[15];
	assign exu_mp_way = exu_mp_pkt[0];
	assign exu_mp_hist[1:0] = exu_mp_pkt[69:68];
	assign exu_mp_tgt[11:0] = exu_mp_pkt[67:56];
	assign exu_mp_addr[5:4] = exu_mp_pkt[55:54];
	assign exu_mp_bank[1:0] = exu_mp_pkt[53:52];
	assign exu_mp_btag[8:0] = exu_mp_pkt[14:6];
	assign exu_mp_fghr[4:0] = exu_mp_pkt[5:1];
	assign exu_mp_ataken = exu_mp_pkt[72];
	assign dec_tlu_br0_v_wb = dec_tlu_br0_wb_pkt[15];
	assign dec_tlu_br0_hist_wb[1:0] = dec_tlu_br0_wb_pkt[14:13];
	assign dec_tlu_br0_addr_wb[5:4] = dec_tlu_br0_wb_pkt[10:9];
	assign dec_tlu_br0_bank_wb[1:0] = dec_tlu_br0_wb_pkt[8:7];
	assign dec_tlu_br0_error_wb = dec_tlu_br0_wb_pkt[12];
	assign dec_tlu_br0_middle_wb = dec_tlu_br0_wb_pkt[0];
	assign dec_tlu_br0_way_wb = dec_tlu_br0_wb_pkt[1];
	assign dec_tlu_br0_start_error_wb = dec_tlu_br0_wb_pkt[11];
	assign dec_tlu_br0_fghr_wb[4:0] = dec_tlu_br0_wb_pkt[6:2];
	assign dec_tlu_br1_v_wb = dec_tlu_br1_wb_pkt[15];
	assign dec_tlu_br1_hist_wb[1:0] = dec_tlu_br1_wb_pkt[14:13];
	assign dec_tlu_br1_addr_wb[5:4] = dec_tlu_br1_wb_pkt[10:9];
	assign dec_tlu_br1_bank_wb[1:0] = dec_tlu_br1_wb_pkt[8:7];
	assign dec_tlu_br1_middle_wb = dec_tlu_br1_wb_pkt[0];
	assign dec_tlu_br1_error_wb = dec_tlu_br1_wb_pkt[12];
	assign dec_tlu_br1_way_wb = dec_tlu_br1_wb_pkt[1];
	assign dec_tlu_br1_start_error_wb = dec_tlu_br1_wb_pkt[11];
	assign dec_tlu_br1_fghr_wb[4:0] = dec_tlu_br1_wb_pkt[6:2];
	rvbtb_addr_hash f1hash(
		.pc(ifc_fetch_addr_f1[31:1]),
		.hash(btb_rd_addr_f1[5:4])
	);
	rvbtb_addr_hash f2hash(
		.pc(ifc_fetch_addr_f2[31:1]),
		.hash(btb_rd_addr_f2[5:4])
	);
	assign btb_sel_f2[7] = (((((((((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]) | ((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | (((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | ((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | (((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4])) | ((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5])) | (((ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6])) | ((ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]);
	assign btb_sel_f2[6] = (((((((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) | (((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0])) | (((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | ((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | (((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4])) | ((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5])) | (((ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]);
	assign btb_sel_f2[5] = ((((((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]) | (((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | ((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | (((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | ((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4])) | (((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]);
	assign btb_sel_f2[4] = ((((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]) | ((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | (((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | ((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | (((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]);
	assign btb_sel_f2[3] = ((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]) | (((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | ((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | (((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]);
	assign btb_sel_f2[2] = ((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]) | ((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | (((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[2]);
	assign btb_sel_f2[1] = ((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[1]) &amp; ~bht_dir_f2[0]) | (((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[1]);
	assign btb_sel_f2[0] = ((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[0];
	wire [7:0] btb_vmask_raw_f2;
	assign btb_vmask_raw_f2[7] = ((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0];
	assign btb_vmask_raw_f2[6] = ((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) | (((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]);
	assign btb_vmask_raw_f2[5] = ((((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) | ((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | (((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | ((((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0]);
	assign btb_vmask_raw_f2[4] = ((((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) | (((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0])) | (((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | (((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]);
	assign btb_vmask_raw_f2[3] = ((((((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) | ((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0])) | ((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | ((((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | ((((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1]);
	assign btb_vmask_raw_f2[2] = ((((((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) | (((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5]) &amp; ~bht_dir_f2[4])) | (((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[2]) &amp; ~bht_dir_f2[1]) &amp; ~bht_dir_f2[0])) | (((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | (((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]) &amp; ~bht_dir_f2[2]) &amp; ~bht_dir_f2[1])) | (((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3]) &amp; ~bht_dir_f2[2]);
	assign btb_vmask_raw_f2[1] = ((((((((ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; ~bht_dir_f2[6]) | ((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[6]) &amp; ~bht_dir_f2[5])) | ((((ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[5]) &amp; ~bht_dir_f2[4])) | ((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[1]) &amp; ~bht_dir_f2[0])) | ((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[4]) &amp; ~bht_dir_f2[3])) | ((((~ifc_fetch_addr_f2[3] &amp; ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[3]) &amp; ~bht_dir_f2[2])) | ((((~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ifc_fetch_addr_f2[1]) &amp; bht_dir_f2[2]) &amp; ~bht_dir_f2[1]);
	wire [7:1] btb_vmask_f2;
	assign btb_vmask_f2[7:1] = {btb_vmask_raw_f2[7], |btb_vmask_raw_f2[7:6], |btb_vmask_raw_f2[7:5], |btb_vmask_raw_f2[7:4], |btb_vmask_raw_f2[7:3], |btb_vmask_raw_f2[7:2], |btb_vmask_raw_f2[7:1]};
	assign branch_error_collision_f1 = dec_tlu_error_wb &amp; (btb_error_addr_wb[5:4] == btb_rd_addr_f1[5:4]);
	function [3:0] decode2_4;
		input reg [1:0] in;
		begin
			decode2_4[3] = in[1] &amp; in[0];
			decode2_4[2] = in[1] &amp; ~in[0];
			decode2_4[1] = ~in[1] &amp; in[0];
			decode2_4[0] = ~in[1] &amp; ~in[0];
		end
	endfunction
	assign branch_error_bank_conflict_f1[3:0] = {4 {branch_error_collision_f1}} &amp; (decode2_4(dec_tlu_error_bank_wb[1:0]) | {4 {dec_tlu_all_banks_error_wb}});
	assign fetch_mp_collision_f1 = (((exu_mp_btag[8:0] == fetch_rd_tag_f1[8:0]) &amp; exu_mp_valid) &amp; ifc_fetch_req_f1) &amp; (exu_mp_addr[5:4] == btb_rd_addr_f1[5:4]);
	assign leak_one_f1 = (dec_tlu_flush_leak_one_wb &amp; dec_tlu_flush_lower_wb) | (leak_one_f2 &amp; ~dec_tlu_flush_lower_wb);
	rvdff #(13) coll_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({branch_error_bank_conflict_f1[3:0], fetch_mp_collision_f1, mp_bank_decoded[3:0], exu_mp_way, dec_tlu_way_wb, leak_one_f1, ifc_fetch_req_f1}),
		.dout({branch_error_bank_conflict_f2[3:0], fetch_mp_collision_f2, mp_bank_decoded_f[3:0], exu_mp_way_f, dec_tlu_way_wb_f, leak_one_f2, ifc_fetch_req_f2_raw})
	);
	assign tag_match_way0_f2[3:0] = ({btb_bank3_rd_data_way0_f2[BV] &amp; (btb_bank3_rd_data_way0_f2[25:17] == fetch_rd_tag_f2[8:0]), btb_bank2_rd_data_way0_f2[BV] &amp; (btb_bank2_rd_data_way0_f2[25:17] == fetch_rd_tag_f2[8:0]), btb_bank1_rd_data_way0_f2[BV] &amp; (btb_bank1_rd_data_way0_f2[25:17] == fetch_rd_tag_f2[8:0]), btb_bank0_rd_data_way0_f2[BV] &amp; (btb_bank0_rd_data_way0_f2[25:17] == fetch_rd_tag_f2[8:0])} &amp; ~({4 {~dec_tlu_way_wb_f}} &amp; branch_error_bank_conflict_f2[3:0])) &amp; {4 {ifc_fetch_req_f2_raw &amp; ~leak_one_f2}};
	assign tag_match_way1_f2[3:0] = ({btb_bank3_rd_data_way1_f2[BV] &amp; (btb_bank3_rd_data_way1_f2[25:17] == fetch_rd_tag_f2[8:0]), btb_bank2_rd_data_way1_f2[BV] &amp; (btb_bank2_rd_data_way1_f2[25:17] == fetch_rd_tag_f2[8:0]), btb_bank1_rd_data_way1_f2[BV] &amp; (btb_bank1_rd_data_way1_f2[25:17] == fetch_rd_tag_f2[8:0]), btb_bank0_rd_data_way1_f2[BV] &amp; (btb_bank0_rd_data_way1_f2[25:17] == fetch_rd_tag_f2[8:0])} &amp; ~({4 {dec_tlu_way_wb_f}} &amp; branch_error_bank_conflict_f2[3:0])) &amp; {4 {ifc_fetch_req_f2_raw &amp; ~leak_one_f2}};
	assign tag_match_way0_expanded_f2[7:0] = {tag_match_way0_f2[3] &amp; (btb_bank3_rd_data_way0_f2[BOFF] ^ btb_bank3_rd_data_way0_f2[PC4]), tag_match_way0_f2[3] &amp; ~(btb_bank3_rd_data_way0_f2[BOFF] ^ btb_bank3_rd_data_way0_f2[PC4]), tag_match_way0_f2[2] &amp; (btb_bank2_rd_data_way0_f2[BOFF] ^ btb_bank2_rd_data_way0_f2[PC4]), tag_match_way0_f2[2] &amp; ~(btb_bank2_rd_data_way0_f2[BOFF] ^ btb_bank2_rd_data_way0_f2[PC4]), tag_match_way0_f2[1] &amp; (btb_bank1_rd_data_way0_f2[BOFF] ^ btb_bank1_rd_data_way0_f2[PC4]), tag_match_way0_f2[1] &amp; ~(btb_bank1_rd_data_way0_f2[BOFF] ^ btb_bank1_rd_data_way0_f2[PC4]), tag_match_way0_f2[0] &amp; (btb_bank0_rd_data_way0_f2[BOFF] ^ btb_bank0_rd_data_way0_f2[PC4]), tag_match_way0_f2[0] &amp; ~(btb_bank0_rd_data_way0_f2[BOFF] ^ btb_bank0_rd_data_way0_f2[PC4])};
	assign tag_match_way1_expanded_f2[7:0] = {tag_match_way1_f2[3] &amp; (btb_bank3_rd_data_way1_f2[BOFF] ^ btb_bank3_rd_data_way1_f2[PC4]), tag_match_way1_f2[3] &amp; ~(btb_bank3_rd_data_way1_f2[BOFF] ^ btb_bank3_rd_data_way1_f2[PC4]), tag_match_way1_f2[2] &amp; (btb_bank2_rd_data_way1_f2[BOFF] ^ btb_bank2_rd_data_way1_f2[PC4]), tag_match_way1_f2[2] &amp; ~(btb_bank2_rd_data_way1_f2[BOFF] ^ btb_bank2_rd_data_way1_f2[PC4]), tag_match_way1_f2[1] &amp; (btb_bank1_rd_data_way1_f2[BOFF] ^ btb_bank1_rd_data_way1_f2[PC4]), tag_match_way1_f2[1] &amp; ~(btb_bank1_rd_data_way1_f2[BOFF] ^ btb_bank1_rd_data_way1_f2[PC4]), tag_match_way1_f2[0] &amp; (btb_bank0_rd_data_way1_f2[BOFF] ^ btb_bank0_rd_data_way1_f2[PC4]), tag_match_way1_f2[0] &amp; ~(btb_bank0_rd_data_way1_f2[BOFF] ^ btb_bank0_rd_data_way1_f2[PC4])};
	assign wayhit_f2[7:0] = tag_match_way0_expanded_f2[7:0] | tag_match_way1_expanded_f2[7:0];
	assign btb_bank3o_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[7]}} &amp; btb_bank3_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[7]}} &amp; btb_bank3_rd_data_way1_f2[25:0]);
	assign btb_bank3e_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[6]}} &amp; btb_bank3_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[6]}} &amp; btb_bank3_rd_data_way1_f2[25:0]);
	assign btb_bank2o_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[5]}} &amp; btb_bank2_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[5]}} &amp; btb_bank2_rd_data_way1_f2[25:0]);
	assign btb_bank2e_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[4]}} &amp; btb_bank2_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[4]}} &amp; btb_bank2_rd_data_way1_f2[25:0]);
	assign btb_bank1o_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[3]}} &amp; btb_bank1_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[3]}} &amp; btb_bank1_rd_data_way1_f2[25:0]);
	assign btb_bank1e_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[2]}} &amp; btb_bank1_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[2]}} &amp; btb_bank1_rd_data_way1_f2[25:0]);
	assign btb_bank0o_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[1]}} &amp; btb_bank0_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[1]}} &amp; btb_bank0_rd_data_way1_f2[25:0]);
	assign btb_bank0e_rd_data_f2[25:0] = ({26 {tag_match_way0_expanded_f2[0]}} &amp; btb_bank0_rd_data_way0_f2[25:0]) | ({26 {tag_match_way1_expanded_f2[0]}} &amp; btb_bank0_rd_data_way1_f2[25:0]);
	assign mp_bank_decoded[3:0] = decode2_4(exu_mp_bank[1:0]);
	assign mp_wrindex_dec[LRU_SIZE - 1:0] = {{LRU_SIZE - 1 {1&#39;b0}}, 1&#39;b1} &lt;&lt; exu_mp_addr[5:4];
	assign fetch_wrindex_dec[LRU_SIZE - 1:0] = {{LRU_SIZE - 1 {1&#39;b0}}, 1&#39;b1} &lt;&lt; btb_rd_addr_f2[5:4];
	assign mp_wrlru_b0[LRU_SIZE - 1:0] = mp_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {mp_bank_decoded[0] &amp; exu_mp_valid}};
	assign mp_wrlru_b1[LRU_SIZE - 1:0] = mp_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {mp_bank_decoded[1] &amp; exu_mp_valid}};
	assign mp_wrlru_b2[LRU_SIZE - 1:0] = mp_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {mp_bank_decoded[2] &amp; exu_mp_valid}};
	assign mp_wrlru_b3[LRU_SIZE - 1:0] = mp_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {mp_bank_decoded[3] &amp; exu_mp_valid}};
	genvar j;
	genvar i;
	assign lru_update_valid_f2[3:0] = {(((bht_valid_f2[6] &amp; btb_sel_mask_f2[6]) | (bht_valid_f2[7] &amp; btb_sel_mask_f2[7])) &amp; ifc_fetch_req_f2) &amp; ~leak_one_f2, (((bht_valid_f2[4] &amp; btb_sel_mask_f2[4]) | (bht_valid_f2[5] &amp; btb_sel_mask_f2[5])) &amp; ifc_fetch_req_f2) &amp; ~leak_one_f2, (((bht_valid_f2[2] &amp; btb_sel_mask_f2[2]) | (bht_valid_f2[3] &amp; btb_sel_mask_f2[3])) &amp; ifc_fetch_req_f2) &amp; ~leak_one_f2, (((bht_valid_f2[0] &amp; btb_sel_mask_f2[0]) | (bht_valid_f2[1] &amp; btb_sel_mask_f2[1])) &amp; ifc_fetch_req_f2) &amp; ~leak_one_f2};
	assign fetch_wrlru_b0[LRU_SIZE - 1:0] = fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {lru_update_valid_f2[0]}};
	assign fetch_wrlru_b1[LRU_SIZE - 1:0] = fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {lru_update_valid_f2[1]}};
	assign fetch_wrlru_b2[LRU_SIZE - 1:0] = fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {lru_update_valid_f2[2]}};
	assign fetch_wrlru_b3[LRU_SIZE - 1:0] = fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; {LRU_SIZE {lru_update_valid_f2[3]}};
	assign btb_lru_b0_hold[LRU_SIZE - 1:0] = ~mp_wrlru_b0[LRU_SIZE - 1:0] &amp; ~fetch_wrlru_b0[LRU_SIZE - 1:0];
	assign btb_lru_b1_hold[LRU_SIZE - 1:0] = ~mp_wrlru_b1[LRU_SIZE - 1:0] &amp; ~fetch_wrlru_b1[LRU_SIZE - 1:0];
	assign btb_lru_b2_hold[LRU_SIZE - 1:0] = ~mp_wrlru_b2[LRU_SIZE - 1:0] &amp; ~fetch_wrlru_b2[LRU_SIZE - 1:0];
	assign btb_lru_b3_hold[LRU_SIZE - 1:0] = ~mp_wrlru_b3[LRU_SIZE - 1:0] &amp; ~fetch_wrlru_b3[LRU_SIZE - 1:0];
	assign use_mp_way[3:0] = {4 {fetch_mp_collision_f2}} &amp; mp_bank_decoded_f[3:0];
	assign btb_lru_b0_ns[LRU_SIZE - 1:0] = ((btb_lru_b0_hold[LRU_SIZE - 1:0] &amp; btb_lru_b0_f[LRU_SIZE - 1:0]) | (mp_wrlru_b0[LRU_SIZE - 1:0] &amp; {LRU_SIZE {~exu_mp_way}})) | (fetch_wrlru_b0[LRU_SIZE - 1:0] &amp; {LRU_SIZE {tag_match_way0_f2[0]}});
	assign btb_lru_b1_ns[LRU_SIZE - 1:0] = ((btb_lru_b1_hold[LRU_SIZE - 1:0] &amp; btb_lru_b1_f[LRU_SIZE - 1:0]) | (mp_wrlru_b1[LRU_SIZE - 1:0] &amp; {LRU_SIZE {~exu_mp_way}})) | (fetch_wrlru_b1[LRU_SIZE - 1:0] &amp; {LRU_SIZE {tag_match_way0_f2[1]}});
	assign btb_lru_b2_ns[LRU_SIZE - 1:0] = ((btb_lru_b2_hold[LRU_SIZE - 1:0] &amp; btb_lru_b2_f[LRU_SIZE - 1:0]) | (mp_wrlru_b2[LRU_SIZE - 1:0] &amp; {LRU_SIZE {~exu_mp_way}})) | (fetch_wrlru_b2[LRU_SIZE - 1:0] &amp; {LRU_SIZE {tag_match_way0_f2[2]}});
	assign btb_lru_b3_ns[LRU_SIZE - 1:0] = ((btb_lru_b3_hold[LRU_SIZE - 1:0] &amp; btb_lru_b3_f[LRU_SIZE - 1:0]) | (mp_wrlru_b3[LRU_SIZE - 1:0] &amp; {LRU_SIZE {~exu_mp_way}})) | (fetch_wrlru_b3[LRU_SIZE - 1:0] &amp; {LRU_SIZE {tag_match_way0_f2[3]}});
	assign btb_lru_rd_f2[0] = (use_mp_way[0] ? exu_mp_way_f : |(fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; btb_lru_b0_f[LRU_SIZE - 1:0]));
	assign btb_lru_rd_f2[1] = (use_mp_way[1] ? exu_mp_way_f : |(fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; btb_lru_b1_f[LRU_SIZE - 1:0]));
	assign btb_lru_rd_f2[2] = (use_mp_way[2] ? exu_mp_way_f : |(fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; btb_lru_b2_f[LRU_SIZE - 1:0]));
	assign btb_lru_rd_f2[3] = (use_mp_way[3] ? exu_mp_way_f : |(fetch_wrindex_dec[LRU_SIZE - 1:0] &amp; btb_lru_b3_f[LRU_SIZE - 1:0]));
	assign way_raw[7:0] = tag_match_way1_expanded_f2[7:0] | (~wayhit_f2[7:0] &amp; {{2 {btb_lru_rd_f2[3]}}, {2 {btb_lru_rd_f2[2]}}, {2 {btb_lru_rd_f2[1]}}, {2 {btb_lru_rd_f2[0]}}});
	rvdffe #(LRU_SIZE * 4) btb_lru_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f2 | exu_mp_valid),
		.din({btb_lru_b0_ns[LRU_SIZE - 1:0], btb_lru_b1_ns[LRU_SIZE - 1:0], btb_lru_b2_ns[LRU_SIZE - 1:0], btb_lru_b3_ns[LRU_SIZE - 1:0]}),
		.dout({btb_lru_b0_f[LRU_SIZE - 1:0], btb_lru_b1_f[LRU_SIZE - 1:0], btb_lru_b2_f[LRU_SIZE - 1:0], btb_lru_b3_f[LRU_SIZE - 1:0]})
	);
	wire [16:1] btb_sel_data_f2;
	assign {btb_rd_tgt_f2[11:0], btb_rd_pc4_f2, btb_rd_boffset_f2, btb_rd_call_f2, btb_rd_ret_f2} = btb_sel_data_f2[16:1];
	assign btb_sel_data_f2[16:1] = ((((((({16 {btb_sel_f2[7]}} &amp; btb_bank3o_rd_data_f2[16:1]) | ({16 {btb_sel_f2[6]}} &amp; btb_bank3e_rd_data_f2[16:1])) | ({16 {btb_sel_f2[5]}} &amp; btb_bank2o_rd_data_f2[16:1])) | ({16 {btb_sel_f2[4]}} &amp; btb_bank2e_rd_data_f2[16:1])) | ({16 {btb_sel_f2[3]}} &amp; btb_bank1o_rd_data_f2[16:1])) | ({16 {btb_sel_f2[2]}} &amp; btb_bank1e_rd_data_f2[16:1])) | ({16 {btb_sel_f2[1]}} &amp; btb_bank0o_rd_data_f2[16:1])) | ({16 {btb_sel_f2[0]}} &amp; btb_bank0e_rd_data_f2[16:1]);
	reg [7:0] bp_valid_f2;
	reg [7:0] bp_hist1_f2;
	assign ifu_bp_kill_next_f2 = ((|(bp_valid_f2[7:0] &amp; bp_hist1_f2[7:0]) &amp; ifc_fetch_req_f2) &amp; ~leak_one_f2) &amp; ~dec_tlu_bpred_disable;
	assign bht_force_taken_f2[7:0] = {btb_bank3o_rd_data_f2[CALL] | btb_bank3o_rd_data_f2[RET], btb_bank3e_rd_data_f2[CALL] | btb_bank3e_rd_data_f2[RET], btb_bank2o_rd_data_f2[CALL] | btb_bank2o_rd_data_f2[RET], btb_bank2e_rd_data_f2[CALL] | btb_bank2e_rd_data_f2[RET], btb_bank1o_rd_data_f2[CALL] | btb_bank1o_rd_data_f2[RET], btb_bank1e_rd_data_f2[CALL] | btb_bank1e_rd_data_f2[RET], btb_bank0o_rd_data_f2[CALL] | btb_bank0o_rd_data_f2[RET], btb_bank0e_rd_data_f2[CALL] | btb_bank0e_rd_data_f2[RET]};
	assign bht_valid_f2[7:0] = wayhit_f2[7:0];
	assign bht_dir_f2[7:0] = {(bht_force_taken_f2[7] | bht_bank7_rd_data_f2[1]) &amp; bht_valid_f2[7], (bht_force_taken_f2[6] | bht_bank6_rd_data_f2[1]) &amp; bht_valid_f2[6], (bht_force_taken_f2[5] | bht_bank5_rd_data_f2[1]) &amp; bht_valid_f2[5], (bht_force_taken_f2[4] | bht_bank4_rd_data_f2[1]) &amp; bht_valid_f2[4], (bht_force_taken_f2[3] | bht_bank3_rd_data_f2[1]) &amp; bht_valid_f2[3], (bht_force_taken_f2[2] | bht_bank2_rd_data_f2[1]) &amp; bht_valid_f2[2], (bht_force_taken_f2[1] | bht_bank1_rd_data_f2[1]) &amp; bht_valid_f2[1], (bht_force_taken_f2[0] | bht_bank0_rd_data_f2[1]) &amp; bht_valid_f2[0]};
	wire minus1;
	wire plus1;
	assign plus1 = ((~btb_rd_pc4_f2 &amp; btb_rd_boffset_f2) &amp; ~ifc_fetch_addr_f2[1]) | ((btb_rd_pc4_f2 &amp; ~btb_rd_boffset_f2) &amp; ~ifc_fetch_addr_f2[1]);
	assign minus1 = ((~btb_rd_pc4_f2 &amp; ~btb_rd_boffset_f2) &amp; ifc_fetch_addr_f2[1]) | ((btb_rd_pc4_f2 &amp; btb_rd_boffset_f2) &amp; ifc_fetch_addr_f2[1]);
	assign ifu_bp_inst_mask_f2[7:1] = ({7 {ifu_bp_kill_next_f2}} &amp; btb_vmask_f2[7:1]) | ({7 {~ifu_bp_kill_next_f2}} &amp; 7&#39;b1111111);
	wire [7:0] hist0_raw;
	wire [7:0] hist1_raw;
	wire [7:0] pc4_raw;
	wire [7:0] pret_raw;
	assign hist1_raw[7:0] = bht_force_taken_f2[7:0] | {bht_bank7_rd_data_f2[1], bht_bank6_rd_data_f2[1], bht_bank5_rd_data_f2[1], bht_bank4_rd_data_f2[1], bht_bank3_rd_data_f2[1], bht_bank2_rd_data_f2[1], bht_bank1_rd_data_f2[1], bht_bank0_rd_data_f2[1]};
	assign hist0_raw[7:0] = {bht_bank7_rd_data_f2[0], bht_bank6_rd_data_f2[0], bht_bank5_rd_data_f2[0], bht_bank4_rd_data_f2[0], bht_bank3_rd_data_f2[0], bht_bank2_rd_data_f2[0], bht_bank1_rd_data_f2[0], bht_bank0_rd_data_f2[0]};
	assign pc4_raw[7:0] = {wayhit_f2[7] &amp; btb_bank3o_rd_data_f2[PC4], wayhit_f2[6] &amp; btb_bank3e_rd_data_f2[PC4], wayhit_f2[5] &amp; btb_bank2o_rd_data_f2[PC4], wayhit_f2[4] &amp; btb_bank2e_rd_data_f2[PC4], wayhit_f2[3] &amp; btb_bank1o_rd_data_f2[PC4], wayhit_f2[2] &amp; btb_bank1e_rd_data_f2[PC4], wayhit_f2[1] &amp; btb_bank0o_rd_data_f2[PC4], wayhit_f2[0] &amp; btb_bank0e_rd_data_f2[PC4]};
	assign pret_raw[7:0] = {(wayhit_f2[3] &amp; ~btb_bank3o_rd_data_f2[CALL]) &amp; btb_bank3o_rd_data_f2[RET], (wayhit_f2[3] &amp; ~btb_bank3e_rd_data_f2[CALL]) &amp; btb_bank3e_rd_data_f2[RET], (wayhit_f2[2] &amp; ~btb_bank2o_rd_data_f2[CALL]) &amp; btb_bank2o_rd_data_f2[RET], (wayhit_f2[2] &amp; ~btb_bank2e_rd_data_f2[CALL]) &amp; btb_bank2e_rd_data_f2[RET], (wayhit_f2[1] &amp; ~btb_bank1o_rd_data_f2[CALL]) &amp; btb_bank1o_rd_data_f2[RET], (wayhit_f2[1] &amp; ~btb_bank1e_rd_data_f2[CALL]) &amp; btb_bank1e_rd_data_f2[RET], (wayhit_f2[0] &amp; ~btb_bank0o_rd_data_f2[CALL]) &amp; btb_bank0o_rd_data_f2[RET], (wayhit_f2[0] &amp; ~btb_bank0e_rd_data_f2[CALL]) &amp; btb_bank0e_rd_data_f2[RET]};
	assign fgmask_f2[6] = (~ifc_fetch_addr_f2[1] | ~ifc_fetch_addr_f2[2]) | ~ifc_fetch_addr_f2[3];
	assign fgmask_f2[5] = ~ifc_fetch_addr_f2[2] | ~ifc_fetch_addr_f2[3];
	assign fgmask_f2[4] = (~ifc_fetch_addr_f2[2] &amp; ~ifc_fetch_addr_f2[1]) | ~ifc_fetch_addr_f2[3];
	assign fgmask_f2[3] = ~ifc_fetch_addr_f2[3];
	assign fgmask_f2[2] = (~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[1]) | (~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]);
	assign fgmask_f2[1] = ~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2];
	assign fgmask_f2[0] = (~ifc_fetch_addr_f2[3] &amp; ~ifc_fetch_addr_f2[2]) &amp; ~ifc_fetch_addr_f2[1];
	assign btb_sel_mask_f2[7:0] = {btb_sel_f2[7], |btb_sel_f2[7:6] &amp; fgmask_f2[6], |btb_sel_f2[7:5] &amp; fgmask_f2[5], |btb_sel_f2[7:4] &amp; fgmask_f2[4], |btb_sel_f2[7:3] &amp; fgmask_f2[3], |btb_sel_f2[7:2] &amp; fgmask_f2[2], |btb_sel_f2[7:1] &amp; fgmask_f2[1], |btb_sel_f2[7:0] &amp; fgmask_f2[0]};
	function [3:0] countones;
		input reg [7:0] valid;
		countones[3:0] = (((((({3&#39;b000, valid[7]} + {3&#39;b000, valid[6]}) + {3&#39;b000, valid[5]}) + {3&#39;b000, valid[4]}) + {3&#39;b000, valid[3]}) + {3&#39;b000, valid[2]}) + {3&#39;b000, valid[1]}) + {3&#39;b000, valid[0]};
	endfunction
	assign num_valids[3:0] = countones(bht_valid_f2[7:0] &amp; btb_sel_mask_f2[7:0]);
	assign final_h = |(btb_sel_f2[7:0] &amp; bht_dir_f2[7:0]);
	assign merged_ghr[4:0] = (((({5 {num_valids[3:0] &gt;= 4&#39;h4}} &amp; {fghr[4], 3&#39;b000, final_h}) | ({5 {num_valids[3:0] == 4&#39;h3}} &amp; {fghr[4:3], 2&#39;b00, final_h})) | ({5 {num_valids[3:0] == 4&#39;h2}} &amp; {fghr[2:0], 1&#39;b0, final_h})) | ({5 {num_valids[3:0] == 4&#39;h1}} &amp; {fghr[3:0], final_h})) | ({5 {num_valids[3:0] == 4&#39;h0}} &amp; fghr[4:0]);
	wire [4:0] exu_flush_ghr;
	assign exu_flush_ghr[4:0] = exu_mp_fghr[4:0];
	assign fghr_ns[4:0] = (({5 {exu_flush_final}} &amp; exu_flush_ghr[4:0]) | ({5 {(~exu_flush_final &amp; ifc_fetch_req_f2_raw) &amp; ~leak_one_f2}} &amp; merged_ghr[4:0])) | ({5 {~exu_flush_final &amp; ~(ifc_fetch_req_f2_raw &amp; ~leak_one_f2)}} &amp; fghr[4:0]);
	rvdff #(5) fetchghr(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(fghr_ns[4:0]),
		.dout(fghr[4:0])
	);
	assign ifu_bp_fghr_f2[4:0] = fghr[4:0];
	assign ifu_bp_way_f2[7:0] = way_raw[7:0];
	assign ifu_bp_hist1_f2[7:0] = hist1_raw[7:0];
	assign ifu_bp_hist0_f2[7:0] = hist0_raw[7:0];
	assign ifu_bp_pc4_f2[7:0] = pc4_raw[7:0];
	assign ifu_bp_valid_f2[7:0] = wayhit_f2[7:0] &amp; ~{8 {dec_tlu_bpred_disable}};
	assign ifu_bp_ret_f2[7:0] = pret_raw[7:0];
	always @(*)
		casez (ifc_fetch_addr_f2[3:1])
			3&#39;b000: begin
				bp_hist1_f2[7:0] = hist1_raw[7:0];
				bp_valid_f2[7:0] = wayhit_f2[7:0];
			end
			3&#39;b001: begin
				bp_hist1_f2[7:0] = {1&#39;b0, hist1_raw[7:1]};
				bp_valid_f2[7:0] = {1&#39;b0, wayhit_f2[7:1]};
			end
			3&#39;b010: begin
				bp_hist1_f2[7:0] = {2&#39;b00, hist1_raw[7:2]};
				bp_valid_f2[7:0] = {2&#39;b00, wayhit_f2[7:2]};
			end
			3&#39;b011: begin
				bp_hist1_f2[7:0] = {3&#39;b000, hist1_raw[7:3]};
				bp_valid_f2[7:0] = {3&#39;b000, wayhit_f2[7:3]};
			end
			3&#39;b100: begin
				bp_hist1_f2[7:0] = {4&#39;b0000, hist1_raw[7:4]};
				bp_valid_f2[7:0] = {4&#39;b0000, wayhit_f2[7:4]};
			end
			3&#39;b101: begin
				bp_hist1_f2[7:0] = {5&#39;b00000, hist1_raw[7:5]};
				bp_valid_f2[7:0] = {5&#39;b00000, wayhit_f2[7:5]};
			end
			3&#39;b110: begin
				bp_hist1_f2[7:0] = {6&#39;b000000, hist1_raw[7:6]};
				bp_valid_f2[7:0] = {6&#39;b000000, wayhit_f2[7:6]};
			end
			3&#39;b111: begin
				bp_hist1_f2[7:0] = {7&#39;b0000000, hist1_raw[7]};
				bp_valid_f2[7:0] = {7&#39;b0000000, wayhit_f2[7]};
			end
			default: begin
				bp_hist1_f2[7:0] = hist1_raw[7:0];
				bp_valid_f2[7:0] = wayhit_f2[7:0];
			end
		endcase
	assign btb_fg_crossing_f2 = btb_sel_f2[0] &amp; btb_rd_pc4_f2;
	wire [2:0] btb_sel_f2_enc;
	wire [2:0] btb_sel_f2_enc_shift;
	function [2:0] encode8_3;
		input reg [7:0] in;
		begin
			encode8_3[2] = |in[7:4];
			encode8_3[1] = ((in[7] | in[6]) | in[3]) | in[2];
			encode8_3[0] = ((in[7] | in[5]) | in[3]) | in[1];
		end
	endfunction
	assign btb_sel_f2_enc[2:0] = encode8_3(btb_sel_f2[7:0]);
	assign btb_sel_f2_enc_shift[2:0] = encode8_3({1&#39;b0, btb_sel_f2[7:1]});
	assign bp_total_branch_offset_f2[3:1] = (({3 {btb_rd_pc4_f2}} &amp; btb_sel_f2_enc_shift[2:0]) | ({3 {~btb_rd_pc4_f2}} &amp; btb_sel_f2_enc[2:0])) | {3 {btb_fg_crossing_f2}};
	wire [31:4] adder_pc_in_f2;
	wire [31:4] ifc_fetch_adder_prior;
	rvdffe #(28) faddrf2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en((ifc_fetch_req_f2 &amp; ~ifu_bp_kill_next_f2) &amp; ic_hit_f2),
		.din(ifc_fetch_addr_f2[31:4]),
		.dout(ifc_fetch_adder_prior[31:4])
	);
	assign ifu_bp_poffset_f2[11:0] = btb_rd_tgt_f2[11:0];
	assign adder_pc_in_f2[31:4] = ({28 {btb_fg_crossing_f2}} &amp; ifc_fetch_adder_prior[31:4]) | ({28 {~btb_fg_crossing_f2}} &amp; ifc_fetch_addr_f2[31:4]);
	rvbradder predtgt_addr(
		.pc({adder_pc_in_f2[31:4], bp_total_branch_offset_f2[3:1]}),
		.offset(btb_rd_tgt_f2[11:0]),
		.dout(bp_btb_target_adder_f2[31:1])
	);
	assign ifu_bp_btb_target_f2[31:1] = (btb_rd_ret_f2 &amp; ~btb_rd_call_f2 ? rets_out[31-:31] : bp_btb_target_adder_f2[31:1]);
	rvbradder rs_addr(
		.pc({adder_pc_in_f2[31:4], bp_total_branch_offset_f2[3:1]}),
		.offset({10&#39;b0000000000, btb_rd_pc4_f2, ~btb_rd_pc4_f2}),
		.dout(bp_rs_call_target_f2[31:1])
	);
	wire rs_overpop_correct;
	wire rsoverpop_valid_ns;
	wire rsoverpop_valid_f;
	wire [31:1] rsoverpop_ns;
	wire [31:1] rsoverpop_f;
	wire rsunderpop_valid_ns;
	wire rsunderpop_valid_f;
	wire rs_underpop_correct;
	assign rs_overpop_correct = 1&#39;b0;
	assign rs_underpop_correct = 1&#39;b0;
	assign rsoverpop_f[31:1] = &#39;b0;
	wire e4_rs_correct;
	assign e4_rs_correct = 1&#39;b0;
	assign rs_correct = 1&#39;b0;
	assign rs_push = ((((btb_rd_call_f2 &amp; ~btb_rd_ret_f2) &amp; ifu_bp_kill_next_f2) | (rs_overpop_correct &amp; ~rs_underpop_correct)) &amp; ~rs_correct) &amp; ~e4_rs_correct;
	assign rs_pop = ((((btb_rd_ret_f2 &amp; ~btb_rd_call_f2) &amp; ifu_bp_kill_next_f2) | (rs_underpop_correct &amp; ~rs_overpop_correct)) &amp; ~rs_correct) &amp; ~e4_rs_correct;
	assign rs_hold = ((((~rs_push &amp; ~rs_pop) &amp; ~rs_overpop_correct) &amp; ~rs_underpop_correct) &amp; ~rs_correct) &amp; ~e4_rs_correct;
	assign rets_in[31-:31] = ((({31 {rs_overpop_correct &amp; rs_underpop_correct}} &amp; rsoverpop_f[31:1]) | ({31 {rs_push &amp; rs_overpop_correct}} &amp; rsoverpop_f[31:1])) | ({31 {rs_push &amp; ~rs_overpop_correct}} &amp; bp_rs_call_target_f2[31:1])) | ({31 {rs_pop}} &amp; rets_out[62-:31]);
	assign rsenable[0] = ~rs_hold;
	generate
		for (i = 0; i &lt; 4; i = i + 1) begin : retstack
			if (i == 3) begin
				assign rets_in[(i * 31) + 31-:31] = rets_out[((i - 1) * 31) + 31-:31];
				assign rsenable[i] = (rs_push | rs_correct) | e4_rs_correct;
			end
			else if (i &gt; 0) begin
				assign rets_in[(i * 31) + 31-:31] = ({31 {rs_push}} &amp; rets_out[((i - 1) * 31) + 31-:31]) | ({31 {rs_pop}} &amp; rets_out[((i + 1) * 31) + 31-:31]);
				assign rsenable[i] = ((rs_push | rs_pop) | rs_correct) | e4_rs_correct;
			end
			rvdffe #(31) rets_ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(rsenable[i]),
				.din(rets_in[(i * 31) + 31-:31]),
				.dout(rets_out[(i * 31) + 31-:31])
			);
		end
	endgenerate
	assign dec_tlu_error_wb = ((dec_tlu_br0_start_error_wb | dec_tlu_br0_error_wb) | dec_tlu_br1_start_error_wb) | dec_tlu_br1_error_wb;
	assign dec_tlu_all_banks_error_wb = dec_tlu_br0_start_error_wb | (~dec_tlu_br0_error_wb &amp; dec_tlu_br1_start_error_wb);
	assign dec_tlu_error_bank_wb[1:0] = (dec_tlu_br0_error_wb | dec_tlu_br0_start_error_wb ? dec_tlu_br0_bank_wb[1:0] : dec_tlu_br1_bank_wb[1:0]);
	assign btb_error_addr_wb[5:4] = (dec_tlu_br0_error_wb | dec_tlu_br0_start_error_wb ? dec_tlu_br0_addr_wb[5:4] : dec_tlu_br1_addr_wb[5:4]);
	assign dec_tlu_way_wb = (dec_tlu_br0_error_wb | dec_tlu_br0_start_error_wb ? dec_tlu_br0_way_wb : dec_tlu_br1_way_wb);
	assign btb_valid = exu_mp_valid &amp; ~dec_tlu_error_wb;
	assign btb_wr_tag[8:0] = exu_mp_btag[8:0];
	rvbtb_tag_hash rdtagf1(
		.hash(fetch_rd_tag_f1[8:0]),
		.pc({ifc_fetch_addr_f1[31:4], 3&#39;b000})
	);
	rvdff #(9) rdtagf(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(fetch_rd_tag_f1[8:0]),
		.dout(fetch_rd_tag_f2[8:0])
	);
	assign btb_wr_data[25:0] = {btb_wr_tag[8:0], exu_mp_tgt[11:0], exu_mp_pc4, exu_mp_boffset, exu_mp_call | exu_mp_ja, exu_mp_ret | exu_mp_ja, btb_valid};
	assign exu_mp_valid_write = exu_mp_valid &amp; exu_mp_ataken;
	assign btb_wr_en_way0[3:0] = (({4 {(~exu_mp_way &amp; exu_mp_valid_write) &amp; ~dec_tlu_error_wb}} &amp; decode2_4(exu_mp_bank[1:0])) | ({4 {(~dec_tlu_way_wb &amp; dec_tlu_error_wb) &amp; ~dec_tlu_all_banks_error_wb}} &amp; decode2_4(dec_tlu_error_bank_wb[1:0]))) | {4 {~dec_tlu_way_wb &amp; dec_tlu_all_banks_error_wb}};
	assign btb_wr_en_way1[3:0] = (({4 {(exu_mp_way &amp; exu_mp_valid_write) &amp; ~dec_tlu_error_wb}} &amp; decode2_4(exu_mp_bank[1:0])) | ({4 {(dec_tlu_way_wb &amp; dec_tlu_error_wb) &amp; ~dec_tlu_all_banks_error_wb}} &amp; decode2_4(dec_tlu_error_bank_wb[1:0]))) | {4 {dec_tlu_way_wb &amp; dec_tlu_all_banks_error_wb}};
	assign btb_wr_addr[5:4] = (dec_tlu_error_wb ? btb_error_addr_wb[5:4] : exu_mp_addr[5:4]);
	wire [1:0] bht_wr_data0;
	wire [1:0] bht_wr_data1;
	wire [1:0] bht_wr_data2;
	wire [7:0] bht_wr_en0;
	wire [7:0] bht_wr_en1;
	wire [7:0] bht_wr_en2;
	assign middle_of_bank = exu_mp_pc4 ^ exu_mp_boffset;
	function [7:0] decode3_8;
		input reg [2:0] in;
		begin
			decode3_8[7] = (in[2] &amp; in[1]) &amp; in[0];
			decode3_8[6] = (in[2] &amp; in[1]) &amp; ~in[0];
			decode3_8[5] = (in[2] &amp; ~in[1]) &amp; in[0];
			decode3_8[4] = (in[2] &amp; ~in[1]) &amp; ~in[0];
			decode3_8[3] = (~in[2] &amp; in[1]) &amp; in[0];
			decode3_8[2] = (~in[2] &amp; in[1]) &amp; ~in[0];
			decode3_8[1] = (~in[2] &amp; ~in[1]) &amp; in[0];
			decode3_8[0] = (~in[2] &amp; ~in[1]) &amp; ~in[0];
		end
	endfunction
	assign bht_wr_en0[7:0] = {8 {((exu_mp_valid &amp; ~exu_mp_call) &amp; ~exu_mp_ret) &amp; ~exu_mp_ja}} &amp; decode3_8({exu_mp_bank[1:0], middle_of_bank});
	assign bht_wr_en1[7:0] = {8 {dec_tlu_br1_v_wb}} &amp; decode3_8({dec_tlu_br1_bank_wb[1:0], dec_tlu_br1_middle_wb});
	assign bht_wr_en2[7:0] = {8 {dec_tlu_br0_v_wb}} &amp; decode3_8({dec_tlu_br0_bank_wb[1:0], dec_tlu_br0_middle_wb});
	assign bht_wr_data0[1:0] = exu_mp_hist[1:0];
	assign bht_wr_data1[1:0] = dec_tlu_br1_hist_wb[1:0];
	assign bht_wr_data2[1:0] = dec_tlu_br0_hist_wb[1:0];
	wire [7:4] bht_rd_addr_f1;
	wire [7:4] bht_wr_addr0;
	wire [7:4] bht_wr_addr1;
	wire [7:4] bht_wr_addr2;
	wire [7:4] mp_hashed;
	wire [7:4] br0_hashed_wb;
	wire [7:4] br1_hashed_wb;
	wire [7:4] bht_rd_addr_hashed_f1;
	rvbtb_ghr_hash mpghrhs(
		.hashin(exu_mp_addr[5:4]),
		.ghr(exu_mp_eghr[4:0]),
		.hash(mp_hashed[7:4])
	);
	rvbtb_ghr_hash br0ghrhs(
		.hashin(dec_tlu_br0_addr_wb[5:4]),
		.ghr(dec_tlu_br0_fghr_wb[4:0]),
		.hash(br0_hashed_wb[7:4])
	);
	rvbtb_ghr_hash br1ghrhs(
		.hashin(dec_tlu_br1_addr_wb[5:4]),
		.ghr(dec_tlu_br1_fghr_wb[4:0]),
		.hash(br1_hashed_wb[7:4])
	);
	rvbtb_ghr_hash fghrhs(
		.hashin(btb_rd_addr_f1[5:4]),
		.ghr(fghr_ns[4:0]),
		.hash(bht_rd_addr_hashed_f1[7:4])
	);
	assign bht_wr_addr0[7:4] = mp_hashed[7:4];
	assign bht_wr_addr1[7:4] = br1_hashed_wb[7:4];
	assign bht_wr_addr2[7:4] = br0_hashed_wb[7:4];
	assign bht_rd_addr_f1[7:4] = bht_rd_addr_hashed_f1[7:4];
	generate
		for (j = 0; j &lt; LRU_SIZE; j = j + 1) begin : BTB_FLOPS
			rvdffe #(26) btb_bank0_way0(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way0[0]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank0_rd_data_way0_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank1_way0(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way0[1]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank1_rd_data_way0_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank2_way0(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way0[2]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank2_rd_data_way0_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank3_way0(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way0[3]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank3_rd_data_way0_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank0_way1(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way1[0]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank0_rd_data_way1_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank1_way1(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way1[1]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank1_rd_data_way1_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank2_way1(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way1[2]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank2_rd_data_way1_out[j * 26+:26])
			);
			rvdffe #(26) btb_bank3_way1(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en((btb_wr_addr[5:4] == j) &amp; btb_wr_en_way1[3]),
				.din(btb_wr_data[25:0]),
				.dout(btb_bank3_rd_data_way1_out[j * 26+:26])
			);
		end
	endgenerate
	rvdffe #(26) btb_bank0_way0_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank0_rd_data_way0_f2_in[25:0]),
		.dout(btb_bank0_rd_data_way0_f2[25:0])
	);
	rvdffe #(26) btb_bank1_way0_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank1_rd_data_way0_f2_in[25:0]),
		.dout(btb_bank1_rd_data_way0_f2[25:0])
	);
	rvdffe #(26) btb_bank2_way0_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank2_rd_data_way0_f2_in[25:0]),
		.dout(btb_bank2_rd_data_way0_f2[25:0])
	);
	rvdffe #(26) btb_bank3_way0_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank3_rd_data_way0_f2_in[25:0]),
		.dout(btb_bank3_rd_data_way0_f2[25:0])
	);
	rvdffe #(26) btb_bank0_way1_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank0_rd_data_way1_f2_in[25:0]),
		.dout(btb_bank0_rd_data_way1_f2[25:0])
	);
	rvdffe #(26) btb_bank1_way1_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank1_rd_data_way1_f2_in[25:0]),
		.dout(btb_bank1_rd_data_way1_f2[25:0])
	);
	rvdffe #(26) btb_bank2_way1_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank2_rd_data_way1_f2_in[25:0]),
		.dout(btb_bank2_rd_data_way1_f2[25:0])
	);
	rvdffe #(26) btb_bank3_way1_data_out(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din(btb_bank3_rd_data_way1_f2_in[25:0]),
		.dout(btb_bank3_rd_data_way1_f2[25:0])
	);
	function automatic signed [1:0] sv2v_cast_2_signed;
		input reg signed [1:0] inp;
		sv2v_cast_2_signed = inp;
	endfunction
	always @(*) begin : BTB_rd_mux
		btb_bank0_rd_data_way0_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank1_rd_data_way0_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank2_rd_data_way0_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank3_rd_data_way0_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank0_rd_data_way1_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank1_rd_data_way1_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank2_rd_data_way1_f2_in[25:0] = {26 {1&#39;sb0}};
		btb_bank3_rd_data_way1_f2_in[25:0] = {26 {1&#39;sb0}};
		begin : sv2v_autoblock_30
			reg signed [31:0] j;
			for (j = 0; j &lt; LRU_SIZE; j = j + 1)
				if (btb_rd_addr_f1[5:4] == sv2v_cast_2_signed(j)) begin
					btb_bank0_rd_data_way0_f2_in[25:0] = btb_bank0_rd_data_way0_out[j * 26+:26];
					btb_bank1_rd_data_way0_f2_in[25:0] = btb_bank1_rd_data_way0_out[j * 26+:26];
					btb_bank2_rd_data_way0_f2_in[25:0] = btb_bank2_rd_data_way0_out[j * 26+:26];
					btb_bank3_rd_data_way0_f2_in[25:0] = btb_bank3_rd_data_way0_out[j * 26+:26];
					btb_bank0_rd_data_way1_f2_in[25:0] = btb_bank0_rd_data_way1_out[j * 26+:26];
					btb_bank1_rd_data_way1_f2_in[25:0] = btb_bank1_rd_data_way1_out[j * 26+:26];
					btb_bank2_rd_data_way1_f2_in[25:0] = btb_bank2_rd_data_way1_out[j * 26+:26];
					btb_bank3_rd_data_way1_f2_in[25:0] = btb_bank3_rd_data_way1_out[j * 26+:26];
				end
		end
	end
	wire [(((8 * (16 / NUM_BHT_LOOP)) * NUM_BHT_LOOP) * 2) - 1:0] bht_bank_wr_data;
	wire [255:0] bht_bank_rd_data_out;
	reg [1:0] bht_bank0_rd_data_f2_in;
	reg [1:0] bht_bank1_rd_data_f2_in;
	reg [1:0] bht_bank2_rd_data_f2_in;
	reg [1:0] bht_bank3_rd_data_f2_in;
	reg [1:0] bht_bank4_rd_data_f2_in;
	reg [1:0] bht_bank5_rd_data_f2_in;
	reg [1:0] bht_bank6_rd_data_f2_in;
	reg [1:0] bht_bank7_rd_data_f2_in;
	wire [(8 * (16 / NUM_BHT_LOOP)) - 1:0] bht_bank_clken;
	wire [(8 * (16 / NUM_BHT_LOOP)) - 1:0] bht_bank_clk;
	wire [((8 * (16 / NUM_BHT_LOOP)) * NUM_BHT_LOOP) - 1:0] bht_bank_sel;
	generate
		genvar k;
		for (i = 0; i &lt; 8; i = i + 1) begin : BANKS
			for (k = 0; k &lt; (16 / NUM_BHT_LOOP); k = k + 1) begin : BHT_CLK_GROUP
				assign bht_bank_clken[(i * (16 / NUM_BHT_LOOP)) + k] = ((bht_wr_en0[i] &amp; ((bht_wr_addr0[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH)) | (bht_wr_en1[i] &amp; ((bht_wr_addr1[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH))) | (bht_wr_en2[i] &amp; ((bht_wr_addr2[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH));
				rvclkhdr bht_bank_grp_cgc(
					.en(bht_bank_clken[(i * (16 / NUM_BHT_LOOP)) + k]),
					.l1clk(bht_bank_clk[(i * (16 / NUM_BHT_LOOP)) + k]),
					.clk(clk),
					.scan_mode(scan_mode)
				);
				for (j = 0; j &lt; NUM_BHT_LOOP; j = j + 1) begin : BHT_FLOPS
					assign bht_bank_sel[(((i * (16 / NUM_BHT_LOOP)) + k) * NUM_BHT_LOOP) + j] = (((bht_wr_en0[i] &amp; (bht_wr_addr0[NUM_BHT_LOOP_INNER_HI:4] == j)) &amp; ((bht_wr_addr0[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH)) | ((bht_wr_en1[i] &amp; (bht_wr_addr1[NUM_BHT_LOOP_INNER_HI:4] == j)) &amp; ((bht_wr_addr1[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH))) | ((bht_wr_en2[i] &amp; (bht_wr_addr2[NUM_BHT_LOOP_INNER_HI:4] == j)) &amp; ((bht_wr_addr2[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH));
					assign bht_bank_wr_data[((((i * (16 / NUM_BHT_LOOP)) + k) * NUM_BHT_LOOP) + j) * 2+:2] = ((bht_wr_en2[i] &amp; (bht_wr_addr2[NUM_BHT_LOOP_INNER_HI:4] == j)) &amp; ((bht_wr_addr2[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH) ? bht_wr_data2[1:0] : ((bht_wr_en1[i] &amp; (bht_wr_addr1[NUM_BHT_LOOP_INNER_HI:4] == j)) &amp; ((bht_wr_addr1[7:NUM_BHT_LOOP_OUTER_LO] == k) | BHT_NO_ADDR_MATCH) ? bht_wr_data1[1:0] : bht_wr_data0[1:0]));
					rvdffs #(2) bht_bank(
						.rst_l(rst_l),
						.clk(bht_bank_clk[(i * (16 / NUM_BHT_LOOP)) + k]),
						.en(bht_bank_sel[(((i * (16 / NUM_BHT_LOOP)) + k) * NUM_BHT_LOOP) + j]),
						.din(bht_bank_wr_data[((((i * (16 / NUM_BHT_LOOP)) + k) * NUM_BHT_LOOP) + j) * 2+:2]),
						.dout(bht_bank_rd_data_out[((i * 16) + ((16 * k) + j)) * 2+:2])
					);
				end
			end
		end
	endgenerate
	function automatic signed [3:0] sv2v_cast_4_signed;
		input reg signed [3:0] inp;
		sv2v_cast_4_signed = inp;
	endfunction
	always @(*) begin : BHT_rd_mux
		bht_bank0_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank1_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank2_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank3_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank4_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank5_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank6_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		bht_bank7_rd_data_f2_in[1:0] = {2 {1&#39;sb0}};
		begin : sv2v_autoblock_31
			reg signed [31:0] j;
			for (j = 0; j &lt; 16; j = j + 1)
				if (bht_rd_addr_f1[7:4] == sv2v_cast_4_signed(j)) begin
					bht_bank0_rd_data_f2_in[1:0] = bht_bank_rd_data_out[j * 2+:2];
					bht_bank1_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(16 + j) * 2+:2];
					bht_bank2_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(32 + j) * 2+:2];
					bht_bank3_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(48 + j) * 2+:2];
					bht_bank4_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(64 + j) * 2+:2];
					bht_bank5_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(80 + j) * 2+:2];
					bht_bank6_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(96 + j) * 2+:2];
					bht_bank7_rd_data_f2_in[1:0] = bht_bank_rd_data_out[(112 + j) * 2+:2];
				end
		end
	end
	rvdffe #(16) bht_dataoutf(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ifc_fetch_req_f1),
		.din({bht_bank0_rd_data_f2_in[1:0], bht_bank1_rd_data_f2_in[1:0], bht_bank2_rd_data_f2_in[1:0], bht_bank3_rd_data_f2_in[1:0], bht_bank4_rd_data_f2_in[1:0], bht_bank5_rd_data_f2_in[1:0], bht_bank6_rd_data_f2_in[1:0], bht_bank7_rd_data_f2_in[1:0]}),
		.dout({bht_bank0_rd_data_f2[1:0], bht_bank1_rd_data_f2[1:0], bht_bank2_rd_data_f2[1:0], bht_bank3_rd_data_f2[1:0], bht_bank4_rd_data_f2[1:0], bht_bank5_rd_data_f2[1:0], bht_bank6_rd_data_f2[1:0], bht_bank7_rd_data_f2[1:0]})
	);
	function [2:0] newlru;
		input reg [2:0] lru;
		input reg [1:0] used;
		begin
			newlru[2] = (lru[2] &amp; ~used[0]) | (~used[1] &amp; ~used[0]);
			newlru[1] = (~used[1] &amp; ~used[0]) | used[0];
			newlru[0] = (((((~lru[2] &amp; lru[1]) &amp; ~used[1]) &amp; ~used[0]) | ((~lru[1] &amp; ~lru[0]) &amp; used[0])) | ((~lru[2] &amp; lru[0]) &amp; used[0])) | ((lru[0] &amp; ~used[1]) &amp; ~used[0]);
		end
	endfunction
	function [1:0] lru2way;
		input reg [2:0] lru;
		input reg [2:0] v;
		begin
			lru2way[1] = (((((~lru[2] &amp; lru[1]) &amp; ~lru[0]) &amp; v[1]) &amp; v[0]) | (((lru[2] &amp; lru[0]) &amp; v[1]) &amp; v[0])) | ((~v[2] &amp; v[1]) &amp; v[0]);
			lru2way[0] = (((lru[2] &amp; ~lru[0]) &amp; v[2]) &amp; v[0]) | (~v[1] &amp; v[0]);
		end
	endfunction
endmodule
module ifu_ic_mem (
	clk,
	rst_l,
	clk_override,
	dec_tlu_core_ecc_disable,
	ic_rw_addr,
	ic_wr_en,
	ic_rd_en,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ic_premux_data,
	ic_sel_premux_data,
	ic_wr_data,
	ic_rd_data,
	ictag_debug_rd_data,
	ic_debug_wr_data,
	ic_tag_valid,
	ic_rd_hit,
	ic_tag_perr,
	scan_mode
);
	input wire clk;
	input wire rst_l;
	input wire clk_override;
	input wire dec_tlu_core_ecc_disable;
	input wire [31:3] ic_rw_addr;
	input wire [3:0] ic_wr_en;
	input wire ic_rd_en;
	input wire [15:2] ic_debug_addr;
	input wire ic_debug_rd_en;
	input wire ic_debug_wr_en;
	input wire ic_debug_tag_array;
	input wire [3:0] ic_debug_way;
	input wire [127:0] ic_premux_data;
	input wire ic_sel_premux_data;
	input wire [67:0] ic_wr_data;
	output wire [135:0] ic_rd_data;
	output wire [20:0] ictag_debug_rd_data;
	input wire [33:0] ic_debug_wr_data;
	input wire [3:0] ic_tag_valid;
	output wire [3:0] ic_rd_hit;
	output wire ic_tag_perr;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	IC_TAG #(
		.ICACHE_TAG_HIGH(ICACHE_TAG_HIGH),
		.ICACHE_TAG_LOW(ICACHE_TAG_LOW),
		.ICACHE_TAG_DEPTH(ICACHE_TAG_DEPTH)
	) ic_tag_inst(
		.clk(clk),
		.rst_l(rst_l),
		.clk_override(clk_override),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.ic_tag_valid(ic_tag_valid),
		.ic_rd_en(ic_rd_en),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ictag_debug_rd_data(ictag_debug_rd_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ic_rd_hit(ic_rd_hit),
		.ic_tag_perr(ic_tag_perr),
		.scan_mode(scan_mode),
		.ic_wr_en(ic_wr_en[3:0]),
		.ic_debug_addr(ic_debug_addr[ICACHE_TAG_HIGH - 1:2]),
		.ic_rw_addr(ic_rw_addr[31:3])
	);
	IC_DATA #(
		.ICACHE_TAG_HIGH(ICACHE_TAG_HIGH),
		.ICACHE_TAG_LOW(ICACHE_TAG_LOW),
		.ICACHE_IC_DEPTH(ICACHE_IC_DEPTH)
	) ic_data_inst(
		.clk(clk),
		.rst_l(rst_l),
		.clk_override(clk_override),
		.ic_rd_en(ic_rd_en),
		.ic_wr_data(ic_wr_data),
		.ic_rd_data(ic_rd_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ic_premux_data(ic_premux_data),
		.ic_sel_premux_data(ic_sel_premux_data),
		.ic_rd_hit(ic_rd_hit),
		.scan_mode(scan_mode),
		.ic_wr_en(ic_wr_en[3:0]),
		.ic_debug_addr(ic_debug_addr[ICACHE_TAG_HIGH - 1:2]),
		.ic_rw_addr(ic_rw_addr[ICACHE_TAG_HIGH - 1:3])
	);
endmodule
module IC_DATA (
	clk,
	rst_l,
	clk_override,
	ic_rw_addr,
	ic_wr_en,
	ic_rd_en,
	ic_wr_data,
	ic_rd_data,
	ic_debug_wr_data,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ic_premux_data,
	ic_sel_premux_data,
	ic_rd_hit,
	scan_mode
);
	parameter ICACHE_TAG_HIGH = 16;
	parameter ICACHE_TAG_LOW = 6;
	parameter ICACHE_IC_DEPTH = 1024;
	input wire clk;
	input wire rst_l;
	input wire clk_override;
	input wire [ICACHE_TAG_HIGH - 1:3] ic_rw_addr;
	input wire [3:0] ic_wr_en;
	input wire ic_rd_en;
	input wire [67:0] ic_wr_data;
	output wire [135:0] ic_rd_data;
	input wire [33:0] ic_debug_wr_data;
	input wire [ICACHE_TAG_HIGH - 1:2] ic_debug_addr;
	input wire ic_debug_rd_en;
	input wire ic_debug_wr_en;
	input wire ic_debug_tag_array;
	input wire [3:0] ic_debug_way;
	input wire [127:0] ic_premux_data;
	input wire ic_sel_premux_data;
	input wire [3:0] ic_rd_hit;
	input wire scan_mode;
	wire [5:4] ic_rw_addr_ff;
	wire [15:0] ic_b_sb_wren;
	wire ic_debug_sel_sb0;
	wire ic_debug_sel_sb1;
	wire ic_debug_sel_sb2;
	wire ic_debug_sel_sb3;
	wire [543:0] bank_set_dout;
	wire [543:0] wb_dout;
	wire [135:0] ic_sb_wr_data;
	wire [3:0] ic_bank_way_clken;
	wire [3:0] ic_bank_way_clk;
	wire ic_b_rden;
	wire [3:0] ic_debug_rd_way_en;
	wire [3:0] ic_debug_rd_way_en_ff;
	wire [3:0] ic_debug_wr_way_en;
	wire [ICACHE_TAG_HIGH - 1:4] ic_rw_addr_q;
	assign ic_debug_rd_way_en[3:0] = {4 {ic_debug_rd_en &amp; ~ic_debug_tag_array}} &amp; ic_debug_way[3:0];
	assign ic_debug_wr_way_en[3:0] = {4 {ic_debug_wr_en &amp; ~ic_debug_tag_array}} &amp; ic_debug_way[3:0];
	assign ic_b_sb_wren[3-:4] = (ic_wr_en[3:0] &amp; {4 {~ic_rw_addr[3]}}) | (ic_debug_wr_way_en[3:0] &amp; {4 {ic_debug_addr[3:2] == 2&#39;b00}});
	assign ic_b_sb_wren[7-:4] = (ic_wr_en[3:0] &amp; {4 {~ic_rw_addr[3]}}) | (ic_debug_wr_way_en[3:0] &amp; {4 {ic_debug_addr[3:2] == 2&#39;b01}});
	assign ic_b_sb_wren[11-:4] = (ic_wr_en[3:0] &amp; {4 {ic_rw_addr[3]}}) | (ic_debug_wr_way_en[3:0] &amp; {4 {ic_debug_addr[3:2] == 2&#39;b10}});
	assign ic_b_sb_wren[15-:4] = (ic_wr_en[3:0] &amp; {4 {ic_rw_addr[3]}}) | (ic_debug_wr_way_en[3:0] &amp; {4 {ic_debug_addr[3:2] == 2&#39;b11}});
	assign ic_debug_sel_sb0 = ic_debug_addr[3:2] == 2&#39;b00;
	assign ic_debug_sel_sb1 = ic_debug_addr[3:2] == 2&#39;b01;
	assign ic_debug_sel_sb2 = ic_debug_addr[3:2] == 2&#39;b10;
	assign ic_debug_sel_sb3 = ic_debug_addr[3:2] == 2&#39;b11;
	assign ic_sb_wr_data[33-:34] = (ic_debug_sel_sb0 &amp; ic_debug_wr_en ? ic_debug_wr_data[33:0] : ic_wr_data[33:0]);
	assign ic_sb_wr_data[67-:34] = (ic_debug_sel_sb1 &amp; ic_debug_wr_en ? ic_debug_wr_data[33:0] : ic_wr_data[67:34]);
	assign ic_sb_wr_data[101-:34] = (ic_debug_sel_sb2 &amp; ic_debug_wr_en ? ic_debug_wr_data[33:0] : ic_wr_data[33:0]);
	assign ic_sb_wr_data[135-:34] = (ic_debug_sel_sb3 &amp; ic_debug_wr_en ? ic_debug_wr_data[33:0] : ic_wr_data[67:34]);
	assign ic_b_rden = ic_rd_en | ic_debug_rd_en;
	assign ic_bank_way_clken[3:0] = ((({4 {ic_b_rden | clk_override}} | ic_b_sb_wren[3-:4]) | ic_b_sb_wren[7-:4]) | ic_b_sb_wren[11-:4]) | ic_b_sb_wren[15-:4];
	assign ic_rw_addr_q[ICACHE_TAG_HIGH - 1:4] = (ic_debug_rd_en | ic_debug_wr_en ? ic_debug_addr[ICACHE_TAG_HIGH - 1:4] : ic_rw_addr[ICACHE_TAG_HIGH - 1:4]);
	wire ic_debug_rd_en_ff;
	rvdff #(2) adr_ff(
		.clk(clk),
		.rst_l(rst_l),
		.din(ic_rw_addr_q[5:4]),
		.dout(ic_rw_addr_ff[5:4])
	);
	rvdff #(5) debug_rd_wy_ff(
		.clk(clk),
		.rst_l(rst_l),
		.din({ic_debug_rd_way_en[3:0], ic_debug_rd_en}),
		.dout({ic_debug_rd_way_en_ff[3:0], ic_debug_rd_en_ff})
	);
	localparam NUM_WAYS = 4;
	localparam NUM_SUBBANKS = 4;
	generate
		genvar i;
		genvar k;
		for (i = 0; i &lt; NUM_WAYS; i = i + 1) begin : WAYS
			rvoclkhdr bank_way_c1_cgc(
				.en(ic_bank_way_clken[i]),
				.l1clk(ic_bank_way_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			for (k = 0; k &lt; NUM_SUBBANKS; k = k + 1) begin : SUBBANKS
				ram_256x34 ic_bank_sb_way_data(
					.CLK(ic_bank_way_clk[i]),
					.WE(ic_b_sb_wren[(k * 4) + i]),
					.D(ic_sb_wr_data[(k * 34) + 33-:34]),
					.ADR(ic_rw_addr_q[ICACHE_TAG_HIGH - 1:4]),
					.Q(wb_dout[(i * 136) + ((((k + 1) * 34) - 1) &gt;= (k * 34) ? ((k + 1) * 34) - 1 : ((((k + 1) * 34) - 1) + ((((k + 1) * 34) - 1) &gt;= (k * 34) ? ((((k + 1) * 34) - 1) - (k * 34)) + 1 : ((k * 34) - (((k + 1) * 34) - 1)) + 1)) - 1)-:((((k + 1) * 34) - 1) &gt;= (k * 34) ? ((((k + 1) * 34) - 1) - (k * 34)) + 1 : ((k * 34) - (((k + 1) * 34) - 1)) + 1)])
				);
			end
		end
	endgenerate
	wire [3:0] ic_rd_hit_q;
	assign ic_rd_hit_q[3:0] = (ic_debug_rd_en_ff ? ic_debug_rd_way_en_ff[3:0] : ic_rd_hit[3:0]);
	wire [135:0] ic_premux_data_ext;
	wire [543:0] wb_dout_way;
	wire [543:0] wb_dout_way_with_premux;
	assign ic_premux_data_ext[135:0] = {2&#39;b00, ic_premux_data[127:96], 2&#39;b00, ic_premux_data[95:64], 2&#39;b00, ic_premux_data[63:32], 2&#39;b00, ic_premux_data[31:0]};
	assign wb_dout_way[135-:136] = wb_dout[135-:136];
	assign wb_dout_way[271-:136] = wb_dout[271-:136];
	assign wb_dout_way[407-:136] = wb_dout[407-:136];
	assign wb_dout_way[543-:136] = wb_dout[543-:136];
	assign wb_dout_way_with_premux[135-:136] = (ic_sel_premux_data ? ic_premux_data_ext[135:0] : wb_dout_way[135-:136]);
	assign wb_dout_way_with_premux[271-:136] = (ic_sel_premux_data ? ic_premux_data_ext[135:0] : wb_dout_way[271-:136]);
	assign wb_dout_way_with_premux[407-:136] = (ic_sel_premux_data ? ic_premux_data_ext[135:0] : wb_dout_way[407-:136]);
	assign wb_dout_way_with_premux[543-:136] = (ic_sel_premux_data ? ic_premux_data_ext[135:0] : wb_dout_way[543-:136]);
	assign ic_rd_data[135:0] = ((({136 {ic_rd_hit_q[0] | ic_sel_premux_data}} &amp; wb_dout_way_with_premux[135-:136]) | ({136 {ic_rd_hit_q[1] | ic_sel_premux_data}} &amp; wb_dout_way_with_premux[271-:136])) | ({136 {ic_rd_hit_q[2] | ic_sel_premux_data}} &amp; wb_dout_way_with_premux[407-:136])) | ({136 {ic_rd_hit_q[3] | ic_sel_premux_data}} &amp; wb_dout_way_with_premux[543-:136]);
endmodule
module IC_TAG (
	clk,
	rst_l,
	clk_override,
	dec_tlu_core_ecc_disable,
	ic_rw_addr,
	ic_wr_en,
	ic_tag_valid,
	ic_rd_en,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ictag_debug_rd_data,
	ic_debug_wr_data,
	ic_rd_hit,
	ic_tag_perr,
	scan_mode
);
	parameter ICACHE_TAG_HIGH = 16;
	parameter ICACHE_TAG_LOW = 6;
	parameter ICACHE_TAG_DEPTH = 1024;
	input wire clk;
	input wire rst_l;
	input wire clk_override;
	input wire dec_tlu_core_ecc_disable;
	input wire [31:3] ic_rw_addr;
	input wire [3:0] ic_wr_en;
	input wire [3:0] ic_tag_valid;
	input wire ic_rd_en;
	input wire [ICACHE_TAG_HIGH - 1:2] ic_debug_addr;
	input wire ic_debug_rd_en;
	input wire ic_debug_wr_en;
	input wire ic_debug_tag_array;
	input wire [3:0] ic_debug_way;
	output wire [20:0] ictag_debug_rd_data;
	input wire [33:0] ic_debug_wr_data;
	output wire [3:0] ic_rd_hit;
	output wire ic_tag_perr;
	input wire scan_mode;
	wire [83:0] ic_tag_data_raw;
	wire [(32 &gt;= ICACHE_TAG_HIGH ? (4 * (33 - ICACHE_TAG_HIGH)) + (ICACHE_TAG_HIGH - 1) : (4 * (ICACHE_TAG_HIGH - 31)) + 31):(32 &gt;= ICACHE_TAG_HIGH ? ICACHE_TAG_HIGH : 32)] w_tout;
	wire [20:0] ic_tag_wr_data;
	wire [3:0] ic_tag_way_perr;
	wire [3:0] ic_debug_rd_way_en;
	wire [3:0] ic_debug_rd_way_en_ff;
	wire [ICACHE_TAG_HIGH - 1:6] ic_rw_addr_q;
	wire [31:4] ic_rw_addr_ff;
	wire [3:0] ic_tag_wren;
	wire [3:0] ic_tag_wren_q;
	wire [3:0] ic_tag_clk;
	wire [3:0] ic_tag_clken;
	wire [3:0] ic_debug_wr_way_en;
	assign ic_tag_wren[3:0] = ic_wr_en[3:0] &amp; {4 {ic_rw_addr[5:3] == 3&#39;b111}};
	assign ic_tag_clken[3:0] = (({4 {ic_rd_en | clk_override}} | ic_wr_en[3:0]) | ic_debug_wr_way_en[3:0]) | ic_debug_rd_way_en[3:0];
	rvdff #(32 - ICACHE_TAG_HIGH) adr_ff(
		.clk(clk),
		.rst_l(rst_l),
		.din(ic_rw_addr[31:ICACHE_TAG_HIGH]),
		.dout(ic_rw_addr_ff[31:ICACHE_TAG_HIGH])
	);
	localparam TOP_BITS = (21 + ICACHE_TAG_HIGH) - 33;
	localparam NUM_WAYS = 4;
	assign ic_debug_rd_way_en[3:0] = {4 {ic_debug_rd_en &amp; ic_debug_tag_array}} &amp; ic_debug_way[3:0];
	assign ic_debug_wr_way_en[3:0] = {4 {ic_debug_wr_en &amp; ic_debug_tag_array}} &amp; ic_debug_way[3:0];
	assign ic_tag_wren_q[3:0] = ic_tag_wren[3:0] | ic_debug_wr_way_en[3:0];
	generate
		if (ICACHE_TAG_HIGH == 12) begin : SMALLEST
			wire ic_tag_parity;
			rveven_paritygen #(32 - ICACHE_TAG_HIGH) pargen(
				.data_in(ic_rw_addr[31:ICACHE_TAG_HIGH]),
				.parity_out(ic_tag_parity)
			);
			assign ic_tag_wr_data[20:0] = (ic_debug_wr_en &amp; ic_debug_tag_array ? {ic_debug_wr_data[32], ic_debug_wr_data[31:12]} : {ic_tag_parity, ic_rw_addr[31:ICACHE_TAG_HIGH]});
		end
		else begin : OTHERS
			wire ic_tag_parity;
			rveven_paritygen #(32 - ICACHE_TAG_HIGH) pargen(
				.data_in(ic_rw_addr[31:ICACHE_TAG_HIGH]),
				.parity_out(ic_tag_parity)
			);
			assign ic_tag_wr_data[20:0] = (ic_debug_wr_en &amp; ic_debug_tag_array ? {ic_debug_wr_data[32], ic_debug_wr_data[31:12]} : {ic_tag_parity, {TOP_BITS {1&#39;b0}}, ic_rw_addr[31:ICACHE_TAG_HIGH]});
		end
	endgenerate
	assign ic_rw_addr_q[ICACHE_TAG_HIGH - 1:6] = (ic_debug_rd_en | ic_debug_wr_en ? ic_debug_addr[ICACHE_TAG_HIGH - 1:6] : ic_rw_addr[ICACHE_TAG_HIGH - 1:6]);
	rvdff #(4) tag_rd_wy_ff(
		.clk(clk),
		.rst_l(rst_l),
		.din(ic_debug_rd_way_en[3:0]),
		.dout(ic_debug_rd_way_en_ff[3:0])
	);
	generate
		genvar i;
		for (i = 0; i &lt; NUM_WAYS; i = i + 1) begin : WAYS
			rvclkhdr ic_tag_c1_cgc(
				.en(ic_tag_clken[i]),
				.l1clk(ic_tag_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			if (ICACHE_TAG_DEPTH == 64) begin : ICACHE_SZ_16
				ram_64x21 ic_way_tag(
					.CLK(ic_tag_clk[i]),
					.WE(ic_tag_wren_q[i]),
					.D(ic_tag_wr_data[20:0]),
					.ADR(ic_rw_addr_q[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW]),
					.Q(ic_tag_data_raw[(i * 21) + 20-:21])
				);
				assign w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)] = ic_tag_data_raw[(i * 21) + ((31 - ICACHE_TAG_HIGH) &gt;= 0 ? 31 - ICACHE_TAG_HIGH : ((31 - ICACHE_TAG_HIGH) + ((31 - ICACHE_TAG_HIGH) &gt;= 0 ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:((31 - ICACHE_TAG_HIGH) &gt;= 0 ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)];
				assign w_tout[(i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? 32 : ICACHE_TAG_HIGH)] = ic_tag_data_raw[(i * 21) + 20];
				rveven_paritycheck #(32 - ICACHE_TAG_HIGH) parcheck(
					.data_in(w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)]),
					.parity_in(w_tout[(i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? 32 : ICACHE_TAG_HIGH)]),
					.parity_err(ic_tag_way_perr[i])
				);
			end
			else begin : tag_not_64
				ram_64x21 ic_way_tag(
					.CLK(ic_tag_clk[i]),
					.WE(ic_tag_wren_q[i]),
					.D(ic_tag_wr_data[20:0]),
					.ADR(ic_rw_addr_q[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW]),
					.Q(ic_tag_data_raw[(i * 21) + 20-:21])
				);
				assign w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)] = ic_tag_data_raw[(i * 21) + ((31 - ICACHE_TAG_HIGH) &gt;= 0 ? 31 - ICACHE_TAG_HIGH : ((31 - ICACHE_TAG_HIGH) + ((31 - ICACHE_TAG_HIGH) &gt;= 0 ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:((31 - ICACHE_TAG_HIGH) &gt;= 0 ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)];
				assign w_tout[(i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? 32 : ICACHE_TAG_HIGH)] = ic_tag_data_raw[(i * 21) + 20];
				rveven_paritycheck #(32 - ICACHE_TAG_HIGH) parcheck(
					.data_in(w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)]),
					.parity_in(w_tout[(i * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? 32 : ICACHE_TAG_HIGH)]),
					.parity_err(ic_tag_way_perr[i])
				);
			end
		end
	endgenerate
	assign ictag_debug_rd_data[20:0] = ((({21 {ic_debug_rd_way_en_ff[0]}} &amp; ic_tag_data_raw[0+:21]) | ({21 {ic_debug_rd_way_en_ff[1]}} &amp; ic_tag_data_raw[21+:21])) | ({21 {ic_debug_rd_way_en_ff[2]}} &amp; ic_tag_data_raw[42+:21])) | ({21 {ic_debug_rd_way_en_ff[3]}} &amp; ic_tag_data_raw[63+:21]);
	assign ic_rd_hit[0] = (w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : ((32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)] == ic_rw_addr_ff[31:ICACHE_TAG_HIGH]) &amp; ic_tag_valid[0];
	assign ic_rd_hit[1] = (w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)] == ic_rw_addr_ff[31:ICACHE_TAG_HIGH]) &amp; ic_tag_valid[1];
	assign ic_rd_hit[2] = (w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (2 * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((2 * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)] == ic_rw_addr_ff[31:ICACHE_TAG_HIGH]) &amp; ic_tag_valid[2];
	assign ic_rd_hit[3] = (w_tout[(32 &gt;= ICACHE_TAG_HIGH ? (3 * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32)) : (((3 * (32 &gt;= ICACHE_TAG_HIGH ? 33 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 31)) + (32 &gt;= ICACHE_TAG_HIGH ? (31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) : ICACHE_TAG_HIGH - ((31 &gt;= ICACHE_TAG_HIGH ? 31 : (31 + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1) - 32))) + (31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)) - 1)-:(31 &gt;= ICACHE_TAG_HIGH ? 32 - ICACHE_TAG_HIGH : ICACHE_TAG_HIGH - 30)] == ic_rw_addr_ff[31:ICACHE_TAG_HIGH]) &amp; ic_tag_valid[3];
	assign ic_tag_perr = |(ic_tag_way_perr[3:0] &amp; ic_tag_valid[3:0]);
endmodule
module ifu_mem_ctl (
	clk,
	free_clk,
	active_clk,
	rst_l,
	exu_flush_final,
	dec_tlu_flush_err_wb,
	fetch_addr_f1,
	ifc_fetch_uncacheable_f1,
	ifc_fetch_req_f1,
	ifc_fetch_req_f1_raw,
	ifc_iccm_access_f1,
	ifc_region_acc_fault_f1,
	ifc_dma_access_ok,
	dec_tlu_fence_i_wb,
	ifu_icache_error_index,
	ifu_icache_error_val,
	ifu_icache_sb_error_val,
	ifu_bp_inst_mask_f2,
	ifu_miss_state_idle,
	ifu_ic_mb_empty,
	ic_dma_active,
	ic_write_stall,
	ifu_pmu_ic_miss,
	ifu_pmu_ic_hit,
	ifu_pmu_bus_error,
	ifu_pmu_bus_busy,
	ifu_pmu_bus_trxn,
	ifu_axi_awvalid,
	ifu_axi_awready,
	ifu_axi_awid,
	ifu_axi_awaddr,
	ifu_axi_awregion,
	ifu_axi_awlen,
	ifu_axi_awsize,
	ifu_axi_awburst,
	ifu_axi_awlock,
	ifu_axi_awcache,
	ifu_axi_awprot,
	ifu_axi_awqos,
	ifu_axi_wvalid,
	ifu_axi_wready,
	ifu_axi_wdata,
	ifu_axi_wstrb,
	ifu_axi_wlast,
	ifu_axi_bvalid,
	ifu_axi_bready,
	ifu_axi_bresp,
	ifu_axi_bid,
	ifu_axi_arvalid,
	ifu_axi_arready,
	ifu_axi_arid,
	ifu_axi_araddr,
	ifu_axi_arregion,
	ifu_axi_arlen,
	ifu_axi_arsize,
	ifu_axi_arburst,
	ifu_axi_arlock,
	ifu_axi_arcache,
	ifu_axi_arprot,
	ifu_axi_arqos,
	ifu_axi_rvalid,
	ifu_axi_rready,
	ifu_axi_rid,
	ifu_axi_rdata,
	ifu_axi_rresp,
	ifu_axi_rlast,
	ifu_bus_clk_en,
	dma_iccm_req,
	dma_mem_addr,
	dma_mem_sz,
	dma_mem_write,
	dma_mem_wdata,
	iccm_dma_ecc_error,
	iccm_dma_rvalid,
	iccm_dma_rdata,
	iccm_ready,
	ic_rw_addr,
	ic_wr_en,
	ic_rd_en,
	ic_wr_data,
	ic_rd_data,
	ictag_debug_rd_data,
	ic_debug_wr_data,
	ifu_ic_debug_rd_data,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ic_tag_valid,
	ic_rd_hit,
	ic_tag_perr,
	ic_hit_f2,
	ic_crit_wd_rdy,
	ic_access_fault_f2,
	ic_rd_parity_final_err,
	iccm_rd_ecc_single_err,
	iccm_rd_ecc_double_err,
	iccm_dma_sb_error,
	ic_fetch_val_f2,
	ic_data_f2,
	ic_error_f2,
	ifu_icache_fetch_f2,
	ic_premux_data,
	ic_sel_premux_data,
	dec_tlu_ic_diag_pkt,
	dec_tlu_core_ecc_disable,
	ifu_ic_debug_rd_data_valid,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire free_clk;
	input wire active_clk;
	input wire rst_l;
	input wire exu_flush_final;
	input wire dec_tlu_flush_err_wb;
	input wire [31:1] fetch_addr_f1;
	input wire ifc_fetch_uncacheable_f1;
	input wire ifc_fetch_req_f1;
	input wire ifc_fetch_req_f1_raw;
	input wire ifc_iccm_access_f1;
	input wire ifc_region_acc_fault_f1;
	input wire ifc_dma_access_ok;
	input wire dec_tlu_fence_i_wb;
	input wire [16:6] ifu_icache_error_index;
	input wire ifu_icache_error_val;
	input wire ifu_icache_sb_error_val;
	input wire [7:1] ifu_bp_inst_mask_f2;
	output wire ifu_miss_state_idle;
	output wire ifu_ic_mb_empty;
	output wire ic_dma_active;
	output wire ic_write_stall;
	output wire ifu_pmu_ic_miss;
	output wire ifu_pmu_ic_hit;
	output wire ifu_pmu_bus_error;
	output wire ifu_pmu_bus_busy;
	output wire ifu_pmu_bus_trxn;
	output wire ifu_axi_awvalid;
	input wire ifu_axi_awready;
	output wire [2:0] ifu_axi_awid;
	output wire [31:0] ifu_axi_awaddr;
	output wire [3:0] ifu_axi_awregion;
	output wire [7:0] ifu_axi_awlen;
	output wire [2:0] ifu_axi_awsize;
	output wire [1:0] ifu_axi_awburst;
	output wire ifu_axi_awlock;
	output wire [3:0] ifu_axi_awcache;
	output wire [2:0] ifu_axi_awprot;
	output wire [3:0] ifu_axi_awqos;
	output wire ifu_axi_wvalid;
	input wire ifu_axi_wready;
	output wire [63:0] ifu_axi_wdata;
	output wire [7:0] ifu_axi_wstrb;
	output wire ifu_axi_wlast;
	input wire ifu_axi_bvalid;
	output wire ifu_axi_bready;
	input wire [1:0] ifu_axi_bresp;
	input wire [2:0] ifu_axi_bid;
	output wire ifu_axi_arvalid;
	input wire ifu_axi_arready;
	output wire [2:0] ifu_axi_arid;
	output wire [31:0] ifu_axi_araddr;
	output wire [3:0] ifu_axi_arregion;
	output wire [7:0] ifu_axi_arlen;
	output wire [2:0] ifu_axi_arsize;
	output wire [1:0] ifu_axi_arburst;
	output wire ifu_axi_arlock;
	output wire [3:0] ifu_axi_arcache;
	output wire [2:0] ifu_axi_arprot;
	output wire [3:0] ifu_axi_arqos;
	input wire ifu_axi_rvalid;
	output wire ifu_axi_rready;
	input wire [2:0] ifu_axi_rid;
	input wire [63:0] ifu_axi_rdata;
	input wire [1:0] ifu_axi_rresp;
	input wire ifu_axi_rlast;
	input wire ifu_bus_clk_en;
	input wire dma_iccm_req;
	input wire [31:0] dma_mem_addr;
	input wire [2:0] dma_mem_sz;
	input wire dma_mem_write;
	input wire [63:0] dma_mem_wdata;
	output wire iccm_dma_ecc_error;
	output wire iccm_dma_rvalid;
	output wire [63:0] iccm_dma_rdata;
	output wire iccm_ready;
	output wire [31:3] ic_rw_addr;
	output wire [3:0] ic_wr_en;
	output wire ic_rd_en;
	output wire [67:0] ic_wr_data;
	input wire [135:0] ic_rd_data;
	input wire [20:0] ictag_debug_rd_data;
	output wire [33:0] ic_debug_wr_data;
	output wire [33:0] ifu_ic_debug_rd_data;
	output wire [15:2] ic_debug_addr;
	output wire ic_debug_rd_en;
	output wire ic_debug_wr_en;
	output wire ic_debug_tag_array;
	output wire [3:0] ic_debug_way;
	output wire [3:0] ic_tag_valid;
	input wire [3:0] ic_rd_hit;
	input wire ic_tag_perr;
	output wire ic_hit_f2;
	output wire ic_crit_wd_rdy;
	output wire ic_access_fault_f2;
	output wire ic_rd_parity_final_err;
	output wire iccm_rd_ecc_single_err;
	output wire iccm_rd_ecc_double_err;
	output wire iccm_dma_sb_error;
	output wire [7:0] ic_fetch_val_f2;
	output wire [127:0] ic_data_f2;
	output wire [7:0] ic_error_f2;
	output wire ifu_icache_fetch_f2;
	output wire [127:0] ic_premux_data;
	output wire ic_sel_premux_data;
	input wire [52:0] dec_tlu_ic_diag_pkt;
	input wire dec_tlu_core_ecc_disable;
	output wire ifu_ic_debug_rd_data_valid;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam NUM_OF_BEATS = 8;
	wire [31:3] ifu_ic_req_addr_f2;
	wire uncacheable_miss_in;
	wire uncacheable_miss_ff;
	wire ifu_wr_en_new;
	wire ifu_wr_en_new_q;
	wire [63:0] ifu_wr_data_new;
	wire axi_ifu_wr_en_new;
	wire axi_ifu_wr_en_new_q;
	wire axi_ifu_wr_en_new_wo_err;
	wire [63:0] axi_ifu_wr_data_new;
	wire [3:0] axi_ic_wr_en;
	wire reset_tag_valid_for_miss;
	reg [2:0] way_status;
	wire [2:0] way_status_mb_in;
	wire [2:0] way_status_rep_new;
	wire [2:0] way_status_mb_ff;
	wire [2:0] way_status_new;
	wire [2:0] way_status_hit_new;
	wire [2:0] way_status_new_w_debug;
	wire [3:0] tagv_mb_in;
	wire [3:0] tagv_mb_ff;
	wire ifu_wr_data_comb_err;
	wire ifu_wr_data_error;
	wire ifu_byp_data_err;
	wire ifu_wr_cumulative_err_data;
	wire ifu_wr_cumulative_err;
	wire ifu_wr_data_comb_err_ff;
	wire write_even_beat;
	wire ifc_dma_access_q_ok;
	wire ifc_iccm_access_f2;
	wire ifc_region_acc_fault_f2;
	wire ifc_bus_acc_fault_f2;
	wire ic_act_miss_f2;
	wire ic_miss_under_miss_f2;
	wire ic_act_hit_f2;
	wire miss_pending;
	wire [31:1] imb_in;
	wire [31:1] imb_ff;
	wire flush_final_f2;
	wire ifc_fetch_req_f2;
	wire ifc_fetch_req_f2_raw;
	wire fetch_req_f2_qual;
	wire ifc_fetch_req_qual_f1;
	wire [3:0] replace_way_mb_any;
	wire last_beat;
	wire reset_beat_cnt;
	wire [2:0] req_addr_count;
	wire [5:3] ic_req_addr_bits_5_3;
	wire [5:3] ic_wr_addr_bits_5_3;
	wire [31:1] ifu_fetch_addr_int_f2;
	wire [31:1] ifu_ic_rw_int_addr;
	wire ic_crit_wd_rdy_in;
	wire crit_wd_byp_ok_ff;
	wire ic_crit_wd_rdy_ff;
	wire ic_byp_hit_f2;
	wire ic_valid;
	wire ic_valid_ff;
	wire reset_all_tags;
	wire ic_valid_w_debug;
	wire [3:0] ifu_tag_wren;
	wire [3:0] ifu_tag_wren_ff;
	wire [3:0] ic_debug_tag_wr_en;
	wire [3:0] ifu_tag_wren_w_debug;
	wire [3:0] ic_debug_way_ff;
	wire ic_debug_rd_en_ff;
	wire write_bypass_data;
	wire fetch_f1_f2_c1_clken;
	wire fetch_f1_f2_c1_clk;
	wire debug_c1_clken;
	wire debug_c1_clk;
	wire reset_ic_in;
	wire reset_ic_ff;
	wire [3:1] vaddr_f2;
	wire [31:1] ifu_status_wr_addr;
	wire sel_fetch_u_miss;
	wire sel_fetch_u_miss_ff;
	wire sel_mb_addr;
	wire sel_mb_addr_ff;
	wire [127:0] ic_final_data;
	wire [ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] ifu_ic_rw_int_addr_ff;
	wire [ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] ifu_status_wr_addr_ff;
	wire [ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] ifu_ic_rw_int_addr_w_debug;
	wire [ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] ifu_status_wr_addr_w_debug;
	wire [2:0] way_status_new_ff;
	wire way_status_wr_en_ff;
	wire [(ICACHE_TAG_DEPTH * 3) - 1:0] way_status_out;
	wire [1:0] ic_debug_way_enc;
	wire [127:0] ic_byp_data_only;
	wire [127:0] ic_rd_data_only;
	wire [2:0] ifu_axi_rid_ff;
	wire fetch_req_icache_f2;
	wire fetch_req_iccm_f2;
	wire ic_iccm_hit_f2;
	wire fetch_uncacheable_ff;
	wire way_status_wr_en;
	wire sel_byp_data;
	wire sel_ic_data;
	wire sel_iccm_data;
	wire ic_rd_parity_final_err_ff;
	wire ic_act_miss_f2_delayed;
	wire axi_ifu_wr_data_error;
	wire way_status_wr_en_w_debug;
	wire ic_debug_tag_val_rd_out;
	wire ifu_pmu_ic_miss_in;
	wire ifu_pmu_ic_hit_in;
	wire ifu_pmu_bus_error_in;
	wire ifu_pmu_bus_trxn_in;
	wire ifu_pmu_bus_busy_in;
	wire ic_debug_ict_array_sel_in;
	wire ic_debug_ict_array_sel_ff;
	wire debug_data_clk;
	wire debug_data_clken;
	wire ifc_region_acc_fault_final_f1;
	wire ifc_region_acc_fault_memory;
	wire ifc_region_acc_okay;
	wire [3:0] ic_wr_parity;
	assign ifu_axi_awvalid = 1&#39;sb0;
	assign ifu_axi_awid[2:0] = {3 {1&#39;sb0}};
	assign ifu_axi_awaddr[31:0] = {32 {1&#39;sb0}};
	assign ifu_axi_awsize[2:0] = {3 {1&#39;sb0}};
	assign ifu_axi_awprot[2:0] = {3 {1&#39;sb0}};
	assign ifu_axi_awcache[3:0] = {4 {1&#39;sb0}};
	assign ifu_axi_awregion[3:0] = {4 {1&#39;sb0}};
	assign ifu_axi_awlen[7:0] = {8 {1&#39;sb0}};
	assign ifu_axi_awburst[1:0] = {2 {1&#39;sb0}};
	assign ifu_axi_awqos[3:0] = {4 {1&#39;sb0}};
	assign ifu_axi_awlock = 1&#39;sb0;
	assign ifu_axi_wvalid = 1&#39;sb0;
	assign ifu_axi_wdata[63:0] = {64 {1&#39;sb0}};
	assign ifu_axi_wstrb[7:0] = {8 {1&#39;sb0}};
	assign ifu_axi_wlast = 1&#39;sb1;
	assign ifu_axi_bready = 1&#39;sb1;
	assign fetch_f1_f2_c1_clken = ((ifc_fetch_req_f1_raw | ifc_fetch_req_f2) | miss_pending) | exu_flush_final;
	assign debug_c1_clken = ic_debug_rd_en | ic_debug_wr_en;
	rvclkhdr fetch_f1_f2_c1_cgc(
		.en(fetch_f1_f2_c1_clken),
		.l1clk(fetch_f1_f2_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr debug_c1_cgc(
		.en(debug_c1_clken),
		.l1clk(debug_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	wire [ICCM_BITS - 1:2] iccm_ecc_corr_index_ff;
	wire [38:0] iccm_ecc_corr_data_ff;
	wire iccm_ecc_write_status;
	wire iccm_correct_ecc;
	wire iccm_rd_ecc_single_err_ff;
	reg perr_state_en;
	wire [7:0] fetch_mask;
	wire [7:0] ic_fetch_mem_val;
	wire [7:0] bp_mask;
	wire [7:0] ic_bp_mem_mask;
	wire [7:0] ic_fetch_val_mem_f2;
	assign iccm_dma_sb_error = iccm_rd_ecc_single_err &amp; ic_dma_active;
	wire [2:0] perr_state;
	reg [2:0] perr_nxtstate;
	localparam [2:0] DMA_SB_ERR = 3&#39;b100;
	assign ic_dma_active = iccm_correct_ecc | (perr_state == DMA_SB_ERR);
	reg miss_state_en;
	wire [2:0] miss_state;
	reg [2:0] miss_nxtstate;
	localparam [2:0] CRIT_BYP_OK = 3&#39;b001;
	localparam [2:0] CRIT_WRD_RDY = 3&#39;b100;
	localparam [2:0] HIT_U_MISS = 3&#39;b010;
	localparam [2:0] IDLE = 3&#39;b000;
	localparam [2:0] MISS_WAIT = 3&#39;b011;
	localparam [2:0] SCND_MISS = 3&#39;b101;
	always @(*) begin : MISS_SM
		miss_nxtstate = IDLE;
		miss_state_en = 1&#39;b0;
		case (miss_state)
			IDLE: begin : idle
				miss_nxtstate = (ic_act_miss_f2 &amp; ~exu_flush_final ? CRIT_BYP_OK : HIT_U_MISS);
				miss_state_en = ic_act_miss_f2;
			end
			CRIT_BYP_OK: begin : crit_byp_ok
				miss_nxtstate = (((ic_byp_hit_f2 &amp; ~exu_flush_final) &amp; ~(ifu_wr_en_new &amp; last_beat)) &amp; ~uncacheable_miss_ff ? MISS_WAIT : (ic_byp_hit_f2 &amp; uncacheable_miss_ff ? IDLE : (((~ic_byp_hit_f2 &amp; ~exu_flush_final) &amp; (ifu_wr_en_new &amp; last_beat)) &amp; uncacheable_miss_ff ? CRIT_WRD_RDY : ((ifu_wr_en_new &amp; last_beat) &amp; ~uncacheable_miss_ff ? IDLE : (exu_flush_final &amp; ~(ifu_wr_en_new &amp; last_beat) ? HIT_U_MISS : IDLE)))));
				miss_state_en = (exu_flush_final | ic_byp_hit_f2) | (ifu_wr_en_new &amp; last_beat);
			end
			CRIT_WRD_RDY: begin : crit_wrd_rdy
				miss_nxtstate = IDLE;
				miss_state_en = (exu_flush_final | flush_final_f2) | ic_byp_hit_f2;
			end
			MISS_WAIT: begin : miss_wait
				miss_nxtstate = (exu_flush_final &amp; ~(ifu_wr_en_new &amp; last_beat) ? HIT_U_MISS : IDLE);
				miss_state_en = exu_flush_final | (ifu_wr_en_new &amp; last_beat);
			end
			HIT_U_MISS: begin : hit_u_miss
				miss_nxtstate = (ic_miss_under_miss_f2 &amp; ~(ifu_wr_en_new &amp; last_beat) ? SCND_MISS : IDLE);
				miss_state_en = (ifu_wr_en_new &amp; last_beat) | ic_miss_under_miss_f2;
			end
			SCND_MISS: begin : scnd_miss
				miss_nxtstate = IDLE;
				miss_state_en = ifu_wr_en_new &amp; last_beat;
			end
			default: begin : def_case
				miss_nxtstate = IDLE;
				miss_state_en = 1&#39;b0;
			end
		endcase
	end
	rvdffs #(3) miss_state_ff(
		.clk(free_clk),
		.din(miss_nxtstate),
		.dout(miss_state),
		.en(miss_state_en),
		.rst_l(rst_l)
	);
	wire sel_hold_imb;
	assign miss_pending = miss_state != IDLE;
	assign crit_wd_byp_ok_ff = (miss_state == CRIT_BYP_OK) | ((miss_state == CRIT_WRD_RDY) &amp; ~flush_final_f2);
	assign sel_hold_imb = (((miss_pending &amp; ~(ifu_wr_en_new &amp; last_beat)) &amp; ~((miss_state == CRIT_WRD_RDY) &amp; exu_flush_final)) | ic_act_miss_f2) | (miss_pending &amp; (miss_nxtstate == CRIT_WRD_RDY));
	assign ic_req_addr_bits_5_3[5:3] = req_addr_count[2:0];
	assign ic_wr_addr_bits_5_3[5:3] = ifu_axi_rid_ff[2:0];
	assign fetch_req_icache_f2 = (ifc_fetch_req_f2 &amp; ~ifc_iccm_access_f2) &amp; ~ifc_region_acc_fault_f2;
	assign fetch_req_iccm_f2 = ifc_fetch_req_f2 &amp; ifc_iccm_access_f2;
	assign ic_iccm_hit_f2 = fetch_req_iccm_f2 &amp; (~miss_pending | (miss_state == HIT_U_MISS));
	assign ic_byp_hit_f2 = (ic_crit_wd_rdy &amp; fetch_req_icache_f2) &amp; miss_pending;
	assign ic_act_hit_f2 = (((|ic_rd_hit[3:0] &amp; fetch_req_icache_f2) &amp; ~reset_all_tags) &amp; (~miss_pending | (miss_state == HIT_U_MISS))) &amp; ~sel_mb_addr_ff;
	assign ic_act_miss_f2 = (((~(|ic_rd_hit[3:0]) | reset_all_tags) &amp; fetch_req_icache_f2) &amp; ~miss_pending) &amp; ~ifc_region_acc_fault_f2;
	assign ic_miss_under_miss_f2 = ((~(|ic_rd_hit[3:0]) | reset_all_tags) &amp; fetch_req_icache_f2) &amp; (miss_state == HIT_U_MISS);
	assign ic_hit_f2 = ((ic_act_hit_f2 | ic_byp_hit_f2) | ic_iccm_hit_f2) | (ifc_region_acc_fault_f2 &amp; ifc_fetch_req_f2);
	assign uncacheable_miss_in = (sel_hold_imb ? uncacheable_miss_ff : ifc_fetch_uncacheable_f1);
	assign imb_in[31:1] = (sel_hold_imb ? imb_ff[31:1] : fetch_addr_f1[31:1]);
	assign way_status_mb_in[2:0] = (miss_pending ? way_status_mb_ff[2:0] : way_status[2:0]);
	assign tagv_mb_in[3:0] = (miss_pending ? tagv_mb_ff[3:0] : ic_tag_valid[3:0]);
	assign reset_ic_in = miss_pending &amp; (reset_all_tags | reset_ic_ff);
	rvdff #(1) reset_ic_f(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(reset_ic_in),
		.dout(reset_ic_ff)
	);
	rvdff #(1) uncache_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(ifc_fetch_uncacheable_f1),
		.dout(fetch_uncacheable_ff)
	);
	rvdffe #(31) ifu_fetch_addr_f2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(fetch_f1_f2_c1_clken),
		.din(fetch_addr_f1[31:1]),
		.dout(ifu_fetch_addr_int_f2[31:1])
	);
	assign vaddr_f2[3:1] = ifu_fetch_addr_int_f2[3:1];
	rvdff #(1) unc_miss_ff(
		.rst_l(rst_l),
		.clk(fetch_f1_f2_c1_clk),
		.din(uncacheable_miss_in),
		.dout(uncacheable_miss_ff)
	);
	rvdffe #(31) imb_f2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(fetch_f1_f2_c1_clken),
		.din(imb_in[31:1]),
		.dout(imb_ff[31:1])
	);
	rvdff #(3) mb_rep_wayf2_ff(
		.rst_l(rst_l),
		.clk(fetch_f1_f2_c1_clk),
		.din(way_status_mb_in[2:0]),
		.dout(way_status_mb_ff[2:0])
	);
	rvdff #(4) mb_tagv_ff(
		.rst_l(rst_l),
		.clk(fetch_f1_f2_c1_clk),
		.din(tagv_mb_in[3:0]),
		.dout(tagv_mb_ff[3:0])
	);
	assign ifc_fetch_req_qual_f1 = ifc_fetch_req_f1 &amp; ~((miss_state == CRIT_WRD_RDY) &amp; flush_final_f2);
	rvdff #(1) fetch_req_f2_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(ifc_fetch_req_qual_f1),
		.dout(ifc_fetch_req_f2_raw)
	);
	assign ifc_fetch_req_f2 = ifc_fetch_req_f2_raw &amp; ~exu_flush_final;
	rvdff #(1) ifu_iccm_acc_ff(
		.rst_l(rst_l),
		.clk(fetch_f1_f2_c1_clk),
		.din(ifc_iccm_access_f1),
		.dout(ifc_iccm_access_f2)
	);
	rvdff #(1) ifu_iccm_reg_acc_ff(
		.rst_l(rst_l),
		.clk(fetch_f1_f2_c1_clk),
		.din(ifc_region_acc_fault_final_f1),
		.dout(ifc_region_acc_fault_f2)
	);
	assign ifu_ic_req_addr_f2[31:3] = {imb_ff[31:6], ic_req_addr_bits_5_3[5:3]};
	assign ifu_ic_mb_empty = ((miss_state == HIT_U_MISS) &amp; ~(ifu_wr_en_new &amp; last_beat)) | ~miss_pending;
	assign ifu_miss_state_idle = miss_state == IDLE;
	assign replace_way_mb_any[3] = ((way_status_mb_ff[2] &amp; way_status_mb_ff[0]) &amp; &amp;tagv_mb_ff[3:0]) | (((~tagv_mb_ff[3] &amp; tagv_mb_ff[2]) &amp; tagv_mb_ff[1]) &amp; tagv_mb_ff[0]);
	assign replace_way_mb_any[2] = ((~way_status_mb_ff[2] &amp; way_status_mb_ff[0]) &amp; &amp;tagv_mb_ff[3:0]) | ((~tagv_mb_ff[2] &amp; tagv_mb_ff[1]) &amp; tagv_mb_ff[0]);
	assign replace_way_mb_any[1] = ((way_status_mb_ff[1] &amp; ~way_status_mb_ff[0]) &amp; &amp;tagv_mb_ff[3:0]) | (~tagv_mb_ff[1] &amp; tagv_mb_ff[0]);
	assign replace_way_mb_any[0] = ((~way_status_mb_ff[1] &amp; ~way_status_mb_ff[0]) &amp; &amp;tagv_mb_ff[3:0]) | ~tagv_mb_ff[0];
	assign way_status_hit_new[2:0] = ((({3 {ic_rd_hit[0]}} &amp; {way_status[2], 1&#39;b1, 1&#39;b1}) | ({3 {ic_rd_hit[1]}} &amp; {way_status[2], 1&#39;b0, 1&#39;b1})) | ({3 {ic_rd_hit[2]}} &amp; {1&#39;b1, way_status[1], 1&#39;b0})) | ({3 {ic_rd_hit[3]}} &amp; {1&#39;b0, way_status[1], 1&#39;b0});
	assign way_status_rep_new[2:0] = ((({3 {replace_way_mb_any[0]}} &amp; {way_status_mb_ff[2], 1&#39;b1, 1&#39;b1}) | ({3 {replace_way_mb_any[1]}} &amp; {way_status_mb_ff[2], 1&#39;b0, 1&#39;b1})) | ({3 {replace_way_mb_any[2]}} &amp; {1&#39;b1, way_status_mb_ff[1], 1&#39;b0})) | ({3 {replace_way_mb_any[3]}} &amp; {1&#39;b0, way_status_mb_ff[1], 1&#39;b0});
	assign way_status_new[2:0] = (ifu_wr_en_new_q ? way_status_rep_new[2:0] : way_status_hit_new[2:0]);
	assign way_status_wr_en = ifu_wr_en_new_q | ic_act_hit_f2;
	assign sel_fetch_u_miss = (miss_state == HIT_U_MISS) &amp; ifc_fetch_req_f1;
	rvdff #(1) sel_f_u_m_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(sel_fetch_u_miss),
		.dout(sel_fetch_u_miss_ff)
	);
	assign sel_mb_addr = (miss_pending &amp; ifu_wr_en_new) | reset_tag_valid_for_miss;
	assign ifu_ic_rw_int_addr[31:1] = ({31 {sel_mb_addr}} &amp; {imb_ff[31:6], ic_wr_addr_bits_5_3[5:3], imb_ff[2:1]}) | ({31 {~sel_mb_addr}} &amp; fetch_addr_f1[31:1]);
	assign ifu_status_wr_addr[31:1] = ({31 {sel_mb_addr}} &amp; {imb_ff[31:6], ic_wr_addr_bits_5_3[5:3], imb_ff[2:1]}) | ({31 {~sel_mb_addr}} &amp; ifu_fetch_addr_int_f2[31:1]);
	rvdff #(1) sel_mb_addr_flop(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(sel_mb_addr),
		.dout(sel_mb_addr_ff)
	);
	assign ic_rw_addr[31:3] = ifu_ic_rw_int_addr[31:3];
	genvar i;
	generate
		for (i = 0; i &lt; 4; i = i + 1) begin : DATA_PGEN
			rveven_paritygen #(16) parlo(
				.data_in(ifu_wr_data_new[(16 * i) + 15:16 * i]),
				.parity_out(ic_wr_parity[i])
			);
		end
	endgenerate
	assign ifu_wr_data_comb_err = ifu_wr_data_error;
	assign ifu_wr_cumulative_err = (ifu_wr_data_comb_err | ifu_wr_data_comb_err_ff) &amp; ~reset_beat_cnt;
	assign ifu_wr_cumulative_err_data = ifu_wr_data_comb_err | ifu_wr_data_comb_err_ff;
	rvdff #(1) cumul_err_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_wr_cumulative_err),
		.dout(ifu_wr_data_comb_err_ff)
	);
	assign ic_rd_data_only[127:0] = {ic_rd_data[133:102], ic_rd_data[99:68], ic_rd_data[65:34], ic_rd_data[31:0]};
	assign ic_error_f2[7:0] = {ic_rd_data[135:134], ic_rd_data[101:100], ic_rd_data[67:66], ic_rd_data[33:32]};
	assign ic_wr_data[67:0] = {ic_wr_parity[3:2], ifu_wr_data_new[63:32], ic_wr_parity[1:0], ifu_wr_data_new[31:0]};
	assign sel_byp_data = ic_crit_wd_rdy &amp; ~ifu_byp_data_err;
	assign sel_ic_data = ~ic_crit_wd_rdy &amp; ~fetch_req_iccm_f2;
	assign ic_final_data = {128 {sel_byp_data | sel_ic_data}} &amp; ic_rd_data_only[127:0];
	assign ic_premux_data = {128 {sel_byp_data}} &amp; ic_byp_data_only[127:0];
	assign ic_sel_premux_data = sel_byp_data;
	assign ifu_icache_fetch_f2 = sel_ic_data;
	assign ifc_bus_acc_fault_f2 = ic_byp_hit_f2 &amp; ifu_byp_data_err;
	assign ic_data_f2[127:0] = ic_final_data[127:0];
	rvdff #(1) flush_final_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(exu_flush_final),
		.dout(flush_final_f2)
	);
	assign fetch_req_f2_qual = ic_hit_f2 &amp; ~exu_flush_final;
	assign ic_access_fault_f2 = (ifc_region_acc_fault_f2 | ifc_bus_acc_fault_f2) &amp; ~exu_flush_final;
	assign ic_fetch_val_f2[7] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[7]) &amp; ((!vaddr_f2[3] &amp; !vaddr_f2[2]) &amp; !vaddr_f2[1]);
	assign ic_fetch_val_f2[6] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[6]) &amp; (!vaddr_f2[3] &amp; !vaddr_f2[2]);
	assign ic_fetch_val_f2[5] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[5]) &amp; ((!vaddr_f2[3] &amp; !vaddr_f2[1]) | (!vaddr_f2[3] &amp; !vaddr_f2[2]));
	assign ic_fetch_val_f2[4] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[4]) &amp; !vaddr_f2[3];
	assign ic_fetch_val_f2[3] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[3]) &amp; ((!vaddr_f2[2] &amp; !vaddr_f2[1]) | !vaddr_f2[3]);
	assign ic_fetch_val_f2[2] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[2]) &amp; (!vaddr_f2[2] | !vaddr_f2[3]);
	assign ic_fetch_val_f2[1] = (fetch_req_f2_qual &amp; ifu_bp_inst_mask_f2[1]) &amp; ((!vaddr_f2[1] | !vaddr_f2[2]) | !vaddr_f2[3]);
	assign ic_fetch_val_f2[0] = fetch_req_f2_qual;
	assign fetch_mask[7:0] = {vaddr_f2[3:1] == 3&#39;b111, vaddr_f2[3:1] == 3&#39;b110, vaddr_f2[3:1] == 3&#39;b101, vaddr_f2[3:1] == 3&#39;b100, vaddr_f2[3:1] == 3&#39;b011, vaddr_f2[3:1] == 3&#39;b010, vaddr_f2[3:1] == 3&#39;b001, vaddr_f2[3:1] == 3&#39;b000};
	assign ic_fetch_mem_val[7:0] = {1&#39;b1, |fetch_mask[6:0], |fetch_mask[5:0], |fetch_mask[4:0], |fetch_mask[3:0], |fetch_mask[2:0], |fetch_mask[1:0], fetch_mask[0]};
	assign bp_mask[7:0] = {ifu_bp_inst_mask_f2[7:1], 1&#39;b1};
	assign ic_bp_mem_mask[7:0] = ((((((({8 {fetch_mask[0]}} &amp; bp_mask[7:0]) | ({8 {fetch_mask[1]}} &amp; {bp_mask[6:0], 1&#39;b0})) | ({8 {fetch_mask[2]}} &amp; {bp_mask[5:0], 2&#39;b00})) | ({8 {fetch_mask[3]}} &amp; {bp_mask[4:0], 3&#39;b000})) | ({8 {fetch_mask[4]}} &amp; {bp_mask[3:0], 4&#39;b0000})) | ({8 {fetch_mask[5]}} &amp; {bp_mask[2:0], 5&#39;b00000})) | ({8 {fetch_mask[6]}} &amp; {bp_mask[1:0], 6&#39;b000000})) | ({8 {fetch_mask[7]}} &amp; {bp_mask[0], 7&#39;b0000000});
	assign ic_fetch_val_mem_f2[7:0] = ({8 {fetch_req_f2_qual}} &amp; ic_bp_mem_mask[7:0]) &amp; ic_fetch_mem_val[7:0];
	wire write_byp_first_data;
	wire write_byp_second_data;
	wire [63:0] ifu_byp_data_first_half;
	wire [63:0] ifu_byp_data_second_half;
	wire ifu_byp_data_error_first_half_in;
	wire ifu_byp_data_error_first_half;
	wire ifu_byp_data_error_second_half_in;
	wire ifu_byp_data_error_second_half;
	wire ifu_byp_data_first_half_valid_in;
	wire ifu_byp_data_first_half_valid;
	wire ifu_byp_data_second_half_valid_in;
	wire ifu_byp_data_second_half_valid;
	wire ic_crit_wd_complete;
	wire [IFU_BUS_TAG - 1:0] byp_tag_ff;
	wire byp_data_first_c1_clken;
	wire byp_data_first_c1_clk;
	wire byp_data_second_c1_clken;
	wire byp_data_second_c1_clk;
	assign byp_data_first_c1_clken = write_byp_first_data;
	assign byp_data_second_c1_clken = write_byp_second_data;
	rvclkhdr byp_data_first_c1_cgc(
		.en(byp_data_first_c1_clken),
		.l1clk(byp_data_first_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr byp_data_second_c1_cgc(
		.en(byp_data_second_c1_clken),
		.l1clk(byp_data_second_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	function automatic [2:0] sv2v_cast_3;
		input reg [2:0] inp;
		sv2v_cast_3 = inp;
	endfunction
	assign byp_tag_ff[IFU_BUS_TAG - 1:0] = sv2v_cast_3({imb_ff[5:4], 1&#39;b0});
	assign write_byp_first_data = axi_ifu_wr_en_new &amp; ({byp_tag_ff[IFU_BUS_TAG - 1:1], 1&#39;b0} == ifu_axi_rid_ff[IFU_BUS_TAG - 1:0]);
	assign write_byp_second_data = axi_ifu_wr_en_new &amp; ({byp_tag_ff[IFU_BUS_TAG - 1:1], 1&#39;b1} == ifu_axi_rid_ff[IFU_BUS_TAG - 1:0]);
	rvdffe #(64) byp_data_first_half(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(byp_data_first_c1_clken),
		.din(ifu_wr_data_new[63:0]),
		.dout(ifu_byp_data_first_half[63:0])
	);
	assign ifu_byp_data_error_first_half_in = (write_byp_first_data ? ifu_wr_data_error : ifu_byp_data_error_first_half &amp; ~ic_act_miss_f2);
	rvdff #(1) byp_data_first_half_err(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_byp_data_error_first_half_in),
		.dout(ifu_byp_data_error_first_half)
	);
	assign ifu_byp_data_first_half_valid_in = (write_byp_first_data ? 1&#39;b1 : ifu_byp_data_first_half_valid &amp; ~ic_act_miss_f2);
	rvdff #(1) byp_data_first_half_val(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_byp_data_first_half_valid_in),
		.dout(ifu_byp_data_first_half_valid)
	);
	rvdffe #(64) byp_data_second_half(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(byp_data_second_c1_clken),
		.din(ifu_wr_data_new[63:0]),
		.dout(ifu_byp_data_second_half[63:0])
	);
	assign ifu_byp_data_error_second_half_in = (write_byp_second_data ? ifu_wr_data_error : ifu_byp_data_error_second_half &amp; ~ic_act_miss_f2);
	rvdff #(1) byp_data_second_half_err(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_byp_data_error_second_half_in),
		.dout(ifu_byp_data_error_second_half)
	);
	assign ifu_byp_data_second_half_valid_in = (write_byp_second_data ? 1&#39;b1 : ifu_byp_data_second_half_valid &amp; ~ic_act_miss_f2);
	rvdff #(1) byp_data_second_half_val(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_byp_data_second_half_valid_in),
		.dout(ifu_byp_data_second_half_valid)
	);
	assign ic_byp_data_only[127:0] = {ifu_byp_data_second_half[63:0], ifu_byp_data_first_half[63:0]};
	assign ifu_byp_data_err = ifu_byp_data_error_second_half | ifu_byp_data_error_first_half;
	assign ic_crit_wd_complete = (write_byp_first_data &amp; ifu_byp_data_second_half_valid) | (write_byp_second_data &amp; ifu_byp_data_first_half_valid);
	assign ic_crit_wd_rdy_in = ((ic_crit_wd_complete &amp; crit_wd_byp_ok_ff) &amp; ~exu_flush_final) | (((ic_crit_wd_rdy_ff &amp; ~fetch_req_icache_f2) &amp; crit_wd_byp_ok_ff) &amp; ~exu_flush_final);
	rvdff #(1) crit_wd_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ic_crit_wd_rdy_in),
		.dout(ic_crit_wd_rdy_ff)
	);
	assign ic_rd_parity_final_err = ic_tag_perr &amp; ifu_icache_fetch_f2;
	wire [16:6] ifu_ic_rw_int_addr_f2_Q;
	wire [3:0] perr_err_inv_way;
	wire [16:6] perr_ic_index_ff;
	reg perr_sel_invalidate;
	reg perr_sb_write_status;
	wire ifu_icache_sb_error_val_ff;
	rvdff #(11) ic_index_q(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(ifu_icache_error_index[16:6]),
		.dout(ifu_ic_rw_int_addr_f2_Q[16:6])
	);
	rvdff #(1) perr_err_ff(
		.clk(active_clk),
		.din(ifu_icache_error_val),
		.dout(ic_rd_parity_final_err_ff),
		.rst_l(rst_l)
	);
	rvdff #(1) sbiccm_err_ff(
		.clk(active_clk),
		.din(ifu_icache_sb_error_val),
		.dout(ifu_icache_sb_error_val_ff),
		.rst_l(rst_l)
	);
	rvdffs #(11) perr_dat_ff(
		.clk(active_clk),
		.din(ifu_ic_rw_int_addr_f2_Q[16:6]),
		.dout(perr_ic_index_ff),
		.en(perr_sb_write_status),
		.rst_l(rst_l)
	);
	assign perr_err_inv_way[3:0] = {4 {perr_sel_invalidate}};
	localparam [2:0] ECC_CORR = 3&#39;b011;
	assign iccm_correct_ecc = perr_state == ECC_CORR;
	localparam [2:0] ECC_WFF = 3&#39;b010;
	localparam [2:0] ERR_IDLE = 3&#39;b000;
	localparam [2:0] PERR_WFF = 3&#39;b001;
	always @(*) begin : ERROR_SM
		perr_nxtstate = ERR_IDLE;
		perr_state_en = 1&#39;b0;
		perr_sb_write_status = 1&#39;b0;
		perr_sel_invalidate = 1&#39;b0;
		case (perr_state)
			ERR_IDLE: begin : err_idle
				perr_nxtstate = (iccm_dma_sb_error ? DMA_SB_ERR : (ic_rd_parity_final_err_ff &amp; ~exu_flush_final ? PERR_WFF : ECC_WFF));
				perr_state_en = ((ic_rd_parity_final_err_ff | ifu_icache_sb_error_val_ff) &amp; ~exu_flush_final) | iccm_dma_sb_error;
				perr_sb_write_status = perr_state_en;
			end
			PERR_WFF: begin : perr_wff
				perr_nxtstate = ERR_IDLE;
				perr_state_en = exu_flush_final;
				perr_sel_invalidate = dec_tlu_flush_err_wb &amp; exu_flush_final;
			end
			ECC_WFF: begin : ecc_wff
				perr_nxtstate = (~dec_tlu_flush_err_wb &amp; exu_flush_final ? ERR_IDLE : ECC_CORR);
				perr_state_en = exu_flush_final;
			end
			DMA_SB_ERR: begin : dma_sb_ecc
				perr_nxtstate = ECC_CORR;
				perr_state_en = 1&#39;b1;
			end
			ECC_CORR: begin : ecc_corr
				perr_nxtstate = ERR_IDLE;
				perr_state_en = 1&#39;b1;
			end
			default: begin : def_case
				perr_nxtstate = ERR_IDLE;
				perr_state_en = 1&#39;b0;
				perr_sb_write_status = 1&#39;b0;
				perr_sel_invalidate = 1&#39;b0;
			end
		endcase
	end
	rvdffs #(3) perr_state_ff(
		.clk(free_clk),
		.din(perr_nxtstate),
		.dout(perr_state),
		.en(perr_state_en),
		.rst_l(rst_l)
	);
	assign iccm_rd_ecc_single_err = 1&#39;b0;
	assign iccm_rd_ecc_double_err = 1&#39;b0;
	assign iccm_rd_ecc_single_err_ff = 1&#39;b0;
	assign iccm_ecc_corr_index_ff[ICCM_BITS - 1:2] = {ICCM_BITS - 2 {1&#39;sb0}};
	assign iccm_ecc_corr_data_ff[38:0] = {39 {1&#39;sb0}};
	assign iccm_ecc_write_status = 1&#39;sb0;
	wire axiclk;
	wire axiclk_reset;
	wire axi_ifu_bus_clk_en_ff;
	wire axi_ifu_bus_clk_en;
	wire ifc_axi_ic_req_ff_in;
	wire ifc_axi_ic_req_ff2;
	wire axi_inc_data_beat_cnt;
	wire axi_reset_data_beat_cnt;
	wire axi_hold_data_beat_cnt;
	wire axi_inc_cmd_beat_cnt;
	wire axi_reset_cmd_beat_cnt_0;
	wire axi_reset_cmd_beat_cnt_6;
	wire axi_hold_cmd_beat_cnt;
	wire [2:0] axi_new_data_beat_count;
	wire [2:0] axi_data_beat_count;
	wire [2:0] axi_new_cmd_beat_count;
	wire [2:0] axi_cmd_beat_count;
	wire axi_inc_rd_addr_cnt;
	wire axi_set_rd_addr_cnt;
	wire axi_reset_rd_addr_cnt;
	wire axi_hold_rd_addr_cnt;
	wire [2:0] axi_new_rd_addr_count;
	wire [2:0] axi_rd_addr_count;
	wire axi_cmd_sent;
	wire axi_last_data_beat;
	wire axi_wrap_addr;
	wire ifu_axi_rvalid_ff;
	wire ifu_axi_rvalid_unq_ff;
	wire ifu_axi_arready_unq_ff;
	wire ifu_axi_arvalid_ff;
	wire ifu_axi_arready_ff;
	wire [63:0] ifu_axi_rdata_ff;
	wire [1:0] ifu_axi_rresp_ff;
	wire axi_w0_wren;
	wire axi_w1_wren;
	wire axi_w2_wren;
	wire axi_w3_wren;
	wire axi_w0_wren_last;
	wire axi_w1_wren_last;
	wire axi_w2_wren_last;
	wire axi_w3_wren_last;
	wire w0_wren_reset_miss;
	wire w1_wren_reset_miss;
	wire w2_wren_reset_miss;
	wire w3_wren_reset_miss;
	wire ifc_dma_access_ok_d;
	wire ifc_dma_access_ok_prev;
	assign axi_ifu_bus_clk_en = ifu_bus_clk_en;
	rvclkhdr axi_clk(
		.en(axi_ifu_bus_clk_en),
		.l1clk(axiclk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvdff #(1) axi_clken_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(axi_ifu_bus_clk_en),
		.dout(axi_ifu_bus_clk_en_ff)
	);
	wire axi_cmd_req_in;
	wire axi_cmd_req_hold;
	assign ifc_axi_ic_req_ff_in = ((ic_act_miss_f2 | axi_cmd_req_hold) | ifc_axi_ic_req_ff2) &amp; ~((((axi_cmd_beat_count == 3&#39;b111) &amp; ifu_axi_arvalid) &amp; ifu_axi_arready) &amp; miss_pending);
	rvdff #(1) axi_ic_req_ff2(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifc_axi_ic_req_ff_in),
		.dout(ifc_axi_ic_req_ff2)
	);
	assign axi_cmd_req_in = (ic_act_miss_f2 | axi_cmd_req_hold) &amp; ~axi_cmd_sent;
	rvdff #(1) axi_cmd_req_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(axi_cmd_req_in),
		.dout(axi_cmd_req_hold)
	);
	assign ifu_axi_arvalid = ifc_axi_ic_req_ff2;
	assign ifu_axi_arid[IFU_BUS_TAG - 1:0] = sv2v_cast_3(axi_new_rd_addr_count[2:0]);
	assign ifu_axi_araddr[31:0] = {ifu_ic_req_addr_f2[31:3], 3&#39;b000};
	assign ifu_axi_rready = 1&#39;b1;
	assign ifu_axi_arsize[2:0] = 3&#39;b011;
	assign ifu_axi_arcache[3:0] = 4&#39;b1111;
	assign ifu_axi_arprot[2:0] = 3&#39;b100;
	assign ifu_axi_arregion[3:0] = ifu_axi_araddr[31:28];
	assign ifu_axi_arlen[7:0] = {8 {1&#39;sb0}};
	assign ifu_axi_arburst[1:0] = 2&#39;b01;
	assign ifu_axi_arqos[3:0] = {4 {1&#39;sb0}};
	assign ifu_axi_arlock = 1&#39;sb0;
	rvdff #(1) axi_rdy_ff(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifu_axi_arready),
		.dout(ifu_axi_arready_unq_ff)
	);
	rvdff #(1) axi_rsp_vld_ff(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifu_axi_rvalid),
		.dout(ifu_axi_rvalid_unq_ff)
	);
	rvdff #(1) axi_cmd_ff(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifu_axi_arvalid),
		.dout(ifu_axi_arvalid_ff)
	);
	rvdff #(2) scvi_rsp_cmd_ff(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifu_axi_rresp[1:0]),
		.dout(ifu_axi_rresp_ff[1:0])
	);
	rvdff #(IFU_BUS_TAG) scvi_rsp_tag_ff(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifu_axi_rid[IFU_BUS_TAG - 1:0]),
		.dout(ifu_axi_rid_ff[IFU_BUS_TAG - 1:0])
	);
	rvdff #(64) axi_data_ff(
		.rst_l(rst_l),
		.clk(axiclk),
		.din(ifu_axi_rdata[63:0]),
		.dout(ifu_axi_rdata_ff[63:0])
	);
	assign ifu_axi_arready_ff = ifu_axi_arready_unq_ff &amp; axi_ifu_bus_clk_en_ff;
	assign ifu_axi_rvalid_ff = ifu_axi_rvalid_unq_ff &amp; axi_ifu_bus_clk_en_ff;
	assign axi_cmd_sent = (ifu_axi_arvalid_ff &amp; ifu_axi_arready_ff) &amp; miss_pending;
	assign axi_inc_data_beat_cnt = axi_ifu_wr_en_new &amp; ~axi_last_data_beat;
	assign axi_reset_data_beat_cnt = ic_act_miss_f2 | (axi_ifu_wr_en_new &amp; axi_last_data_beat);
	assign axi_hold_data_beat_cnt = ~axi_inc_data_beat_cnt &amp; ~axi_reset_data_beat_cnt;
	assign axi_new_data_beat_count[2:0] = (({3 {axi_reset_data_beat_cnt}} &amp; 3&#39;b000) | ({3 {axi_inc_data_beat_cnt}} &amp; (axi_data_beat_count[2:0] + 3&#39;b001))) | ({3 {axi_hold_data_beat_cnt}} &amp; axi_data_beat_count[2:0]);
	rvdff #(3) axi_mb_beat_count_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(axi_new_data_beat_count[2:0]),
		.dout(axi_data_beat_count[2:0])
	);
	assign axi_inc_rd_addr_cnt = axi_cmd_sent;
	assign axi_set_rd_addr_cnt = ic_act_miss_f2;
	assign axi_hold_rd_addr_cnt = ~axi_inc_rd_addr_cnt &amp; ~axi_set_rd_addr_cnt;
	assign axi_new_rd_addr_count[2:0] = (~miss_pending ? {imb_ff[5:4], 1&#39;b0} : (axi_inc_rd_addr_cnt ? axi_rd_addr_count[2:0] + 3&#39;b001 : axi_rd_addr_count[2:0]));
	rvdffs #(3) axi_rd_addr_ff(
		.rst_l(rst_l),
		.en(~axi_hold_rd_addr_cnt),
		.clk(free_clk),
		.din(axi_new_rd_addr_count[2:0]),
		.dout(axi_rd_addr_count[2:0])
	);
	assign axi_inc_cmd_beat_cnt = (ifu_axi_arvalid &amp; ifu_axi_arready) &amp; miss_pending;
	assign axi_reset_cmd_beat_cnt_0 = ic_act_miss_f2 &amp; ~uncacheable_miss_in;
	assign axi_reset_cmd_beat_cnt_6 = ic_act_miss_f2 &amp; uncacheable_miss_in;
	assign axi_hold_cmd_beat_cnt = ~axi_inc_cmd_beat_cnt &amp; ~ic_act_miss_f2;
	assign axi_new_cmd_beat_count[2:0] = ((({3 {axi_reset_cmd_beat_cnt_0}} &amp; 3&#39;b000) | ({3 {axi_reset_cmd_beat_cnt_6}} &amp; 3&#39;b110)) | ({3 {axi_inc_cmd_beat_cnt}} &amp; (axi_cmd_beat_count[2:0] + 3&#39;b001))) | ({3 {axi_hold_cmd_beat_cnt}} &amp; axi_cmd_beat_count[2:0]);
	rvclkhdr axi_clk_reset(
		.en(axi_ifu_bus_clk_en | ic_act_miss_f2),
		.l1clk(axiclk_reset),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvdff #(3) axi_cmd_beat_ff(
		.rst_l(rst_l),
		.clk(axiclk_reset),
		.din(axi_new_cmd_beat_count[2:0]),
		.dout(axi_cmd_beat_count[2:0])
	);
	assign req_addr_count[2:0] = axi_new_rd_addr_count[2:0];
	assign axi_last_data_beat = (uncacheable_miss_ff ? axi_data_beat_count[2:0] == 3&#39;b001 : axi_data_beat_count[2:0] == 3&#39;b111);
	assign axi_wrap_addr = axi_rd_addr_count[2:0] == 3&#39;b111;
	assign axi_ifu_wr_en_new = ifu_axi_rvalid_ff &amp; miss_pending;
	assign axi_ifu_wr_en_new_q = ((ifu_axi_rvalid_ff &amp; miss_pending) &amp; ~uncacheable_miss_ff) &amp; ~(|ifu_axi_rresp_ff[1:0]);
	assign axi_ifu_wr_en_new_wo_err = (ifu_axi_rvalid_ff &amp; miss_pending) &amp; ~uncacheable_miss_ff;
	assign axi_ifu_wr_data_new[63:0] = ifu_axi_rdata_ff[63:0];
	assign axi_w0_wren = (axi_ifu_wr_en_new_q &amp; (replace_way_mb_any[3:0] == 4&#39;b0001)) &amp; miss_pending;
	assign axi_w1_wren = (axi_ifu_wr_en_new_q &amp; (replace_way_mb_any[3:0] == 4&#39;b0010)) &amp; miss_pending;
	assign axi_w2_wren = (axi_ifu_wr_en_new_q &amp; (replace_way_mb_any[3:0] == 4&#39;b0100)) &amp; miss_pending;
	assign axi_w3_wren = (axi_ifu_wr_en_new_q &amp; (replace_way_mb_any[3:0] == 4&#39;b1000)) &amp; miss_pending;
	assign axi_ic_wr_en[3:0] = {axi_w3_wren, axi_w2_wren, axi_w1_wren, axi_w0_wren};
	assign axi_w0_wren_last = ((axi_ifu_wr_en_new_wo_err &amp; (replace_way_mb_any[3:0] == 4&#39;b0001)) &amp; miss_pending) &amp; axi_last_data_beat;
	assign axi_w1_wren_last = ((axi_ifu_wr_en_new_wo_err &amp; (replace_way_mb_any[3:0] == 4&#39;b0010)) &amp; miss_pending) &amp; axi_last_data_beat;
	assign axi_w2_wren_last = ((axi_ifu_wr_en_new_wo_err &amp; (replace_way_mb_any[3:0] == 4&#39;b0100)) &amp; miss_pending) &amp; axi_last_data_beat;
	assign axi_w3_wren_last = ((axi_ifu_wr_en_new_wo_err &amp; (replace_way_mb_any[3:0] == 4&#39;b1000)) &amp; miss_pending) &amp; axi_last_data_beat;
	rvdff #(1) act_miss_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ic_act_miss_f2),
		.dout(ic_act_miss_f2_delayed)
	);
	assign reset_tag_valid_for_miss = ic_act_miss_f2_delayed &amp; (miss_state == CRIT_BYP_OK);
	assign w0_wren_reset_miss = (replace_way_mb_any[3:0] == 4&#39;b0001) &amp; reset_tag_valid_for_miss;
	assign w1_wren_reset_miss = (replace_way_mb_any[3:0] == 4&#39;b0010) &amp; reset_tag_valid_for_miss;
	assign w2_wren_reset_miss = (replace_way_mb_any[3:0] == 4&#39;b0100) &amp; reset_tag_valid_for_miss;
	assign w3_wren_reset_miss = (replace_way_mb_any[3:0] == 4&#39;b1000) &amp; reset_tag_valid_for_miss;
	assign axi_ifu_wr_data_error = (|ifu_axi_rresp_ff[1:0] &amp; ifu_axi_rvalid_ff) &amp; miss_pending;
	rvdff #(1) dma_ok_prev_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifc_dma_access_ok_d),
		.dout(ifc_dma_access_ok_prev)
	);
	assign ic_crit_wd_rdy = ic_crit_wd_rdy_ff;
	assign last_beat = axi_last_data_beat;
	assign ifu_wr_data_error = axi_ifu_wr_data_error;
	assign reset_beat_cnt = axi_reset_data_beat_cnt;
	assign ifc_dma_access_ok_d = ifc_dma_access_ok &amp; ~iccm_correct_ecc;
	assign ifc_dma_access_q_ok = ((ifc_dma_access_ok &amp; ~iccm_correct_ecc) &amp; ifc_dma_access_ok_prev) &amp; (perr_state == ERR_IDLE);
	assign iccm_ready = ifc_dma_access_q_ok;
	assign iccm_dma_rvalid = 1&#39;b0;
	assign iccm_dma_ecc_error = 1&#39;b0;
	assign iccm_dma_rdata[63:0] = {64 {1&#39;sb0}};
	assign ic_rd_en = ifc_fetch_req_f1 &amp; ~ifc_fetch_uncacheable_f1;
	assign ifu_tag_wren[0] = axi_w0_wren_last | w0_wren_reset_miss;
	assign ifu_tag_wren[1] = axi_w1_wren_last | w1_wren_reset_miss;
	assign ifu_tag_wren[2] = axi_w2_wren_last | w2_wren_reset_miss;
	assign ifu_tag_wren[3] = axi_w3_wren_last | w3_wren_reset_miss;
	assign ifu_wr_en_new = axi_ifu_wr_en_new;
	assign ifu_wr_en_new_q = axi_ifu_wr_en_new_q;
	assign ifu_wr_data_new[63:0] = axi_ifu_wr_data_new[63:0];
	assign ic_wr_en[3:0] = axi_ic_wr_en[3:0];
	assign ic_write_stall = ifu_wr_en_new &amp; ~((miss_state == CRIT_BYP_OK) &amp; ~(ifu_wr_en_new &amp; last_beat));
	rvdff #(1) reset_all_tag_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(dec_tlu_fence_i_wb),
		.dout(reset_all_tags)
	);
	assign ic_valid = (~ifu_wr_cumulative_err_data &amp; ~(reset_ic_in | reset_ic_ff)) &amp; ~reset_tag_valid_for_miss;
	assign ifu_status_wr_addr_w_debug[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] = ((ic_debug_rd_en | ic_debug_wr_en) &amp; ic_debug_tag_array ? ic_debug_addr[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] : ifu_status_wr_addr[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW]);
	rvdff #(ICACHE_TAG_HIGH - ICACHE_TAG_LOW) status_wr_addr_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_status_wr_addr_w_debug[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW]),
		.dout(ifu_status_wr_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW])
	);
	assign way_status_wr_en_w_debug = way_status_wr_en | (ic_debug_wr_en &amp; ic_debug_tag_array);
	rvdff #(1) status_wren_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(way_status_wr_en_w_debug),
		.dout(way_status_wr_en_ff)
	);
	assign way_status_new_w_debug[2:0] = (ic_debug_wr_en &amp; ic_debug_tag_array ? ic_debug_wr_data[6:4] : way_status_new[2:0]);
	rvdff #(3) status_data_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(way_status_new_w_debug[2:0]),
		.dout(way_status_new_ff[2:0])
	);
	wire [(ICACHE_TAG_DEPTH / 8) - 1:0] way_status_clken;
	wire [(ICACHE_TAG_DEPTH / 8) - 1:0] way_status_clk;
	genvar j;
	generate
		for (i = 0; i &lt; (ICACHE_TAG_DEPTH / 8); i = i + 1) begin : CLK_GRP_WAY_STATUS
			assign way_status_clken[i] = ifu_status_wr_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 3] == i;
			rvclkhdr way_status_cgc(
				.en(way_status_clken[i]),
				.l1clk(way_status_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			for (j = 0; j &lt; 8; j = j + 1) begin : WAY_STATUS
				rvdffs #(3) ic_way_status(
					.rst_l(rst_l),
					.clk(way_status_clk[i]),
					.en((ifu_status_wr_addr_ff[ICACHE_TAG_LOW + 2:ICACHE_TAG_LOW] == j) &amp; way_status_wr_en_ff),
					.din(way_status_new_ff[2:0]),
					.dout(way_status_out[((8 * i) + j) * 3+:3])
				);
			end
		end
	endgenerate
	function automatic signed [5:0] sv2v_cast_6_signed;
		input reg signed [5:0] inp;
		sv2v_cast_6_signed = inp;
	endfunction
	always @(*) begin : way_status_out_mux
		way_status[2:0] = 3&#39;b000;
		begin : sv2v_autoblock_32
			reg signed [31:0] j;
			for (j = 0; j &lt; ICACHE_TAG_DEPTH; j = j + 1)
				begin : status_mux_loop
					if (ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] == sv2v_cast_6_signed(j)) begin : mux_out
						way_status[2:0] = way_status_out[j * 3+:3];
					end
				end
		end
	end
	assign ifu_ic_rw_int_addr_w_debug[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] = ((ic_debug_rd_en | ic_debug_wr_en) &amp; ic_debug_tag_array ? ic_debug_addr[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] : ifu_ic_rw_int_addr[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW]);
	rvdff #(ICACHE_TAG_HIGH - ICACHE_TAG_LOW) tag_addr_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_ic_rw_int_addr_w_debug[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW]),
		.dout(ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW])
	);
	assign ifu_tag_wren_w_debug[3:0] = ifu_tag_wren[3:0] | ic_debug_tag_wr_en[3:0];
	rvdff #(4) tag_v_we_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ifu_tag_wren_w_debug[3:0]),
		.dout(ifu_tag_wren_ff[3:0])
	);
	assign ic_valid_w_debug = (ic_debug_wr_en &amp; ic_debug_tag_array ? ic_debug_wr_data[0] : ic_valid);
	rvdff #(1) tag_v_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ic_valid_w_debug),
		.dout(ic_valid_ff)
	);
	wire [(4 * ICACHE_TAG_DEPTH) - 1:0] ic_tag_valid_out;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w0_clken;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w1_clken;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w2_clken;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w3_clken;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w0_clk;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w1_clk;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w2_clk;
	wire [(ICACHE_TAG_DEPTH / 32) - 1:0] tag_valid_w3_clk;
	generate
		for (i = 0; i &lt; (ICACHE_TAG_DEPTH / 32); i = i + 1) begin : CLK_GRP_TAG_VALID
			assign tag_valid_w0_clken[i] = (((ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; ifu_tag_wren_ff[0]) | ((perr_ic_index_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; perr_err_inv_way[0])) | reset_all_tags;
			assign tag_valid_w1_clken[i] = (((ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; ifu_tag_wren_ff[1]) | ((perr_ic_index_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; perr_err_inv_way[1])) | reset_all_tags;
			assign tag_valid_w2_clken[i] = (((ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; ifu_tag_wren_ff[2]) | ((perr_ic_index_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; perr_err_inv_way[2])) | reset_all_tags;
			assign tag_valid_w3_clken[i] = (((ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; ifu_tag_wren_ff[3]) | ((perr_ic_index_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW + 5] == i) &amp; perr_err_inv_way[3])) | reset_all_tags;
			rvclkhdr way0_status_cgc(
				.en(tag_valid_w0_clken[i]),
				.l1clk(tag_valid_w0_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			rvclkhdr way1_status_cgc(
				.en(tag_valid_w1_clken[i]),
				.l1clk(tag_valid_w1_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			rvclkhdr way2_status_cgc(
				.en(tag_valid_w2_clken[i]),
				.l1clk(tag_valid_w2_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			rvclkhdr way3_status_cgc(
				.en(tag_valid_w3_clken[i]),
				.l1clk(tag_valid_w3_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			for (j = 0; j &lt; 32; j = j + 1) begin : TAG_VALID
				rvdffs #(1) ic_way0_tagvalid_dup(
					.rst_l(rst_l),
					.clk(tag_valid_w0_clk[i]),
					.en((((ifu_ic_rw_int_addr_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; ifu_tag_wren_ff[0]) | ((perr_ic_index_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; perr_err_inv_way[0])) | reset_all_tags),
					.din((ic_valid_ff &amp; ~reset_all_tags) &amp; ~perr_sel_invalidate),
					.dout(ic_tag_valid_out[(32 * i) + j])
				);
				rvdffs #(1) ic_way1_tagvalid_dup(
					.rst_l(rst_l),
					.clk(tag_valid_w1_clk[i]),
					.en((((ifu_ic_rw_int_addr_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; ifu_tag_wren_ff[1]) | ((perr_ic_index_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; perr_err_inv_way[1])) | reset_all_tags),
					.din((ic_valid_ff &amp; ~reset_all_tags) &amp; ~perr_sel_invalidate),
					.dout(ic_tag_valid_out[ICACHE_TAG_DEPTH + ((32 * i) + j)])
				);
				rvdffs #(1) ic_way2_tagvalid_dup(
					.rst_l(rst_l),
					.clk(tag_valid_w2_clk[i]),
					.en((((ifu_ic_rw_int_addr_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; ifu_tag_wren_ff[2]) | ((perr_ic_index_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; perr_err_inv_way[2])) | reset_all_tags),
					.din((ic_valid_ff &amp; ~reset_all_tags) &amp; ~perr_sel_invalidate),
					.dout(ic_tag_valid_out[(2 * ICACHE_TAG_DEPTH) + ((32 * i) + j)])
				);
				rvdffs #(1) ic_way3_tagvalid_dup(
					.rst_l(rst_l),
					.clk(tag_valid_w3_clk[i]),
					.en((((ifu_ic_rw_int_addr_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; ifu_tag_wren_ff[3]) | ((perr_ic_index_ff[ICACHE_TAG_LOW + 4:ICACHE_TAG_LOW] == j) &amp; perr_err_inv_way[3])) | reset_all_tags),
					.din((ic_valid_ff &amp; ~reset_all_tags) &amp; ~perr_sel_invalidate),
					.dout(ic_tag_valid_out[(3 * ICACHE_TAG_DEPTH) + ((32 * i) + j)])
				);
			end
		end
	endgenerate
	reg [3:0] ic_tag_valid_unq;
	always @(*) begin : tag_valid_out_mux
		ic_tag_valid_unq[3:0] = 4&#39;b0000;
		begin : sv2v_autoblock_33
			reg signed [31:0] j;
			for (j = 0; j &lt; ICACHE_TAG_DEPTH; j = j + 1)
				begin : tag_valid_loop
					if (ifu_ic_rw_int_addr_ff[ICACHE_TAG_HIGH - 1:ICACHE_TAG_LOW] == sv2v_cast_6_signed(j)) begin : valid_out
						ic_tag_valid_unq[3:0] = {ic_tag_valid_out[(3 * ICACHE_TAG_DEPTH) + j], ic_tag_valid_out[(2 * ICACHE_TAG_DEPTH) + j], ic_tag_valid_out[ICACHE_TAG_DEPTH + j], ic_tag_valid_out[j]};
					end
				end
		end
	end
	assign ic_tag_valid[3:0] = ic_tag_valid_unq[3:0] &amp; {4 {~fetch_uncacheable_ff &amp; ifc_fetch_req_f2}};
	assign ic_debug_tag_val_rd_out = |((ic_tag_valid_unq[3:0] &amp; ic_debug_way_ff[3:0]) &amp; {4 {ic_debug_rd_en_ff}});
	assign ifu_pmu_ic_miss_in = ic_act_miss_f2;
	assign ifu_pmu_ic_hit_in = ic_act_hit_f2;
	assign ifu_pmu_bus_error_in = ifc_bus_acc_fault_f2;
	assign ifu_pmu_bus_trxn_in = axi_cmd_sent;
	assign ifu_pmu_bus_busy_in = (ifu_axi_arvalid_ff &amp; ~ifu_axi_arready_ff) &amp; miss_pending;
	rvdff #(5) ifu_pmu_sigs_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({ifu_pmu_ic_miss_in, ifu_pmu_ic_hit_in, ifu_pmu_bus_error_in, ifu_pmu_bus_busy_in, ifu_pmu_bus_trxn_in}),
		.dout({ifu_pmu_ic_miss, ifu_pmu_ic_hit, ifu_pmu_bus_error, ifu_pmu_bus_busy, ifu_pmu_bus_trxn})
	);
	wire ic_debug_ic_array_sel_word0_in;
	wire ic_debug_ic_array_sel_word1_in;
	wire ic_debug_ic_array_sel_word2_in;
	wire ic_debug_ic_array_sel_word3_in;
	wire ic_debug_ic_array_sel_word0;
	wire ic_debug_ic_array_sel_word1;
	wire ic_debug_ic_array_sel_word2;
	wire ic_debug_ic_array_sel_word3;
	assign ic_debug_addr[15:2] = dec_tlu_ic_diag_pkt[15:2];
	assign ic_debug_way_enc[1:0] = dec_tlu_ic_diag_pkt[17:16];
	assign ic_debug_wr_data[33:0] = dec_tlu_ic_diag_pkt[52:19];
	assign ic_debug_tag_array = dec_tlu_ic_diag_pkt[18];
	assign ic_debug_rd_en = dec_tlu_ic_diag_pkt[1];
	assign ic_debug_wr_en = dec_tlu_ic_diag_pkt[0];
	assign ic_debug_way[3:0] = {ic_debug_way_enc[1:0] == 2&#39;b11, ic_debug_way_enc[1:0] == 2&#39;b10, ic_debug_way_enc[1:0] == 2&#39;b01, ic_debug_way_enc[1:0] == 2&#39;b00};
	assign ic_debug_tag_wr_en[3:0] = {4 {ic_debug_wr_en &amp; ic_debug_tag_array}} &amp; ic_debug_way[3:0];
	assign ic_debug_ic_array_sel_word0_in = ((ic_debug_addr[3:2] == 2&#39;b00) &amp; ic_debug_rd_en) &amp; ~ic_debug_tag_array;
	assign ic_debug_ic_array_sel_word1_in = ((ic_debug_addr[3:2] == 2&#39;b01) &amp; ic_debug_rd_en) &amp; ~ic_debug_tag_array;
	assign ic_debug_ic_array_sel_word2_in = ((ic_debug_addr[3:2] == 2&#39;b10) &amp; ic_debug_rd_en) &amp; ~ic_debug_tag_array;
	assign ic_debug_ic_array_sel_word3_in = ((ic_debug_addr[3:2] == 2&#39;b11) &amp; ic_debug_rd_en) &amp; ~ic_debug_tag_array;
	assign ic_debug_ict_array_sel_in = ic_debug_rd_en &amp; ic_debug_tag_array;
	rvdffe #(9) ifu_debug_sel_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(debug_c1_clken),
		.din({ic_debug_ic_array_sel_word0_in, ic_debug_ic_array_sel_word1_in, ic_debug_ic_array_sel_word2_in, ic_debug_ic_array_sel_word3_in, ic_debug_ict_array_sel_in, ic_debug_way[3:0]}),
		.dout({ic_debug_ic_array_sel_word0, ic_debug_ic_array_sel_word1, ic_debug_ic_array_sel_word2, ic_debug_ic_array_sel_word3, ic_debug_ict_array_sel_ff, ic_debug_way_ff[3:0]})
	);
	rvdff #(1) ifu_debug_rd_en_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ic_debug_rd_en),
		.dout(ic_debug_rd_en_ff)
	);
	wire [33:0] ifu_ic_debug_rd_data_in;
	assign ifu_ic_debug_rd_data_in[33:0] = (((({34 {ic_debug_ict_array_sel_ff}} &amp; {1&#39;b0, ictag_debug_rd_data[20], ictag_debug_rd_data[19:0], 5&#39;b00000, way_status[2:0], 3&#39;b000, ic_debug_tag_val_rd_out}) | ({34 {ic_debug_ic_array_sel_word0}} &amp; ic_rd_data[33:0])) | ({34 {ic_debug_ic_array_sel_word1}} &amp; ic_rd_data[67:34])) | ({34 {ic_debug_ic_array_sel_word2}} &amp; ic_rd_data[101:68])) | ({34 {ic_debug_ic_array_sel_word3}} &amp; ic_rd_data[135:102]);
	rvdffe #(34) ifu_debug_data_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(debug_data_clken),
		.din(ifu_ic_debug_rd_data_in[33:0]),
		.dout(ifu_ic_debug_rd_data)
	);
	assign debug_data_clken = ic_debug_rd_en_ff;
	rvclkhdr debug_data_c1_cgc(
		.en(debug_data_clken),
		.l1clk(debug_data_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvdff #(1) ifu_debug_valid_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(ic_debug_rd_en_ff),
		.dout(ifu_ic_debug_rd_data_valid)
	);
	assign ifc_region_acc_okay = (((((((~(|{1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0}) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; (({fetch_addr_f1[31:1], 1&#39;b0} | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)));
	assign ifc_region_acc_fault_memory = (~ifc_iccm_access_f1 &amp; ~ifc_region_acc_okay) &amp; ifc_fetch_req_f1;
	assign ifc_region_acc_fault_final_f1 = ifc_region_acc_fault_f1 | ifc_region_acc_fault_memory;
endmodule
module ifu_iccm_mem (
	clk,
	rst_l,
	clk_override,
	iccm_wren,
	iccm_rden,
	iccm_rw_addr,
	iccm_wr_size,
	iccm_wr_data,
	iccm_rd_data,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire clk_override;
	input wire iccm_wren;
	input wire iccm_rden;
	input wire [18:2] iccm_rw_addr;
	input wire [2:0] iccm_wr_size;
	input wire [77:0] iccm_wr_data;
	output wire [155:0] iccm_rd_data;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] wren_bank;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] rden_bank;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_hi0_clken;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_hi1_clken;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_lo0_clken;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_lo1_clken;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_hi0_clk;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_hi1_clk;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_lo0_clk;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] iccm_lo1_clk;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] wren_bank_hi0;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] wren_bank_lo0;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] wren_bank_hi1;
	wire [(ICCM_NUM_BANKS / 4) - 1:0] wren_bank_lo1;
	wire [((ICCM_NUM_BANKS / 4) * ICCM_INDEX_BITS) - 1:0] addr_bank;
	wire [((ICCM_NUM_BANKS / 4) * 78) - 1:0] iccm_bank_dout_hi;
	wire [((ICCM_NUM_BANKS / 4) * 78) - 1:0] iccm_bank_dout_lo;
	wire [5:4] iccm_rw_addr_q;
	generate
		genvar i;
		for (i = 0; i &lt; (ICCM_NUM_BANKS / 4); i = i + 1) begin : mem_bank
			assign wren_bank[i] = iccm_wren &amp; ((iccm_rw_addr[ICCM_BANK_HI:4] == i) | (ICCM_BANK_BITS == 2));
			assign rden_bank[i] = iccm_rden &amp; ((iccm_rw_addr[ICCM_BANK_HI:4] == i) | (ICCM_BANK_BITS == 2));
			assign wren_bank_hi0[i] = (wren_bank[i] &amp; iccm_rw_addr[3]) &amp; (~iccm_rw_addr[2] | (iccm_wr_size[1:0] == 2&#39;b11));
			assign wren_bank_hi1[i] = (wren_bank[i] &amp; iccm_rw_addr[3]) &amp; (iccm_rw_addr[2] | (iccm_wr_size[1:0] == 2&#39;b11));
			assign wren_bank_lo0[i] = (wren_bank[i] &amp; ~iccm_rw_addr[3]) &amp; (~iccm_rw_addr[2] | (iccm_wr_size[1:0] == 2&#39;b11));
			assign wren_bank_lo1[i] = (wren_bank[i] &amp; ~iccm_rw_addr[3]) &amp; (iccm_rw_addr[2] | (iccm_wr_size[1:0] == 2&#39;b11));
			assign iccm_hi0_clken[i] = wren_bank_hi0[i] | (rden_bank[i] | clk_override);
			assign iccm_hi1_clken[i] = wren_bank_hi1[i] | (rden_bank[i] | clk_override);
			assign iccm_lo0_clken[i] = wren_bank_lo0[i] | (rden_bank[i] | clk_override);
			assign iccm_lo1_clken[i] = wren_bank_lo1[i] | (rden_bank[i] | clk_override);
			rvoclkhdr iccm_hi0_c1_cgc(
				.en(iccm_hi0_clken[i]),
				.l1clk(iccm_hi0_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			rvoclkhdr iccm_hi1_c1_cgc(
				.en(iccm_hi1_clken[i]),
				.l1clk(iccm_hi1_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			rvoclkhdr iccm_lo0_c1_cgc(
				.en(iccm_lo0_clken[i]),
				.l1clk(iccm_lo0_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			rvoclkhdr iccm_lo1_c1_cgc(
				.en(iccm_lo1_clken[i]),
				.l1clk(iccm_lo1_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			assign addr_bank[(i * ICCM_INDEX_BITS) + (ICCM_INDEX_BITS - 1)-:ICCM_INDEX_BITS] = iccm_rw_addr[ICCM_BITS - 1:ICCM_BANK_BITS + 2];
			ram_16384x39 iccm_bank_hi0(
				.CLK(iccm_hi0_clk[i]),
				.WE(wren_bank_hi0[i]),
				.ADR(addr_bank[i * ICCM_INDEX_BITS+:ICCM_INDEX_BITS]),
				.D(iccm_wr_data[38:0]),
				.Q(iccm_bank_dout_hi[(i * 78) + 38-:39])
			);
			ram_16384x39 iccm_bank_hi1(
				.CLK(iccm_hi1_clk[i]),
				.WE(wren_bank_hi1[i]),
				.ADR(addr_bank[i * ICCM_INDEX_BITS+:ICCM_INDEX_BITS]),
				.D(iccm_wr_data[77:39]),
				.Q(iccm_bank_dout_hi[(i * 78) + 77-:39])
			);
			ram_16384x39 iccm_bank_lo0(
				.CLK(iccm_lo0_clk[i]),
				.WE(wren_bank_lo0[i]),
				.ADR(addr_bank[i * ICCM_INDEX_BITS+:ICCM_INDEX_BITS]),
				.D(iccm_wr_data[38:0]),
				.Q(iccm_bank_dout_lo[(i * 78) + 38-:39])
			);
			ram_16384x39 iccm_bank_lo1(
				.CLK(iccm_lo1_clk[i]),
				.WE(wren_bank_lo1[i]),
				.ADR(addr_bank[i * ICCM_INDEX_BITS+:ICCM_INDEX_BITS]),
				.D(iccm_wr_data[77:39]),
				.Q(iccm_bank_dout_lo[(i * 78) + 77-:39])
			);
		end
	endgenerate
	assign iccm_rd_data[155:0] = {iccm_bank_dout_hi[(iccm_rw_addr_q[ICCM_BANK_HI:4] * 78) + 77-:78], iccm_bank_dout_lo[(iccm_rw_addr_q[ICCM_BANK_HI:4] * 78) + 77-:78]};
	generate
		if (ICCM_BANK_BITS == 2) assign iccm_rw_addr_q[5:4] = {2 {1&#39;sb0}};
		else rvdff #(2) rd_addr_ff(
			.clk(clk),
			.rst_l(rst_l),
			.din(iccm_rw_addr[5:4]),
			.dout(iccm_rw_addr_q[5:4])
		);
	endgenerate
endmodule
module ifu (
	free_clk,
	active_clk,
	clk,
	clk_override,
	rst_l,
	dec_ib3_valid_d,
	dec_ib2_valid_d,
	dec_ib0_valid_eff_d,
	dec_ib1_valid_eff_d,
	exu_i0_br_ret_e4,
	exu_i1_br_ret_e4,
	exu_i0_br_call_e4,
	exu_i1_br_call_e4,
	exu_flush_final,
	dec_tlu_flush_err_wb,
	dec_tlu_flush_noredir_wb,
	dec_tlu_dbg_halted,
	dec_tlu_pmu_fw_halted,
	exu_flush_path_final,
	exu_flush_upper_e2,
	dec_tlu_mrac_ff,
	dec_tlu_fence_i_wb,
	dec_tlu_flush_leak_one_wb,
	dec_tlu_bpred_disable,
	dec_tlu_core_ecc_disable,
	ifu_axi_awvalid,
	ifu_axi_awready,
	ifu_axi_awid,
	ifu_axi_awaddr,
	ifu_axi_awregion,
	ifu_axi_awlen,
	ifu_axi_awsize,
	ifu_axi_awburst,
	ifu_axi_awlock,
	ifu_axi_awcache,
	ifu_axi_awprot,
	ifu_axi_awqos,
	ifu_axi_wvalid,
	ifu_axi_wready,
	ifu_axi_wdata,
	ifu_axi_wstrb,
	ifu_axi_wlast,
	ifu_axi_bvalid,
	ifu_axi_bready,
	ifu_axi_bresp,
	ifu_axi_bid,
	ifu_axi_arvalid,
	ifu_axi_arready,
	ifu_axi_arid,
	ifu_axi_araddr,
	ifu_axi_arregion,
	ifu_axi_arlen,
	ifu_axi_arsize,
	ifu_axi_arburst,
	ifu_axi_arlock,
	ifu_axi_arcache,
	ifu_axi_arprot,
	ifu_axi_arqos,
	ifu_axi_rvalid,
	ifu_axi_rready,
	ifu_axi_rid,
	ifu_axi_rdata,
	ifu_axi_rresp,
	ifu_axi_rlast,
	ifu_bus_clk_en,
	dma_iccm_req,
	dma_iccm_stall_any,
	dma_mem_addr,
	dma_mem_sz,
	dma_mem_write,
	dma_mem_wdata,
	iccm_dma_ecc_error,
	iccm_dma_rvalid,
	iccm_dma_rdata,
	iccm_ready,
	ifu_pmu_instr_aligned,
	ifu_pmu_align_stall,
	ifu_pmu_fetch_stall,
	ic_rw_addr,
	ic_wr_en,
	ic_rd_en,
	ic_wr_data,
	ic_rd_data,
	ictag_debug_rd_data,
	ic_debug_wr_data,
	ifu_ic_debug_rd_data,
	ic_premux_data,
	ic_sel_premux_data,
	ic_debug_addr,
	ic_debug_rd_en,
	ic_debug_wr_en,
	ic_debug_tag_array,
	ic_debug_way,
	ic_tag_valid,
	ic_rd_hit,
	ic_tag_perr,
	ifu_pmu_ic_miss,
	ifu_pmu_ic_hit,
	ifu_pmu_bus_error,
	ifu_pmu_bus_busy,
	ifu_pmu_bus_trxn,
	ifu_i0_valid,
	ifu_i1_valid,
	ifu_i0_icaf,
	ifu_i1_icaf,
	ifu_i0_icaf_f1,
	ifu_i1_icaf_f1,
	ifu_i0_perr,
	ifu_i1_perr,
	ifu_i0_sbecc,
	ifu_i1_sbecc,
	ifu_i0_dbecc,
	ifu_i1_dbecc,
	iccm_dma_sb_error,
	ifu_i0_instr,
	ifu_i1_instr,
	ifu_i0_pc,
	ifu_i1_pc,
	ifu_i0_pc4,
	ifu_i1_pc4,
	ifu_illegal_inst,
	ifu_miss_state_idle,
	i0_brp,
	i1_brp,
	exu_mp_pkt,
	exu_mp_eghr,
	dec_tlu_br0_wb_pkt,
	dec_tlu_br1_wb_pkt,
	dec_tlu_flush_lower_wb,
	exu_rets_e1_pkt,
	exu_rets_e4_pkt,
	ifu_i0_cinst,
	ifu_i1_cinst,
	dec_tlu_ic_diag_pkt,
	ifu_ic_debug_rd_data_valid,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire free_clk;
	input wire active_clk;
	input wire clk;
	input wire clk_override;
	input wire rst_l;
	input wire dec_ib3_valid_d;
	input wire dec_ib2_valid_d;
	input wire dec_ib0_valid_eff_d;
	input wire dec_ib1_valid_eff_d;
	input wire exu_i0_br_ret_e4;
	input wire exu_i1_br_ret_e4;
	input wire exu_i0_br_call_e4;
	input wire exu_i1_br_call_e4;
	input wire exu_flush_final;
	input wire dec_tlu_flush_err_wb;
	input wire dec_tlu_flush_noredir_wb;
	input wire dec_tlu_dbg_halted;
	input wire dec_tlu_pmu_fw_halted;
	input wire [31:1] exu_flush_path_final;
	input wire exu_flush_upper_e2;
	input wire [31:0] dec_tlu_mrac_ff;
	input wire dec_tlu_fence_i_wb;
	input wire dec_tlu_flush_leak_one_wb;
	input wire dec_tlu_bpred_disable;
	input wire dec_tlu_core_ecc_disable;
	output wire ifu_axi_awvalid;
	input wire ifu_axi_awready;
	output wire [2:0] ifu_axi_awid;
	output wire [31:0] ifu_axi_awaddr;
	output wire [3:0] ifu_axi_awregion;
	output wire [7:0] ifu_axi_awlen;
	output wire [2:0] ifu_axi_awsize;
	output wire [1:0] ifu_axi_awburst;
	output wire ifu_axi_awlock;
	output wire [3:0] ifu_axi_awcache;
	output wire [2:0] ifu_axi_awprot;
	output wire [3:0] ifu_axi_awqos;
	output wire ifu_axi_wvalid;
	input wire ifu_axi_wready;
	output wire [63:0] ifu_axi_wdata;
	output wire [7:0] ifu_axi_wstrb;
	output wire ifu_axi_wlast;
	input wire ifu_axi_bvalid;
	output wire ifu_axi_bready;
	input wire [1:0] ifu_axi_bresp;
	input wire [2:0] ifu_axi_bid;
	output wire ifu_axi_arvalid;
	input wire ifu_axi_arready;
	output wire [2:0] ifu_axi_arid;
	output wire [31:0] ifu_axi_araddr;
	output wire [3:0] ifu_axi_arregion;
	output wire [7:0] ifu_axi_arlen;
	output wire [2:0] ifu_axi_arsize;
	output wire [1:0] ifu_axi_arburst;
	output wire ifu_axi_arlock;
	output wire [3:0] ifu_axi_arcache;
	output wire [2:0] ifu_axi_arprot;
	output wire [3:0] ifu_axi_arqos;
	input wire ifu_axi_rvalid;
	output wire ifu_axi_rready;
	input wire [2:0] ifu_axi_rid;
	input wire [63:0] ifu_axi_rdata;
	input wire [1:0] ifu_axi_rresp;
	input wire ifu_axi_rlast;
	input wire ifu_bus_clk_en;
	input wire dma_iccm_req;
	input wire dma_iccm_stall_any;
	input wire [31:0] dma_mem_addr;
	input wire [2:0] dma_mem_sz;
	input wire dma_mem_write;
	input wire [63:0] dma_mem_wdata;
	output wire iccm_dma_ecc_error;
	output wire iccm_dma_rvalid;
	output wire [63:0] iccm_dma_rdata;
	output wire iccm_ready;
	output wire [1:0] ifu_pmu_instr_aligned;
	output wire ifu_pmu_align_stall;
	output wire ifu_pmu_fetch_stall;
	output wire [31:3] ic_rw_addr;
	output wire [3:0] ic_wr_en;
	output wire ic_rd_en;
	output wire [67:0] ic_wr_data;
	input wire [135:0] ic_rd_data;
	input wire [20:0] ictag_debug_rd_data;
	output wire [33:0] ic_debug_wr_data;
	output wire [33:0] ifu_ic_debug_rd_data;
	output wire [127:0] ic_premux_data;
	output wire ic_sel_premux_data;
	output wire [15:2] ic_debug_addr;
	output wire ic_debug_rd_en;
	output wire ic_debug_wr_en;
	output wire ic_debug_tag_array;
	output wire [3:0] ic_debug_way;
	output wire [3:0] ic_tag_valid;
	input wire [3:0] ic_rd_hit;
	input wire ic_tag_perr;
	output wire ifu_pmu_ic_miss;
	output wire ifu_pmu_ic_hit;
	output wire ifu_pmu_bus_error;
	output wire ifu_pmu_bus_busy;
	output wire ifu_pmu_bus_trxn;
	output wire ifu_i0_valid;
	output wire ifu_i1_valid;
	output wire ifu_i0_icaf;
	output wire ifu_i1_icaf;
	output wire ifu_i0_icaf_f1;
	output wire ifu_i1_icaf_f1;
	output wire ifu_i0_perr;
	output wire ifu_i1_perr;
	output wire ifu_i0_sbecc;
	output wire ifu_i1_sbecc;
	output wire ifu_i0_dbecc;
	output wire ifu_i1_dbecc;
	output wire iccm_dma_sb_error;
	output wire [31:0] ifu_i0_instr;
	output wire [31:0] ifu_i1_instr;
	output wire [31:1] ifu_i0_pc;
	output wire [31:1] ifu_i1_pc;
	output wire ifu_i0_pc4;
	output wire ifu_i1_pc4;
	output wire [15:0] ifu_illegal_inst;
	output wire ifu_miss_state_idle;
	output wire [67:0] i0_brp;
	output wire [67:0] i1_brp;
	input wire [73:0] exu_mp_pkt;
	input wire [4:0] exu_mp_eghr;
	input wire [15:0] dec_tlu_br0_wb_pkt;
	input wire [15:0] dec_tlu_br1_wb_pkt;
	input dec_tlu_flush_lower_wb;
	input wire [5:0] exu_rets_e1_pkt;
	input wire [5:0] exu_rets_e4_pkt;
	output wire [15:0] ifu_i0_cinst;
	output wire [15:0] ifu_i1_cinst;
	input wire [52:0] dec_tlu_ic_diag_pkt;
	output wire ifu_ic_debug_rd_data_valid;
	input wire scan_mode;
	localparam TAGWIDTH = 2;
	localparam IDWIDTH = 2;
	wire ifu_fb_consume1;
	wire ifu_fb_consume2;
	wire [31:1] ifc_fetch_addr_f2;
	wire ifc_fetch_uncacheable_f1;
	wire [7:0] ifu_fetch_val;
	wire [31:1] ifu_fetch_pc;
	wire [31:1] ifc_fetch_addr_f1;
	wire ic_crit_wd_rdy;
	wire ic_write_stall;
	wire ic_dma_active;
	wire ifc_dma_access_ok;
	wire ifc_iccm_access_f1;
	wire ifc_region_acc_fault_f1;
	wire ic_access_fault_f2;
	wire ifu_ic_mb_empty;
	wire ic_hit_f2;
	ifu_ifc_ctl ifc(
		.clk(clk),
		.free_clk(free_clk),
		.active_clk(active_clk),
		.clk_override(clk_override),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.ic_hit_f2(ic_hit_f2),
		.ic_crit_wd_rdy(ic_crit_wd_rdy),
		.ifu_ic_mb_empty(ifu_ic_mb_empty),
		.ifu_fb_consume1(ifu_fb_consume1),
		.ifu_fb_consume2(ifu_fb_consume2),
		.dec_tlu_flush_noredir_wb(dec_tlu_flush_noredir_wb),
		.dec_tlu_dbg_halted(dec_tlu_dbg_halted),
		.dec_tlu_pmu_fw_halted(dec_tlu_pmu_fw_halted),
		.exu_flush_final(exu_flush_final),
		.exu_flush_path_final(exu_flush_path_final),
		.ifu_bp_kill_next_f2(ifu_bp_kill_next_f2),
		.ifu_bp_btb_target_f2(ifu_bp_btb_target_f2),
		.ic_dma_active(ic_dma_active),
		.ic_write_stall(ic_write_stall),
		.dma_iccm_stall_any(dma_iccm_stall_any),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.ifc_fetch_uncacheable_f1(ifc_fetch_uncacheable_f1),
		.ifc_fetch_addr_f1(ifc_fetch_addr_f1),
		.ifc_fetch_addr_f2(ifc_fetch_addr_f2),
		.ifc_fetch_req_f1(ifc_fetch_req_f1),
		.ifc_fetch_req_f1_raw(ifc_fetch_req_f1_raw),
		.ifc_fetch_req_f2(ifc_fetch_req_f2),
		.ifu_pmu_fetch_stall(ifu_pmu_fetch_stall),
		.ifc_iccm_access_f1(ifc_iccm_access_f1),
		.ifc_region_acc_fault_f1(ifc_region_acc_fault_f1),
		.ifc_dma_access_ok(ifc_dma_access_ok)
	);
	wire [7:0] ifu_bp_way_f2;
	wire ifu_bp_kill_next_f2;
	wire [31:1] ifu_bp_btb_target_f2;
	wire [7:1] ifu_bp_inst_mask_f2;
	wire [7:0] ifu_bp_hist1_f2;
	wire [7:0] ifu_bp_hist0_f2;
	wire [11:0] ifu_bp_poffset_f2;
	wire [7:0] ifu_bp_ret_f2;
	wire [7:0] ifu_bp_pc4_f2;
	wire [7:0] ifu_bp_valid_f2;
	wire [4:0] ifu_bp_fghr_f2;
	ifu_bp_ctl bp(
		.clk(clk),
		.active_clk(active_clk),
		.clk_override(clk_override),
		.rst_l(rst_l),
		.ic_hit_f2(ic_hit_f2),
		.ifc_fetch_addr_f1(ifc_fetch_addr_f1),
		.ifc_fetch_addr_f2(ifc_fetch_addr_f2),
		.ifc_fetch_req_f1(ifc_fetch_req_f1),
		.ifc_fetch_req_f2(ifc_fetch_req_f2),
		.dec_tlu_br0_wb_pkt(dec_tlu_br0_wb_pkt),
		.dec_tlu_br1_wb_pkt(dec_tlu_br1_wb_pkt),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.dec_tlu_flush_leak_one_wb(dec_tlu_flush_leak_one_wb),
		.dec_tlu_bpred_disable(dec_tlu_bpred_disable),
		.exu_i0_br_ret_e4(exu_i0_br_ret_e4),
		.exu_i1_br_ret_e4(exu_i1_br_ret_e4),
		.exu_i0_br_call_e4(exu_i0_br_call_e4),
		.exu_i1_br_call_e4(exu_i1_br_call_e4),
		.exu_mp_pkt(exu_mp_pkt),
		.exu_rets_e1_pkt(exu_rets_e1_pkt),
		.exu_rets_e4_pkt(exu_rets_e4_pkt),
		.exu_mp_eghr(exu_mp_eghr),
		.exu_flush_final(exu_flush_final),
		.exu_flush_upper_e2(exu_flush_upper_e2),
		.ifu_bp_kill_next_f2(ifu_bp_kill_next_f2),
		.ifu_bp_btb_target_f2(ifu_bp_btb_target_f2),
		.ifu_bp_inst_mask_f2(ifu_bp_inst_mask_f2),
		.ifu_bp_fghr_f2(ifu_bp_fghr_f2),
		.ifu_bp_way_f2(ifu_bp_way_f2),
		.ifu_bp_ret_f2(ifu_bp_ret_f2),
		.ifu_bp_hist1_f2(ifu_bp_hist1_f2),
		.ifu_bp_hist0_f2(ifu_bp_hist0_f2),
		.ifu_bp_poffset_f2(ifu_bp_poffset_f2),
		.ifu_bp_pc4_f2(ifu_bp_pc4_f2),
		.ifu_bp_valid_f2(ifu_bp_valid_f2),
		.scan_mode(scan_mode)
	);
	wire [7:0] ic_fetch_val_f2;
	wire [127:0] ic_data_f2;
	wire [127:0] ifu_fetch_data;
	wire ifc_fetch_req_f1_raw;
	wire ifc_fetch_req_f1;
	wire ifc_fetch_req_f2;
	wire ic_rd_parity_final_err;
	wire iccm_rd_ecc_single_err;
	wire iccm_rd_ecc_double_err;
	wire [7:0] ic_error_f2;
	wire ifu_icache_fetch_f2;
	wire [16:2] ifu_icache_error_index;
	wire ifu_icache_error_val;
	wire ifu_icache_sb_error_val;
	assign ifu_fetch_data[127:0] = ic_data_f2[127:0];
	assign ifu_fetch_val[7:0] = ic_fetch_val_f2[7:0];
	assign ifu_fetch_pc[31:1] = ifc_fetch_addr_f2[31:1];
	ifu_aln_ctl aln(
		.active_clk(active_clk),
		.iccm_rd_ecc_single_err(iccm_rd_ecc_single_err),
		.iccm_rd_ecc_double_err(iccm_rd_ecc_double_err),
		.ic_rd_parity_final_err(ic_rd_parity_final_err),
		.ifu_icache_fetch_f2(ifu_icache_fetch_f2),
		.ic_access_fault_f2(ic_access_fault_f2),
		.ifu_bp_fghr_f2(ifu_bp_fghr_f2),
		.ifu_bp_btb_target_f2(ifu_bp_btb_target_f2),
		.ifu_bp_poffset_f2(ifu_bp_poffset_f2),
		.ifu_bp_hist0_f2(ifu_bp_hist0_f2),
		.ifu_bp_hist1_f2(ifu_bp_hist1_f2),
		.ifu_bp_pc4_f2(ifu_bp_pc4_f2),
		.ifu_bp_way_f2(ifu_bp_way_f2),
		.ifu_bp_valid_f2(ifu_bp_valid_f2),
		.ifu_bp_ret_f2(ifu_bp_ret_f2),
		.exu_flush_final(exu_flush_final),
		.dec_ib3_valid_d(dec_ib3_valid_d),
		.dec_ib2_valid_d(dec_ib2_valid_d),
		.dec_ib0_valid_eff_d(dec_ib0_valid_eff_d),
		.dec_ib1_valid_eff_d(dec_ib1_valid_eff_d),
		.ifu_fetch_data(ifu_fetch_data),
		.ic_error_f2(ic_error_f2),
		.ifu_fetch_val(ifu_fetch_val),
		.ifu_fetch_pc(ifu_fetch_pc),
		.rst_l(rst_l),
		.clk(clk),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.ifu_i0_valid(ifu_i0_valid),
		.ifu_i1_valid(ifu_i1_valid),
		.ifu_i0_icaf(ifu_i0_icaf),
		.ifu_i1_icaf(ifu_i1_icaf),
		.ifu_i0_icaf_f1(ifu_i0_icaf_f1),
		.ifu_i1_icaf_f1(ifu_i1_icaf_f1),
		.ifu_i0_perr(ifu_i0_perr),
		.ifu_i1_perr(ifu_i1_perr),
		.ifu_i0_sbecc(ifu_i0_sbecc),
		.ifu_i1_sbecc(ifu_i1_sbecc),
		.ifu_i0_dbecc(ifu_i0_dbecc),
		.ifu_i1_dbecc(ifu_i1_dbecc),
		.ifu_i0_instr(ifu_i0_instr),
		.ifu_i1_instr(ifu_i1_instr),
		.ifu_i0_pc(ifu_i0_pc),
		.ifu_i1_pc(ifu_i1_pc),
		.ifu_i0_pc4(ifu_i0_pc4),
		.ifu_i1_pc4(ifu_i1_pc4),
		.ifu_fb_consume1(ifu_fb_consume1),
		.ifu_fb_consume2(ifu_fb_consume2),
		.ifu_illegal_inst(ifu_illegal_inst),
		.i0_brp(i0_brp),
		.i1_brp(i1_brp),
		.ifu_pmu_instr_aligned(ifu_pmu_instr_aligned),
		.ifu_pmu_align_stall(ifu_pmu_align_stall),
		.ifu_icache_error_index(ifu_icache_error_index),
		.ifu_icache_error_val(ifu_icache_error_val),
		.ifu_icache_sb_error_val(ifu_icache_sb_error_val),
		.ifu_i0_cinst(ifu_i0_cinst),
		.ifu_i1_cinst(ifu_i1_cinst),
		.scan_mode(scan_mode)
	);
	ifu_mem_ctl mem_ctl(
		.clk(clk),
		.free_clk(free_clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.exu_flush_final(exu_flush_final),
		.dec_tlu_flush_err_wb(dec_tlu_flush_err_wb),
		.ifc_fetch_uncacheable_f1(ifc_fetch_uncacheable_f1),
		.ifc_fetch_req_f1(ifc_fetch_req_f1),
		.ifc_fetch_req_f1_raw(ifc_fetch_req_f1_raw),
		.ifc_iccm_access_f1(ifc_iccm_access_f1),
		.ifc_region_acc_fault_f1(ifc_region_acc_fault_f1),
		.ifc_dma_access_ok(ifc_dma_access_ok),
		.dec_tlu_fence_i_wb(dec_tlu_fence_i_wb),
		.ifu_icache_error_val(ifu_icache_error_val),
		.ifu_icache_sb_error_val(ifu_icache_sb_error_val),
		.ifu_bp_inst_mask_f2(ifu_bp_inst_mask_f2),
		.ifu_miss_state_idle(ifu_miss_state_idle),
		.ifu_ic_mb_empty(ifu_ic_mb_empty),
		.ic_dma_active(ic_dma_active),
		.ic_write_stall(ic_write_stall),
		.ifu_pmu_ic_miss(ifu_pmu_ic_miss),
		.ifu_pmu_ic_hit(ifu_pmu_ic_hit),
		.ifu_pmu_bus_error(ifu_pmu_bus_error),
		.ifu_pmu_bus_busy(ifu_pmu_bus_busy),
		.ifu_pmu_bus_trxn(ifu_pmu_bus_trxn),
		.ifu_axi_awvalid(ifu_axi_awvalid),
		.ifu_axi_awready(ifu_axi_awready),
		.ifu_axi_awid(ifu_axi_awid),
		.ifu_axi_awaddr(ifu_axi_awaddr),
		.ifu_axi_awregion(ifu_axi_awregion),
		.ifu_axi_awlen(ifu_axi_awlen),
		.ifu_axi_awsize(ifu_axi_awsize),
		.ifu_axi_awburst(ifu_axi_awburst),
		.ifu_axi_awlock(ifu_axi_awlock),
		.ifu_axi_awcache(ifu_axi_awcache),
		.ifu_axi_awprot(ifu_axi_awprot),
		.ifu_axi_awqos(ifu_axi_awqos),
		.ifu_axi_wvalid(ifu_axi_wvalid),
		.ifu_axi_wready(ifu_axi_wready),
		.ifu_axi_wdata(ifu_axi_wdata),
		.ifu_axi_wstrb(ifu_axi_wstrb),
		.ifu_axi_wlast(ifu_axi_wlast),
		.ifu_axi_bvalid(ifu_axi_bvalid),
		.ifu_axi_bready(ifu_axi_bready),
		.ifu_axi_bresp(ifu_axi_bresp),
		.ifu_axi_bid(ifu_axi_bid),
		.ifu_axi_arvalid(ifu_axi_arvalid),
		.ifu_axi_arready(ifu_axi_arready),
		.ifu_axi_arid(ifu_axi_arid),
		.ifu_axi_araddr(ifu_axi_araddr),
		.ifu_axi_arregion(ifu_axi_arregion),
		.ifu_axi_arlen(ifu_axi_arlen),
		.ifu_axi_arsize(ifu_axi_arsize),
		.ifu_axi_arburst(ifu_axi_arburst),
		.ifu_axi_arlock(ifu_axi_arlock),
		.ifu_axi_arcache(ifu_axi_arcache),
		.ifu_axi_arprot(ifu_axi_arprot),
		.ifu_axi_arqos(ifu_axi_arqos),
		.ifu_axi_rvalid(ifu_axi_rvalid),
		.ifu_axi_rready(ifu_axi_rready),
		.ifu_axi_rid(ifu_axi_rid),
		.ifu_axi_rdata(ifu_axi_rdata),
		.ifu_axi_rresp(ifu_axi_rresp),
		.ifu_axi_rlast(ifu_axi_rlast),
		.ifu_bus_clk_en(ifu_bus_clk_en),
		.dma_iccm_req(dma_iccm_req),
		.dma_mem_addr(dma_mem_addr),
		.dma_mem_sz(dma_mem_sz),
		.dma_mem_write(dma_mem_write),
		.dma_mem_wdata(dma_mem_wdata),
		.iccm_dma_ecc_error(iccm_dma_ecc_error),
		.iccm_dma_rvalid(iccm_dma_rvalid),
		.iccm_dma_rdata(iccm_dma_rdata),
		.iccm_ready(iccm_ready),
		.ic_rw_addr(ic_rw_addr),
		.ic_wr_en(ic_wr_en),
		.ic_rd_en(ic_rd_en),
		.ic_wr_data(ic_wr_data),
		.ic_rd_data(ic_rd_data),
		.ictag_debug_rd_data(ictag_debug_rd_data),
		.ic_debug_wr_data(ic_debug_wr_data),
		.ifu_ic_debug_rd_data(ifu_ic_debug_rd_data),
		.ic_debug_addr(ic_debug_addr),
		.ic_debug_rd_en(ic_debug_rd_en),
		.ic_debug_wr_en(ic_debug_wr_en),
		.ic_debug_tag_array(ic_debug_tag_array),
		.ic_debug_way(ic_debug_way),
		.ic_tag_valid(ic_tag_valid),
		.ic_rd_hit(ic_rd_hit),
		.ic_tag_perr(ic_tag_perr),
		.ic_crit_wd_rdy(ic_crit_wd_rdy),
		.ic_access_fault_f2(ic_access_fault_f2),
		.ic_rd_parity_final_err(ic_rd_parity_final_err),
		.iccm_rd_ecc_single_err(iccm_rd_ecc_single_err),
		.iccm_rd_ecc_double_err(iccm_rd_ecc_double_err),
		.iccm_dma_sb_error(iccm_dma_sb_error),
		.ic_fetch_val_f2(ic_fetch_val_f2),
		.ic_error_f2(ic_error_f2),
		.ifu_icache_fetch_f2(ifu_icache_fetch_f2),
		.ic_premux_data(ic_premux_data),
		.ic_sel_premux_data(ic_sel_premux_data),
		.dec_tlu_ic_diag_pkt(dec_tlu_ic_diag_pkt),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.ifu_ic_debug_rd_data_valid(ifu_ic_debug_rd_data_valid),
		.scan_mode(scan_mode),
		.fetch_addr_f1(ifc_fetch_addr_f1),
		.ifu_icache_error_index(ifu_icache_error_index[16:6]),
		.ic_hit_f2(ic_hit_f2),
		.ic_data_f2(ic_data_f2[127:0])
	);
endmodule
module dec_decode_ctl (
	dec_i0_cinst_d,
	dec_i1_cinst_d,
	dec_i0_inst_wb1,
	dec_i1_inst_wb1,
	dec_i0_pc_wb1,
	dec_i1_pc_wb1,
	lsu_nonblock_load_valid_dc3,
	lsu_nonblock_load_tag_dc3,
	lsu_nonblock_load_inv_dc5,
	lsu_nonblock_load_inv_tag_dc5,
	lsu_nonblock_load_data_valid,
	lsu_nonblock_load_data_error,
	lsu_nonblock_load_data_tag,
	dec_i0_trigger_match_d,
	dec_i1_trigger_match_d,
	dec_tlu_wr_pause_wb,
	dec_tlu_pipelining_disable,
	dec_tlu_dual_issue_disable,
	dec_tlu_sec_alu_disable,
	lsu_trigger_match_dc3,
	lsu_pmu_misaligned_dc3,
	dec_tlu_debug_stall,
	dec_tlu_flush_leak_one_wb,
	dec_debug_fence_d,
	dbg_cmd_wrdata,
	dec_i0_icaf_d,
	dec_i1_icaf_d,
	dec_i0_icaf_f1_d,
	dec_i0_perr_d,
	dec_i1_perr_d,
	dec_i0_sbecc_d,
	dec_i1_sbecc_d,
	dec_i0_dbecc_d,
	dec_i1_dbecc_d,
	dec_i0_brp,
	dec_i1_brp,
	ifu_illegal_inst,
	dec_i0_pc_d,
	lsu_freeze_dc3,
	lsu_halt_idle_any,
	lsu_load_stall_any,
	lsu_store_stall_any,
	dma_dccm_stall_any,
	exu_div_finish,
	exu_div_stall,
	exu_div_result,
	dec_tlu_i0_kill_writeb_wb,
	dec_tlu_i1_kill_writeb_wb,
	dec_tlu_flush_lower_wb,
	dec_tlu_flush_pause_wb,
	dec_tlu_presync_d,
	dec_tlu_postsync_d,
	exu_mul_result_e3,
	dec_i0_pc4_d,
	dec_i1_pc4_d,
	dec_csr_rddata_d,
	dec_csr_legal_d,
	exu_csr_rs1_e1,
	lsu_result_dc3,
	lsu_result_corr_dc4,
	exu_i0_flush_final,
	exu_i1_flush_final,
	exu_i0_pc_e1,
	exu_i1_pc_e1,
	dec_i0_instr_d,
	dec_i1_instr_d,
	dec_ib0_valid_d,
	dec_ib1_valid_d,
	exu_i0_result_e1,
	exu_i1_result_e1,
	exu_i0_result_e4,
	exu_i1_result_e4,
	clk,
	active_clk,
	free_clk,
	clk_override,
	rst_l,
	dec_i0_rs1_en_d,
	dec_i0_rs2_en_d,
	dec_i0_rs1_d,
	dec_i0_rs2_d,
	dec_i0_immed_d,
	dec_i1_rs1_en_d,
	dec_i1_rs2_en_d,
	dec_i1_rs1_d,
	dec_i1_rs2_d,
	dec_i1_immed_d,
	dec_i0_br_immed_d,
	dec_i1_br_immed_d,
	i0_ap,
	i1_ap,
	dec_i0_decode_d,
	dec_i1_decode_d,
	dec_ib0_valid_eff_d,
	dec_ib1_valid_eff_d,
	dec_i0_alu_decode_d,
	dec_i1_alu_decode_d,
	i0_rs1_bypass_data_d,
	i0_rs2_bypass_data_d,
	i1_rs1_bypass_data_d,
	i1_rs2_bypass_data_d,
	dec_i0_waddr_wb,
	dec_i0_wen_wb,
	dec_i0_wdata_wb,
	dec_i1_waddr_wb,
	dec_i1_wen_wb,
	dec_i1_wdata_wb,
	dec_i0_select_pc_d,
	dec_i1_select_pc_d,
	dec_i0_rs1_bypass_en_d,
	dec_i0_rs2_bypass_en_d,
	dec_i1_rs1_bypass_en_d,
	dec_i1_rs2_bypass_en_d,
	lsu_p,
	mul_p,
	div_p,
	dec_lsu_offset_d,
	dec_i0_lsu_d,
	dec_i1_lsu_d,
	dec_i0_mul_d,
	dec_i1_mul_d,
	dec_i0_div_d,
	dec_i1_div_d,
	flush_final_e3,
	i0_flush_final_e3,
	dec_csr_ren_d,
	dec_csr_wen_unq_d,
	dec_csr_any_unq_d,
	dec_csr_wen_wb,
	dec_csr_rdaddr_d,
	dec_csr_wraddr_wb,
	dec_csr_wrdata_wb,
	dec_csr_stall_int_ff,
	dec_tlu_i0_valid_e4,
	dec_tlu_i1_valid_e4,
	dec_tlu_packet_e4,
	dec_fence_pending,
	dec_tlu_i0_pc_e4,
	dec_tlu_i1_pc_e4,
	dec_illegal_inst,
	dec_i1_valid_e1,
	dec_div_decode_e4,
	pred_correct_npc_e2,
	dec_i0_rs1_bypass_en_e3,
	dec_i0_rs2_bypass_en_e3,
	dec_i1_rs1_bypass_en_e3,
	dec_i1_rs2_bypass_en_e3,
	i0_rs1_bypass_data_e3,
	i0_rs2_bypass_data_e3,
	i1_rs1_bypass_data_e3,
	i1_rs2_bypass_data_e3,
	dec_i0_sec_decode_e3,
	dec_i1_sec_decode_e3,
	dec_i0_pc_e3,
	dec_i1_pc_e3,
	dec_i0_rs1_bypass_en_e2,
	dec_i0_rs2_bypass_en_e2,
	dec_i1_rs1_bypass_en_e2,
	dec_i1_rs2_bypass_en_e2,
	i0_rs1_bypass_data_e2,
	i0_rs2_bypass_data_e2,
	i1_rs1_bypass_data_e2,
	i1_rs2_bypass_data_e2,
	i0_predict_p_d,
	i1_predict_p_d,
	dec_i0_lsu_decode_d,
	i0_result_e4_eff,
	i1_result_e4_eff,
	i0_result_e2,
	dec_i0_data_en,
	dec_i0_ctl_en,
	dec_i1_data_en,
	dec_i1_ctl_en,
	dec_pmu_instr_decoded,
	dec_pmu_decode_stall,
	dec_pmu_presync_stall,
	dec_pmu_postsync_stall,
	dec_nonblock_load_wen,
	dec_nonblock_load_waddr,
	dec_nonblock_load_freeze_dc2,
	dec_pause_state,
	dec_pause_state_cg,
	dec_i0_load_e4,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire [15:0] dec_i0_cinst_d;
	input wire [15:0] dec_i1_cinst_d;
	output wire [31:0] dec_i0_inst_wb1;
	output wire [31:0] dec_i1_inst_wb1;
	output wire [31:1] dec_i0_pc_wb1;
	output wire [31:1] dec_i1_pc_wb1;
	input wire lsu_nonblock_load_valid_dc3;
	input wire [2:0] lsu_nonblock_load_tag_dc3;
	input wire lsu_nonblock_load_inv_dc5;
	input wire [2:0] lsu_nonblock_load_inv_tag_dc5;
	input wire lsu_nonblock_load_data_valid;
	input wire lsu_nonblock_load_data_error;
	input wire [2:0] lsu_nonblock_load_data_tag;
	input wire [3:0] dec_i0_trigger_match_d;
	input wire [3:0] dec_i1_trigger_match_d;
	input wire dec_tlu_wr_pause_wb;
	input wire dec_tlu_pipelining_disable;
	input wire dec_tlu_dual_issue_disable;
	input wire dec_tlu_sec_alu_disable;
	input wire [3:0] lsu_trigger_match_dc3;
	input wire lsu_pmu_misaligned_dc3;
	input wire dec_tlu_debug_stall;
	input wire dec_tlu_flush_leak_one_wb;
	input wire dec_debug_fence_d;
	input wire [1:0] dbg_cmd_wrdata;
	input wire dec_i0_icaf_d;
	input wire dec_i1_icaf_d;
	input wire dec_i0_icaf_f1_d;
	input wire dec_i0_perr_d;
	input wire dec_i1_perr_d;
	input wire dec_i0_sbecc_d;
	input wire dec_i1_sbecc_d;
	input wire dec_i0_dbecc_d;
	input wire dec_i1_dbecc_d;
	input wire [67:0] dec_i0_brp;
	input wire [67:0] dec_i1_brp;
	input wire [15:0] ifu_illegal_inst;
	input wire [31:1] dec_i0_pc_d;
	input wire lsu_freeze_dc3;
	input wire lsu_halt_idle_any;
	input wire lsu_load_stall_any;
	input wire lsu_store_stall_any;
	input wire dma_dccm_stall_any;
	input wire exu_div_finish;
	input wire exu_div_stall;
	input wire [31:0] exu_div_result;
	input wire dec_tlu_i0_kill_writeb_wb;
	input wire dec_tlu_i1_kill_writeb_wb;
	input wire dec_tlu_flush_lower_wb;
	input wire dec_tlu_flush_pause_wb;
	input wire dec_tlu_presync_d;
	input wire dec_tlu_postsync_d;
	input wire [31:0] exu_mul_result_e3;
	input wire dec_i0_pc4_d;
	input wire dec_i1_pc4_d;
	input wire [31:0] dec_csr_rddata_d;
	input wire dec_csr_legal_d;
	input wire [31:0] exu_csr_rs1_e1;
	input wire [31:0] lsu_result_dc3;
	input wire [31:0] lsu_result_corr_dc4;
	input wire exu_i0_flush_final;
	input wire exu_i1_flush_final;
	input wire [31:1] exu_i0_pc_e1;
	input wire [31:1] exu_i1_pc_e1;
	input wire [31:0] dec_i0_instr_d;
	input wire [31:0] dec_i1_instr_d;
	input wire dec_ib0_valid_d;
	input wire dec_ib1_valid_d;
	input wire [31:0] exu_i0_result_e1;
	input wire [31:0] exu_i1_result_e1;
	input wire [31:0] exu_i0_result_e4;
	input wire [31:0] exu_i1_result_e4;
	input wire clk;
	input wire active_clk;
	input wire free_clk;
	input wire clk_override;
	input wire rst_l;
	output wire dec_i0_rs1_en_d;
	output wire dec_i0_rs2_en_d;
	output wire [4:0] dec_i0_rs1_d;
	output wire [4:0] dec_i0_rs2_d;
	output wire [31:0] dec_i0_immed_d;
	output wire dec_i1_rs1_en_d;
	output wire dec_i1_rs2_en_d;
	output wire [4:0] dec_i1_rs1_d;
	output wire [4:0] dec_i1_rs2_d;
	output wire [31:0] dec_i1_immed_d;
	output wire [12:1] dec_i0_br_immed_d;
	output wire [12:1] dec_i1_br_immed_d;
	output wire [19:0] i0_ap;
	output wire [19:0] i1_ap;
	output wire dec_i0_decode_d;
	output wire dec_i1_decode_d;
	output wire dec_ib0_valid_eff_d;
	output wire dec_ib1_valid_eff_d;
	output wire dec_i0_alu_decode_d;
	output wire dec_i1_alu_decode_d;
	output wire [31:0] i0_rs1_bypass_data_d;
	output wire [31:0] i0_rs2_bypass_data_d;
	output wire [31:0] i1_rs1_bypass_data_d;
	output wire [31:0] i1_rs2_bypass_data_d;
	output wire [4:0] dec_i0_waddr_wb;
	output wire dec_i0_wen_wb;
	output wire [31:0] dec_i0_wdata_wb;
	output wire [4:0] dec_i1_waddr_wb;
	output wire dec_i1_wen_wb;
	output wire [31:0] dec_i1_wdata_wb;
	output wire dec_i0_select_pc_d;
	output wire dec_i1_select_pc_d;
	output wire dec_i0_rs1_bypass_en_d;
	output wire dec_i0_rs2_bypass_en_d;
	output wire dec_i1_rs1_bypass_en_d;
	output wire dec_i1_rs2_bypass_en_d;
	output wire [18:0] lsu_p;
	output wire [5:0] mul_p;
	output wire [2:0] div_p;
	output wire [11:0] dec_lsu_offset_d;
	output wire dec_i0_lsu_d;
	output wire dec_i1_lsu_d;
	output wire dec_i0_mul_d;
	output wire dec_i1_mul_d;
	output wire dec_i0_div_d;
	output wire dec_i1_div_d;
	output wire flush_final_e3;
	output wire i0_flush_final_e3;
	output wire dec_csr_ren_d;
	output wire dec_csr_wen_unq_d;
	output wire dec_csr_any_unq_d;
	output wire dec_csr_wen_wb;
	output wire [11:0] dec_csr_rdaddr_d;
	output wire [11:0] dec_csr_wraddr_wb;
	output wire [31:0] dec_csr_wrdata_wb;
	output wire dec_csr_stall_int_ff;
	output dec_tlu_i0_valid_e4;
	output dec_tlu_i1_valid_e4;
	output reg [25:0] dec_tlu_packet_e4;
	output wire dec_fence_pending;
	output wire [31:1] dec_tlu_i0_pc_e4;
	output wire [31:1] dec_tlu_i1_pc_e4;
	output wire [31:0] dec_illegal_inst;
	output wire dec_i1_valid_e1;
	output wire dec_div_decode_e4;
	output wire [31:1] pred_correct_npc_e2;
	output wire dec_i0_rs1_bypass_en_e3;
	output wire dec_i0_rs2_bypass_en_e3;
	output wire dec_i1_rs1_bypass_en_e3;
	output wire dec_i1_rs2_bypass_en_e3;
	output wire [31:0] i0_rs1_bypass_data_e3;
	output wire [31:0] i0_rs2_bypass_data_e3;
	output wire [31:0] i1_rs1_bypass_data_e3;
	output wire [31:0] i1_rs2_bypass_data_e3;
	output wire dec_i0_sec_decode_e3;
	output wire dec_i1_sec_decode_e3;
	output wire [31:1] dec_i0_pc_e3;
	output wire [31:1] dec_i1_pc_e3;
	output wire dec_i0_rs1_bypass_en_e2;
	output wire dec_i0_rs2_bypass_en_e2;
	output wire dec_i1_rs1_bypass_en_e2;
	output wire dec_i1_rs2_bypass_en_e2;
	output wire [31:0] i0_rs1_bypass_data_e2;
	output wire [31:0] i0_rs2_bypass_data_e2;
	output wire [31:0] i1_rs1_bypass_data_e2;
	output wire [31:0] i1_rs2_bypass_data_e2;
	output wire [73:0] i0_predict_p_d;
	output wire [73:0] i1_predict_p_d;
	output wire dec_i0_lsu_decode_d;
	output wire [31:0] i0_result_e4_eff;
	output wire [31:0] i1_result_e4_eff;
	output wire [31:0] i0_result_e2;
	output wire [4:2] dec_i0_data_en;
	output wire [4:1] dec_i0_ctl_en;
	output wire [4:2] dec_i1_data_en;
	output wire [4:1] dec_i1_ctl_en;
	output wire [1:0] dec_pmu_instr_decoded;
	output wire dec_pmu_decode_stall;
	output wire dec_pmu_presync_stall;
	output wire dec_pmu_postsync_stall;
	output wire dec_nonblock_load_wen;
	output reg [4:0] dec_nonblock_load_waddr;
	output wire dec_nonblock_load_freeze_dc2;
	output wire dec_pause_state;
	output wire dec_pause_state_cg;
	output wire dec_i0_load_e4;
	input wire scan_mode;
	wire [49:0] i0_dp_raw;
	reg [49:0] i0_dp;
	wire [49:0] i1_dp_raw;
	reg [49:0] i1_dp;
	wire [31:0] i0;
	wire [31:0] i1;
	wire i0_valid_d;
	wire i1_valid_d;
	wire [31:0] i0_result_e1;
	wire [31:0] i1_result_e1;
	wire [31:0] i1_result_e2;
	wire [31:0] i0_result_e3;
	wire [31:0] i1_result_e3;
	wire [31:0] i0_result_e4;
	wire [31:0] i1_result_e4;
	wire [31:0] i0_result_wb;
	wire [31:0] i1_result_wb;
	wire [31:1] i0_pc_e1;
	wire [31:1] i1_pc_e1;
	wire [31:1] i0_pc_e2;
	wire [31:1] i1_pc_e2;
	wire [31:1] i0_pc_e3;
	wire [31:1] i1_pc_e3;
	wire [31:1] i0_pc_e4;
	wire [31:1] i1_pc_e4;
	wire [9:0] i0_rs1bypass;
	wire [9:0] i0_rs2bypass;
	wire [9:0] i1_rs1bypass;
	wire [9:0] i1_rs2bypass;
	wire i0_jalimm20;
	wire i1_jalimm20;
	wire i0_uiimm20;
	wire i1_uiimm20;
	wire lsu_decode_d;
	wire [31:0] i0_immed_d;
	wire i0_presync;
	wire i0_postsync;
	wire postsync_stall;
	wire ps_stall;
	wire prior_inflight;
	wire prior_inflight_e1e4;
	wire prior_inflight_wb;
	wire csr_clr_d;
	wire csr_set_d;
	wire csr_write_d;
	wire csr_clr_e1;
	wire csr_set_e1;
	wire csr_write_e1;
	wire csr_imm_e1;
	wire [31:0] csr_mask_e1;
	wire [31:0] write_csr_data_e1;
	wire [31:0] write_csr_data_in;
	wire [31:0] write_csr_data;
	wire csr_data_wen;
	wire [4:0] csrimm_e1;
	wire [31:0] csr_rddata_e1;
	wire flush_lower_wb;
	wire i1_load_block_d;
	wire i1_mul_block_d;
	wire i1_load2_block_d;
	wire i1_mul2_block_d;
	wire mul_decode_d;
	wire div_decode_d;
	wire [31:1] div_pc;
	wire div_stall;
	wire div_stall_ff;
	wire [3:0] div_trigger;
	wire i0_legal;
	wire shift_illegal;
	wire illegal_inst_en;
	wire [31:0] illegal_inst;
	wire illegal_lockout_in;
	wire illegal_lockout;
	wire i0_legal_decode_d;
	wire i1_flush_final_e3;
	wire [31:0] i0_result_e3_final;
	wire [31:0] i1_result_e3_final;
	wire [31:0] i0_result_wb_raw;
	wire [31:0] i1_result_wb_raw;
	wire [12:1] last_br_immed_d;
	wire i1_depend_i0_d;
	wire i0_rs1_depend_i0_e1;
	wire i0_rs1_depend_i0_e2;
	wire i0_rs1_depend_i0_e3;
	wire i0_rs1_depend_i0_e4;
	wire i0_rs1_depend_i0_wb;
	wire i0_rs1_depend_i1_e1;
	wire i0_rs1_depend_i1_e2;
	wire i0_rs1_depend_i1_e3;
	wire i0_rs1_depend_i1_e4;
	wire i0_rs1_depend_i1_wb;
	wire i0_rs2_depend_i0_e1;
	wire i0_rs2_depend_i0_e2;
	wire i0_rs2_depend_i0_e3;
	wire i0_rs2_depend_i0_e4;
	wire i0_rs2_depend_i0_wb;
	wire i0_rs2_depend_i1_e1;
	wire i0_rs2_depend_i1_e2;
	wire i0_rs2_depend_i1_e3;
	wire i0_rs2_depend_i1_e4;
	wire i0_rs2_depend_i1_wb;
	wire i1_rs1_depend_i0_e1;
	wire i1_rs1_depend_i0_e2;
	wire i1_rs1_depend_i0_e3;
	wire i1_rs1_depend_i0_e4;
	wire i1_rs1_depend_i0_wb;
	wire i1_rs1_depend_i1_e1;
	wire i1_rs1_depend_i1_e2;
	wire i1_rs1_depend_i1_e3;
	wire i1_rs1_depend_i1_e4;
	wire i1_rs1_depend_i1_wb;
	wire i1_rs2_depend_i0_e1;
	wire i1_rs2_depend_i0_e2;
	wire i1_rs2_depend_i0_e3;
	wire i1_rs2_depend_i0_e4;
	wire i1_rs2_depend_i0_wb;
	wire i1_rs2_depend_i1_e1;
	wire i1_rs2_depend_i1_e2;
	wire i1_rs2_depend_i1_e3;
	wire i1_rs2_depend_i1_e4;
	wire i1_rs2_depend_i1_wb;
	wire i1_rs1_depend_i0_d;
	wire i1_rs2_depend_i0_d;
	wire i0_secondary_d;
	wire i1_secondary_d;
	wire i0_secondary_block_d;
	wire i1_secondary_block_d;
	wire non_block_case_d;
	wire i0_div_decode_d;
	wire [31:0] i0_result_e4_final;
	wire [31:0] i1_result_e4_final;
	wire i0_load_block_d;
	wire i0_mul_block_d;
	wire [3:0] i0_rs1_depth_d;
	wire [3:0] i0_rs2_depth_d;
	wire [3:0] i1_rs1_depth_d;
	wire [3:0] i1_rs2_depth_d;
	wire i0_rs1_match_e1_e2;
	wire i0_rs1_match_e1_e3;
	wire i0_rs2_match_e1_e2;
	wire i0_rs2_match_e1_e3;
	wire i1_rs1_match_e1_e2;
	wire i1_rs1_match_e1_e3;
	wire i1_rs2_match_e1_e2;
	wire i1_rs2_match_e1_e3;
	wire i0_load_stall_d;
	wire i1_load_stall_d;
	wire i0_store_stall_d;
	wire i1_store_stall_d;
	wire i0_predict_nt;
	wire i0_predict_t;
	wire i1_predict_nt;
	wire i1_predict_t;
	wire i0_notbr_error;
	wire i0_br_toffset_error;
	wire i1_notbr_error;
	wire i1_br_toffset_error;
	wire i0_ret_error;
	wire i1_ret_error;
	wire i0_br_error;
	wire i1_br_error;
	wire i0_br_error_all;
	wire i1_br_error_all;
	wire [11:0] i0_br_offset;
	wire [11:0] i1_br_offset;
	wire freeze;
	wire [20:1] i0_pcall_imm;
	wire [20:1] i1_pcall_imm;
	wire i0_pcall_12b_offset;
	wire i1_pcall_12b_offset;
	wire i0_pcall_raw;
	wire i1_pcall_raw;
	wire i0_pcall_case;
	wire i1_pcall_case;
	wire i0_pcall;
	wire i1_pcall;
	wire i0_pja_raw;
	wire i1_pja_raw;
	wire i0_pja_case;
	wire i1_pja_case;
	wire i0_pja;
	wire i1_pja;
	wire i0_pret_case;
	wire i1_pret_case;
	wire i0_pret_raw;
	wire i0_pret;
	wire i1_pret_raw;
	wire i1_pret;
	wire i0_jal;
	wire i1_jal;
	wire i0_predict_br;
	wire i1_predict_br;
	wire freeze_prior1;
	wire freeze_prior2;
	wire [31:0] i0_result_e4_freeze;
	wire [31:0] i1_result_e4_freeze;
	wire [31:0] i0_result_wb_freeze;
	wire [31:0] i1_result_wb_freeze;
	wire [31:0] i1_result_wb_eff;
	wire [31:0] i0_result_wb_eff;
	wire [2:0] i1rs1_intra;
	wire [2:0] i1rs2_intra;
	wire i1_rs1_intra_bypass;
	wire i1_rs2_intra_bypass;
	wire store_data_bypass_c1;
	wire store_data_bypass_c2;
	wire [1:0] store_data_bypass_e4_c1;
	wire [1:0] store_data_bypass_e4_c2;
	wire [1:0] store_data_bypass_e4_c3;
	wire store_data_bypass_i0_e2_c2;
	wire [3:0] i0_rs1_class_d;
	wire [3:0] i0_rs2_class_d;
	wire [3:0] i1_rs1_class_d;
	wire [3:0] i1_rs2_class_d;
	wire [3:0] i0_dc;
	wire [3:0] i0_e1c;
	wire [3:0] i0_e2c;
	wire [3:0] i0_e3c;
	wire [3:0] i0_e4c;
	wire [3:0] i0_wbc;
	wire [3:0] i1_dc;
	wire [3:0] i1_e1c;
	wire [3:0] i1_e2c;
	wire [3:0] i1_e3c;
	wire [3:0] i1_e4c;
	wire [3:0] i1_wbc;
	wire i0_rs1_match_e1;
	wire i0_rs1_match_e2;
	wire i0_rs1_match_e3;
	wire i1_rs1_match_e1;
	wire i1_rs1_match_e2;
	wire i1_rs1_match_e3;
	wire i0_rs2_match_e1;
	wire i0_rs2_match_e2;
	wire i0_rs2_match_e3;
	wire i1_rs2_match_e1;
	wire i1_rs2_match_e2;
	wire i1_rs2_match_e3;
	wire i0_secondary_stall_d;
	wire i0_ap_pc2;
	wire i0_ap_pc4;
	wire i1_ap_pc2;
	wire i1_ap_pc4;
	wire div_wen_wb;
	wire i0_rd_en_d;
	wire i1_rd_en_d;
	wire [4:0] i1_rd_d;
	wire [4:0] i0_rd_d;
	wire load_ldst_bypass_c1;
	wire load_mul_rs1_bypass_e1;
	wire load_mul_rs2_bypass_e1;
	wire leak1_i0_stall_in;
	wire leak1_i0_stall;
	wire leak1_i1_stall_in;
	wire leak1_i1_stall;
	wire leak1_mode;
	wire i0_csr_write_only_d;
	wire prior_inflight_e1e3;
	wire prior_inflight_eff;
	wire any_csr_d;
	wire prior_csr_write;
	wire [5:0] i0_pipe_en;
	wire i0_e1_ctl_en;
	wire i0_e2_ctl_en;
	wire i0_e3_ctl_en;
	wire i0_e4_ctl_en;
	wire i0_wb_ctl_en;
	wire i0_e1_data_en;
	wire i0_e2_data_en;
	wire i0_e3_data_en;
	wire i0_e4_data_en;
	wire i0_wb_data_en;
	wire i0_wb1_data_en;
	wire [5:0] i1_pipe_en;
	wire i1_e1_ctl_en;
	wire i1_e2_ctl_en;
	wire i1_e3_ctl_en;
	wire i1_e4_ctl_en;
	wire i1_wb_ctl_en;
	wire i1_e1_data_en;
	wire i1_e2_data_en;
	wire i1_e3_data_en;
	wire i1_e4_data_en;
	wire i1_wb_data_en;
	wire i1_wb1_data_en;
	wire debug_fence_i;
	wire debug_fence;
	wire i0_csr_write;
	wire presync_stall;
	wire i0_instr_error;
	wire i0_icaf_d;
	wire i1_icaf_d;
	wire i0_not_alu_eff;
	wire i1_not_alu_eff;
	wire disable_secondary;
	wire clear_pause;
	wire pause_state_in;
	wire pause_state;
	wire pause_stall;
	wire [31:1] i1_pc_wb;
	wire i0_brp_valid;
	wire nonblock_load_cancel;
	wire lsu_idle;
	wire csr_read_e1;
	wire i0_block_d;
	wire i1_block_d;
	wire ps_stall_in;
	wire freeze_after_unfreeze1;
	wire freeze_after_unfreeze2;
	wire unfreeze_cycle1;
	wire unfreeze_cycle2;
	wire tlu_wr_pause_wb1;
	wire tlu_wr_pause_wb2;
	localparam NBLOAD_SIZE = 8;
	localparam NBLOAD_SIZE_MSB = 7;
	localparam NBLOAD_TAG_MSB = 2;
	wire cam_write;
	wire cam_inv_reset;
	wire cam_data_reset;
	wire [NBLOAD_TAG_MSB:0] cam_write_tag;
	wire [NBLOAD_TAG_MSB:0] cam_inv_reset_tag;
	wire [NBLOAD_TAG_MSB:0] cam_data_reset_tag;
	reg [NBLOAD_SIZE_MSB:0] cam_wen;
	wire [NBLOAD_TAG_MSB:0] load_data_tag;
	wire [NBLOAD_SIZE_MSB:0] nonblock_load_write;
	wire [((NBLOAD_SIZE_MSB + 1) * 10) - 1:0] cam;
	reg [((NBLOAD_SIZE_MSB + 1) * 10) - 1:0] cam_in;
	wire [4:0] nonblock_load_rd;
	reg i1_nonblock_load_stall;
	reg i0_nonblock_load_stall;
	wire i1_nonblock_boundary_stall;
	wire i0_nonblock_boundary_stall;
	wire i0_depend_load_e1_d;
	wire i0_depend_load_e2_d;
	wire i1_depend_load_e1_d;
	wire i1_depend_load_e2_d;
	wire depend_load_e1_d;
	wire depend_load_e2_d;
	wire depend_load_same_cycle_d;
	wire depend_load_e2_e1;
	wire depend_load_same_cycle_e1;
	wire depend_load_same_cycle_e2;
	wire nonblock_load_valid_dc4;
	wire nonblock_load_valid_wb;
	wire i0_load_kill_wen;
	wire i1_load_kill_wen;
	reg found;
	wire cam_reset_same_dest_wb;
	wire [NBLOAD_SIZE_MSB:0] cam_inv_reset_val;
	wire [NBLOAD_SIZE_MSB:0] cam_data_reset_val;
	wire i1_wen_wb;
	wire i0_wen_wb;
	reg [3:0] i0_itype;
	reg [3:0] i1_itype;
	wire csr_read;
	wire csr_write;
	wire i0_br_unpred;
	wire i1_br_unpred;
	wire debug_fence_raw;
	wire freeze_before;
	wire freeze_e3;
	wire freeze_e4;
	wire [3:0] e4t_i0trigger;
	wire [3:0] e4t_i1trigger;
	wire e4d_i0load;
	wire [4:0] div_waddr_wb;
	wire [12:1] last_br_immed_e1;
	wire [12:1] last_br_immed_e2;
	wire [31:0] i0_inst_d;
	wire [31:0] i1_inst_d;
	wire [31:0] i0_inst_e1;
	wire [31:0] i1_inst_e1;
	wire [31:0] i0_inst_e2;
	wire [31:0] i1_inst_e2;
	wire [31:0] i0_inst_e3;
	wire [31:0] i1_inst_e3;
	wire [31:0] i0_inst_e4;
	wire [31:0] i1_inst_e4;
	wire [31:0] i0_inst_wb;
	wire [31:0] i1_inst_wb;
	wire [31:0] i0_inst_wb1;
	wire [31:0] i1_inst_wb1;
	wire [31:0] div_inst;
	wire [31:1] i0_pc_wb;
	wire [31:1] i0_pc_wb1;
	wire [31:1] i1_pc_wb1;
	wire [31:1] last_pc_e2;
	wire [14:0] i0r;
	wire [14:0] i1r;
	wire [25:0] dt;
	reg [25:0] e1t_in;
	wire [25:0] e1t;
	reg [25:0] e2t_in;
	wire [25:0] e2t;
	reg [25:0] e3t_in;
	wire [25:0] e3t;
	wire [25:0] e4t;
	wire [3:0] i0_e4c_in;
	wire [3:0] i1_e4c_in;
	wire [66:0] dd;
	wire [66:0] e1d;
	wire [66:0] e2d;
	wire [66:0] e3d;
	wire [66:0] e4d;
	wire [66:0] wbd;
	reg [66:0] e1d_in;
	reg [66:0] e2d_in;
	reg [66:0] e3d_in;
	reg [66:0] e4d_in;
	assign freeze = lsu_freeze_dc3;
	assign disable_secondary = dec_tlu_sec_alu_disable;
	assign i0_brp_valid = dec_i0_brp[67] &amp; ~leak1_mode;
	assign i0_predict_p_d[73] = 1&#39;sb0;
	assign i0_predict_p_d[72] = 1&#39;sb0;
	assign i0_predict_p_d[71] = 1&#39;sb0;
	assign i0_predict_p_d[17] = i0_pcall;
	assign i0_predict_p_d[15] = i0_pja;
	assign i0_predict_p_d[16] = i0_pret;
	assign i0_predict_p_d[48:18] = dec_i0_brp[46:16];
	assign i0_predict_p_d[70] = dec_i0_pc4_d;
	assign i0_predict_p_d[69:68] = dec_i0_brp[54:53];
	assign i0_predict_p_d[51] = i0_brp_valid &amp; i0_legal_decode_d;
	assign i0_notbr_error = i0_brp_valid &amp; ~(((i0_dp_raw[28] | i0_pcall_raw) | i0_pja_raw) | i0_pret_raw);
	assign i0_br_toffset_error = ((i0_brp_valid &amp; dec_i0_brp[54]) &amp; (dec_i0_brp[66:55] != i0_br_offset[11:0])) &amp; !i0_pret_raw;
	assign i0_ret_error = (i0_brp_valid &amp; dec_i0_brp[9]) &amp; ~i0_pret_raw;
	assign i0_br_error = ((dec_i0_brp[52] | i0_notbr_error) | i0_br_toffset_error) | i0_ret_error;
	assign i0_predict_p_d[50] = (i0_br_error &amp; i0_legal_decode_d) &amp; ~leak1_mode;
	assign i0_predict_p_d[49] = (dec_i0_brp[51] &amp; i0_legal_decode_d) &amp; ~leak1_mode;
	assign i0_predict_p_d[55:54] = dec_i0_brp[50:49];
	assign i0_predict_p_d[53:52] = dec_i0_brp[48:47];
	assign i0_predict_p_d[14:6] = dec_i0_brp[8:0];
	assign i0_br_error_all = (i0_br_error | dec_i0_brp[51]) &amp; ~leak1_mode;
	assign i0_predict_p_d[67:56] = i0_br_offset[11:0];
	assign i0_predict_p_d[5:1] = dec_i0_brp[15:11];
	assign i0_predict_p_d[0] = dec_i0_brp[10];
	assign i1_predict_p_d[73] = 1&#39;sb0;
	assign i1_predict_p_d[72] = 1&#39;sb0;
	assign i1_predict_p_d[71] = 1&#39;sb0;
	assign i1_predict_p_d[17] = i1_pcall;
	assign i1_predict_p_d[15] = i1_pja;
	assign i1_predict_p_d[16] = i1_pret;
	assign i1_predict_p_d[48:18] = dec_i1_brp[46:16];
	assign i1_predict_p_d[70] = dec_i1_pc4_d;
	assign i1_predict_p_d[69:68] = dec_i1_brp[54:53];
	assign i1_predict_p_d[51] = dec_i1_brp[67] &amp; dec_i1_decode_d;
	assign i1_notbr_error = dec_i1_brp[67] &amp; ~(((i1_dp_raw[28] | i1_pcall_raw) | i1_pja_raw) | i1_pret_raw);
	assign i1_br_toffset_error = ((dec_i1_brp[67] &amp; dec_i1_brp[54]) &amp; (dec_i1_brp[66:55] != i1_br_offset[11:0])) &amp; !i1_pret_raw;
	assign i1_ret_error = (dec_i1_brp[67] &amp; dec_i1_brp[9]) &amp; ~i1_pret_raw;
	assign i1_br_error = ((dec_i1_brp[52] | i1_notbr_error) | i1_br_toffset_error) | i1_ret_error;
	assign i1_predict_p_d[50] = i1_br_error &amp; dec_i1_decode_d;
	assign i1_predict_p_d[49] = dec_i1_brp[51] &amp; dec_i1_decode_d;
	assign i1_predict_p_d[55:54] = dec_i1_brp[50:49];
	assign i1_predict_p_d[53:52] = dec_i1_brp[48:47];
	assign i1_predict_p_d[14:6] = dec_i1_brp[8:0];
	assign i1_br_error_all = i1_br_error | dec_i1_brp[51];
	assign i1_predict_p_d[67:56] = i1_br_offset[11:0];
	assign i1_predict_p_d[5:1] = dec_i1_brp[15:11];
	assign i1_predict_p_d[0] = dec_i1_brp[10];
	assign i0_icaf_d = dec_i0_icaf_d | dec_i0_dbecc_d;
	assign i1_icaf_d = dec_i1_icaf_d | dec_i1_dbecc_d;
	assign i0_instr_error = (i0_icaf_d | dec_i0_perr_d) | dec_i0_sbecc_d;
	always @(*) begin
		i0_dp = i0_dp_raw;
		if (i0_br_error_all | i0_instr_error) begin
			i0_dp = {50 {1&#39;sb0}};
			i0_dp[49] = 1&#39;b1;
			i0_dp[48] = 1&#39;b1;
			i0_dp[47] = 1&#39;b1;
			i0_dp[35] = 1&#39;b1;
			i0_dp[0] = 1&#39;b1;
			i0_dp[13] = 1&#39;b1;
		end
		i1_dp = i1_dp_raw;
		if (i1_br_error_all) begin
			i1_dp = {50 {1&#39;sb0}};
			i1_dp[49] = 1&#39;b1;
			i1_dp[48] = 1&#39;b1;
			i1_dp[47] = 1&#39;b1;
			i1_dp[35] = 1&#39;b1;
			i1_dp[0] = 1&#39;b1;
			i1_dp[13] = 1&#39;b1;
		end
	end
	assign flush_lower_wb = dec_tlu_flush_lower_wb;
	assign i0[31:0] = dec_i0_instr_d[31:0];
	assign i1[31:0] = dec_i1_instr_d[31:0];
	assign dec_i0_select_pc_d = i0_dp[42];
	assign dec_i1_select_pc_d = i1_dp[42];
	assign i0_predict_br = ((i0_dp[28] | i0_pcall) | i0_pja) | i0_pret;
	assign i1_predict_br = ((i1_dp[28] | i1_pcall) | i1_pja) | i1_pret;
	assign i0_predict_nt = ~(dec_i0_brp[54] &amp; i0_brp_valid) &amp; i0_predict_br;
	assign i0_predict_t = (dec_i0_brp[54] &amp; i0_brp_valid) &amp; i0_predict_br;
	assign i0_ap[19] = (i0_dc[1] | i0_dc[0]) | i0_dp[49];
	assign i0_ap[8] = i0_dp[38];
	assign i0_ap[7] = i0_dp[37];
	assign i0_ap[18] = i0_dp[36];
	assign i0_ap[17] = i0_dp[35];
	assign i0_ap[16] = i0_dp[34];
	assign i0_ap[15] = i0_dp[33];
	assign i0_ap[14] = i0_dp[31];
	assign i0_ap[13] = i0_dp[32];
	assign i0_ap[6] = i0_dp[30];
	assign i0_ap[5] = i0_dp[29];
	assign i0_ap[12] = i0_dp[27];
	assign i0_ap[11] = i0_dp[26];
	assign i0_ap[10] = i0_dp[24];
	assign i0_ap[9] = i0_dp[25];
	assign i0_ap[1] = i0_csr_write_only_d;
	assign i0_ap[0] = i0_dp[15];
	assign i0_ap[4] = i0_jal;
	assign i0_ap_pc2 = ~dec_i0_pc4_d;
	assign i0_ap_pc4 = dec_i0_pc4_d;
	assign i0_ap[2] = i0_predict_nt;
	assign i0_ap[3] = i0_predict_t;
	assign i1_predict_nt = ~(dec_i1_brp[54] &amp; dec_i1_brp[67]) &amp; i1_predict_br;
	assign i1_predict_t = (dec_i1_brp[54] &amp; dec_i1_brp[67]) &amp; i1_predict_br;
	assign i1_ap[19] = (i1_dc[1] | i1_dc[0]) | i1_dp[49];
	assign i1_ap[8] = i1_dp[38];
	assign i1_ap[7] = i1_dp[37];
	assign i1_ap[18] = i1_dp[36];
	assign i1_ap[17] = i1_dp[35];
	assign i1_ap[16] = i1_dp[34];
	assign i1_ap[15] = i1_dp[33];
	assign i1_ap[14] = i1_dp[31];
	assign i1_ap[13] = i1_dp[32];
	assign i1_ap[6] = i1_dp[30];
	assign i1_ap[5] = i1_dp[29];
	assign i1_ap[12] = i1_dp[27];
	assign i1_ap[11] = i1_dp[26];
	assign i1_ap[10] = i1_dp[24];
	assign i1_ap[9] = i1_dp[25];
	assign i1_ap[1] = 1&#39;b0;
	assign i1_ap[0] = 1&#39;b0;
	assign i1_ap[4] = i1_jal;
	assign i1_ap_pc2 = ~dec_i1_pc4_d;
	assign i1_ap_pc4 = dec_i1_pc4_d;
	assign i1_ap[2] = i1_predict_nt;
	assign i1_ap[3] = i1_predict_t;
	always @(*) begin
		found = 0;
		cam_wen[NBLOAD_SIZE_MSB:0] = {NBLOAD_SIZE_MSB + 1 {1&#39;sb0}};
		begin : sv2v_autoblock_34
			reg signed [31:0] i;
			for (i = 0; i &lt; NBLOAD_SIZE; i = i + 1)
				if (~found)
					if (~cam[(i * 10) + 9]) begin
						cam_wen[i] = cam_write;
						found = 1&#39;b1;
					end
		end
	end
	assign cam_reset_same_dest_wb = (((((wbd[57] &amp; wbd[34]) &amp; (wbd[66:62] == wbd[42:38])) &amp; wbd[60]) &amp; nonblock_load_valid_wb) &amp; ~dec_tlu_i0_kill_writeb_wb) &amp; ~dec_tlu_i1_kill_writeb_wb;
	assign cam_write = lsu_nonblock_load_valid_dc3;
	assign cam_write_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_tag_dc3[NBLOAD_TAG_MSB:0];
	assign cam_inv_reset = lsu_nonblock_load_inv_dc5 | cam_reset_same_dest_wb;
	assign cam_inv_reset_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_inv_tag_dc5[NBLOAD_TAG_MSB:0];
	assign cam_data_reset = lsu_nonblock_load_data_valid | lsu_nonblock_load_data_error;
	assign cam_data_reset_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_data_tag[NBLOAD_TAG_MSB:0];
	assign nonblock_load_rd[4:0] = (e3d[60] ? e3d[66:62] : e3d[42:38]);
	generate
		genvar i;
		for (i = 0; i &lt; NBLOAD_SIZE; i = i + 1) begin : cam_array
			assign cam_inv_reset_val[i] = (cam_inv_reset &amp; (cam_inv_reset_tag[NBLOAD_TAG_MSB:0] == cam[(i * 10) + (5 + NBLOAD_TAG_MSB)-:(5 + NBLOAD_TAG_MSB) - 4])) &amp; cam[(i * 10) + 9];
			assign cam_data_reset_val[i] = (cam_data_reset &amp; (cam_data_reset_tag[NBLOAD_TAG_MSB:0] == cam[(i * 10) + (5 + NBLOAD_TAG_MSB)-:(5 + NBLOAD_TAG_MSB) - 4])) &amp; cam[(i * 10) + 9];
			always @(*) begin
				cam_in[i * 10+:10] = {10 {1&#39;sb0}};
				if (cam_wen[i]) begin
					cam_in[(i * 10) + 9] = 1&#39;b1;
					cam_in[(i * 10) + 8] = 1&#39;b0;
					cam_in[(i * 10) + (5 + NBLOAD_TAG_MSB)-:(5 + NBLOAD_TAG_MSB) - 4] = cam_write_tag[NBLOAD_TAG_MSB:0];
					cam_in[(i * 10) + 4-:5] = nonblock_load_rd[4:0];
				end
				else if (((cam_inv_reset_val[i] | cam_data_reset_val[i]) | ((i0_wen_wb &amp; (wbd[66:62] == cam[(i * 10) + 4-:5])) &amp; cam[(i * 10) + 8])) | ((i1_wen_wb &amp; (wbd[42:38] == cam[(i * 10) + 4-:5])) &amp; cam[(i * 10) + 8]))
					cam_in[(i * 10) + 9] = 1&#39;b0;
				else
					cam_in[i * 10+:10] = cam[i * 10+:10];
				if ((nonblock_load_valid_wb &amp; (lsu_nonblock_load_inv_tag_dc5[NBLOAD_TAG_MSB:0] == cam[(i * 10) + (5 + NBLOAD_TAG_MSB)-:(5 + NBLOAD_TAG_MSB) - 4])) &amp; cam[(i * 10) + 9])
					cam_in[(i * 10) + 8] = 1&#39;b1;
			end
			rvdff #(10) cam_ff(
				.rst_l(rst_l),
				.clk(free_clk),
				.din(cam_in[i * 10+:10]),
				.dout(cam[i * 10+:10])
			);
			assign nonblock_load_write[i] = (load_data_tag[NBLOAD_TAG_MSB:0] == cam[(i * 10) + (5 + NBLOAD_TAG_MSB)-:(5 + NBLOAD_TAG_MSB) - 4]) &amp; cam[(i * 10) + 9];
		end
	endgenerate
	assign load_data_tag[NBLOAD_TAG_MSB:0] = lsu_nonblock_load_data_tag[NBLOAD_TAG_MSB:0];
	assign nonblock_load_cancel = ((wbd[66:62] == dec_nonblock_load_waddr[4:0]) &amp; i0_wen_wb) | ((wbd[42:38] == dec_nonblock_load_waddr[4:0]) &amp; i1_wen_wb);
	assign dec_nonblock_load_wen = (lsu_nonblock_load_data_valid &amp; |nonblock_load_write[NBLOAD_SIZE_MSB:0]) &amp; ~nonblock_load_cancel;
	always @(*) begin
		dec_nonblock_load_waddr[4:0] = {5 {1&#39;sb0}};
		i0_nonblock_load_stall = i0_nonblock_boundary_stall;
		i1_nonblock_load_stall = i1_nonblock_boundary_stall;
		begin : sv2v_autoblock_35
			reg signed [31:0] i;
			for (i = 0; i &lt; NBLOAD_SIZE; i = i + 1)
				begin
					dec_nonblock_load_waddr[4:0] = dec_nonblock_load_waddr[4:0] | ({5 {nonblock_load_write[i]}} &amp; cam[(i * 10) + 4-:5]);
					i0_nonblock_load_stall = i0_nonblock_load_stall | ((dec_i0_rs1_en_d &amp; cam[(i * 10) + 9]) &amp; (cam[(i * 10) + 4-:5] == i0r[14:10]));
					i0_nonblock_load_stall = i0_nonblock_load_stall | ((dec_i0_rs2_en_d &amp; cam[(i * 10) + 9]) &amp; (cam[(i * 10) + 4-:5] == i0r[9:5]));
					i1_nonblock_load_stall = i1_nonblock_load_stall | ((dec_i1_rs1_en_d &amp; cam[(i * 10) + 9]) &amp; (cam[(i * 10) + 4-:5] == i1r[14:10]));
					i1_nonblock_load_stall = i1_nonblock_load_stall | ((dec_i1_rs2_en_d &amp; cam[(i * 10) + 9]) &amp; (cam[(i * 10) + 4-:5] == i1r[9:5]));
				end
		end
	end
	assign i0_nonblock_boundary_stall = (((nonblock_load_rd[4:0] == i0r[14:10]) &amp; lsu_nonblock_load_valid_dc3) &amp; dec_i0_rs1_en_d) | (((nonblock_load_rd[4:0] == i0r[9:5]) &amp; lsu_nonblock_load_valid_dc3) &amp; dec_i0_rs2_en_d);
	assign i1_nonblock_boundary_stall = (((nonblock_load_rd[4:0] == i1r[14:10]) &amp; lsu_nonblock_load_valid_dc3) &amp; dec_i1_rs1_en_d) | (((nonblock_load_rd[4:0] == i1r[9:5]) &amp; lsu_nonblock_load_valid_dc3) &amp; dec_i1_rs2_en_d);
	assign i0_depend_load_e1_d = ((i0_rs1_class_d[2] &amp; ((i0_rs1_depth_d[3:0] == 4&#39;d1) | (i0_rs1_depth_d[3:0] == 4&#39;d2))) | (i0_rs2_class_d[2] &amp; ((i0_rs2_depth_d[3:0] == 4&#39;d1) | (i0_rs2_depth_d[3:0] == 4&#39;d2)))) &amp; dec_i0_decode_d;
	assign i0_depend_load_e2_d = ((i0_rs1_class_d[2] &amp; ((i0_rs1_depth_d[3:0] == 4&#39;d3) | (i0_rs1_depth_d[3:0] == 4&#39;d4))) | (i0_rs2_class_d[2] &amp; ((i0_rs2_depth_d[3:0] == 4&#39;d3) | (i0_rs2_depth_d[3:0] == 4&#39;d4)))) &amp; dec_i0_decode_d;
	assign i1_depend_load_e1_d = ((i1_rs1_class_d[2] &amp; ((i1_rs1_depth_d[3:0] == 4&#39;d1) | (i1_rs1_depth_d[3:0] == 4&#39;d2))) | (i1_rs2_class_d[2] &amp; ((i1_rs2_depth_d[3:0] == 4&#39;d1) | (i1_rs2_depth_d[3:0] == 4&#39;d2)))) &amp; dec_i1_decode_d;
	assign i1_depend_load_e2_d = ((i1_rs1_class_d[2] &amp; ((i1_rs1_depth_d[3:0] == 4&#39;d3) | (i1_rs1_depth_d[3:0] == 4&#39;d4))) | (i1_rs2_class_d[2] &amp; ((i1_rs2_depth_d[3:0] == 4&#39;d3) | (i1_rs2_depth_d[3:0] == 4&#39;d4)))) &amp; dec_i1_decode_d;
	assign depend_load_e1_d = i0_depend_load_e1_d | i1_depend_load_e1_d;
	assign depend_load_e2_d = i0_depend_load_e2_d | i1_depend_load_e2_d;
	assign depend_load_same_cycle_d = (i1_depend_i0_d &amp; i0_dp[41]) &amp; dec_i1_decode_d;
	rvdffs #(2) e1loadff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(i0_e1_ctl_en),
		.din({depend_load_e1_d, depend_load_same_cycle_d}),
		.dout({depend_load_e2_e1, depend_load_same_cycle_e1})
	);
	rvdffs #(1) e2loadff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(i0_e2_ctl_en),
		.din(depend_load_same_cycle_e1),
		.dout(depend_load_same_cycle_e2)
	);
	assign dec_nonblock_load_freeze_dc2 = (depend_load_e2_d | depend_load_e2_e1) | depend_load_same_cycle_e2;
	rvdffs #(1) e4nbloadff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(i0_e4_ctl_en),
		.din(lsu_nonblock_load_valid_dc3),
		.dout(nonblock_load_valid_dc4)
	);
	rvdffs #(1) wbnbloadff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(i0_wb_ctl_en),
		.din(nonblock_load_valid_dc4),
		.dout(nonblock_load_valid_wb)
	);
	assign i0_load_kill_wen = nonblock_load_valid_wb &amp; wbd[60];
	assign i1_load_kill_wen = nonblock_load_valid_wb &amp; wbd[36];
	assign csr_read = dec_csr_ren_d;
	assign csr_write = dec_csr_wen_unq_d;
	assign i0_br_unpred = (i0_dp[28] | i0_dp[23]) &amp; ~i0_predict_br;
	assign i1_br_unpred = (i1_dp[28] | i1_dp[23]) &amp; ~i1_predict_br;
	always @(*) begin
		i0_itype = NULL;
		i1_itype = NULL;
		if (i0_legal_decode_d) begin
			if (i0_dp[9])
				i0_itype = MUL;
			if (i0_dp[41])
				i0_itype = LOAD;
			if (i0_dp[40])
				i0_itype = STORE;
			if (i0_dp[1])
				i0_itype = ALU;
			if (csr_read &amp; ~csr_write)
				i0_itype = CSRREAD;
			if (~csr_read &amp; csr_write)
				i0_itype = CSRWRITE;
			if (csr_read &amp; csr_write)
				i0_itype = CSRRW;
			if (i0_dp[12])
				i0_itype = EBREAK;
			if (i0_dp[11])
				i0_itype = ECALL;
			if (i0_dp[3])
				i0_itype = FENCE;
			if (i0_dp[2])
				i0_itype = FENCEI;
			if (i0_dp[10])
				i0_itype = MRET;
			if (i0_dp[28])
				i0_itype = CONDBR;
			if (i0_dp[23])
				i0_itype = JAL;
		end
		if (dec_i1_decode_d) begin
			if (i1_dp[9])
				i1_itype = MUL;
			if (i1_dp[41])
				i1_itype = LOAD;
			if (i1_dp[40])
				i1_itype = STORE;
			if (i1_dp[1])
				i1_itype = ALU;
			if (i1_dp[28])
				i1_itype = CONDBR;
			if (i1_dp[23])
				i1_itype = JAL;
		end
	end
	dec_dec_ctl i0_dec(
		.inst(i0[31:0]),
		.out(i0_dp_raw)
	);
	dec_dec_ctl i1_dec(
		.inst(i1[31:0]),
		.out(i1_dp_raw)
	);
	rvdff #(1) lsu_idle_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(lsu_halt_idle_any),
		.dout(lsu_idle)
	);
	assign leak1_i1_stall_in = dec_tlu_flush_leak_one_wb | (leak1_i1_stall &amp; ~dec_tlu_flush_lower_wb);
	rvdff #(1) leak1_i1_stall_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(leak1_i1_stall_in),
		.dout(leak1_i1_stall)
	);
	assign leak1_mode = leak1_i1_stall;
	assign leak1_i0_stall_in = (dec_i0_decode_d &amp; leak1_i1_stall) | (leak1_i0_stall &amp; ~dec_tlu_flush_lower_wb);
	rvdff #(1) leak1_i0_stall_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(leak1_i0_stall_in),
		.dout(leak1_i0_stall)
	);
	assign i0_pcall_imm[20:1] = {i0[31], i0[19:12], i0[20], i0[30:21]};
	assign i0_pcall_12b_offset = (i0_pcall_imm[12] ? i0_pcall_imm[20:13] == 8&#39;hff : i0_pcall_imm[20:13] == 8&#39;h00);
	assign i0_pcall_case = (i0_pcall_12b_offset &amp; i0_dp_raw[43]) &amp; (i0r[4:0] != 5&#39;b00000);
	assign i0_pja_case = (i0_pcall_12b_offset &amp; i0_dp_raw[43]) &amp; (i0r[4:0] == 5&#39;b00000);
	assign i1_pcall_imm[20:1] = {i1[31], i1[19:12], i1[20], i1[30:21]};
	assign i1_pcall_12b_offset = (i1_pcall_imm[12] ? i1_pcall_imm[20:13] == 8&#39;hff : i1_pcall_imm[20:13] == 8&#39;h00);
	assign i1_pcall_case = (i1_pcall_12b_offset &amp; i1_dp_raw[43]) &amp; (i1r[4:0] != 5&#39;b00000);
	assign i1_pja_case = (i1_pcall_12b_offset &amp; i1_dp_raw[43]) &amp; (i1r[4:0] == 5&#39;b00000);
	assign i0_pcall_raw = i0_dp_raw[23] &amp; i0_pcall_case;
	assign i0_pcall = i0_dp[23] &amp; i0_pcall_case;
	assign i1_pcall_raw = i1_dp_raw[23] &amp; i1_pcall_case;
	assign i1_pcall = i1_dp[23] &amp; i1_pcall_case;
	assign i0_pja_raw = i0_dp_raw[23] &amp; i0_pja_case;
	assign i0_pja = i0_dp[23] &amp; i0_pja_case;
	assign i1_pja_raw = i1_dp_raw[23] &amp; i1_pja_case;
	assign i1_pja = i1_dp[23] &amp; i1_pja_case;
	assign i0_br_offset[11:0] = (i0_pcall_raw | i0_pja_raw ? i0_pcall_imm[12:1] : {i0[31], i0[7], i0[30:25], i0[11:8]});
	assign i1_br_offset[11:0] = (i1_pcall_raw | i1_pja_raw ? i1_pcall_imm[12:1] : {i1[31], i1[7], i1[30:25], i1[11:8]});
	assign i0_pret_case = ((i0_dp_raw[23] &amp; i0_dp_raw[46]) &amp; (i0r[4:0] == 5&#39;b00000)) &amp; (i0r[14:10] == 5&#39;b00001);
	assign i1_pret_case = ((i1_dp_raw[23] &amp; i1_dp_raw[46]) &amp; (i1r[4:0] == 5&#39;b00000)) &amp; (i1r[14:10] == 5&#39;b00001);
	assign i0_pret_raw = i0_dp_raw[23] &amp; i0_pret_case;
	assign i0_pret = i0_dp[23] &amp; i0_pret_case;
	assign i1_pret_raw = i1_dp_raw[23] &amp; i1_pret_case;
	assign i1_pret = i1_dp[23] &amp; i1_pret_case;
	assign i0_jal = ((i0_dp[23] &amp; ~i0_pcall_case) &amp; ~i0_pja_case) &amp; ~i0_pret_case;
	assign i1_jal = ((i1_dp[23] &amp; ~i1_pcall_case) &amp; ~i1_pja_case) &amp; ~i1_pret_case;
	assign dec_lsu_offset_d[11:0] = ((({12 {i0_dp[39] &amp; i0_dp[41]}} &amp; i0[31:20]) | ({12 {(~i0_dp[39] &amp; i1_dp[39]) &amp; i1_dp[41]}} &amp; i1[31:20])) | ({12 {i0_dp[39] &amp; i0_dp[40]}} &amp; {i0[31:25], i0[11:7]})) | ({12 {(~i0_dp[39] &amp; i1_dp[39]) &amp; i1_dp[40]}} &amp; {i1[31:25], i1[11:7]});
	assign dec_i0_lsu_d = i0_dp[39];
	assign dec_i1_lsu_d = i1_dp[39];
	assign dec_i0_mul_d = i0_dp[9];
	assign dec_i1_mul_d = i1_dp[9];
	assign dec_i0_div_d = i0_dp[5];
	assign dec_i1_div_d = i1_dp[5];
	assign div_p[2] = div_decode_d;
	assign div_p[1] = (i0_dp[5] ? i0_dp[29] : i1_dp[29]);
	assign div_p[0] = (i0_dp[5] ? i0_dp[4] : i1_dp[4]);
	assign mul_p[5] = mul_decode_d;
	assign mul_p[4] = (i0_dp[9] ? i0_dp[8] : i1_dp[8]);
	assign mul_p[3] = (i0_dp[9] ? i0_dp[7] : i1_dp[7]);
	assign mul_p[2] = (i0_dp[9] ? i0_dp[6] : i1_dp[6]);
	assign mul_p[1] = load_mul_rs1_bypass_e1;
	assign mul_p[0] = load_mul_rs2_bypass_e1;
	assign lsu_p[0] = lsu_decode_d;
	assign lsu_p[14] = (i0_dp[39] ? i0_dp[41] : i1_dp[41]);
	assign lsu_p[13] = (i0_dp[39] ? i0_dp[40] : i1_dp[40]);
	assign lsu_p[18] = (i0_dp[39] ? i0_dp[22] : i1_dp[22]);
	assign lsu_p[17] = (i0_dp[39] ? i0_dp[21] : i1_dp[21]);
	assign lsu_p[16] = (i0_dp[39] ? i0_dp[20] : i1_dp[20]);
	assign lsu_p[15] = 1&#39;sb0;
	assign lsu_p[11] = 1&#39;sb0;
	assign lsu_p[7] = store_data_bypass_i0_e2_c2;
	assign lsu_p[9] = load_ldst_bypass_c1;
	assign lsu_p[10] = store_data_bypass_c1 &amp; ~store_data_bypass_i0_e2_c2;
	assign lsu_p[8] = store_data_bypass_c2 &amp; ~store_data_bypass_i0_e2_c2;
	assign lsu_p[6:5] = store_data_bypass_e4_c1[1:0] &amp; ~{2 {store_data_bypass_i0_e2_c2}};
	assign lsu_p[4:3] = store_data_bypass_e4_c2[1:0] &amp; ~{2 {store_data_bypass_i0_e2_c2}};
	assign lsu_p[2:1] = store_data_bypass_e4_c3[1:0] &amp; ~{2 {store_data_bypass_i0_e2_c2}};
	assign lsu_p[12] = (i0_dp[39] ? i0_dp[29] : i1_dp[29]);
	assign i0r[14:10] = i0[19:15];
	assign i0r[9:5] = i0[24:20];
	assign i0r[4:0] = i0[11:7];
	assign i1r[14:10] = i1[19:15];
	assign i1r[9:5] = i1[24:20];
	assign i1r[4:0] = i1[11:7];
	assign dec_i0_rs1_en_d = i0_dp[48] &amp; (i0r[14:10] != 5&#39;d0);
	assign dec_i0_rs2_en_d = i0_dp[47] &amp; (i0r[9:5] != 5&#39;d0);
	assign i0_rd_en_d = i0_dp[45] &amp; (i0r[4:0] != 5&#39;d0);
	assign dec_i0_rs1_d[4:0] = i0r[14:10];
	assign dec_i0_rs2_d[4:0] = i0r[9:5];
	assign i0_rd_d[4:0] = i0r[4:0];
	assign i0_jalimm20 = i0_dp[23] &amp; i0_dp[43];
	assign i1_jalimm20 = i1_dp[23] &amp; i1_dp[43];
	assign i0_uiimm20 = ~i0_dp[23] &amp; i0_dp[43];
	assign i1_uiimm20 = ~i1_dp[23] &amp; i1_dp[43];
	assign dec_csr_ren_d = i0_dp[19] &amp; i0_legal_decode_d;
	assign csr_clr_d = i0_dp[18] &amp; i0_legal_decode_d;
	assign csr_set_d = i0_dp[17] &amp; i0_legal_decode_d;
	assign csr_write_d = i0_csr_write &amp; i0_legal_decode_d;
	assign i0_csr_write_only_d = i0_csr_write &amp; ~i0_dp[19];
	assign dec_csr_wen_unq_d = (i0_dp[18] | i0_dp[17]) | i0_csr_write;
	assign dec_csr_any_unq_d = any_csr_d;
	assign dec_csr_rdaddr_d[11:0] = i0[31:20];
	assign dec_csr_wraddr_wb[11:0] = wbd[30:19];
	assign dec_csr_wen_wb = (wbd[32] &amp; wbd[56]) &amp; ~dec_tlu_i0_kill_writeb_wb;
	assign dec_csr_stall_int_ff = ((((e4d[30:19] == 12&#39;h300) | (e4d[30:19] == 12&#39;h304)) &amp; e4d[32]) &amp; e4d[56]) &amp; ~dec_tlu_i0_kill_writeb_wb;
	rvdffs #(5) csrmiscff(
		.rst_l(rst_l),
		.en(~freeze),
		.clk(active_clk),
		.din({dec_csr_ren_d, csr_clr_d, csr_set_d, csr_write_d, i0_dp[15]}),
		.dout({csr_read_e1, csr_clr_e1, csr_set_e1, csr_write_e1, csr_imm_e1})
	);
	rvdffe #(37) csr_data_e1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_data_en),
		.din({i0[19:15], dec_csr_rddata_d[31:0]}),
		.dout({csrimm_e1[4:0], csr_rddata_e1[31:0]})
	);
	assign csr_mask_e1[31:0] = ({32 {csr_imm_e1}} &amp; {27&#39;b000000000000000000000000000, csrimm_e1[4:0]}) | ({32 {~csr_imm_e1}} &amp; exu_csr_rs1_e1[31:0]);
	assign write_csr_data_e1[31:0] = (({32 {csr_clr_e1}} &amp; (csr_rddata_e1[31:0] &amp; ~csr_mask_e1[31:0])) | ({32 {csr_set_e1}} &amp; (csr_rddata_e1[31:0] | csr_mask_e1[31:0]))) | ({32 {csr_write_e1}} &amp; csr_mask_e1[31:0]);
	assign clear_pause = (dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_pause_wb) | (pause_state &amp; (write_csr_data[31:1] == 31&#39;b0000000000000000000000000000000));
	assign pause_state_in = (dec_tlu_wr_pause_wb | pause_state) &amp; ~clear_pause;
	rvdff #(1) pause_state_f(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(pause_state_in),
		.dout(pause_state)
	);
	assign dec_pause_state = pause_state;
	rvdff #(2) pause_state_wb_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({dec_tlu_wr_pause_wb, tlu_wr_pause_wb1}),
		.dout({tlu_wr_pause_wb1, tlu_wr_pause_wb2})
	);
	assign dec_pause_state_cg = (pause_state &amp; ~tlu_wr_pause_wb1) &amp; ~tlu_wr_pause_wb2;
	assign csr_data_wen = (((((csr_clr_e1 | csr_set_e1) | csr_write_e1) &amp; csr_read_e1) &amp; ~freeze) | dec_tlu_wr_pause_wb) | pause_state;
	assign write_csr_data_in[31:0] = (pause_state ? write_csr_data[31:0] - 32&#39;b1 : (dec_tlu_wr_pause_wb ? dec_csr_wrdata_wb[31:0] : write_csr_data_e1[31:0]));
	rvdffe #(32) write_csr_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(csr_data_wen),
		.din(write_csr_data_in[31:0]),
		.dout(write_csr_data[31:0])
	);
	assign pause_stall = pause_state;
	assign dec_csr_wrdata_wb[31:0] = (wbd[31] ? i0_result_wb[31:0] : write_csr_data[31:0]);
	assign dec_i0_immed_d[31:0] = ({32 {i0_dp[19]}} &amp; dec_csr_rddata_d[31:0]) | ({32 {~i0_dp[19]}} &amp; i0_immed_d[31:0]);
	assign i0_immed_d[31:0] = (((({32 {i0_dp[46]}} &amp; {{20 {i0[31]}}, i0[31:20]}) | ({32 {i0_dp[44]}} &amp; {27&#39;b000000000000000000000000000, i0[24:20]})) | ({32 {i0_jalimm20}} &amp; {{12 {i0[31]}}, i0[19:12], i0[20], i0[30:21], 1&#39;b0})) | ({32 {i0_uiimm20}} &amp; {i0[31:12], 12&#39;b000000000000})) | ({32 {i0_csr_write_only_d &amp; i0_dp[15]}} &amp; {27&#39;b000000000000000000000000000, i0[19:15]});
	assign dec_i0_br_immed_d[12:1] = (i0_ap[2] &amp; ~i0_dp[23] ? i0_br_offset[11:0] : {10&#39;b0000000000, i0_ap_pc4, i0_ap_pc2});
	assign dec_i1_rs1_en_d = i1_dp[48] &amp; (i1r[14:10] != 5&#39;d0);
	assign dec_i1_rs2_en_d = i1_dp[47] &amp; (i1r[9:5] != 5&#39;d0);
	assign i1_rd_en_d = i1_dp[45] &amp; (i1r[4:0] != 5&#39;d0);
	assign dec_i1_rs1_d[4:0] = i1r[14:10];
	assign dec_i1_rs2_d[4:0] = i1r[9:5];
	assign i1_rd_d[4:0] = i1r[4:0];
	assign dec_i1_immed_d[31:0] = ((({32 {i1_dp[46]}} &amp; {{20 {i1[31]}}, i1[31:20]}) | ({32 {i1_dp[44]}} &amp; {27&#39;b000000000000000000000000000, i1[24:20]})) | ({32 {i1_jalimm20}} &amp; {{12 {i1[31]}}, i1[19:12], i1[20], i1[30:21], 1&#39;b0})) | ({32 {i1_uiimm20}} &amp; {i1[31:12], 12&#39;b000000000000});
	assign dec_i1_br_immed_d[12:1] = (i1_ap[2] &amp; ~i1_dp[23] ? i1_br_offset[11:0] : {10&#39;b0000000000, i1_ap_pc4, i1_ap_pc2});
	assign last_br_immed_d[12:1] = (dec_i1_decode_d ? (i1_ap[2] ? {10&#39;b0000000000, i1_ap_pc4, i1_ap_pc2} : i1_br_offset[11:0]) : (i0_ap[2] ? {10&#39;b0000000000, i0_ap_pc4, i0_ap_pc2} : i0_br_offset[11:0]));
	assign i0_valid_d = dec_ib0_valid_d;
	assign i1_valid_d = dec_ib1_valid_d;
	assign i0_load_stall_d = i0_dp[41] &amp; (lsu_load_stall_any | dma_dccm_stall_any);
	assign i1_load_stall_d = i1_dp[41] &amp; (lsu_load_stall_any | dma_dccm_stall_any);
	assign i0_store_stall_d = i0_dp[40] &amp; (lsu_store_stall_any | dma_dccm_stall_any);
	assign i1_store_stall_d = i1_dp[40] &amp; (lsu_store_stall_any | dma_dccm_stall_any);
	assign i1_depend_i0_d = ((dec_i1_rs1_en_d &amp; i0_dp[45]) &amp; (i1r[14:10] == i0r[4:0])) | ((dec_i1_rs2_en_d &amp; i0_dp[45]) &amp; (i1r[9:5] == i0r[4:0]));
	assign i1_load2_block_d = i1_dp[39] &amp; i0_dp[39];
	assign i0_presync = (((i0_dp[14] | dec_tlu_presync_d) | debug_fence_i) | debug_fence_raw) | dec_tlu_pipelining_disable;
	assign i0_postsync = ((i0_dp[13] | dec_tlu_postsync_d) | debug_fence_i) | (i0_csr_write_only_d &amp; (i0[31:20] == 12&#39;h7c2));
	assign i1_mul2_block_d = i1_dp[9] &amp; i0_dp[9];
	assign debug_fence_i = dec_debug_fence_d &amp; dbg_cmd_wrdata[0];
	assign debug_fence_raw = dec_debug_fence_d &amp; dbg_cmd_wrdata[1];
	assign debug_fence = debug_fence_raw | debug_fence_i;
	assign i0_csr_write = i0_dp[16] &amp; ~dec_debug_fence_d;
	assign presync_stall = i0_presync &amp; prior_inflight_eff;
	assign prior_inflight_eff = (i0_dp[5] ? prior_inflight_e1e3 : prior_inflight);
	assign dec_fence_pending = (i0_valid_d &amp; i0_dp[3]) | debug_fence;
	assign i0_block_d = (((((((((((((i0_dp[19] &amp; prior_csr_write) | pause_stall) | leak1_i0_stall) | dec_tlu_debug_stall) | postsync_stall) | presync_stall) | ((i0_dp[3] | debug_fence) &amp; ~lsu_idle)) | i0_nonblock_load_stall) | i0_load_block_d) | i0_mul_block_d) | i0_store_stall_d) | i0_load_stall_d) | i0_secondary_stall_d) | i0_secondary_block_d;
	assign i1_block_d = ((((((((((((((((((((((leak1_i1_stall | i0_jal) | (((i0_br_error_all | |dec_i0_trigger_match_d[3:0]) | ((i0_dp[28] | i0_dp[23]) &amp; i0_secondary_d)) &amp; i1_dp[41])) | i0_presync) | i0_postsync) | i1_dp[14]) | i1_dp[13]) | i1_icaf_d) | dec_i1_perr_d) | dec_i1_sbecc_d) | i0_dp[19]) | i0_dp[16]) | i1_dp[19]) | i1_dp[16]) | i1_nonblock_load_stall) | i1_store_stall_d) | i1_load_block_d) | i1_mul_block_d) | ((i1_depend_i0_d &amp; ~non_block_case_d) &amp; ~store_data_bypass_i0_e2_c2)) | i1_load2_block_d) | i1_mul2_block_d) | i1_load_stall_d) | i1_secondary_block_d) | dec_tlu_dual_issue_disable;
	assign prior_csr_write = (((e1d[31] | e2d[31]) | e3d[31]) | e4d[31]) | wbd[31];
	assign any_csr_d = i0_dp[19] | i0_csr_write;
	assign i0_legal = i0_dp[0] &amp; (~any_csr_d | dec_csr_legal_d);
	assign shift_illegal = dec_i0_decode_d &amp; ~i0_legal;
	assign illegal_inst_en = (shift_illegal &amp; ~illegal_lockout) &amp; ~freeze;
	assign illegal_inst[31:0] = (dec_i0_pc4_d ? i0[31:0] : {16&#39;b0000000000000000, ifu_illegal_inst[15:0]});
	rvdffe #(32) illegal_any_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(illegal_inst_en),
		.din(illegal_inst[31:0]),
		.dout(dec_illegal_inst[31:0])
	);
	assign illegal_lockout_in = (shift_illegal | illegal_lockout) &amp; ~flush_final_e3;
	rvdffs #(1) illegal_lockout_any_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din(illegal_lockout_in),
		.dout(illegal_lockout)
	);
	assign dec_i0_decode_d = (((i0_valid_d &amp; ~i0_block_d) &amp; ~flush_lower_wb) &amp; ~flush_final_e3) &amp; ~freeze;
	assign i0_legal_decode_d = (dec_i0_decode_d &amp; i0_legal) &amp; ~freeze;
	assign dec_i1_decode_d = (((i0_legal_decode_d &amp; i1_valid_d) &amp; i1_dp[0]) &amp; ~i1_block_d) &amp; ~freeze;
	assign dec_ib0_valid_eff_d = i0_valid_d &amp; ~dec_i0_decode_d;
	assign dec_ib1_valid_eff_d = i1_valid_d &amp; ~dec_i1_decode_d;
	assign dec_pmu_instr_decoded[1:0] = {dec_i1_decode_d, dec_i0_decode_d};
	assign dec_pmu_decode_stall = i0_valid_d &amp; ~dec_i0_decode_d;
	assign dec_pmu_postsync_stall = postsync_stall;
	assign dec_pmu_presync_stall = presync_stall;
	assign ps_stall_in = ((dec_i0_decode_d &amp; ((i0_jal | i0_postsync) | ~i0_legal)) | (dec_i1_decode_d &amp; i1_jal)) | ((ps_stall &amp; prior_inflight_e1e4) &amp; ~div_wen_wb);
	rvdffs #(1) postsync_stallff(
		.rst_l(rst_l),
		.clk(free_clk),
		.en(~freeze),
		.din(ps_stall_in),
		.dout(ps_stall)
	);
	assign postsync_stall = ps_stall | div_stall;
	assign prior_inflight_e1e3 = |{e1d[56], e2d[56], e3d[56], e1d[33], e2d[33], e3d[33]};
	assign prior_inflight_e1e4 = |{e1d[56], e2d[56], e3d[56], e4d[56], e1d[33], e2d[33], e3d[33], e4d[33]};
	assign prior_inflight_wb = |{wbd[56], wbd[33]};
	assign prior_inflight = prior_inflight_e1e4 | prior_inflight_wb;
	assign dec_i0_alu_decode_d = (i0_legal_decode_d &amp; i0_dp[49]) &amp; ~i0_secondary_d;
	assign dec_i1_alu_decode_d = (dec_i1_decode_d &amp; i1_dp[49]) &amp; ~i1_secondary_d;
	assign dec_i0_lsu_decode_d = i0_legal_decode_d &amp; i0_dp[39];
	assign lsu_decode_d = (i0_legal_decode_d &amp; i0_dp[39]) | (dec_i1_decode_d &amp; i1_dp[39]);
	assign mul_decode_d = (i0_legal_decode_d &amp; i0_dp[9]) | (dec_i1_decode_d &amp; i1_dp[9]);
	assign div_decode_d = (i0_legal_decode_d &amp; i0_dp[5]) | (dec_i1_decode_d &amp; i1_dp[5]);
	rvdffs #(2) flushff(
		.rst_l(rst_l),
		.en(~freeze),
		.clk(free_clk),
		.din({exu_i0_flush_final, exu_i1_flush_final}),
		.dout({i0_flush_final_e3, i1_flush_final_e3})
	);
	assign flush_final_e3 = i0_flush_final_e3 | i1_flush_final_e3;
	assign i0_rs1_depend_i0_e1 = (dec_i0_rs1_en_d &amp; e1d[57]) &amp; (e1d[66:62] == i0r[14:10]);
	assign i0_rs1_depend_i0_e2 = (dec_i0_rs1_en_d &amp; e2d[57]) &amp; (e2d[66:62] == i0r[14:10]);
	assign i0_rs1_depend_i0_e3 = (dec_i0_rs1_en_d &amp; e3d[57]) &amp; (e3d[66:62] == i0r[14:10]);
	assign i0_rs1_depend_i0_e4 = (dec_i0_rs1_en_d &amp; e4d[57]) &amp; (e4d[66:62] == i0r[14:10]);
	assign i0_rs1_depend_i0_wb = (dec_i0_rs1_en_d &amp; wbd[57]) &amp; (wbd[66:62] == i0r[14:10]);
	assign i0_rs1_depend_i1_e1 = (dec_i0_rs1_en_d &amp; e1d[34]) &amp; (e1d[42:38] == i0r[14:10]);
	assign i0_rs1_depend_i1_e2 = (dec_i0_rs1_en_d &amp; e2d[34]) &amp; (e2d[42:38] == i0r[14:10]);
	assign i0_rs1_depend_i1_e3 = (dec_i0_rs1_en_d &amp; e3d[34]) &amp; (e3d[42:38] == i0r[14:10]);
	assign i0_rs1_depend_i1_e4 = (dec_i0_rs1_en_d &amp; e4d[34]) &amp; (e4d[42:38] == i0r[14:10]);
	assign i0_rs1_depend_i1_wb = (dec_i0_rs1_en_d &amp; wbd[34]) &amp; (wbd[42:38] == i0r[14:10]);
	assign i0_rs2_depend_i0_e1 = (dec_i0_rs2_en_d &amp; e1d[57]) &amp; (e1d[66:62] == i0r[9:5]);
	assign i0_rs2_depend_i0_e2 = (dec_i0_rs2_en_d &amp; e2d[57]) &amp; (e2d[66:62] == i0r[9:5]);
	assign i0_rs2_depend_i0_e3 = (dec_i0_rs2_en_d &amp; e3d[57]) &amp; (e3d[66:62] == i0r[9:5]);
	assign i0_rs2_depend_i0_e4 = (dec_i0_rs2_en_d &amp; e4d[57]) &amp; (e4d[66:62] == i0r[9:5]);
	assign i0_rs2_depend_i0_wb = (dec_i0_rs2_en_d &amp; wbd[57]) &amp; (wbd[66:62] == i0r[9:5]);
	assign i0_rs2_depend_i1_e1 = (dec_i0_rs2_en_d &amp; e1d[34]) &amp; (e1d[42:38] == i0r[9:5]);
	assign i0_rs2_depend_i1_e2 = (dec_i0_rs2_en_d &amp; e2d[34]) &amp; (e2d[42:38] == i0r[9:5]);
	assign i0_rs2_depend_i1_e3 = (dec_i0_rs2_en_d &amp; e3d[34]) &amp; (e3d[42:38] == i0r[9:5]);
	assign i0_rs2_depend_i1_e4 = (dec_i0_rs2_en_d &amp; e4d[34]) &amp; (e4d[42:38] == i0r[9:5]);
	assign i0_rs2_depend_i1_wb = (dec_i0_rs2_en_d &amp; wbd[34]) &amp; (wbd[42:38] == i0r[9:5]);
	assign i1_rs1_depend_i0_e1 = (dec_i1_rs1_en_d &amp; e1d[57]) &amp; (e1d[66:62] == i1r[14:10]);
	assign i1_rs1_depend_i0_e2 = (dec_i1_rs1_en_d &amp; e2d[57]) &amp; (e2d[66:62] == i1r[14:10]);
	assign i1_rs1_depend_i0_e3 = (dec_i1_rs1_en_d &amp; e3d[57]) &amp; (e3d[66:62] == i1r[14:10]);
	assign i1_rs1_depend_i0_e4 = (dec_i1_rs1_en_d &amp; e4d[57]) &amp; (e4d[66:62] == i1r[14:10]);
	assign i1_rs1_depend_i0_wb = (dec_i1_rs1_en_d &amp; wbd[57]) &amp; (wbd[66:62] == i1r[14:10]);
	assign i1_rs1_depend_i1_e1 = (dec_i1_rs1_en_d &amp; e1d[34]) &amp; (e1d[42:38] == i1r[14:10]);
	assign i1_rs1_depend_i1_e2 = (dec_i1_rs1_en_d &amp; e2d[34]) &amp; (e2d[42:38] == i1r[14:10]);
	assign i1_rs1_depend_i1_e3 = (dec_i1_rs1_en_d &amp; e3d[34]) &amp; (e3d[42:38] == i1r[14:10]);
	assign i1_rs1_depend_i1_e4 = (dec_i1_rs1_en_d &amp; e4d[34]) &amp; (e4d[42:38] == i1r[14:10]);
	assign i1_rs1_depend_i1_wb = (dec_i1_rs1_en_d &amp; wbd[34]) &amp; (wbd[42:38] == i1r[14:10]);
	assign i1_rs2_depend_i0_e1 = (dec_i1_rs2_en_d &amp; e1d[57]) &amp; (e1d[66:62] == i1r[9:5]);
	assign i1_rs2_depend_i0_e2 = (dec_i1_rs2_en_d &amp; e2d[57]) &amp; (e2d[66:62] == i1r[9:5]);
	assign i1_rs2_depend_i0_e3 = (dec_i1_rs2_en_d &amp; e3d[57]) &amp; (e3d[66:62] == i1r[9:5]);
	assign i1_rs2_depend_i0_e4 = (dec_i1_rs2_en_d &amp; e4d[57]) &amp; (e4d[66:62] == i1r[9:5]);
	assign i1_rs2_depend_i0_wb = (dec_i1_rs2_en_d &amp; wbd[57]) &amp; (wbd[66:62] == i1r[9:5]);
	assign i1_rs2_depend_i1_e1 = (dec_i1_rs2_en_d &amp; e1d[34]) &amp; (e1d[42:38] == i1r[9:5]);
	assign i1_rs2_depend_i1_e2 = (dec_i1_rs2_en_d &amp; e2d[34]) &amp; (e2d[42:38] == i1r[9:5]);
	assign i1_rs2_depend_i1_e3 = (dec_i1_rs2_en_d &amp; e3d[34]) &amp; (e3d[42:38] == i1r[9:5]);
	assign i1_rs2_depend_i1_e4 = (dec_i1_rs2_en_d &amp; e4d[34]) &amp; (e4d[42:38] == i1r[9:5]);
	assign i1_rs2_depend_i1_wb = (dec_i1_rs2_en_d &amp; wbd[34]) &amp; (wbd[42:38] == i1r[9:5]);
	rvdff #(2) freezeff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({freeze, freeze_prior1}),
		.dout({freeze_prior1, freeze_prior2})
	);
	assign freeze_after_unfreeze1 = freeze &amp; ~freeze_prior1;
	assign freeze_after_unfreeze2 = (freeze &amp; ~freeze_prior1) &amp; ~freeze_prior2;
	assign unfreeze_cycle1 = ~freeze &amp; freeze_prior1;
	assign unfreeze_cycle2 = (~freeze &amp; ~freeze_prior1) &amp; freeze_prior2;
	rvdffe #(32) freeze_i0_e4ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(freeze_after_unfreeze1),
		.din(i0_result_e4_final[31:0]),
		.dout(i0_result_e4_freeze[31:0])
	);
	rvdffe #(32) freeze_i1_e4ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(freeze_after_unfreeze1),
		.din(i1_result_e4_final[31:0]),
		.dout(i1_result_e4_freeze[31:0])
	);
	rvdffe #(32) freeze_i0_wbff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(freeze_after_unfreeze1),
		.din((freeze_after_unfreeze2 ? i0_result_wb[31:0] : i0_result_e4_freeze[31:0])),
		.dout(i0_result_wb_freeze[31:0])
	);
	rvdffe #(32) freeze_i1_wbff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(freeze_after_unfreeze1),
		.din((freeze_after_unfreeze2 ? i1_result_wb[31:0] : i1_result_e4_freeze[31:0])),
		.dout(i1_result_wb_freeze[31:0])
	);
	assign dd[54:53] = {(i0_dp[49] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d5)) &amp; i0_rs1_class_d[1], (i0_dp[49] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d6)) &amp; i0_rs1_class_d[1]};
	assign dd[52:51] = {(i0_dp[49] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d5)) &amp; i0_rs2_class_d[1], (i0_dp[49] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d6)) &amp; i0_rs2_class_d[1]};
	assign dd[17:16] = {(i1_dp[49] &amp; (i1_rs1_depth_d[3:0] == 4&#39;d5)) &amp; i1_rs1_class_d[1], (i1_dp[49] &amp; (i1_rs1_depth_d[3:0] == 4&#39;d6)) &amp; i1_rs1_class_d[1]};
	assign dd[15:14] = {(i1_dp[49] &amp; (i1_rs2_depth_d[3:0] == 4&#39;d5)) &amp; i1_rs2_class_d[1], (i1_dp[49] &amp; (i1_rs2_depth_d[3:0] == 4&#39;d6)) &amp; i1_rs2_class_d[1]};
	assign i1_result_wb_eff[31:0] = (unfreeze_cycle1 ? i1_result_wb_freeze[31:0] : (unfreeze_cycle2 ? i1_result_e4_freeze[31:0] : i1_result_wb[31:0]));
	assign i0_result_wb_eff[31:0] = (unfreeze_cycle1 ? i0_result_wb_freeze[31:0] : (unfreeze_cycle2 ? i0_result_e4_freeze[31:0] : i0_result_wb[31:0]));
	assign i0_rs1_bypass_data_e2[31:0] = ({32 {e2d[54]}} &amp; i1_result_wb_eff[31:0]) | ({32 {e2d[53]}} &amp; i0_result_wb_eff[31:0]);
	assign i0_rs2_bypass_data_e2[31:0] = ({32 {e2d[52]}} &amp; i1_result_wb_eff[31:0]) | ({32 {e2d[51]}} &amp; i0_result_wb_eff[31:0]);
	assign i1_rs1_bypass_data_e2[31:0] = ({32 {e2d[17]}} &amp; i1_result_wb_eff[31:0]) | ({32 {e2d[16]}} &amp; i0_result_wb_eff[31:0]);
	assign i1_rs2_bypass_data_e2[31:0] = ({32 {e2d[15]}} &amp; i1_result_wb_eff[31:0]) | ({32 {e2d[14]}} &amp; i0_result_wb_eff[31:0]);
	assign dec_i0_rs1_bypass_en_e2 = |e2d[54:53];
	assign dec_i0_rs2_bypass_en_e2 = |e2d[52:51];
	assign dec_i1_rs1_bypass_en_e2 = |e2d[17:16];
	assign dec_i1_rs2_bypass_en_e2 = |e2d[15:14];
	assign i1_rs1_depend_i0_d = (dec_i1_rs1_en_d &amp; i0_dp[45]) &amp; (i1r[14:10] == i0r[4:0]);
	assign i1_rs2_depend_i0_d = (dec_i1_rs2_en_d &amp; i0_dp[45]) &amp; (i1r[9:5] == i0r[4:0]);
	assign dd[50:47] = {(i0_dp[49] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d1)) &amp; ((i0_rs1_class_d[1] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]), (i0_dp[49] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d2)) &amp; ((i0_rs1_class_d[1] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]), (i0_dp[49] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d3)) &amp; ((i0_rs1_class_d[1] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]), (i0_dp[49] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d4)) &amp; ((i0_rs1_class_d[1] | i0_rs1_class_d[2]) | i0_rs1_class_d[3])};
	assign dd[46:43] = {(i0_dp[49] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d1)) &amp; ((i0_rs2_class_d[1] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]), (i0_dp[49] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d2)) &amp; ((i0_rs2_class_d[1] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]), (i0_dp[49] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d3)) &amp; ((i0_rs2_class_d[1] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]), (i0_dp[49] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d4)) &amp; ((i0_rs2_class_d[1] | i0_rs2_class_d[2]) | i0_rs2_class_d[3])};
	assign i1rs1_intra[2:0] = {(i1_dp[49] &amp; i0_dp[49]) &amp; i1_rs1_depend_i0_d, (i1_dp[49] &amp; i0_dp[9]) &amp; i1_rs1_depend_i0_d, (i1_dp[49] &amp; i0_dp[41]) &amp; i1_rs1_depend_i0_d};
	assign i1rs2_intra[2:0] = {(i1_dp[49] &amp; i0_dp[49]) &amp; i1_rs2_depend_i0_d, (i1_dp[49] &amp; i0_dp[9]) &amp; i1_rs2_depend_i0_d, (i1_dp[49] &amp; i0_dp[41]) &amp; i1_rs2_depend_i0_d};
	assign i1_rs1_intra_bypass = |i1rs1_intra[2:0];
	assign i1_rs2_intra_bypass = |i1rs2_intra[2:0];
	assign dd[13:7] = {i1rs1_intra[2:0], ((i1_dp[49] &amp; (i1_rs1_depth_d[3:0] == 4&#39;d1)) &amp; ((i1_rs1_class_d[1] | i1_rs1_class_d[2]) | i1_rs1_class_d[3])) &amp; ~i1_rs1_intra_bypass, ((i1_dp[49] &amp; (i1_rs1_depth_d[3:0] == 4&#39;d2)) &amp; ((i1_rs1_class_d[1] | i1_rs1_class_d[2]) | i1_rs1_class_d[3])) &amp; ~i1_rs1_intra_bypass, ((i1_dp[49] &amp; (i1_rs1_depth_d[3:0] == 4&#39;d3)) &amp; ((i1_rs1_class_d[1] | i1_rs1_class_d[2]) | i1_rs1_class_d[3])) &amp; ~i1_rs1_intra_bypass, ((i1_dp[49] &amp; (i1_rs1_depth_d[3:0] == 4&#39;d4)) &amp; ((i1_rs1_class_d[1] | i1_rs1_class_d[2]) | i1_rs1_class_d[3])) &amp; ~i1_rs1_intra_bypass};
	assign dd[6:0] = {i1rs2_intra[2:0], ((i1_dp[49] &amp; (i1_rs2_depth_d[3:0] == 4&#39;d1)) &amp; ((i1_rs2_class_d[1] | i1_rs2_class_d[2]) | i1_rs2_class_d[3])) &amp; ~i1_rs2_intra_bypass, ((i1_dp[49] &amp; (i1_rs2_depth_d[3:0] == 4&#39;d2)) &amp; ((i1_rs2_class_d[1] | i1_rs2_class_d[2]) | i1_rs2_class_d[3])) &amp; ~i1_rs2_intra_bypass, ((i1_dp[49] &amp; (i1_rs2_depth_d[3:0] == 4&#39;d3)) &amp; ((i1_rs2_class_d[1] | i1_rs2_class_d[2]) | i1_rs2_class_d[3])) &amp; ~i1_rs2_intra_bypass, ((i1_dp[49] &amp; (i1_rs2_depth_d[3:0] == 4&#39;d4)) &amp; ((i1_rs2_class_d[1] | i1_rs2_class_d[2]) | i1_rs2_class_d[3])) &amp; ~i1_rs2_intra_bypass};
	assign dec_i0_rs1_bypass_en_e3 = |e3d[50:47];
	assign dec_i0_rs2_bypass_en_e3 = |e3d[46:43];
	assign dec_i1_rs1_bypass_en_e3 = |e3d[13:7];
	assign dec_i1_rs2_bypass_en_e3 = |e3d[6:0];
	assign i1_result_e4_eff[31:0] = (unfreeze_cycle1 ? i1_result_e4_freeze[31:0] : i1_result_e4_final[31:0]);
	assign i0_result_e4_eff[31:0] = (unfreeze_cycle1 ? i0_result_e4_freeze[31:0] : i0_result_e4_final[31:0]);
	assign i0_rs1_bypass_data_e3[31:0] = ((({32 {e3d[50]}} &amp; i1_result_e4_eff[31:0]) | ({32 {e3d[49]}} &amp; i0_result_e4_eff[31:0])) | ({32 {e3d[48]}} &amp; i1_result_wb_eff[31:0])) | ({32 {e3d[47]}} &amp; i0_result_wb_eff[31:0]);
	assign i0_rs2_bypass_data_e3[31:0] = ((({32 {e3d[46]}} &amp; i1_result_e4_eff[31:0]) | ({32 {e3d[45]}} &amp; i0_result_e4_eff[31:0])) | ({32 {e3d[44]}} &amp; i1_result_wb_eff[31:0])) | ({32 {e3d[43]}} &amp; i0_result_wb_eff[31:0]);
	assign i1_rs1_bypass_data_e3[31:0] = (((((({32 {e3d[13]}} &amp; i0_result_e3[31:0]) | ({32 {e3d[12]}} &amp; exu_mul_result_e3[31:0])) | ({32 {e3d[11]}} &amp; lsu_result_dc3[31:0])) | ({32 {e3d[10]}} &amp; i1_result_e4_eff[31:0])) | ({32 {e3d[9]}} &amp; i0_result_e4_eff[31:0])) | ({32 {e3d[8]}} &amp; i1_result_wb_eff[31:0])) | ({32 {e3d[7]}} &amp; i0_result_wb_eff[31:0]);
	assign i1_rs2_bypass_data_e3[31:0] = (((((({32 {e3d[6]}} &amp; i0_result_e3[31:0]) | ({32 {e3d[5]}} &amp; exu_mul_result_e3[31:0])) | ({32 {e3d[4]}} &amp; lsu_result_dc3[31:0])) | ({32 {e3d[3]}} &amp; i1_result_e4_eff[31:0])) | ({32 {e3d[2]}} &amp; i0_result_e4_eff[31:0])) | ({32 {e3d[1]}} &amp; i1_result_wb_eff[31:0])) | ({32 {e3d[0]}} &amp; i0_result_wb_eff[31:0]);
	assign {i0_rs1_class_d, i0_rs1_depth_d[3:0]} = (i0_rs1_depend_i1_e1 ? {i1_e1c, 4&#39;d1} : (i0_rs1_depend_i0_e1 ? {i0_e1c, 4&#39;d2} : (i0_rs1_depend_i1_e2 ? {i1_e2c, 4&#39;d3} : (i0_rs1_depend_i0_e2 ? {i0_e2c, 4&#39;d4} : (i0_rs1_depend_i1_e3 ? {i1_e3c, 4&#39;d5} : (i0_rs1_depend_i0_e3 ? {i0_e3c, 4&#39;d6} : (i0_rs1_depend_i1_e4 ? {i1_e4c, 4&#39;d7} : (i0_rs1_depend_i0_e4 ? {i0_e4c, 4&#39;d8} : (i0_rs1_depend_i1_wb ? {i1_wbc, 4&#39;d9} : (i0_rs1_depend_i0_wb ? {i0_wbc, 4&#39;d10} : {8 {1&#39;sb0}}))))))))));
	assign {i0_rs2_class_d, i0_rs2_depth_d[3:0]} = (i0_rs2_depend_i1_e1 ? {i1_e1c, 4&#39;d1} : (i0_rs2_depend_i0_e1 ? {i0_e1c, 4&#39;d2} : (i0_rs2_depend_i1_e2 ? {i1_e2c, 4&#39;d3} : (i0_rs2_depend_i0_e2 ? {i0_e2c, 4&#39;d4} : (i0_rs2_depend_i1_e3 ? {i1_e3c, 4&#39;d5} : (i0_rs2_depend_i0_e3 ? {i0_e3c, 4&#39;d6} : (i0_rs2_depend_i1_e4 ? {i1_e4c, 4&#39;d7} : (i0_rs2_depend_i0_e4 ? {i0_e4c, 4&#39;d8} : (i0_rs2_depend_i1_wb ? {i1_wbc, 4&#39;d9} : (i0_rs2_depend_i0_wb ? {i0_wbc, 4&#39;d10} : {8 {1&#39;sb0}}))))))))));
	assign {i1_rs1_class_d, i1_rs1_depth_d[3:0]} = (i1_rs1_depend_i1_e1 ? {i1_e1c, 4&#39;d1} : (i1_rs1_depend_i0_e1 ? {i0_e1c, 4&#39;d2} : (i1_rs1_depend_i1_e2 ? {i1_e2c, 4&#39;d3} : (i1_rs1_depend_i0_e2 ? {i0_e2c, 4&#39;d4} : (i1_rs1_depend_i1_e3 ? {i1_e3c, 4&#39;d5} : (i1_rs1_depend_i0_e3 ? {i0_e3c, 4&#39;d6} : (i1_rs1_depend_i1_e4 ? {i1_e4c, 4&#39;d7} : (i1_rs1_depend_i0_e4 ? {i0_e4c, 4&#39;d8} : (i1_rs1_depend_i1_wb ? {i1_wbc, 4&#39;d9} : (i1_rs1_depend_i0_wb ? {i0_wbc, 4&#39;d10} : {8 {1&#39;sb0}}))))))))));
	assign {i1_rs2_class_d, i1_rs2_depth_d[3:0]} = (i1_rs2_depend_i1_e1 ? {i1_e1c, 4&#39;d1} : (i1_rs2_depend_i0_e1 ? {i0_e1c, 4&#39;d2} : (i1_rs2_depend_i1_e2 ? {i1_e2c, 4&#39;d3} : (i1_rs2_depend_i0_e2 ? {i0_e2c, 4&#39;d4} : (i1_rs2_depend_i1_e3 ? {i1_e3c, 4&#39;d5} : (i1_rs2_depend_i0_e3 ? {i0_e3c, 4&#39;d6} : (i1_rs2_depend_i1_e4 ? {i1_e4c, 4&#39;d7} : (i1_rs2_depend_i0_e4 ? {i0_e4c, 4&#39;d8} : (i1_rs2_depend_i1_wb ? {i1_wbc, 4&#39;d9} : (i1_rs2_depend_i0_wb ? {i0_wbc, 4&#39;d10} : {8 {1&#39;sb0}}))))))))));
	assign i0_rs1_match_e1 = (i0_rs1_depth_d[3:0] == 4&#39;d1) | (i0_rs1_depth_d[3:0] == 4&#39;d2);
	assign i0_rs1_match_e2 = (i0_rs1_depth_d[3:0] == 4&#39;d3) | (i0_rs1_depth_d[3:0] == 4&#39;d4);
	assign i0_rs1_match_e3 = (i0_rs1_depth_d[3:0] == 4&#39;d5) | (i0_rs1_depth_d[3:0] == 4&#39;d6);
	assign i0_rs2_match_e1 = (i0_rs2_depth_d[3:0] == 4&#39;d1) | (i0_rs2_depth_d[3:0] == 4&#39;d2);
	assign i0_rs2_match_e2 = (i0_rs2_depth_d[3:0] == 4&#39;d3) | (i0_rs2_depth_d[3:0] == 4&#39;d4);
	assign i0_rs2_match_e3 = (i0_rs2_depth_d[3:0] == 4&#39;d5) | (i0_rs2_depth_d[3:0] == 4&#39;d6);
	assign i0_rs1_match_e1_e2 = i0_rs1_match_e1 | i0_rs1_match_e2;
	assign i0_rs1_match_e1_e3 = (i0_rs1_match_e1 | i0_rs1_match_e2) | i0_rs1_match_e3;
	assign i0_rs2_match_e1_e2 = i0_rs2_match_e1 | i0_rs2_match_e2;
	assign i0_rs2_match_e1_e3 = (i0_rs2_match_e1 | i0_rs2_match_e2) | i0_rs2_match_e3;
	assign i0_secondary_d = (((((i0_dp[49] &amp; (i0_rs1_class_d[2] | i0_rs1_class_d[3])) &amp; i0_rs1_match_e1_e2) | ((i0_dp[49] &amp; (i0_rs2_class_d[2] | i0_rs2_class_d[3])) &amp; i0_rs2_match_e1_e2)) | ((i0_dp[49] &amp; i0_rs1_class_d[1]) &amp; i0_rs1_match_e1_e3)) | ((i0_dp[49] &amp; i0_rs2_class_d[1]) &amp; i0_rs2_match_e1_e3)) &amp; ~disable_secondary;
	assign i0_secondary_stall_d = ((((i0_dp[49] &amp; i1_rs1_depend_i0_d) &amp; ~i1_dp[49]) &amp; i0_secondary_d) | ((((i0_dp[49] &amp; i1_rs2_depend_i0_d) &amp; ~i1_dp[49]) &amp; ~i1_dp[40]) &amp; i0_secondary_d)) &amp; ~disable_secondary;
	assign i1_rs1_match_e1 = (i1_rs1_depth_d[3:0] == 4&#39;d1) | (i1_rs1_depth_d[3:0] == 4&#39;d2);
	assign i1_rs1_match_e2 = (i1_rs1_depth_d[3:0] == 4&#39;d3) | (i1_rs1_depth_d[3:0] == 4&#39;d4);
	assign i1_rs1_match_e3 = (i1_rs1_depth_d[3:0] == 4&#39;d5) | (i1_rs1_depth_d[3:0] == 4&#39;d6);
	assign i1_rs2_match_e1 = (i1_rs2_depth_d[3:0] == 4&#39;d1) | (i1_rs2_depth_d[3:0] == 4&#39;d2);
	assign i1_rs2_match_e2 = (i1_rs2_depth_d[3:0] == 4&#39;d3) | (i1_rs2_depth_d[3:0] == 4&#39;d4);
	assign i1_rs2_match_e3 = (i1_rs2_depth_d[3:0] == 4&#39;d5) | (i1_rs2_depth_d[3:0] == 4&#39;d6);
	assign i1_rs1_match_e1_e2 = i1_rs1_match_e1 | i1_rs1_match_e2;
	assign i1_rs1_match_e1_e3 = (i1_rs1_match_e1 | i1_rs1_match_e2) | i1_rs1_match_e3;
	assign i1_rs2_match_e1_e2 = i1_rs2_match_e1 | i1_rs2_match_e2;
	assign i1_rs2_match_e1_e3 = (i1_rs2_match_e1 | i1_rs2_match_e2) | i1_rs2_match_e3;
	assign i1_secondary_d = ((((((i1_dp[49] &amp; (i1_rs1_class_d[2] | i1_rs1_class_d[3])) &amp; i1_rs1_match_e1_e2) | ((i1_dp[49] &amp; (i1_rs2_class_d[2] | i1_rs2_class_d[3])) &amp; i1_rs2_match_e1_e2)) | ((i1_dp[49] &amp; i1_rs1_class_d[1]) &amp; i1_rs1_match_e1_e3)) | ((i1_dp[49] &amp; i1_rs2_class_d[1]) &amp; i1_rs2_match_e1_e3)) | (non_block_case_d &amp; i1_depend_i0_d)) &amp; ~disable_secondary;
	assign store_data_bypass_i0_e2_c2 = (((i0_dp[49] &amp; ~i0_secondary_d) &amp; i1_rs2_depend_i0_d) &amp; ~i1_rs1_depend_i0_d) &amp; i1_dp[40];
	assign non_block_case_d = ((i1_dp[49] &amp; i0_dp[41]) | (i1_dp[49] &amp; i0_dp[9])) &amp; ~disable_secondary;
	assign store_data_bypass_c2 = ((((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d1)) &amp; i0_rs2_class_d[2]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d2)) &amp; i0_rs2_class_d[2])) | (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d1)) &amp; i1_rs2_class_d[2])) | (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d2)) &amp; i1_rs2_class_d[2]);
	assign store_data_bypass_c1 = ((((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d3)) &amp; i0_rs2_class_d[2]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d4)) &amp; i0_rs2_class_d[2])) | (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d3)) &amp; i1_rs2_class_d[2])) | (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d4)) &amp; i1_rs2_class_d[2]);
	assign load_ldst_bypass_c1 = (((((i0_dp[41] | i0_dp[40]) &amp; (i0_rs1_depth_d[3:0] == 4&#39;d3)) &amp; i0_rs1_class_d[2]) | (((i0_dp[41] | i0_dp[40]) &amp; (i0_rs1_depth_d[3:0] == 4&#39;d4)) &amp; i0_rs1_class_d[2])) | (((~i0_dp[39] &amp; (i1_dp[41] | i1_dp[40])) &amp; (i1_rs1_depth_d[3:0] == 4&#39;d3)) &amp; i1_rs1_class_d[2])) | (((~i0_dp[39] &amp; (i1_dp[41] | i1_dp[40])) &amp; (i1_rs1_depth_d[3:0] == 4&#39;d4)) &amp; i1_rs1_class_d[2]);
	assign load_mul_rs1_bypass_e1 = ((((i0_dp[9] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d3)) &amp; i0_rs1_class_d[2]) | ((i0_dp[9] &amp; (i0_rs1_depth_d[3:0] == 4&#39;d4)) &amp; i0_rs1_class_d[2])) | (((~i0_dp[9] &amp; i1_dp[9]) &amp; (i1_rs1_depth_d[3:0] == 4&#39;d3)) &amp; i1_rs1_class_d[2])) | (((~i0_dp[9] &amp; i1_dp[9]) &amp; (i1_rs1_depth_d[3:0] == 4&#39;d4)) &amp; i1_rs1_class_d[2]);
	assign load_mul_rs2_bypass_e1 = ((((i0_dp[9] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d3)) &amp; i0_rs2_class_d[2]) | ((i0_dp[9] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d4)) &amp; i0_rs2_class_d[2])) | (((~i0_dp[9] &amp; i1_dp[9]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d3)) &amp; i1_rs2_class_d[2])) | (((~i0_dp[9] &amp; i1_dp[9]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d4)) &amp; i1_rs2_class_d[2]);
	assign store_data_bypass_e4_c3[1:0] = {(((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d1)) &amp; i1_rs2_class_d[1]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d1)) &amp; i0_rs2_class_d[1]), (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d2)) &amp; i1_rs2_class_d[1]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d2)) &amp; i0_rs2_class_d[1])};
	assign store_data_bypass_e4_c2[1:0] = {(((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d3)) &amp; i1_rs2_class_d[1]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d3)) &amp; i0_rs2_class_d[1]), (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d4)) &amp; i1_rs2_class_d[1]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d4)) &amp; i0_rs2_class_d[1])};
	assign store_data_bypass_e4_c1[1:0] = {(((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d5)) &amp; i1_rs2_class_d[1]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d5)) &amp; i0_rs2_class_d[1]), (((~i0_dp[39] &amp; i1_dp[40]) &amp; (i1_rs2_depth_d[3:0] == 4&#39;d6)) &amp; i1_rs2_class_d[1]) | ((i0_dp[40] &amp; (i0_rs2_depth_d[3:0] == 4&#39;d6)) &amp; i0_rs2_class_d[1])};
	assign i0_not_alu_eff = ~i0_dp[49] | disable_secondary;
	assign i1_not_alu_eff = ~i1_dp[49] | disable_secondary;
	assign i0_load_block_d = ((((i0_not_alu_eff &amp; i0_rs1_class_d[2]) &amp; i0_rs1_match_e1) | (((((i0_not_alu_eff &amp; i0_rs1_class_d[2]) &amp; i0_rs1_match_e2) &amp; ~i0_dp[41]) &amp; ~i0_dp[40]) &amp; ~i0_dp[9])) | (((i0_not_alu_eff &amp; i0_rs2_class_d[2]) &amp; i0_rs2_match_e1) &amp; ~i0_dp[40])) | ((((i0_not_alu_eff &amp; i0_rs2_class_d[2]) &amp; i0_rs2_match_e2) &amp; ~i0_dp[40]) &amp; ~i0_dp[9]);
	assign i1_load_block_d = ((((i1_not_alu_eff &amp; i1_rs1_class_d[2]) &amp; i1_rs1_match_e1) | (((((i1_not_alu_eff &amp; i1_rs1_class_d[2]) &amp; i1_rs1_match_e2) &amp; ~i1_dp[41]) &amp; ~i1_dp[40]) &amp; ~i1_dp[9])) | (((i1_not_alu_eff &amp; i1_rs2_class_d[2]) &amp; i1_rs2_match_e1) &amp; ~i1_dp[40])) | ((((i1_not_alu_eff &amp; i1_rs2_class_d[2]) &amp; i1_rs2_match_e2) &amp; ~i1_dp[40]) &amp; ~i1_dp[9]);
	assign i0_mul_block_d = ((i0_not_alu_eff &amp; i0_rs1_class_d[3]) &amp; i0_rs1_match_e1_e2) | ((i0_not_alu_eff &amp; i0_rs2_class_d[3]) &amp; i0_rs2_match_e1_e2);
	assign i1_mul_block_d = ((i1_not_alu_eff &amp; i1_rs1_class_d[3]) &amp; i1_rs1_match_e1_e2) | ((i1_not_alu_eff &amp; i1_rs2_class_d[3]) &amp; i1_rs2_match_e1_e2);
	assign i0_secondary_block_d = (((~i0_dp[49] &amp; i0_rs1_class_d[1]) &amp; i0_rs1_match_e1_e3) | (((~i0_dp[49] &amp; i0_rs2_class_d[1]) &amp; i0_rs2_match_e1_e3) &amp; ~i0_dp[40])) &amp; ~disable_secondary;
	assign i1_secondary_block_d = ((~i1_dp[49] &amp; i1_rs1_class_d[1]) &amp; i1_rs1_match_e1_e3) | ((((~i1_dp[49] &amp; i1_rs2_class_d[1]) &amp; i1_rs2_match_e1_e3) &amp; ~i1_dp[40]) &amp; ~disable_secondary);
	assign dec_div_decode_e4 = e4d[58];
	assign dec_tlu_i0_valid_e4 = ((e4d[56] &amp; ~e4d[58]) &amp; ~flush_lower_wb) | exu_div_finish;
	assign dec_tlu_i1_valid_e4 = e4d[33] &amp; ~flush_lower_wb;
	assign dt[25] = i0_legal_decode_d;
	assign dt[24] = i0_icaf_d &amp; i0_legal_decode_d;
	assign dt[23] = dec_i0_icaf_f1_d &amp; i0_legal_decode_d;
	assign dt[22] = dec_i0_perr_d &amp; i0_legal_decode_d;
	assign dt[21] = dec_i0_sbecc_d &amp; i0_legal_decode_d;
	assign dt[20] = (i0_dp[2] | debug_fence_i) &amp; i0_legal_decode_d;
	assign dt[11-:4] = i0_itype;
	assign dt[7-:4] = i1_itype;
	assign dt[3] = i0_br_unpred;
	assign dt[2] = i1_br_unpred;
	assign dt[1] = 1&#39;b0;
	assign dt[0] = 1&#39;b0;
	assign dt[19:16] = dec_i0_trigger_match_d[3:0] &amp; {4 {dec_i0_decode_d &amp; ~i0_div_decode_d}};
	assign dt[15:12] = dec_i1_trigger_match_d[3:0] &amp; {4 {dec_i1_decode_d}};
	rvdffe #(26) trap_e1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_ctl_en),
		.din(dt),
		.dout(e1t)
	);
	always @(*) begin
		e1t_in = e1t;
		e1t_in[19:16] = e1t[19-:4] &amp; ~{4 {flush_final_e3}};
		e1t_in[15:12] = e1t[15-:4] &amp; ~{4 {flush_final_e3}};
	end
	rvdffe #(26) trap_e2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_ctl_en),
		.din(e1t_in),
		.dout(e2t)
	);
	always @(*) begin
		e2t_in = e2t;
		e2t_in[19:16] = e2t[19-:4] &amp; ~{4 {flush_final_e3 | flush_lower_wb}};
		e2t_in[15:12] = e2t[15-:4] &amp; ~{4 {flush_final_e3 | flush_lower_wb}};
	end
	rvdffe #(26) trap_e3ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_ctl_en),
		.din(e2t_in),
		.dout(e3t)
	);
	always @(*) begin
		e3t_in = e3t;
		e3t_in[19:16] = ({4 {e3d[60] | e3d[59]}} &amp; lsu_trigger_match_dc3[3:0]) | e3t[19:16];
		e3t_in[15:12] = ~{4 {i0_flush_final_e3}} &amp; (({4 {~(e3d[60] | e3d[59])}} &amp; lsu_trigger_match_dc3[3:0]) | e3t[15:12]);
		e3t_in[0] = lsu_pmu_misaligned_dc3;
		if (freeze | flush_lower_wb)
			e3t_in = {26 {1&#39;sb0}};
	end
	rvdffe #(26) trap_e4ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_ctl_en),
		.din(e3t_in),
		.dout(e4t)
	);
	assign freeze_e3 = freeze &amp; ~freeze_before;
	rvdff #(1) freeze_before_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(freeze),
		.dout(freeze_before)
	);
	rvdff #(1) freeze_e4_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(freeze_e3),
		.dout(freeze_e4)
	);
	rvdffe #(9) e4_trigger_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(freeze_e3),
		.din({e3d[60], e3t[19:16], e3t[15:12]}),
		.dout({e4d_i0load, e4t_i0trigger[3:0], e4t_i1trigger[3:0]})
	);
	always @(*) begin
		if (exu_div_finish)
			dec_tlu_packet_e4 = {26 {1&#39;sb0}};
		else
			dec_tlu_packet_e4 = e4t;
		dec_tlu_packet_e4[25] = e4t[25] | exu_div_finish;
		dec_tlu_packet_e4[19:16] = (exu_div_finish ? div_trigger[3:0] : e4t[19:16]);
		dec_tlu_packet_e4[1] = exu_div_finish;
		if (freeze_e4) begin
			dec_tlu_packet_e4[19:16] = e4t_i0trigger[3:0];
			dec_tlu_packet_e4[15:12] = e4t_i1trigger[3:0];
		end
	end
	assign dec_i0_load_e4 = e4d_i0load;
	assign i0_dc[3] = i0_dp[9] &amp; i0_legal_decode_d;
	assign i0_dc[2] = i0_dp[41] &amp; i0_legal_decode_d;
	assign i0_dc[1] = (i0_dp[49] &amp; i0_secondary_d) &amp; i0_legal_decode_d;
	assign i0_dc[0] = (i0_dp[49] &amp; ~i0_secondary_d) &amp; i0_legal_decode_d;
	rvdffs #(4) i0_e1c_ff(
		.rst_l(rst_l),
		.en(i0_e1_ctl_en),
		.clk(active_clk),
		.din(i0_dc),
		.dout(i0_e1c)
	);
	rvdffs #(4) i0_e2c_ff(
		.rst_l(rst_l),
		.en(i0_e2_ctl_en),
		.clk(active_clk),
		.din(i0_e1c),
		.dout(i0_e2c)
	);
	rvdffs #(4) i0_e3c_ff(
		.rst_l(rst_l),
		.en(i0_e3_ctl_en),
		.clk(active_clk),
		.din(i0_e2c),
		.dout(i0_e3c)
	);
	assign i0_e4c_in = (freeze ? {4 {1&#39;sb0}} : i0_e3c);
	rvdffs #(4) i0_e4c_ff(
		.rst_l(rst_l),
		.en(i0_e4_ctl_en),
		.clk(active_clk),
		.din(i0_e4c_in),
		.dout(i0_e4c)
	);
	rvdffs #(4) i0_wbc_ff(
		.rst_l(rst_l),
		.en(i0_wb_ctl_en),
		.clk(active_clk),
		.din(i0_e4c),
		.dout(i0_wbc)
	);
	assign i1_dc[3] = i1_dp[9] &amp; dec_i1_decode_d;
	assign i1_dc[2] = i1_dp[41] &amp; dec_i1_decode_d;
	assign i1_dc[1] = (i1_dp[49] &amp; i1_secondary_d) &amp; dec_i1_decode_d;
	assign i1_dc[0] = (i1_dp[49] &amp; ~i1_secondary_d) &amp; dec_i1_decode_d;
	rvdffs #(4) i1_e1c_ff(
		.rst_l(rst_l),
		.en(i0_e1_ctl_en),
		.clk(active_clk),
		.din(i1_dc),
		.dout(i1_e1c)
	);
	rvdffs #(4) i1_e2c_ff(
		.rst_l(rst_l),
		.en(i0_e2_ctl_en),
		.clk(active_clk),
		.din(i1_e1c),
		.dout(i1_e2c)
	);
	rvdffs #(4) i1_e3c_ff(
		.rst_l(rst_l),
		.en(i0_e3_ctl_en),
		.clk(active_clk),
		.din(i1_e2c),
		.dout(i1_e3c)
	);
	assign i1_e4c_in = (freeze ? {4 {1&#39;sb0}} : i1_e3c);
	rvdffs #(4) i1_e4c_ff(
		.rst_l(rst_l),
		.en(i0_e4_ctl_en),
		.clk(active_clk),
		.din(i1_e4c_in),
		.dout(i1_e4c)
	);
	rvdffs #(4) i1_wbc_ff(
		.rst_l(rst_l),
		.en(i0_wb_ctl_en),
		.clk(active_clk),
		.din(i1_e4c),
		.dout(i1_wbc)
	);
	assign dd[66:62] = i0r[4:0];
	assign dd[57] = i0_rd_en_d &amp; i0_legal_decode_d;
	assign dd[56] = dec_i0_decode_d;
	assign dd[61] = i0_dp[9] &amp; i0_legal_decode_d;
	assign dd[60] = i0_dp[41] &amp; i0_legal_decode_d;
	assign dd[59] = i0_dp[40] &amp; i0_legal_decode_d;
	assign dd[58] = i0_dp[5] &amp; i0_legal_decode_d;
	assign dd[55] = i0_secondary_d &amp; i0_legal_decode_d;
	assign dd[42:38] = i1r[4:0];
	assign dd[34] = i1_rd_en_d &amp; dec_i1_decode_d;
	assign dd[33] = dec_i1_decode_d;
	assign dd[37] = i1_dp[9];
	assign dd[36] = i1_dp[41];
	assign dd[35] = i1_dp[40];
	assign dd[18] = i1_secondary_d &amp; dec_i1_decode_d;
	assign dd[32] = dec_csr_wen_unq_d &amp; i0_legal_decode_d;
	assign dd[31] = i0_csr_write_only_d &amp; dec_i0_decode_d;
	assign dd[30:19] = i0[31:20];
	assign i0_pipe_en[5] = dec_i0_decode_d;
	rvdffs #(3) i0cg0ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din(i0_pipe_en[5:3]),
		.dout(i0_pipe_en[4:2])
	);
	rvdff #(2) i0cg1ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(i0_pipe_en[2:1]),
		.dout(i0_pipe_en[1:0])
	);
	assign i0_e1_ctl_en = (|i0_pipe_en[5:4] | clk_override) &amp; ~freeze;
	assign i0_e2_ctl_en = (|i0_pipe_en[4:3] | clk_override) &amp; ~freeze;
	assign i0_e3_ctl_en = (|i0_pipe_en[3:2] | clk_override) &amp; ~freeze;
	assign i0_e4_ctl_en = |i0_pipe_en[2:1] | clk_override;
	assign i0_wb_ctl_en = |i0_pipe_en[1:0] | clk_override;
	assign i0_e1_data_en = (i0_pipe_en[5] | clk_override) &amp; ~freeze;
	assign i0_e2_data_en = (i0_pipe_en[4] | clk_override) &amp; ~freeze;
	assign i0_e3_data_en = (i0_pipe_en[3] | clk_override) &amp; ~freeze;
	assign i0_e4_data_en = i0_pipe_en[2] | clk_override;
	assign i0_wb_data_en = i0_pipe_en[1] | clk_override;
	assign i0_wb1_data_en = i0_pipe_en[0] | clk_override;
	assign dec_i0_data_en[4:2] = {i0_e1_data_en, i0_e2_data_en, i0_e3_data_en};
	assign dec_i0_ctl_en[4:1] = {i0_e1_ctl_en, i0_e2_ctl_en, i0_e3_ctl_en, i0_e4_ctl_en};
	assign i1_pipe_en[5] = dec_i1_decode_d;
	rvdffs #(3) i1cg0ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.en(~freeze),
		.din(i1_pipe_en[5:3]),
		.dout(i1_pipe_en[4:2])
	);
	rvdff #(2) i1cg1ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(i1_pipe_en[2:1]),
		.dout(i1_pipe_en[1:0])
	);
	assign i1_e1_ctl_en = (|i1_pipe_en[5:4] | clk_override) &amp; ~freeze;
	assign i1_e2_ctl_en = (|i1_pipe_en[4:3] | clk_override) &amp; ~freeze;
	assign i1_e3_ctl_en = (|i1_pipe_en[3:2] | clk_override) &amp; ~freeze;
	assign i1_e4_ctl_en = |i1_pipe_en[2:1] | clk_override;
	assign i1_wb_ctl_en = |i1_pipe_en[1:0] | clk_override;
	assign i1_e1_data_en = (i1_pipe_en[5] | clk_override) &amp; ~freeze;
	assign i1_e2_data_en = (i1_pipe_en[4] | clk_override) &amp; ~freeze;
	assign i1_e3_data_en = (i1_pipe_en[3] | clk_override) &amp; ~freeze;
	assign i1_e4_data_en = i1_pipe_en[2] | clk_override;
	assign i1_wb_data_en = i1_pipe_en[1] | clk_override;
	assign i1_wb1_data_en = i1_pipe_en[0] | clk_override;
	assign dec_i1_data_en[4:2] = {i1_e1_data_en, i1_e2_data_en, i1_e3_data_en};
	assign dec_i1_ctl_en[4:1] = {i1_e1_ctl_en, i1_e2_ctl_en, i1_e3_ctl_en, i1_e4_ctl_en};
	rvdffe #(67) e1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_ctl_en),
		.din(dd),
		.dout(e1d)
	);
	always @(*) begin
		e1d_in = e1d;
		e1d_in[57] = e1d[57] &amp; ~flush_final_e3;
		e1d_in[34] = e1d[34] &amp; ~flush_final_e3;
		e1d_in[56] = e1d[56] &amp; ~flush_final_e3;
		e1d_in[33] = e1d[33] &amp; ~flush_final_e3;
		e1d_in[55] = e1d[55] &amp; ~flush_final_e3;
		e1d_in[18] = e1d[18] &amp; ~flush_final_e3;
	end
	assign dec_i1_valid_e1 = e1d[33];
	rvdffe #(67) e2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_ctl_en),
		.din(e1d_in),
		.dout(e2d)
	);
	always @(*) begin
		e2d_in = e2d;
		e2d_in[57] = (e2d[57] &amp; ~flush_final_e3) &amp; ~flush_lower_wb;
		e2d_in[34] = (e2d[34] &amp; ~flush_final_e3) &amp; ~flush_lower_wb;
		e2d_in[56] = (e2d[56] &amp; ~flush_final_e3) &amp; ~flush_lower_wb;
		e2d_in[33] = (e2d[33] &amp; ~flush_final_e3) &amp; ~flush_lower_wb;
		e2d_in[55] = (e2d[55] &amp; ~flush_final_e3) &amp; ~flush_lower_wb;
		e2d_in[18] = (e2d[18] &amp; ~flush_final_e3) &amp; ~flush_lower_wb;
	end
	rvdffe #(67) e3ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_ctl_en),
		.din(e2d_in),
		.dout(e3d)
	);
	always @(*) begin
		e3d_in = e3d;
		e3d_in[57] = e3d[57] &amp; ~flush_lower_wb;
		e3d_in[56] = e3d[56] &amp; ~flush_lower_wb;
		e3d_in[55] = e3d[55] &amp; ~flush_lower_wb;
		e3d_in[34] = (e3d[34] &amp; ~i0_flush_final_e3) &amp; ~flush_lower_wb;
		e3d_in[33] = (e3d[33] &amp; ~i0_flush_final_e3) &amp; ~flush_lower_wb;
		e3d_in[18] = (e3d[18] &amp; ~i0_flush_final_e3) &amp; ~flush_lower_wb;
		if (freeze)
			e3d_in = {67 {1&#39;sb0}};
	end
	assign dec_i0_sec_decode_e3 = (e3d[55] &amp; ~flush_lower_wb) &amp; ~freeze;
	assign dec_i1_sec_decode_e3 = ((e3d[18] &amp; ~i0_flush_final_e3) &amp; ~flush_lower_wb) &amp; ~freeze;
	rvdffe #(67) e4ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_ctl_en),
		.din(e3d_in),
		.dout(e4d)
	);
	always @(*) begin
		if (exu_div_finish)
			e4d_in = {67 {1&#39;sb0}};
		else
			e4d_in = e4d;
		e4d_in[66:62] = (exu_div_finish ? div_waddr_wb[4:0] : e4d[66:62]);
		e4d_in[57] = ((e4d[57] &amp; ~e4d[58]) &amp; ~flush_lower_wb) | (exu_div_finish &amp; (div_waddr_wb[4:0] != 5&#39;b00000));
		e4d_in[56] = (e4d[56] &amp; ~flush_lower_wb) | exu_div_finish;
		e4d_in[55] = (e4d[55] &amp; ~flush_lower_wb) &amp; ~exu_div_finish;
		e4d_in[60] = (e4d[60] &amp; ~flush_lower_wb) &amp; ~exu_div_finish;
		e4d_in[59] = (e4d[59] &amp; ~flush_lower_wb) &amp; ~exu_div_finish;
		e4d_in[34] = e4d[34] &amp; ~flush_lower_wb;
		e4d_in[33] = e4d[33] &amp; ~flush_lower_wb;
		e4d_in[18] = e3d[18] &amp; ~flush_lower_wb;
	end
	rvdffe #(67) wbff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en((i0_wb_ctl_en | exu_div_finish) | div_wen_wb),
		.din(e4d_in),
		.dout(wbd)
	);
	assign dec_i0_waddr_wb[4:0] = wbd[66:62];
	assign i0_wen_wb = (wbd[57] &amp; ~((((~dec_tlu_i1_kill_writeb_wb &amp; ~i1_load_kill_wen) &amp; wbd[57]) &amp; wbd[34]) &amp; (wbd[66:62] == wbd[42:38]))) &amp; ~dec_tlu_i0_kill_writeb_wb;
	assign dec_i0_wen_wb = i0_wen_wb &amp; ~i0_load_kill_wen;
	assign dec_i0_wdata_wb[31:0] = i0_result_wb[31:0];
	assign dec_i1_waddr_wb[4:0] = wbd[42:38];
	assign i1_wen_wb = wbd[34] &amp; ~dec_tlu_i1_kill_writeb_wb;
	assign dec_i1_wen_wb = i1_wen_wb &amp; ~i1_load_kill_wen;
	assign dec_i1_wdata_wb[31:0] = i1_result_wb[31:0];
	assign div_stall = exu_div_stall | div_stall_ff;
	rvdff #(1) divstallff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(exu_div_stall),
		.dout(div_stall_ff)
	);
	assign i0_div_decode_d = i0_legal_decode_d &amp; i0_dp[5];
	rvdffe #(31) divpcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_div_decode_d),
		.din(dec_i0_pc_d[31:1]),
		.dout(div_pc[31:1])
	);
	rvdffs #(4) divtriggerff(
		.rst_l(rst_l),
		.en(i0_div_decode_d),
		.clk(active_clk),
		.din(dec_i0_trigger_match_d[3:0]),
		.dout(div_trigger[3:0])
	);
	rvdffs #(5) divwbaddrff(
		.rst_l(rst_l),
		.en(i0_div_decode_d),
		.clk(active_clk),
		.din(i0r[4:0]),
		.dout(div_waddr_wb[4:0])
	);
	rvdff #(1) divwbff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(exu_div_finish),
		.dout(div_wen_wb)
	);
	assign i0_result_e1[31:0] = exu_i0_result_e1[31:0];
	assign i1_result_e1[31:0] = exu_i1_result_e1[31:0];
	rvdffe #(32) i0e2resultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_data_en),
		.din(i0_result_e1[31:0]),
		.dout(i0_result_e2[31:0])
	);
	rvdffe #(32) i1e2resultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_data_en),
		.din(i1_result_e1[31:0]),
		.dout(i1_result_e2[31:0])
	);
	rvdffe #(32) i0e3resultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_data_en),
		.din(i0_result_e2[31:0]),
		.dout(i0_result_e3[31:0])
	);
	rvdffe #(32) i1e3resultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_data_en),
		.din(i1_result_e2[31:0]),
		.dout(i1_result_e3[31:0])
	);
	assign i0_result_e3_final[31:0] = (e3d[57] &amp; e3d[60] ? lsu_result_dc3[31:0] : (e3d[57] &amp; e3d[61] ? exu_mul_result_e3[31:0] : i0_result_e3[31:0]));
	assign i1_result_e3_final[31:0] = (e3d[34] &amp; e3d[36] ? lsu_result_dc3[31:0] : (e3d[34] &amp; e3d[37] ? exu_mul_result_e3[31:0] : i1_result_e3[31:0]));
	rvdffe #(32) i0e4resultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_data_en),
		.din(i0_result_e3_final[31:0]),
		.dout(i0_result_e4[31:0])
	);
	rvdffe #(32) i1e4resultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e4_data_en),
		.din(i1_result_e3_final[31:0]),
		.dout(i1_result_e4[31:0])
	);
	assign i0_result_e4_final[31:0] = (e4d[55] ? exu_i0_result_e4[31:0] : (e4d[57] &amp; e4d[60] ? lsu_result_corr_dc4[31:0] : i0_result_e4[31:0]));
	assign i1_result_e4_final[31:0] = (e4d[34] &amp; e4d[18] ? exu_i1_result_e4[31:0] : (e4d[34] &amp; e4d[36] ? lsu_result_corr_dc4[31:0] : i1_result_e4[31:0]));
	rvdffe #(32) i0wbresultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_wb_data_en),
		.din(i0_result_e4_final[31:0]),
		.dout(i0_result_wb_raw[31:0])
	);
	rvdffe #(32) i1wbresultff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_wb_data_en),
		.din(i1_result_e4_final[31:0]),
		.dout(i1_result_wb_raw[31:0])
	);
	assign i0_result_wb[31:0] = (div_wen_wb ? exu_div_result[31:0] : i0_result_wb_raw[31:0]);
	assign i1_result_wb[31:0] = i1_result_wb_raw[31:0];
	rvdffe #(12) e1brpcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_data_en),
		.din(last_br_immed_d[12:1]),
		.dout(last_br_immed_e1[12:1])
	);
	rvdffe #(12) e2brpcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_data_en),
		.din(last_br_immed_e1[12:1]),
		.dout(last_br_immed_e2[12:1])
	);
	rvdffe #(32) divinstff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_div_decode_d),
		.din(i0_inst_d[31:0]),
		.dout(div_inst[31:0])
	);
	assign i0_inst_d[31:0] = (dec_i0_pc4_d ? i0[31:0] : {16&#39;b0000000000000000, dec_i0_cinst_d[15:0]});
	rvdffe #(32) i0e1instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_data_en),
		.din(i0_inst_d[31:0]),
		.dout(i0_inst_e1[31:0])
	);
	rvdffe #(32) i0e2instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_data_en),
		.din(i0_inst_e1[31:0]),
		.dout(i0_inst_e2[31:0])
	);
	rvdffe #(32) i0e3instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_data_en),
		.din(i0_inst_e2[31:0]),
		.dout(i0_inst_e3[31:0])
	);
	rvdffe #(32) i0e4instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_data_en),
		.din(i0_inst_e3[31:0]),
		.dout(i0_inst_e4[31:0])
	);
	rvdffe #(32) i0wbinstff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_wb_data_en | exu_div_finish),
		.din((exu_div_finish ? div_inst[31:0] : i0_inst_e4[31:0])),
		.dout(i0_inst_wb[31:0])
	);
	rvdffe #(32) i0wb1instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_wb1_data_en | div_wen_wb),
		.din(i0_inst_wb[31:0]),
		.dout(i0_inst_wb1[31:0])
	);
	assign i1_inst_d[31:0] = (dec_i1_pc4_d ? i1[31:0] : {16&#39;b0000000000000000, dec_i1_cinst_d[15:0]});
	rvdffe #(32) i1e1instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e1_data_en),
		.din(i1_inst_d[31:0]),
		.dout(i1_inst_e1[31:0])
	);
	rvdffe #(32) i1e2instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_data_en),
		.din(i1_inst_e1[31:0]),
		.dout(i1_inst_e2[31:0])
	);
	rvdffe #(32) i1e3instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_data_en),
		.din(i1_inst_e2[31:0]),
		.dout(i1_inst_e3[31:0])
	);
	rvdffe #(32) i1e4instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e4_data_en),
		.din(i1_inst_e3[31:0]),
		.dout(i1_inst_e4[31:0])
	);
	rvdffe #(32) i1wbinstff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_wb_data_en),
		.din(i1_inst_e4[31:0]),
		.dout(i1_inst_wb[31:0])
	);
	rvdffe #(32) i1wb1instff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_wb1_data_en),
		.din(i1_inst_wb[31:0]),
		.dout(i1_inst_wb1[31:0])
	);
	assign dec_i0_inst_wb1[31:0] = i0_inst_wb1[31:0];
	assign dec_i1_inst_wb1[31:0] = i1_inst_wb1[31:0];
	rvdffe #(31) i0wbpcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_wb_data_en | exu_div_finish),
		.din(dec_tlu_i0_pc_e4[31:1]),
		.dout(i0_pc_wb[31:1])
	);
	rvdffe #(31) i0wb1pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_wb1_data_en | div_wen_wb),
		.din(i0_pc_wb[31:1]),
		.dout(i0_pc_wb1[31:1])
	);
	rvdffe #(31) i1wb1pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_wb1_data_en),
		.din(i1_pc_wb[31:1]),
		.dout(i1_pc_wb1[31:1])
	);
	assign dec_i0_pc_wb1[31:1] = i0_pc_wb1[31:1];
	assign dec_i1_pc_wb1[31:1] = i1_pc_wb1[31:1];
	assign i0_pc_e1[31:1] = exu_i0_pc_e1[31:1];
	assign i1_pc_e1[31:1] = exu_i1_pc_e1[31:1];
	rvdffe #(31) i0e2pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_data_en),
		.din(i0_pc_e1[31:1]),
		.dout(i0_pc_e2[31:1])
	);
	rvdffe #(31) i0e3pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_data_en),
		.din(i0_pc_e2[31:1]),
		.dout(i0_pc_e3[31:1])
	);
	rvdffe #(31) i0e4pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_data_en),
		.din(i0_pc_e3[31:1]),
		.dout(i0_pc_e4[31:1])
	);
	rvdffe #(31) i1e2pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_data_en),
		.din(i1_pc_e1[31:1]),
		.dout(i1_pc_e2[31:1])
	);
	rvdffe #(31) i1e3pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_data_en),
		.din(i1_pc_e2[31:1]),
		.dout(i1_pc_e3[31:1])
	);
	rvdffe #(31) i1e4pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e4_data_en),
		.din(i1_pc_e3[31:1]),
		.dout(i1_pc_e4[31:1])
	);
	assign dec_i0_pc_e3[31:1] = i0_pc_e3[31:1];
	assign dec_i1_pc_e3[31:1] = i1_pc_e3[31:1];
	assign dec_tlu_i0_pc_e4[31:1] = (exu_div_finish ? div_pc[31:1] : i0_pc_e4[31:1]);
	assign dec_tlu_i1_pc_e4[31:1] = i1_pc_e4[31:1];
	assign last_pc_e2[31:1] = (e2d[33] ? i1_pc_e2[31:1] : i0_pc_e2[31:1]);
	rvbradder ibradder_correct(
		.pc(last_pc_e2[31:1]),
		.offset(last_br_immed_e2[12:1]),
		.dout(pred_correct_npc_e2[31:1])
	);
	rvdffe #(31) i1wbpcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_wb_data_en),
		.din(dec_tlu_i1_pc_e4[31:1]),
		.dout(i1_pc_wb[31:1])
	);
	assign i0_rs1bypass[9:0] = {(i0_rs1_depth_d[3:0] == 4&#39;d1) &amp; i0_rs1_class_d[0], (i0_rs1_depth_d[3:0] == 4&#39;d2) &amp; i0_rs1_class_d[0], (i0_rs1_depth_d[3:0] == 4&#39;d3) &amp; i0_rs1_class_d[0], (i0_rs1_depth_d[3:0] == 4&#39;d4) &amp; i0_rs1_class_d[0], (i0_rs1_depth_d[3:0] == 4&#39;d5) &amp; ((i0_rs1_class_d[0] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]), (i0_rs1_depth_d[3:0] == 4&#39;d6) &amp; ((i0_rs1_class_d[0] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]), (i0_rs1_depth_d[3:0] == 4&#39;d7) &amp; (((i0_rs1_class_d[0] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]) | i0_rs1_class_d[1]), (i0_rs1_depth_d[3:0] == 4&#39;d8) &amp; (((i0_rs1_class_d[0] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]) | i0_rs1_class_d[1]), (i0_rs1_depth_d[3:0] == 4&#39;d9) &amp; (((i0_rs1_class_d[0] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]) | i0_rs1_class_d[1]), (i0_rs1_depth_d[3:0] == 4&#39;d10) &amp; (((i0_rs1_class_d[0] | i0_rs1_class_d[2]) | i0_rs1_class_d[3]) | i0_rs1_class_d[1])};
	assign i0_rs2bypass[9:0] = {(i0_rs2_depth_d[3:0] == 4&#39;d1) &amp; i0_rs2_class_d[0], (i0_rs2_depth_d[3:0] == 4&#39;d2) &amp; i0_rs2_class_d[0], (i0_rs2_depth_d[3:0] == 4&#39;d3) &amp; i0_rs2_class_d[0], (i0_rs2_depth_d[3:0] == 4&#39;d4) &amp; i0_rs2_class_d[0], (i0_rs2_depth_d[3:0] == 4&#39;d5) &amp; ((i0_rs2_class_d[0] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]), (i0_rs2_depth_d[3:0] == 4&#39;d6) &amp; ((i0_rs2_class_d[0] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]), (i0_rs2_depth_d[3:0] == 4&#39;d7) &amp; (((i0_rs2_class_d[0] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]) | i0_rs2_class_d[1]), (i0_rs2_depth_d[3:0] == 4&#39;d8) &amp; (((i0_rs2_class_d[0] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]) | i0_rs2_class_d[1]), (i0_rs2_depth_d[3:0] == 4&#39;d9) &amp; (((i0_rs2_class_d[0] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]) | i0_rs2_class_d[1]), (i0_rs2_depth_d[3:0] == 4&#39;d10) &amp; (((i0_rs2_class_d[0] | i0_rs2_class_d[2]) | i0_rs2_class_d[3]) | i0_rs2_class_d[1])};
	assign i1_rs1bypass[9:0] = {(i1_rs1_depth_d[3:0] == 4&#39;d1) &amp; i1_rs1_class_d[0], (i1_rs1_depth_d[3:0] == 4&#39;d2) &amp; i1_rs1_class_d[0], (i1_rs1_depth_d[3:0] == 4&#39;d3) &amp; i1_rs1_class_d[0], (i1_rs1_depth_d[3:0] == 4&#39;d4) &amp; i1_rs1_class_d[0], (i1_rs1_depth_d[3:0] == 4&#39;d5) &amp; ((i1_rs1_class_d[0] | i1_rs1_class_d[2]) | i1_rs1_class_d[3]), (i1_rs1_depth_d[3:0] == 4&#39;d6) &amp; ((i1_rs1_class_d[0] | i1_rs1_class_d[2]) | i1_rs1_class_d[3]), (i1_rs1_depth_d[3:0] == 4&#39;d7) &amp; (((i1_rs1_class_d[0] | i1_rs1_class_d[2]) | i1_rs1_class_d[3]) | i1_rs1_class_d[1]), (i1_rs1_depth_d[3:0] == 4&#39;d8) &amp; (((i1_rs1_class_d[0] | i1_rs1_class_d[2]) | i1_rs1_class_d[3]) | i1_rs1_class_d[1]), (i1_rs1_depth_d[3:0] == 4&#39;d9) &amp; (((i1_rs1_class_d[0] | i1_rs1_class_d[2]) | i1_rs1_class_d[3]) | i1_rs1_class_d[1]), (i1_rs1_depth_d[3:0] == 4&#39;d10) &amp; (((i1_rs1_class_d[0] | i1_rs1_class_d[2]) | i1_rs1_class_d[3]) | i1_rs1_class_d[1])};
	assign i1_rs2bypass[9:0] = {(i1_rs2_depth_d[3:0] == 4&#39;d1) &amp; i1_rs2_class_d[0], (i1_rs2_depth_d[3:0] == 4&#39;d2) &amp; i1_rs2_class_d[0], (i1_rs2_depth_d[3:0] == 4&#39;d3) &amp; i1_rs2_class_d[0], (i1_rs2_depth_d[3:0] == 4&#39;d4) &amp; i1_rs2_class_d[0], (i1_rs2_depth_d[3:0] == 4&#39;d5) &amp; ((i1_rs2_class_d[0] | i1_rs2_class_d[2]) | i1_rs2_class_d[3]), (i1_rs2_depth_d[3:0] == 4&#39;d6) &amp; ((i1_rs2_class_d[0] | i1_rs2_class_d[2]) | i1_rs2_class_d[3]), (i1_rs2_depth_d[3:0] == 4&#39;d7) &amp; (((i1_rs2_class_d[0] | i1_rs2_class_d[2]) | i1_rs2_class_d[3]) | i1_rs2_class_d[1]), (i1_rs2_depth_d[3:0] == 4&#39;d8) &amp; (((i1_rs2_class_d[0] | i1_rs2_class_d[2]) | i1_rs2_class_d[3]) | i1_rs2_class_d[1]), (i1_rs2_depth_d[3:0] == 4&#39;d9) &amp; (((i1_rs2_class_d[0] | i1_rs2_class_d[2]) | i1_rs2_class_d[3]) | i1_rs2_class_d[1]), (i1_rs2_depth_d[3:0] == 4&#39;d10) &amp; (((i1_rs2_class_d[0] | i1_rs2_class_d[2]) | i1_rs2_class_d[3]) | i1_rs2_class_d[1])};
	assign dec_i0_rs1_bypass_en_d = |i0_rs1bypass[9:0];
	assign dec_i0_rs2_bypass_en_d = |i0_rs2bypass[9:0];
	assign dec_i1_rs1_bypass_en_d = |i1_rs1bypass[9:0];
	assign dec_i1_rs2_bypass_en_d = |i1_rs2bypass[9:0];
	assign i0_rs1_bypass_data_d[31:0] = ((((((((({32 {i0_rs1bypass[9]}} &amp; i1_result_e1[31:0]) | ({32 {i0_rs1bypass[8]}} &amp; i0_result_e1[31:0])) | ({32 {i0_rs1bypass[7]}} &amp; i1_result_e2[31:0])) | ({32 {i0_rs1bypass[6]}} &amp; i0_result_e2[31:0])) | ({32 {i0_rs1bypass[5]}} &amp; i1_result_e3_final[31:0])) | ({32 {i0_rs1bypass[4]}} &amp; i0_result_e3_final[31:0])) | ({32 {i0_rs1bypass[3]}} &amp; i1_result_e4_final[31:0])) | ({32 {i0_rs1bypass[2]}} &amp; i0_result_e4_final[31:0])) | ({32 {i0_rs1bypass[1]}} &amp; i1_result_wb[31:0])) | ({32 {i0_rs1bypass[0]}} &amp; i0_result_wb[31:0]);
	assign i0_rs2_bypass_data_d[31:0] = ((((((((({32 {i0_rs2bypass[9]}} &amp; i1_result_e1[31:0]) | ({32 {i0_rs2bypass[8]}} &amp; i0_result_e1[31:0])) | ({32 {i0_rs2bypass[7]}} &amp; i1_result_e2[31:0])) | ({32 {i0_rs2bypass[6]}} &amp; i0_result_e2[31:0])) | ({32 {i0_rs2bypass[5]}} &amp; i1_result_e3_final[31:0])) | ({32 {i0_rs2bypass[4]}} &amp; i0_result_e3_final[31:0])) | ({32 {i0_rs2bypass[3]}} &amp; i1_result_e4_final[31:0])) | ({32 {i0_rs2bypass[2]}} &amp; i0_result_e4_final[31:0])) | ({32 {i0_rs2bypass[1]}} &amp; i1_result_wb[31:0])) | ({32 {i0_rs2bypass[0]}} &amp; i0_result_wb[31:0]);
	assign i1_rs1_bypass_data_d[31:0] = ((((((((({32 {i1_rs1bypass[9]}} &amp; i1_result_e1[31:0]) | ({32 {i1_rs1bypass[8]}} &amp; i0_result_e1[31:0])) | ({32 {i1_rs1bypass[7]}} &amp; i1_result_e2[31:0])) | ({32 {i1_rs1bypass[6]}} &amp; i0_result_e2[31:0])) | ({32 {i1_rs1bypass[5]}} &amp; i1_result_e3_final[31:0])) | ({32 {i1_rs1bypass[4]}} &amp; i0_result_e3_final[31:0])) | ({32 {i1_rs1bypass[3]}} &amp; i1_result_e4_final[31:0])) | ({32 {i1_rs1bypass[2]}} &amp; i0_result_e4_final[31:0])) | ({32 {i1_rs1bypass[1]}} &amp; i1_result_wb[31:0])) | ({32 {i1_rs1bypass[0]}} &amp; i0_result_wb[31:0]);
	assign i1_rs2_bypass_data_d[31:0] = ((((((((({32 {i1_rs2bypass[9]}} &amp; i1_result_e1[31:0]) | ({32 {i1_rs2bypass[8]}} &amp; i0_result_e1[31:0])) | ({32 {i1_rs2bypass[7]}} &amp; i1_result_e2[31:0])) | ({32 {i1_rs2bypass[6]}} &amp; i0_result_e2[31:0])) | ({32 {i1_rs2bypass[5]}} &amp; i1_result_e3_final[31:0])) | ({32 {i1_rs2bypass[4]}} &amp; i0_result_e3_final[31:0])) | ({32 {i1_rs2bypass[3]}} &amp; i1_result_e4_final[31:0])) | ({32 {i1_rs2bypass[2]}} &amp; i0_result_e4_final[31:0])) | ({32 {i1_rs2bypass[1]}} &amp; i1_result_wb[31:0])) | ({32 {i1_rs2bypass[0]}} &amp; i0_result_wb[31:0]);
endmodule
module dec_dec_ctl (
	inst,
	out
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire [31:0] inst;
	output wire [49:0] out;
	wire [31:0] i;
	assign i[31:0] = inst[31:0];
	assign out[49] = ((i[2] | i[6]) | (!i[25] &amp; i[4])) | (!i[5] &amp; i[4]);
	assign out[48] = (((((((((((((!i[14] &amp; !i[13]) &amp; !i[2]) | ((!i[13] &amp; i[11]) &amp; !i[2])) | ((i[19] &amp; i[13]) &amp; !i[2])) | ((!i[13] &amp; i[10]) &amp; !i[2])) | ((i[18] &amp; i[13]) &amp; !i[2])) | ((!i[13] &amp; i[9]) &amp; !i[2])) | ((i[17] &amp; i[13]) &amp; !i[2])) | ((!i[13] &amp; i[8]) &amp; !i[2])) | ((i[16] &amp; i[13]) &amp; !i[2])) | ((!i[13] &amp; i[7]) &amp; !i[2])) | ((i[15] &amp; i[13]) &amp; !i[2])) | (!i[4] &amp; !i[3])) | (!i[6] &amp; !i[2]);
	assign out[47] = ((i[5] &amp; !i[4]) &amp; !i[2]) | ((!i[6] &amp; i[5]) &amp; !i[2]);
	assign out[46] = ((((!i[4] &amp; !i[3]) &amp; i[2]) | (((i[13] &amp; !i[5]) &amp; i[4]) &amp; !i[2])) | (((!i[13] &amp; !i[12]) &amp; i[6]) &amp; i[4])) | (((!i[12] &amp; !i[5]) &amp; i[4]) &amp; !i[2]);
	assign out[45] = ((!i[5] &amp; !i[2]) | (i[5] &amp; i[2])) | i[4];
	assign out[44] = (((!i[13] &amp; i[12]) &amp; !i[5]) &amp; i[4]) &amp; !i[2];
	assign out[43] = (i[5] &amp; i[3]) | (i[4] &amp; i[2]);
	assign out[42] = ((!i[5] &amp; !i[3]) &amp; i[2]) | (i[5] &amp; i[3]);
	assign out[41] = (!i[5] &amp; !i[4]) &amp; !i[2];
	assign out[40] = (!i[6] &amp; i[5]) &amp; !i[4];
	assign out[39] = (!i[6] &amp; !i[4]) &amp; !i[2];
	assign out[38] = (((((!i[14] &amp; !i[13]) &amp; !i[12]) &amp; !i[5]) &amp; i[4]) | ((!i[5] &amp; !i[3]) &amp; i[2])) | (((((((!i[30] &amp; !i[25]) &amp; !i[14]) &amp; !i[13]) &amp; !i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[2]);
	assign out[37] = (((((((i[30] &amp; !i[12]) &amp; !i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[2]) | (((((!i[25] &amp; !i[14]) &amp; i[13]) &amp; !i[6]) &amp; i[4]) &amp; !i[2])) | ((((!i[14] &amp; i[13]) &amp; !i[5]) &amp; i[4]) &amp; !i[2])) | ((i[6] &amp; !i[4]) &amp; !i[2]);
	assign out[36] = ((((i[14] &amp; i[13]) &amp; i[12]) &amp; !i[5]) &amp; !i[2]) | (((((!i[25] &amp; i[14]) &amp; i[13]) &amp; i[12]) &amp; !i[6]) &amp; !i[2]);
	assign out[35] = ((((((((((!i[6] &amp; i[3]) | (((((!i[25] &amp; i[14]) &amp; i[13]) &amp; !i[12]) &amp; i[4]) &amp; !i[2])) | ((i[5] &amp; i[4]) &amp; i[2])) | ((!i[12] &amp; i[6]) &amp; i[4])) | ((i[13] &amp; i[6]) &amp; i[4])) | ((((i[14] &amp; i[13]) &amp; !i[12]) &amp; !i[5]) &amp; !i[2])) | ((i[7] &amp; i[6]) &amp; i[4])) | ((i[8] &amp; i[6]) &amp; i[4])) | ((i[9] &amp; i[6]) &amp; i[4])) | ((i[10] &amp; i[6]) &amp; i[4])) | ((i[11] &amp; i[6]) &amp; i[4]);
	assign out[34] = (((((!i[25] &amp; i[14]) &amp; !i[13]) &amp; !i[12]) &amp; i[4]) &amp; !i[2]) | (((((i[14] &amp; !i[13]) &amp; !i[12]) &amp; !i[5]) &amp; i[4]) &amp; !i[2]);
	assign out[33] = (((((!i[25] &amp; !i[14]) &amp; !i[13]) &amp; i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[2];
	assign out[32] = ((((i[30] &amp; !i[13]) &amp; i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[2];
	assign out[31] = ((((((!i[30] &amp; !i[25]) &amp; i[14]) &amp; !i[13]) &amp; i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[2];
	assign out[30] = (((((!i[25] &amp; !i[14]) &amp; i[13]) &amp; !i[6]) &amp; i[4]) &amp; !i[2]) | ((((!i[14] &amp; i[13]) &amp; !i[5]) &amp; i[4]) &amp; !i[2]);
	assign out[29] = (((((((!i[14] &amp; i[13]) &amp; i[12]) &amp; !i[5]) &amp; !i[2]) | (((i[13] &amp; i[6]) &amp; !i[4]) &amp; !i[2])) | ((i[14] &amp; !i[5]) &amp; !i[4])) | (((((!i[25] &amp; !i[14]) &amp; i[13]) &amp; i[12]) &amp; !i[6]) &amp; !i[2])) | (((((i[25] &amp; i[14]) &amp; i[12]) &amp; !i[6]) &amp; i[5]) &amp; !i[2]);
	assign out[28] = (i[6] &amp; !i[4]) &amp; !i[2];
	assign out[27] = (((!i[14] &amp; !i[12]) &amp; i[6]) &amp; !i[4]) &amp; !i[2];
	assign out[26] = (((!i[14] &amp; i[12]) &amp; i[6]) &amp; !i[4]) &amp; !i[2];
	assign out[25] = (((i[14] &amp; i[12]) &amp; i[5]) &amp; !i[4]) &amp; !i[2];
	assign out[24] = (((i[14] &amp; !i[12]) &amp; i[5]) &amp; !i[4]) &amp; !i[2];
	assign out[23] = i[6] &amp; i[2];
	assign out[22] = (((!i[13] &amp; !i[12]) &amp; !i[6]) &amp; !i[4]) &amp; !i[2];
	assign out[21] = ((i[12] &amp; !i[6]) &amp; !i[4]) &amp; !i[2];
	assign out[20] = (i[13] &amp; !i[6]) &amp; !i[4];
	assign out[19] = ((((((i[13] &amp; i[6]) &amp; i[4]) | ((i[7] &amp; i[6]) &amp; i[4])) | ((i[8] &amp; i[6]) &amp; i[4])) | ((i[9] &amp; i[6]) &amp; i[4])) | ((i[10] &amp; i[6]) &amp; i[4])) | ((i[11] &amp; i[6]) &amp; i[4]);
	assign out[18] = (((((((i[15] &amp; i[13]) &amp; i[12]) &amp; i[6]) &amp; i[4]) | ((((i[16] &amp; i[13]) &amp; i[12]) &amp; i[6]) &amp; i[4])) | ((((i[17] &amp; i[13]) &amp; i[12]) &amp; i[6]) &amp; i[4])) | ((((i[18] &amp; i[13]) &amp; i[12]) &amp; i[6]) &amp; i[4])) | ((((i[19] &amp; i[13]) &amp; i[12]) &amp; i[6]) &amp; i[4]);
	assign out[17] = ((((((i[15] &amp; !i[12]) &amp; i[6]) &amp; i[4]) | (((i[16] &amp; !i[12]) &amp; i[6]) &amp; i[4])) | (((i[17] &amp; !i[12]) &amp; i[6]) &amp; i[4])) | (((i[18] &amp; !i[12]) &amp; i[6]) &amp; i[4])) | (((i[19] &amp; !i[12]) &amp; i[6]) &amp; i[4]);
	assign out[16] = ((!i[13] &amp; i[12]) &amp; i[6]) &amp; i[4];
	assign out[15] = (((((((i[14] &amp; !i[13]) &amp; i[6]) &amp; i[4]) | (((i[15] &amp; i[14]) &amp; i[6]) &amp; i[4])) | (((i[16] &amp; i[14]) &amp; i[6]) &amp; i[4])) | (((i[17] &amp; i[14]) &amp; i[6]) &amp; i[4])) | (((i[18] &amp; i[14]) &amp; i[6]) &amp; i[4])) | (((i[19] &amp; i[14]) &amp; i[6]) &amp; i[4]);
	assign out[14] = (((((((((((!i[5] &amp; i[3]) | ((((i[25] &amp; i[14]) &amp; !i[6]) &amp; i[5]) &amp; !i[2])) | (((!i[13] &amp; i[7]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[8]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[9]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[10]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[11]) &amp; i[6]) &amp; i[4])) | (((i[15] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[16] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[17] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[18] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[19] &amp; i[13]) &amp; i[6]) &amp; i[4]);
	assign out[13] = (((((((((((((i[12] &amp; !i[5]) &amp; i[3]) | ((((!i[22] &amp; !i[13]) &amp; !i[12]) &amp; i[6]) &amp; i[4])) | ((((i[25] &amp; i[14]) &amp; !i[6]) &amp; i[5]) &amp; !i[2])) | (((!i[13] &amp; i[7]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[8]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[9]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[10]) &amp; i[6]) &amp; i[4])) | (((!i[13] &amp; i[11]) &amp; i[6]) &amp; i[4])) | (((i[15] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[16] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[17] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[18] &amp; i[13]) &amp; i[6]) &amp; i[4])) | (((i[19] &amp; i[13]) &amp; i[6]) &amp; i[4]);
	assign out[12] = ((((!i[22] &amp; i[20]) &amp; !i[13]) &amp; !i[12]) &amp; i[6]) &amp; i[4];
	assign out[11] = ((((!i[21] &amp; !i[20]) &amp; !i[13]) &amp; !i[12]) &amp; i[6]) &amp; i[4];
	assign out[10] = (((i[29] &amp; !i[13]) &amp; !i[12]) &amp; i[6]) &amp; i[4];
	assign out[9] = ((((i[25] &amp; !i[14]) &amp; !i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[2];
	assign out[8] = (((((((i[25] &amp; !i[14]) &amp; i[13]) &amp; !i[12]) &amp; !i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[2]) | ((((((i[25] &amp; !i[14]) &amp; !i[13]) &amp; i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[2]);
	assign out[7] = (((((i[25] &amp; !i[14]) &amp; !i[13]) &amp; i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[2];
	assign out[6] = (((((i[25] &amp; !i[14]) &amp; !i[13]) &amp; !i[12]) &amp; i[5]) &amp; i[4]) &amp; !i[2];
	assign out[5] = (((i[25] &amp; i[14]) &amp; !i[6]) &amp; i[5]) &amp; !i[2];
	assign out[4] = ((((i[25] &amp; i[14]) &amp; i[13]) &amp; !i[6]) &amp; i[5]) &amp; !i[2];
	assign out[3] = !i[5] &amp; i[3];
	assign out[2] = (i[12] &amp; !i[5]) &amp; i[3];
	assign out[1] = ((((((i[28] &amp; i[22]) &amp; !i[13]) &amp; !i[12]) &amp; i[4]) | (i[4] &amp; i[2])) | ((!i[25] &amp; !i[6]) &amp; i[4])) | (!i[5] &amp; i[4]);
	assign out[0] = (((((((((((((((((((((((((((((((((((((((((((((((!i[31] &amp; !i[30]) &amp; i[29]) &amp; i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; !i[24]) &amp; !i[23]) &amp; !i[22]) &amp; i[21]) &amp; !i[20]) &amp; !i[19]) &amp; !i[18]) &amp; !i[17]) &amp; !i[16]) &amp; !i[15]) &amp; !i[14]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0]) | (((((((((((((((((((((((((((((!i[31] &amp; !i[30]) &amp; !i[29]) &amp; i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; !i[24]) &amp; !i[23]) &amp; i[22]) &amp; !i[21]) &amp; i[20]) &amp; !i[19]) &amp; !i[18]) &amp; !i[17]) &amp; !i[16]) &amp; !i[15]) &amp; !i[14]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | (((((((((((((((((((((((((((!i[31] &amp; !i[30]) &amp; !i[29]) &amp; !i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; !i[24]) &amp; !i[23]) &amp; !i[22]) &amp; !i[21]) &amp; !i[19]) &amp; !i[18]) &amp; !i[17]) &amp; !i[16]) &amp; !i[15]) &amp; !i[14]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; i[5]) &amp; i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | (((((((((((!i[31] &amp; !i[30]) &amp; !i[29]) &amp; !i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; !i[6]) &amp; i[4]) &amp; !i[3]) &amp; i[1]) &amp; i[0])) | (((((((((((((!i[31] &amp; !i[29]) &amp; !i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; !i[14]) &amp; !i[13]) &amp; !i[12]) &amp; !i[6]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | (((((((((((((!i[31] &amp; !i[29]) &amp; !i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; i[14]) &amp; !i[13]) &amp; i[12]) &amp; !i[6]) &amp; i[4]) &amp; !i[3]) &amp; i[1]) &amp; i[0])) | (((((((((((!i[31] &amp; !i[30]) &amp; !i[29]) &amp; !i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[3]) &amp; i[1]) &amp; i[0])) | ((((((((!i[14] &amp; !i[13]) &amp; !i[12]) &amp; i[6]) &amp; i[5]) &amp; !i[4]) &amp; !i[3]) &amp; i[1]) &amp; i[0])) | (((((((i[14] &amp; i[6]) &amp; i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | ((((((!i[12] &amp; !i[6]) &amp; !i[5]) &amp; i[4]) &amp; !i[3]) &amp; i[1]) &amp; i[0])) | (((((((!i[14] &amp; !i[13]) &amp; i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | (((((((i[12] &amp; i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | ((((((((((((((((((((((((((((((!i[31] &amp; !i[30]) &amp; !i[29]) &amp; !i[28]) &amp; !i[27]) &amp; !i[26]) &amp; !i[25]) &amp; !i[24]) &amp; !i[23]) &amp; !i[22]) &amp; !i[21]) &amp; !i[20]) &amp; !i[19]) &amp; !i[18]) &amp; !i[17]) &amp; !i[16]) &amp; !i[15]) &amp; !i[14]) &amp; !i[13]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; i[3]) &amp; i[2]) &amp; i[1]) &amp; i[0])) | (((((((((((((((((((((((!i[31] &amp; !i[30]) &amp; !i[29]) &amp; !i[28]) &amp; !i[19]) &amp; !i[18]) &amp; !i[17]) &amp; !i[16]) &amp; !i[15]) &amp; !i[14]) &amp; !i[13]) &amp; !i[12]) &amp; !i[11]) &amp; !i[10]) &amp; !i[9]) &amp; !i[8]) &amp; !i[7]) &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; i[3]) &amp; i[2]) &amp; i[1]) &amp; i[0])) | (((((((i[13] &amp; i[6]) &amp; i[5]) &amp; i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | (((((((!i[13] &amp; !i[6]) &amp; !i[5]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | ((((((i[6] &amp; i[5]) &amp; !i[4]) &amp; i[3]) &amp; i[2]) &amp; i[1]) &amp; i[0])) | ((((((i[13] &amp; !i[6]) &amp; !i[5]) &amp; i[4]) &amp; !i[3]) &amp; i[1]) &amp; i[0])) | (((((((!i[14] &amp; !i[12]) &amp; !i[6]) &amp; !i[4]) &amp; !i[3]) &amp; !i[2]) &amp; i[1]) &amp; i[0])) | (((((!i[6] &amp; i[4]) &amp; !i[3]) &amp; i[2]) &amp; i[1]) &amp; i[0]);
endmodule
module dec_gpr_ctl (
	active_clk,
	raddr0,
	raddr1,
	raddr2,
	raddr3,
	rden0,
	rden1,
	rden2,
	rden3,
	waddr0,
	waddr1,
	waddr2,
	wen0,
	wen1,
	wen2,
	wd0,
	wd1,
	wd2,
	wen_bank_id,
	wr_bank_id,
	clk,
	rst_l,
	rd0,
	rd1,
	rd2,
	rd3,
	scan_mode
);
	parameter GPR_BANKS = 1;
	parameter GPR_BANKS_LOG2 = 1;
	input wire active_clk;
	input wire [4:0] raddr0;
	input wire [4:0] raddr1;
	input wire [4:0] raddr2;
	input wire [4:0] raddr3;
	input wire rden0;
	input wire rden1;
	input wire rden2;
	input wire rden3;
	input wire [4:0] waddr0;
	input wire [4:0] waddr1;
	input wire [4:0] waddr2;
	input wire wen0;
	input wire wen1;
	input wire wen2;
	input wire [31:0] wd0;
	input wire [31:0] wd1;
	input wire [31:0] wd2;
	input wire wen_bank_id;
	input wire [GPR_BANKS_LOG2 - 1:0] wr_bank_id;
	input wire clk;
	input wire rst_l;
	output reg [31:0] rd0;
	output reg [31:0] rd1;
	output reg [31:0] rd2;
	output reg [31:0] rd3;
	input wire scan_mode;
	wire [((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? ((((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) - (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31))) + 1) * 32) + (((GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) * 32) - 1) : ((((GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) - (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1))) + 1) * 32) + (((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) * 32) - 1)):((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) * 32 : (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) * 32)] gpr_out;
	reg [1023:32] gpr_in;
	reg [31:1] w0v;
	reg [31:1] w1v;
	reg [31:1] w2v;
	wire [31:1] gpr_wr_en;
	wire [(GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)):(GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31))] gpr_bank_wr_en;
	wire [GPR_BANKS_LOG2 - 1:0] gpr_bank_id;
	rvdffs #(GPR_BANKS_LOG2) bankid_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wen_bank_id),
		.din(wr_bank_id[GPR_BANKS_LOG2 - 1:0]),
		.dout(gpr_bank_id[GPR_BANKS_LOG2 - 1:0])
	);
	assign gpr_wr_en[31:1] = (w0v[31:1] | w1v[31:1]) | w2v[31:1];
	generate
		genvar i;
		genvar j;
		for (i = 0; i &lt; GPR_BANKS; i = i + 1) begin : gpr_banks
			assign gpr_bank_wr_en[((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + 31-:31] = gpr_wr_en[31:1] &amp; {31 {gpr_bank_id[GPR_BANKS_LOG2 - 1:0] == i}};
			for (j = 1; j &lt; 32; j = j + 1) begin : gpr
				rvdffe #(32) gprff(
					.clk(clk),
					.rst_l(rst_l),
					.scan_mode(scan_mode),
					.en(gpr_bank_wr_en[((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j]),
					.din(gpr_in[(j * 32) + 31-:32]),
					.dout(gpr_out[(((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? ((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j : (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) - ((((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j) - (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)))) * 32) + 31-:32])
				);
			end
		end
	endgenerate
	function automatic signed [4:0] sv2v_cast_5_signed;
		input reg signed [4:0] inp;
		sv2v_cast_5_signed = inp;
	endfunction
	function automatic signed [0:0] sv2v_cast_1_signed;
		input reg signed [0:0] inp;
		sv2v_cast_1_signed = inp;
	endfunction
	always @(*) begin
		rd0[31:0] = 32&#39;b0;
		rd1[31:0] = 32&#39;b0;
		rd2[31:0] = 32&#39;b0;
		rd3[31:0] = 32&#39;b0;
		w0v[31:1] = 31&#39;b0000000000000000000000000000000;
		w1v[31:1] = 31&#39;b0000000000000000000000000000000;
		w2v[31:1] = 31&#39;b0000000000000000000000000000000;
		gpr_in[32+:992] = {992 {1&#39;sb0}};
		begin : sv2v_autoblock_36
			reg signed [31:0] i;
			for (i = 0; i &lt; GPR_BANKS; i = i + 1)
				begin : sv2v_autoblock_37
					reg signed [31:0] j;
					for (j = 1; j &lt; 32; j = j + 1)
						begin
							rd0[31:0] = rd0[31:0] | ({32 {(rden0 &amp; (raddr0[4:0] == sv2v_cast_5_signed(j))) &amp; (gpr_bank_id[GPR_BANKS_LOG2 - 1:0] == sv2v_cast_1_signed(i))}} &amp; gpr_out[(((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? ((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j : (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) - ((((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j) - (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)))) * 32) + 31-:32]);
							rd1[31:0] = rd1[31:0] | ({32 {(rden1 &amp; (raddr1[4:0] == sv2v_cast_5_signed(j))) &amp; (gpr_bank_id[GPR_BANKS_LOG2 - 1:0] == sv2v_cast_1_signed(i))}} &amp; gpr_out[(((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? ((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j : (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) - ((((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j) - (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)))) * 32) + 31-:32]);
							rd2[31:0] = rd2[31:0] | ({32 {(rden2 &amp; (raddr2[4:0] == sv2v_cast_5_signed(j))) &amp; (gpr_bank_id[GPR_BANKS_LOG2 - 1:0] == sv2v_cast_1_signed(i))}} &amp; gpr_out[(((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? ((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j : (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) - ((((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j) - (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)))) * 32) + 31-:32]);
							rd3[31:0] = rd3[31:0] | ({32 {(rden3 &amp; (raddr3[4:0] == sv2v_cast_5_signed(j))) &amp; (gpr_bank_id[GPR_BANKS_LOG2 - 1:0] == sv2v_cast_1_signed(i))}} &amp; gpr_out[(((GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)) &gt;= (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) ? ((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j : (GPR_BANKS &gt;= 1 ? 1 : 1 + ((GPR_BANKS - 1) * 31)) - ((((GPR_BANKS &gt;= 1 ? i : (GPR_BANKS - 1) - i) * 31) + j) - (GPR_BANKS &gt;= 1 ? GPR_BANKS * 31 : ((2 - GPR_BANKS) * 31) + ((1 + ((GPR_BANKS - 1) * 31)) - 1)))) * 32) + 31-:32]);
						end
				end
		end
		begin : sv2v_autoblock_38
			reg signed [31:0] j;
			for (j = 1; j &lt; 32; j = j + 1)
				begin
					w0v[j] = wen0 &amp; (waddr0[4:0] == sv2v_cast_5_signed(j));
					w1v[j] = wen1 &amp; (waddr1[4:0] == sv2v_cast_5_signed(j));
					w2v[j] = wen2 &amp; (waddr2[4:0] == sv2v_cast_5_signed(j));
					gpr_in[j * 32+:32] = (({32 {w0v[j]}} &amp; wd0[31:0]) | ({32 {w1v[j]}} &amp; wd1[31:0])) | ({32 {w2v[j]}} &amp; wd2[31:0]);
				end
		end
	end
endmodule
module dec_ib_ctl (
	free_clk,
	active_clk,
	dbg_cmd_valid,
	dbg_cmd_write,
	dbg_cmd_type,
	dbg_cmd_size,
	dbg_cmd_addr,
	exu_flush_final,
	dec_ib0_valid_eff_d,
	dec_ib1_valid_eff_d,
	i0_brp,
	i1_brp,
	ifu_i0_pc4,
	ifu_i1_pc4,
	ifu_i0_valid,
	ifu_i1_valid,
	ifu_i0_icaf,
	ifu_i1_icaf,
	ifu_i0_icaf_f1,
	ifu_i1_icaf_f1,
	ifu_i0_perr,
	ifu_i1_perr,
	ifu_i0_sbecc,
	ifu_i1_sbecc,
	ifu_i0_dbecc,
	ifu_i1_dbecc,
	ifu_i0_instr,
	ifu_i1_instr,
	ifu_i0_pc,
	ifu_i1_pc,
	dec_i0_decode_d,
	dec_i1_decode_d,
	rst_l,
	clk,
	dec_ib3_valid_d,
	dec_ib2_valid_d,
	dec_ib1_valid_d,
	dec_ib0_valid_d,
	dec_i0_instr_d,
	dec_i1_instr_d,
	dec_i0_pc_d,
	dec_i1_pc_d,
	dec_i0_pc4_d,
	dec_i1_pc4_d,
	dec_i0_brp,
	dec_i1_brp,
	dec_i0_icaf_d,
	dec_i1_icaf_d,
	dec_i0_icaf_f1_d,
	dec_i0_perr_d,
	dec_i1_perr_d,
	dec_i0_sbecc_d,
	dec_i1_sbecc_d,
	dec_i0_dbecc_d,
	dec_i1_dbecc_d,
	dec_debug_wdata_rs1_d,
	dec_debug_fence_d,
	ifu_i0_cinst,
	ifu_i1_cinst,
	dec_i0_cinst_d,
	dec_i1_cinst_d,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire free_clk;
	input wire active_clk;
	input wire dbg_cmd_valid;
	input wire dbg_cmd_write;
	input wire [1:0] dbg_cmd_type;
	input wire [1:0] dbg_cmd_size;
	input wire [31:0] dbg_cmd_addr;
	input wire exu_flush_final;
	input wire dec_ib0_valid_eff_d;
	input wire dec_ib1_valid_eff_d;
	input wire [67:0] i0_brp;
	input wire [67:0] i1_brp;
	input wire ifu_i0_pc4;
	input wire ifu_i1_pc4;
	input wire ifu_i0_valid;
	input wire ifu_i1_valid;
	input wire ifu_i0_icaf;
	input wire ifu_i1_icaf;
	input wire ifu_i0_icaf_f1;
	input wire ifu_i1_icaf_f1;
	input wire ifu_i0_perr;
	input wire ifu_i1_perr;
	input wire ifu_i0_sbecc;
	input wire ifu_i1_sbecc;
	input wire ifu_i0_dbecc;
	input wire ifu_i1_dbecc;
	input wire [31:0] ifu_i0_instr;
	input wire [31:0] ifu_i1_instr;
	input wire [31:1] ifu_i0_pc;
	input wire [31:1] ifu_i1_pc;
	input wire dec_i0_decode_d;
	input wire dec_i1_decode_d;
	input wire rst_l;
	input wire clk;
	output wire dec_ib3_valid_d;
	output wire dec_ib2_valid_d;
	output wire dec_ib1_valid_d;
	output wire dec_ib0_valid_d;
	output wire [31:0] dec_i0_instr_d;
	output wire [31:0] dec_i1_instr_d;
	output wire [31:1] dec_i0_pc_d;
	output wire [31:1] dec_i1_pc_d;
	output wire dec_i0_pc4_d;
	output wire dec_i1_pc4_d;
	output wire [67:0] dec_i0_brp;
	output wire [67:0] dec_i1_brp;
	output wire dec_i0_icaf_d;
	output wire dec_i1_icaf_d;
	output wire dec_i0_icaf_f1_d;
	output wire dec_i0_perr_d;
	output wire dec_i1_perr_d;
	output wire dec_i0_sbecc_d;
	output wire dec_i1_sbecc_d;
	output wire dec_i0_dbecc_d;
	output wire dec_i1_dbecc_d;
	output wire dec_debug_wdata_rs1_d;
	output wire dec_debug_fence_d;
	input wire [15:0] ifu_i0_cinst;
	input wire [15:0] ifu_i1_cinst;
	output wire [15:0] dec_i0_cinst_d;
	output wire [15:0] dec_i1_cinst_d;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire flush_final;
	wire [3:0] ibval_in;
	wire [3:0] ibval;
	wire [31:0] ib3_in;
	wire [31:0] ib2_in;
	wire [31:0] ib1_in;
	wire [31:0] ib0_in;
	wire [31:0] ib3;
	wire [31:0] ib2;
	wire [31:0] ib1;
	wire [31:0] ib0;
	wire [36:0] pc3_in;
	wire [36:0] pc2_in;
	wire [36:0] pc1_in;
	wire [36:0] pc0_in;
	wire [36:0] pc3;
	wire [36:0] pc2;
	wire [36:0] pc1;
	wire [36:0] pc0;
	wire [15:0] cinst3_in;
	wire [15:0] cinst2_in;
	wire [15:0] cinst1_in;
	wire [15:0] cinst0_in;
	wire [15:0] cinst3;
	wire [15:0] cinst2;
	wire [15:0] cinst1;
	wire [15:0] cinst0;
	wire write_i1_ib3;
	wire write_i0_ib3;
	wire write_i1_ib2;
	wire write_i0_ib2;
	wire write_i1_ib1;
	wire write_i0_ib1;
	wire write_i0_ib0;
	wire shift2;
	wire shift1;
	wire shift0;
	wire shift_ib1_ib0;
	wire shift_ib2_ib1;
	wire shift_ib3_ib2;
	wire shift_ib2_ib0;
	wire shift_ib3_ib1;
	wire ifu_i0_val;
	wire ifu_i1_val;
	wire debug_valid;
	wire [4:0] dreg;
	wire [11:0] dcsr;
	wire [31:0] ib0_debug_in;
	wire debug_read;
	wire debug_write;
	wire debug_read_gpr;
	wire debug_write_gpr;
	wire debug_read_csr;
	wire debug_write_csr;
	rvdff #(1) flush_upperff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(exu_flush_final),
		.dout(flush_final)
	);
	wire [3:0] ibvalid;
	wire [3:0] i0_wen;
	wire [3:1] i1_wen;
	wire [3:0] shift_ibval;
	wire [3:0] ibwrite;
	assign ibvalid[3:0] = (ibval[3:0] | i0_wen[3:0]) | {i1_wen[3:1], 1&#39;b0};
	assign ibval_in[3:0] = ((({4 {shift0}} &amp; ibvalid[3:0]) | ({4 {shift1}} &amp; {1&#39;b0, ibvalid[3:1]})) | ({4 {shift2}} &amp; {2&#39;b00, ibvalid[3:2]})) &amp; ~{4 {flush_final}};
	rvdff #(4) ibvalff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(ibval_in[3:0]),
		.dout(ibval[3:0])
	);
	generate
		if (DEC_INSTBUF_DEPTH == 4) begin
			assign ifu_i0_val = (ifu_i0_valid &amp; ~ibval[3]) &amp; ~flush_final;
			assign ifu_i1_val = (ifu_i1_valid &amp; ~ibval[2]) &amp; ~flush_final;
		end
		else begin
			assign ifu_i0_val = (ifu_i0_valid &amp; (~dec_ib0_valid_eff_d | ~dec_ib1_valid_eff_d)) &amp; ~flush_final;
			assign ifu_i1_val = (ifu_i1_valid &amp; (~dec_ib0_valid_eff_d &amp; ~dec_ib1_valid_eff_d)) &amp; ~flush_final;
		end
	endgenerate
	assign i0_wen[0] = ~ibval[0] &amp; (ifu_i0_val | debug_valid);
	assign i0_wen[1] = (ibval[0] &amp; ~ibval[1]) &amp; ifu_i0_val;
	assign i0_wen[2] = (ibval[1] &amp; ~ibval[2]) &amp; ifu_i0_val;
	assign i0_wen[3] = (ibval[2] &amp; ~ibval[3]) &amp; ifu_i0_val;
	assign i1_wen[1] = ~ibval[0] &amp; ifu_i1_val;
	assign i1_wen[2] = (ibval[0] &amp; ~ibval[1]) &amp; ifu_i1_val;
	assign i1_wen[3] = (ibval[1] &amp; ~ibval[2]) &amp; ifu_i1_val;
	generate
		if (DEC_INSTBUF_DEPTH == 4) begin
			assign cinst3_in[15:0] = ({16 {write_i0_ib3}} &amp; ifu_i0_cinst[15:0]) | ({16 {write_i1_ib3}} &amp; ifu_i1_cinst[15:0]);
			rvdffe #(16) cinst3ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[3]),
				.din(cinst3_in[15:0]),
				.dout(cinst3[15:0])
			);
			assign cinst2_in[15:0] = (({16 {write_i0_ib2}} &amp; ifu_i0_cinst[15:0]) | ({16 {write_i1_ib2}} &amp; ifu_i1_cinst[15:0])) | ({16 {shift_ib3_ib2}} &amp; cinst3[15:0]);
			rvdffe #(16) cinst2ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[2]),
				.din(cinst2_in[15:0]),
				.dout(cinst2[15:0])
			);
		end
		else begin
			assign cinst3 = {16 {1&#39;sb0}};
			assign cinst2 = {16 {1&#39;sb0}};
		end
	endgenerate
	assign cinst1_in[15:0] = ((({16 {write_i0_ib1}} &amp; ifu_i0_cinst[15:0]) | ({16 {write_i1_ib1}} &amp; ifu_i1_cinst[15:0])) | ({16 {shift_ib2_ib1}} &amp; cinst2[15:0])) | ({16 {shift_ib3_ib1}} &amp; cinst3[15:0]);
	rvdffe #(16) cinst1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[1]),
		.din(cinst1_in[15:0]),
		.dout(cinst1[15:0])
	);
	assign cinst0_in[15:0] = (({16 {write_i0_ib0}} &amp; ifu_i0_cinst[15:0]) | ({16 {shift_ib1_ib0}} &amp; cinst1[15:0])) | ({16 {shift_ib2_ib0}} &amp; cinst2[15:0]);
	rvdffe #(16) cinst0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[0]),
		.din(cinst0_in[15:0]),
		.dout(cinst0[15:0])
	);
	assign dec_i0_cinst_d[15:0] = cinst0[15:0];
	assign dec_i1_cinst_d[15:0] = cinst1[15:0];
	assign ibwrite[3:0] = {write_i0_ib3 | write_i1_ib3, (write_i0_ib2 | write_i1_ib2) | shift_ib3_ib2, ((write_i0_ib1 | write_i1_ib1) | shift_ib2_ib1) | shift_ib3_ib1, (write_i0_ib0 | shift_ib1_ib0) | shift_ib2_ib0};
	wire [36:0] ifu_i1_pcdata;
	wire [36:0] ifu_i0_pcdata;
	assign ifu_i1_pcdata[36:0] = {ifu_i1_icaf_f1, ifu_i1_dbecc, ifu_i1_sbecc, ifu_i1_perr, ifu_i1_icaf, ifu_i1_pc[31:1], ifu_i1_pc4};
	assign ifu_i0_pcdata[36:0] = {ifu_i0_icaf_f1, ifu_i0_dbecc, ifu_i0_sbecc, ifu_i0_perr, ifu_i0_icaf, ifu_i0_pc[31:1], ifu_i0_pc4};
	generate
		if (DEC_INSTBUF_DEPTH == 4) begin
			assign pc3_in[36:0] = ({37 {write_i0_ib3}} &amp; ifu_i0_pcdata[36:0]) | ({37 {write_i1_ib3}} &amp; ifu_i1_pcdata[36:0]);
			rvdffe #(37) pc3ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[3]),
				.din(pc3_in[36:0]),
				.dout(pc3[36:0])
			);
			assign pc2_in[36:0] = (({37 {write_i0_ib2}} &amp; ifu_i0_pcdata[36:0]) | ({37 {write_i1_ib2}} &amp; ifu_i1_pcdata[36:0])) | ({37 {shift_ib3_ib2}} &amp; pc3[36:0]);
			rvdffe #(37) pc2ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[2]),
				.din(pc2_in[36:0]),
				.dout(pc2[36:0])
			);
		end
		else begin
			assign pc3 = {37 {1&#39;sb0}};
			assign pc2 = {37 {1&#39;sb0}};
		end
	endgenerate
	assign pc1_in[36:0] = ((({37 {write_i0_ib1}} &amp; ifu_i0_pcdata[36:0]) | ({37 {write_i1_ib1}} &amp; ifu_i1_pcdata[36:0])) | ({37 {shift_ib2_ib1}} &amp; pc2[36:0])) | ({37 {shift_ib3_ib1}} &amp; pc3[36:0]);
	rvdffe #(37) pc1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[1]),
		.din(pc1_in[36:0]),
		.dout(pc1[36:0])
	);
	assign pc0_in[36:0] = (({37 {write_i0_ib0}} &amp; ifu_i0_pcdata[36:0]) | ({37 {shift_ib1_ib0}} &amp; pc1[36:0])) | ({37 {shift_ib2_ib0}} &amp; pc2[36:0]);
	rvdffe #(37) pc0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[0]),
		.din(pc0_in[36:0]),
		.dout(pc0[36:0])
	);
	assign dec_i0_icaf_f1_d = pc0[36];
	assign dec_i1_dbecc_d = pc1[35];
	assign dec_i0_dbecc_d = pc0[35];
	assign dec_i1_sbecc_d = pc1[34];
	assign dec_i0_sbecc_d = pc0[34];
	assign dec_i1_perr_d = pc1[33];
	assign dec_i0_perr_d = pc0[33];
	assign dec_i1_icaf_d = pc1[32];
	assign dec_i0_icaf_d = pc0[32];
	assign dec_i1_pc_d[31:1] = pc1[31:1];
	assign dec_i0_pc_d[31:1] = pc0[31:1];
	assign dec_i1_pc4_d = pc1[0];
	assign dec_i0_pc4_d = pc0[0];
	wire [67:0] bp3_in;
	wire [67:0] bp3;
	wire [67:0] bp2_in;
	wire [67:0] bp2;
	wire [67:0] bp1_in;
	wire [67:0] bp1;
	wire [67:0] bp0_in;
	wire [67:0] bp0;
	generate
		if (DEC_INSTBUF_DEPTH == 4) begin
			assign bp3_in = ({68 {write_i0_ib3}} &amp; i0_brp) | ({68 {write_i1_ib3}} &amp; i1_brp);
			rvdffe #(68) bp3ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[3]),
				.din(bp3_in),
				.dout(bp3)
			);
			assign bp2_in = (({68 {write_i0_ib2}} &amp; i0_brp) | ({68 {write_i1_ib2}} &amp; i1_brp)) | ({68 {shift_ib3_ib2}} &amp; bp3);
			rvdffe #(68) bp2ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[2]),
				.din(bp2_in),
				.dout(bp2)
			);
		end
		else begin
			assign bp3 = {68 {1&#39;sb0}};
			assign bp2 = {68 {1&#39;sb0}};
		end
	endgenerate
	assign bp1_in = ((({68 {write_i0_ib1}} &amp; i0_brp) | ({68 {write_i1_ib1}} &amp; i1_brp)) | ({68 {shift_ib2_ib1}} &amp; bp2)) | ({68 {shift_ib3_ib1}} &amp; bp3);
	rvdffe #(68) bp1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[1]),
		.din(bp1_in),
		.dout(bp1)
	);
	assign bp0_in = (({68 {write_i0_ib0}} &amp; i0_brp) | ({68 {shift_ib1_ib0}} &amp; bp1)) | ({68 {shift_ib2_ib0}} &amp; bp2);
	rvdffe #(68) bp0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[0]),
		.din(bp0_in),
		.dout(bp0)
	);
	generate
		if (DEC_INSTBUF_DEPTH == 4) begin
			assign ib3_in[31:0] = ({32 {write_i0_ib3}} &amp; ifu_i0_instr[31:0]) | ({32 {write_i1_ib3}} &amp; ifu_i1_instr[31:0]);
			rvdffe #(32) ib3ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[3]),
				.din(ib3_in[31:0]),
				.dout(ib3[31:0])
			);
			assign ib2_in[31:0] = (({32 {write_i0_ib2}} &amp; ifu_i0_instr[31:0]) | ({32 {write_i1_ib2}} &amp; ifu_i1_instr[31:0])) | ({32 {shift_ib3_ib2}} &amp; ib3[31:0]);
			rvdffe #(32) ib2ff(
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode),
				.en(ibwrite[2]),
				.din(ib2_in[31:0]),
				.dout(ib2[31:0])
			);
		end
		else begin
			assign ib3 = {32 {1&#39;sb0}};
			assign ib2 = {32 {1&#39;sb0}};
		end
	endgenerate
	assign ib1_in[31:0] = ((({32 {write_i0_ib1}} &amp; ifu_i0_instr[31:0]) | ({32 {write_i1_ib1}} &amp; ifu_i1_instr[31:0])) | ({32 {shift_ib2_ib1}} &amp; ib2[31:0])) | ({32 {shift_ib3_ib1}} &amp; ib3[31:0]);
	rvdffe #(32) ib1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[1]),
		.din(ib1_in[31:0]),
		.dout(ib1[31:0])
	);
	assign debug_valid = dbg_cmd_valid &amp; (dbg_cmd_type[1:0] != 2&#39;h2);
	assign debug_read = debug_valid &amp; ~dbg_cmd_write;
	assign debug_write = debug_valid &amp; dbg_cmd_write;
	assign debug_read_gpr = debug_read &amp; (dbg_cmd_type[1:0] == 2&#39;h0);
	assign debug_write_gpr = debug_write &amp; (dbg_cmd_type[1:0] == 2&#39;h0);
	assign debug_read_csr = debug_read &amp; (dbg_cmd_type[1:0] == 2&#39;h1);
	assign debug_write_csr = debug_write &amp; (dbg_cmd_type[1:0] == 2&#39;h1);
	assign dreg[4:0] = dbg_cmd_addr[4:0];
	assign dcsr[11:0] = dbg_cmd_addr[11:0];
	assign ib0_debug_in[31:0] = ((({32 {debug_read_gpr}} &amp; {12&#39;b000000000000, dreg[4:0], 15&#39;b110000000110011}) | ({32 {debug_write_gpr}} &amp; {20&#39;b00000000000000000110, dreg[4:0], 7&#39;b0110011})) | ({32 {debug_read_csr}} &amp; {dcsr[11:0], 20&#39;b00000010000001110011})) | ({32 {debug_write_csr}} &amp; {dcsr[11:0], 20&#39;b00000001000001110011});
	rvdff #(1) debug_wdata_rs1ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(debug_write_gpr | debug_write_csr),
		.dout(dec_debug_wdata_rs1_d)
	);
	wire debug_fence_in;
	assign debug_fence_in = debug_write_csr &amp; (dcsr[11:0] == 12&#39;h7c4);
	rvdff #(1) debug_fence_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(debug_fence_in),
		.dout(dec_debug_fence_d)
	);
	assign ib0_in[31:0] = (({32 {write_i0_ib0}} &amp; (debug_valid ? ib0_debug_in[31:0] : ifu_i0_instr[31:0])) | ({32 {shift_ib1_ib0}} &amp; ib1[31:0])) | ({32 {shift_ib2_ib0}} &amp; ib2[31:0]);
	rvdffe #(32) ib0ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(ibwrite[0]),
		.din(ib0_in[31:0]),
		.dout(ib0[31:0])
	);
	assign dec_ib3_valid_d = ibval[3];
	assign dec_ib2_valid_d = ibval[2];
	assign dec_ib1_valid_d = ibval[1];
	assign dec_ib0_valid_d = ibval[0];
	assign dec_i0_instr_d[31:0] = ib0[31:0];
	assign dec_i1_instr_d[31:0] = ib1[31:0];
	assign dec_i0_brp = bp0;
	assign dec_i1_brp = bp1;
	assign shift1 = dec_i0_decode_d &amp; ~dec_i1_decode_d;
	assign shift2 = dec_i0_decode_d &amp; dec_i1_decode_d;
	assign shift0 = ~dec_i0_decode_d;
	assign shift_ibval[3:0] = (({4 {shift1}} &amp; {1&#39;b0, ibval[3:1]}) | ({4 {shift2}} &amp; {2&#39;b00, ibval[3:2]})) | ({4 {shift0}} &amp; ibval[3:0]);
	assign write_i0_ib0 = ~shift_ibval[0] &amp; (ifu_i0_val | debug_valid);
	assign write_i0_ib1 = (shift_ibval[0] &amp; ~shift_ibval[1]) &amp; ifu_i0_val;
	assign write_i0_ib2 = (shift_ibval[1] &amp; ~shift_ibval[2]) &amp; ifu_i0_val;
	assign write_i0_ib3 = (shift_ibval[2] &amp; ~shift_ibval[3]) &amp; ifu_i0_val;
	assign write_i1_ib1 = ~shift_ibval[0] &amp; ifu_i1_val;
	assign write_i1_ib2 = (shift_ibval[0] &amp; ~shift_ibval[1]) &amp; ifu_i1_val;
	assign write_i1_ib3 = (shift_ibval[1] &amp; ~shift_ibval[2]) &amp; ifu_i1_val;
	assign shift_ib1_ib0 = shift1 &amp; ibval[1];
	assign shift_ib2_ib1 = shift1 &amp; ibval[2];
	assign shift_ib3_ib2 = shift1 &amp; ibval[3];
	assign shift_ib2_ib0 = shift2 &amp; ibval[2];
	assign shift_ib3_ib1 = shift2 &amp; ibval[3];
endmodule
module dec_tlu_ctl (
	clk,
	active_clk,
	free_clk,
	rst_l,
	scan_mode,
	rst_vec,
	nmi_int,
	nmi_vec,
	i_cpu_halt_req,
	i_cpu_run_req,
	mpc_debug_halt_req,
	mpc_debug_run_req,
	mpc_reset_run_req,
	ifu_pmu_instr_aligned,
	ifu_pmu_align_stall,
	ifu_pmu_fetch_stall,
	ifu_pmu_ic_miss,
	ifu_pmu_ic_hit,
	ifu_pmu_bus_error,
	ifu_pmu_bus_busy,
	ifu_pmu_bus_trxn,
	dec_pmu_instr_decoded,
	dec_pmu_decode_stall,
	dec_pmu_presync_stall,
	dec_pmu_postsync_stall,
	lsu_freeze_dc3,
	lsu_store_stall_any,
	dma_dccm_stall_any,
	dma_iccm_stall_any,
	exu_pmu_i0_br_misp,
	exu_pmu_i0_br_ataken,
	exu_pmu_i0_pc4,
	exu_pmu_i1_br_misp,
	exu_pmu_i1_br_ataken,
	exu_pmu_i1_pc4,
	lsu_pmu_bus_trxn,
	lsu_pmu_bus_misaligned,
	lsu_pmu_bus_error,
	lsu_pmu_bus_busy,
	iccm_dma_sb_error,
	lsu_error_pkt_dc3,
	dec_pause_state,
	lsu_imprecise_error_store_any,
	lsu_imprecise_error_load_any,
	lsu_imprecise_error_addr_any,
	lsu_freeze_external_ints_dc3,
	dec_csr_wen_unq_d,
	dec_csr_any_unq_d,
	dec_csr_wen_wb,
	dec_csr_rdaddr_d,
	dec_csr_wraddr_wb,
	dec_csr_wrdata_wb,
	dec_csr_stall_int_ff,
	dec_tlu_i0_valid_e4,
	dec_tlu_i1_valid_e4,
	dec_i0_load_e4,
	dec_fence_pending,
	exu_npc_e4,
	exu_i0_flush_lower_e4,
	exu_i1_flush_lower_e4,
	exu_i0_flush_path_e4,
	exu_i1_flush_path_e4,
	dec_tlu_i0_pc_e4,
	dec_tlu_i1_pc_e4,
	dec_tlu_packet_e4,
	dec_illegal_inst,
	dec_i0_decode_d,
	exu_i0_br_index_e4,
	exu_i0_br_hist_e4,
	exu_i0_br_bank_e4,
	exu_i0_br_error_e4,
	exu_i0_br_start_error_e4,
	exu_i0_br_valid_e4,
	exu_i0_br_mp_e4,
	exu_i0_br_middle_e4,
	exu_i0_br_fghr_e4,
	exu_i1_br_index_e4,
	exu_i1_br_hist_e4,
	exu_i1_br_bank_e4,
	exu_i1_br_error_e4,
	exu_i1_br_start_error_e4,
	exu_i1_br_valid_e4,
	exu_i1_br_mp_e4,
	exu_i1_br_middle_e4,
	exu_i1_br_fghr_e4,
	exu_i1_br_way_e4,
	exu_i0_br_way_e4,
	dec_dbg_cmd_done,
	dec_dbg_cmd_fail,
	dec_tlu_flush_noredir_wb,
	dec_tlu_mpc_halted_only,
	dec_tlu_dbg_halted,
	dec_tlu_pmu_fw_halted,
	dec_tlu_debug_mode,
	dec_tlu_resume_ack,
	dec_tlu_debug_stall,
	dec_tlu_flush_leak_one_wb,
	dec_tlu_flush_err_wb,
	dec_tlu_stall_dma,
	dbg_halt_req,
	dbg_resume_req,
	ifu_miss_state_idle,
	lsu_halt_idle_any,
	trigger_pkt_any,
	ifu_ic_debug_rd_data,
	ifu_ic_debug_rd_data_valid,
	dec_tlu_ic_diag_pkt,
	pic_claimid,
	pic_pl,
	mhwakeup,
	mexintpend,
	timer_int,
	o_cpu_halt_status,
	o_cpu_halt_ack,
	o_cpu_run_ack,
	o_debug_mode_status,
	mpc_debug_halt_ack,
	mpc_debug_run_ack,
	debug_brkpt_status,
	dec_tlu_meicurpl,
	dec_tlu_meipt,
	dec_tlu_br0_wb_pkt,
	dec_tlu_br1_wb_pkt,
	dec_csr_rddata_d,
	dec_csr_legal_d,
	dec_tlu_i0_kill_writeb_wb,
	dec_tlu_i1_kill_writeb_wb,
	dec_tlu_flush_lower_wb,
	dec_tlu_flush_path_wb,
	dec_tlu_fence_i_wb,
	dec_tlu_presync_d,
	dec_tlu_postsync_d,
	dec_tlu_mrac_ff,
	dec_tlu_cancel_e4,
	dec_tlu_wr_pause_wb,
	dec_tlu_flush_pause_wb,
	dec_tlu_perfcnt0,
	dec_tlu_perfcnt1,
	dec_tlu_perfcnt2,
	dec_tlu_perfcnt3,
	dec_tlu_i0_valid_wb1,
	dec_tlu_i1_valid_wb1,
	dec_tlu_i0_exc_valid_wb1,
	dec_tlu_i1_exc_valid_wb1,
	dec_tlu_int_valid_wb1,
	dec_tlu_exc_cause_wb1,
	dec_tlu_mtval_wb1,
	dec_tlu_sideeffect_posted_disable,
	dec_tlu_dual_issue_disable,
	dec_tlu_core_ecc_disable,
	dec_tlu_sec_alu_disable,
	dec_tlu_non_blocking_disable,
	dec_tlu_fast_div_disable,
	dec_tlu_bpred_disable,
	dec_tlu_wb_coalescing_disable,
	dec_tlu_ld_miss_byp_wb_disable,
	dec_tlu_pipelining_disable,
	dec_tlu_dma_qos_prty,
	dec_tlu_misc_clk_override,
	dec_tlu_dec_clk_override,
	dec_tlu_exu_clk_override,
	dec_tlu_ifu_clk_override,
	dec_tlu_lsu_clk_override,
	dec_tlu_bus_clk_override,
	dec_tlu_pic_clk_override,
	dec_tlu_dccm_clk_override,
	dec_tlu_icm_clk_override
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire active_clk;
	input wire free_clk;
	input wire rst_l;
	input wire scan_mode;
	input wire [31:1] rst_vec;
	input wire nmi_int;
	input wire [31:1] nmi_vec;
	input wire i_cpu_halt_req;
	input wire i_cpu_run_req;
	input wire mpc_debug_halt_req;
	input wire mpc_debug_run_req;
	input wire mpc_reset_run_req;
	input wire [1:0] ifu_pmu_instr_aligned;
	input wire ifu_pmu_align_stall;
	input wire ifu_pmu_fetch_stall;
	input wire ifu_pmu_ic_miss;
	input wire ifu_pmu_ic_hit;
	input wire ifu_pmu_bus_error;
	input wire ifu_pmu_bus_busy;
	input wire ifu_pmu_bus_trxn;
	input wire [1:0] dec_pmu_instr_decoded;
	input wire dec_pmu_decode_stall;
	input wire dec_pmu_presync_stall;
	input wire dec_pmu_postsync_stall;
	input wire lsu_freeze_dc3;
	input wire lsu_store_stall_any;
	input wire dma_dccm_stall_any;
	input wire dma_iccm_stall_any;
	input wire exu_pmu_i0_br_misp;
	input wire exu_pmu_i0_br_ataken;
	input wire exu_pmu_i0_pc4;
	input wire exu_pmu_i1_br_misp;
	input wire exu_pmu_i1_br_ataken;
	input wire exu_pmu_i1_pc4;
	input wire lsu_pmu_bus_trxn;
	input wire lsu_pmu_bus_misaligned;
	input wire lsu_pmu_bus_error;
	input wire lsu_pmu_bus_busy;
	input wire iccm_dma_sb_error;
	input wire [37:0] lsu_error_pkt_dc3;
	input wire dec_pause_state;
	input wire lsu_imprecise_error_store_any;
	input wire lsu_imprecise_error_load_any;
	input wire [31:0] lsu_imprecise_error_addr_any;
	input wire lsu_freeze_external_ints_dc3;
	input wire dec_csr_wen_unq_d;
	input wire dec_csr_any_unq_d;
	input wire dec_csr_wen_wb;
	input wire [11:0] dec_csr_rdaddr_d;
	input wire [11:0] dec_csr_wraddr_wb;
	input wire [31:0] dec_csr_wrdata_wb;
	input wire dec_csr_stall_int_ff;
	input wire dec_tlu_i0_valid_e4;
	input wire dec_tlu_i1_valid_e4;
	input wire dec_i0_load_e4;
	input wire dec_fence_pending;
	input wire [31:1] exu_npc_e4;
	input wire exu_i0_flush_lower_e4;
	input wire exu_i1_flush_lower_e4;
	input wire [31:1] exu_i0_flush_path_e4;
	input wire [31:1] exu_i1_flush_path_e4;
	input wire [31:1] dec_tlu_i0_pc_e4;
	input wire [31:1] dec_tlu_i1_pc_e4;
	input wire [25:0] dec_tlu_packet_e4;
	input wire [31:0] dec_illegal_inst;
	input wire dec_i0_decode_d;
	input wire [5:4] exu_i0_br_index_e4;
	input wire [1:0] exu_i0_br_hist_e4;
	input wire [1:0] exu_i0_br_bank_e4;
	input wire exu_i0_br_error_e4;
	input wire exu_i0_br_start_error_e4;
	input wire exu_i0_br_valid_e4;
	input wire exu_i0_br_mp_e4;
	input wire exu_i0_br_middle_e4;
	input wire [4:0] exu_i0_br_fghr_e4;
	input wire [5:4] exu_i1_br_index_e4;
	input wire [1:0] exu_i1_br_hist_e4;
	input wire [1:0] exu_i1_br_bank_e4;
	input wire exu_i1_br_error_e4;
	input wire exu_i1_br_start_error_e4;
	input wire exu_i1_br_valid_e4;
	input wire exu_i1_br_mp_e4;
	input wire exu_i1_br_middle_e4;
	input wire [4:0] exu_i1_br_fghr_e4;
	input wire exu_i1_br_way_e4;
	input wire exu_i0_br_way_e4;
	output wire dec_dbg_cmd_done;
	output wire dec_dbg_cmd_fail;
	output wire dec_tlu_flush_noredir_wb;
	output wire dec_tlu_mpc_halted_only;
	output wire dec_tlu_dbg_halted;
	output wire dec_tlu_pmu_fw_halted;
	output wire dec_tlu_debug_mode;
	output wire dec_tlu_resume_ack;
	output wire dec_tlu_debug_stall;
	output wire dec_tlu_flush_leak_one_wb;
	output wire dec_tlu_flush_err_wb;
	output wire dec_tlu_stall_dma;
	input wire dbg_halt_req;
	input wire dbg_resume_req;
	input wire ifu_miss_state_idle;
	input wire lsu_halt_idle_any;
	output wire [151:0] trigger_pkt_any;
	input wire [33:0] ifu_ic_debug_rd_data;
	input wire ifu_ic_debug_rd_data_valid;
	output wire [52:0] dec_tlu_ic_diag_pkt;
	input wire [7:0] pic_claimid;
	input wire [3:0] pic_pl;
	input wire mhwakeup;
	input wire mexintpend;
	input wire timer_int;
	output wire o_cpu_halt_status;
	output wire o_cpu_halt_ack;
	output wire o_cpu_run_ack;
	output wire o_debug_mode_status;
	output wire mpc_debug_halt_ack;
	output wire mpc_debug_run_ack;
	output wire debug_brkpt_status;
	output wire [3:0] dec_tlu_meicurpl;
	output wire [3:0] dec_tlu_meipt;
	output wire [15:0] dec_tlu_br0_wb_pkt;
	output wire [15:0] dec_tlu_br1_wb_pkt;
	output wire [31:0] dec_csr_rddata_d;
	output wire dec_csr_legal_d;
	output wire dec_tlu_i0_kill_writeb_wb;
	output wire dec_tlu_i1_kill_writeb_wb;
	output wire dec_tlu_flush_lower_wb;
	output wire [31:1] dec_tlu_flush_path_wb;
	output wire dec_tlu_fence_i_wb;
	output wire dec_tlu_presync_d;
	output wire dec_tlu_postsync_d;
	output wire [31:0] dec_tlu_mrac_ff;
	output wire dec_tlu_cancel_e4;
	output wire dec_tlu_wr_pause_wb;
	output wire dec_tlu_flush_pause_wb;
	output wire [1:0] dec_tlu_perfcnt0;
	output wire [1:0] dec_tlu_perfcnt1;
	output wire [1:0] dec_tlu_perfcnt2;
	output wire [1:0] dec_tlu_perfcnt3;
	output wire dec_tlu_i0_valid_wb1;
	output wire dec_tlu_i1_valid_wb1;
	output wire dec_tlu_i0_exc_valid_wb1;
	output wire dec_tlu_i1_exc_valid_wb1;
	output wire dec_tlu_int_valid_wb1;
	output wire [4:0] dec_tlu_exc_cause_wb1;
	output wire [31:0] dec_tlu_mtval_wb1;
	output wire dec_tlu_sideeffect_posted_disable;
	output wire dec_tlu_dual_issue_disable;
	output wire dec_tlu_core_ecc_disable;
	output wire dec_tlu_sec_alu_disable;
	output wire dec_tlu_non_blocking_disable;
	output wire dec_tlu_fast_div_disable;
	output wire dec_tlu_bpred_disable;
	output wire dec_tlu_wb_coalescing_disable;
	output wire dec_tlu_ld_miss_byp_wb_disable;
	output wire dec_tlu_pipelining_disable;
	output wire [2:0] dec_tlu_dma_qos_prty;
	output wire dec_tlu_misc_clk_override;
	output wire dec_tlu_dec_clk_override;
	output wire dec_tlu_exu_clk_override;
	output wire dec_tlu_ifu_clk_override;
	output wire dec_tlu_lsu_clk_override;
	output wire dec_tlu_bus_clk_override;
	output wire dec_tlu_pic_clk_override;
	output wire dec_tlu_dccm_clk_override;
	output wire dec_tlu_icm_clk_override;
	wire dec_csr_wen_wb_mod;
	wire clk_override;
	wire e4e5_int_clk;
	wire nmi_lsu_load_type;
	wire nmi_lsu_store_type;
	wire nmi_int_detected_f;
	wire nmi_lsu_load_type_f;
	wire nmi_lsu_store_type_f;
	wire allow_dbg_halt_csr_write;
	wire dbg_cmd_done_ns;
	wire i_cpu_run_req_d1_raw;
	wire debug_mode_status;
	wire lsu_single_ecc_error_wb;
	wire i0_mp_e4;
	wire i1_mp_e4;
	wire sel_npc_e4;
	wire sel_npc_wb;
	wire ce_int;
	wire mtval_capture_lsu_wb;
	wire wr_mdeau_wb;
	wire micect_cout_nc;
	wire miccmect_cout_nc;
	wire mdccmect_cout_nc;
	wire nmi_in_debug_mode;
	wire dpc_capture_npc;
	wire dpc_capture_pc;
	wire tdata_load;
	wire tdata_opcode;
	wire tdata_action;
	wire perfcnt_halted;
	wire reset_delayed;
	wire reset_detect;
	wire reset_detected;
	wire wr_mstatus_wb;
	wire wr_mtvec_wb;
	wire wr_mie_wb;
	wire wr_mcyclel_wb;
	wire wr_mcycleh_wb;
	wire wr_minstretl_wb;
	wire wr_minstreth_wb;
	wire wr_mscratch_wb;
	wire wr_mepc_wb;
	wire wr_mcause_wb;
	wire wr_mtval_wb;
	wire wr_mrac_wb;
	wire wr_meihap_wb;
	wire wr_meicurpl_wb;
	wire wr_meipt_wb;
	wire wr_dcsr_wb;
	wire wr_dpc_wb;
	wire wr_meicidpl_wb;
	wire wr_meivt_wb;
	wire wr_meicpct_wb;
	wire wr_micect_wb;
	wire wr_miccmect_wb;
	wire wr_mdccmect_wb;
	wire wr_mhpme3_wb;
	wire wr_mhpme4_wb;
	wire wr_mhpme5_wb;
	wire wr_mhpme6_wb;
	wire wr_mgpmc_wb;
	wire mgpmc_b;
	wire mgpmc;
	wire wr_mtsel_wb;
	wire wr_mtdata1_t0_wb;
	wire wr_mtdata1_t1_wb;
	wire wr_mtdata1_t2_wb;
	wire wr_mtdata1_t3_wb;
	wire wr_mtdata2_t0_wb;
	wire wr_mtdata2_t1_wb;
	wire wr_mtdata2_t2_wb;
	wire wr_mtdata2_t3_wb;
	wire [31:0] mtdata2_t0;
	wire [31:0] mtdata2_t1;
	wire [31:0] mtdata2_t2;
	wire [31:0] mtdata2_t3;
	wire [31:0] mtdata2_tsel_out;
	wire [31:0] mtdata1_tsel_out;
	wire [9:0] mtdata1_t0_ns;
	wire [9:0] mtdata1_t0;
	wire [9:0] mtdata1_t1_ns;
	wire [9:0] mtdata1_t1;
	wire [9:0] mtdata1_t2_ns;
	wire [9:0] mtdata1_t2;
	wire [9:0] mtdata1_t3_ns;
	wire [9:0] mtdata1_t3;
	wire [27:0] tdata_wrdata_wb;
	wire [1:0] mtsel_ns;
	wire [1:0] mtsel;
	wire tlu_i0_kill_writeb_e4;
	wire tlu_i1_kill_writeb_e4;
	wire [1:0] mstatus_ns;
	wire [1:0] mstatus;
	wire mstatus_mie_ns;
	wire [30:0] mtvec_ns;
	wire [30:0] mtvec;
	wire [15:2] dcsr_ns;
	wire [15:2] dcsr;
	wire [3:0] mip_ns;
	wire [3:0] mip;
	wire [3:0] mie_ns;
	wire [3:0] mie;
	wire [31:0] mcyclel_ns;
	wire [31:0] mcyclel;
	wire [31:0] mcycleh_ns;
	wire [31:0] mcycleh;
	wire [31:0] minstretl_ns;
	wire [31:0] minstretl;
	wire [31:0] minstreth_ns;
	wire [31:0] minstreth;
	wire [31:0] micect_ns;
	wire [31:0] micect;
	wire [31:0] miccmect_ns;
	wire [31:0] miccmect;
	wire [31:0] mdccmect_ns;
	wire [31:0] mdccmect;
	wire [26:0] micect_inc;
	wire [26:0] miccmect_inc;
	wire [26:0] mdccmect_inc;
	wire [31:0] mscratch;
	wire [31:0] mhpmc3;
	wire [31:0] mhpmc3_ns;
	wire [31:0] mhpmc4;
	wire [31:0] mhpmc4_ns;
	wire [31:0] mhpmc5;
	wire [31:0] mhpmc5_ns;
	wire [31:0] mhpmc6;
	wire [31:0] mhpmc6_ns;
	wire [31:0] mhpmc3h;
	wire [31:0] mhpmc3h_ns;
	wire [31:0] mhpmc4h;
	wire [31:0] mhpmc4h_ns;
	wire [31:0] mhpmc5h;
	wire [31:0] mhpmc5h_ns;
	wire [31:0] mhpmc6h;
	wire [31:0] mhpmc6h_ns;
	wire [5:0] mhpme3;
	wire [5:0] mhpme4;
	wire [5:0] mhpme5;
	wire [5:0] mhpme6;
	wire [31:0] mrac;
	wire [9:2] meihap;
	wire [31:10] meivt;
	wire [3:0] meicurpl_ns;
	wire [3:0] meicurpl;
	wire [3:0] meicidpl_ns;
	wire [3:0] meicidpl;
	wire [3:0] meipt_ns;
	wire [3:0] meipt;
	wire [31:0] mdseac;
	wire mdseac_locked_ns;
	wire mdseac_locked_f;
	wire mdseac_en;
	wire nmi_lsu_detected;
	wire [31:1] mepc_ns;
	wire [31:1] mepc;
	wire [31:1] dpc_ns;
	wire [31:1] dpc;
	wire [31:0] mcause_ns;
	wire [31:0] mcause;
	wire [31:0] mtval_ns;
	wire [31:0] mtval;
	wire mret_wb;
	wire dec_pause_state_f;
	wire dec_tlu_wr_pause_wb_f;
	wire pause_expired_e4;
	wire pause_expired_wb;
	wire tlu_flush_lower_e4;
	wire tlu_flush_lower_wb;
	wire [31:1] tlu_flush_path_e4;
	wire [31:1] tlu_flush_path_wb;
	wire i0_valid_wb;
	wire i1_valid_wb;
	wire [5:0] vectored_cause;
	wire vpath_overflow_nc;
	wire [31:1] vectored_path;
	wire [31:1] interrupt_path;
	wire [18:2] dicawics_ns;
	wire [18:2] dicawics;
	wire wr_dicawics_wb;
	wire wr_dicad0_wb;
	wire wr_dicad1_wb;
	wire [31:0] dicad0_ns;
	wire [31:0] dicad0;
	wire [1:0] dicad1_ns;
	wire [1:0] dicad1;
	wire ebreak_e4;
	wire ebreak_to_debug_mode_e4;
	wire ecall_e4;
	wire illegal_e4;
	wire illegal_e4_qual;
	wire mret_e4;
	wire inst_acc_e4;
	wire fence_i_e4;
	wire ic_perr_e4;
	wire iccm_sbecc_e4;
	wire ebreak_to_debug_mode_wb;
	wire kill_ebreak_count_wb;
	wire inst_acc_second_e4;
	wire ebreak_wb;
	wire ecall_wb;
	wire illegal_wb;
	wire illegal_raw_wb;
	wire inst_acc_wb;
	wire inst_acc_second_wb;
	wire fence_i_wb;
	wire ic_perr_wb;
	wire iccm_sbecc_wb;
	wire ce_int_ready;
	wire ext_int_ready;
	wire timer_int_ready;
	wire mhwakeup_ready;
	wire take_ext_int;
	wire take_ce_int;
	wire take_timer_int;
	wire take_nmi;
	wire take_nmi_wb;
	wire i0_exception_valid_e4;
	wire interrupt_valid;
	wire i0_exception_valid_wb;
	wire interrupt_valid_wb;
	wire exc_or_int_valid;
	wire exc_or_int_valid_wb;
	wire mdccme_ce_req;
	wire miccme_ce_req;
	wire mice_ce_req;
	wire synchronous_flush_e4;
	wire [4:0] exc_cause_e4;
	wire [4:0] exc_cause_wb;
	wire mcyclel_cout;
	wire mcyclel_cout_f;
	wire [31:0] mcyclel_inc;
	wire mcycleh_cout_nc;
	wire [31:0] mcycleh_inc;
	wire minstretl_cout;
	wire minstretl_cout_f;
	wire minstret_enable;
	wire [31:0] minstretl_inc;
	wire [31:0] minstretl_read;
	wire minstreth_cout_nc;
	wire [31:0] minstreth_inc;
	wire [31:0] minstreth_read;
	wire [31:1] pc_e4;
	wire [31:1] pc_wb;
	wire [31:1] npc_e4;
	wire [31:1] npc_wb;
	wire mtval_capture_pc_wb;
	wire mtval_capture_inst_wb;
	wire mtval_clear_wb;
	wire mtval_capture_pc_plus2_wb;
	wire valid_csr;
	wire [5:4] dec_tlu_br0_addr_e4;
	wire [5:4] dec_tlu_br1_addr_e4;
	wire [1:0] dec_tlu_br0_bank_e4;
	wire [1:0] dec_tlu_br1_bank_e4;
	wire rfpc_i0_e4;
	wire rfpc_i1_e4;
	wire lsu_i0_rfnpc_dc4;
	wire lsu_i1_rfnpc_dc4;
	wire dec_tlu_br0_error_e4;
	wire dec_tlu_br0_start_error_e4;
	wire dec_tlu_br0_v_e4;
	wire dec_tlu_br1_error_e4;
	wire dec_tlu_br1_start_error_e4;
	wire dec_tlu_br1_v_e4;
	wire lsu_i0_exc_dc4;
	wire lsu_i1_exc_dc4;
	wire lsu_i0_exc_dc4_raw;
	wire lsu_i1_exc_dc4_raw;
	wire lsu_exc_ma_dc4;
	wire lsu_exc_acc_dc4;
	wire lsu_exc_st_dc4;
	wire lsu_exc_valid_e4;
	wire lsu_exc_valid_e4_raw;
	wire lsu_exc_valid_wb;
	wire lsu_i0_exc_wb;
	wire block_interrupts;
	wire lsu_block_interrupts_dc3;
	wire lsu_block_interrupts_e4;
	wire tlu_i0_commit_cmt;
	wire tlu_i1_commit_cmt;
	wire i0_trigger_eval_e4;
	wire i1_trigger_eval_e4;
	wire lsu_freeze_e4;
	wire lsu_freeze_pulse_e3;
	wire lsu_freeze_pulse_e4;
	wire request_debug_mode_e4;
	wire request_debug_mode_wb;
	wire request_debug_mode_done;
	wire request_debug_mode_done_f;
	wire take_halt;
	wire take_halt_f;
	wire halt_taken;
	wire halt_taken_f;
	wire internal_dbg_halt_mode;
	wire dbg_tlu_halted_f;
	wire take_reset;
	wire dbg_tlu_halted;
	wire core_empty;
	wire lsu_halt_idle_any_f;
	wire ifu_miss_state_idle_f;
	wire resume_ack_ns;
	wire debug_halt_req_f;
	wire debug_resume_req_f;
	wire enter_debug_halt_req;
	wire dcsr_single_step_done;
	wire dcsr_single_step_done_f;
	wire debug_halt_req_d1;
	wire debug_halt_req_ns;
	wire dcsr_single_step_running;
	wire dcsr_single_step_running_f;
	wire internal_dbg_halt_timers;
	wire [3:0] i0_trigger_e4;
	wire [3:0] i1_trigger_e4;
	wire [3:0] trigger_action;
	wire [3:0] trigger_enabled;
	wire [3:0] i0_trigger_chain_masked_e4;
	wire [3:0] i1_trigger_chain_masked_e4;
	wire [2:0] trigger_chain;
	wire i0_trigger_hit_e4;
	wire i0_trigger_hit_raw_e4;
	wire i0_trigger_action_e4;
	wire trigger_hit_e4;
	wire trigger_hit_wb;
	wire i0_trigger_hit_wb;
	wire mepc_trigger_hit_sel_pc_e4;
	wire mepc_trigger_hit_sel_pc_wb;
	wire i1_trigger_hit_e4;
	wire i1_trigger_hit_raw_e4;
	wire i1_trigger_action_e4;
	wire [3:0] update_hit_bit_e4;
	wire [3:0] update_hit_bit_wb;
	wire [3:0] i0_iside_trigger_has_pri_e4;
	wire [3:0] i1_iside_trigger_has_pri_e4;
	wire [3:0] i0_lsu_trigger_has_pri_e4;
	wire [3:0] i1_lsu_trigger_has_pri_e4;
	wire cpu_halt_status;
	wire cpu_halt_ack;
	wire cpu_run_ack;
	wire ext_halt_pulse;
	wire i_cpu_halt_req_d1;
	wire i_cpu_run_req_d1;
	wire inst_acc_e4_raw;
	wire trigger_hit_dmode_e4;
	wire trigger_hit_dmode_wb;
	wire trigger_hit_for_dscr_cause_wb;
	wire wr_mcgc_wb;
	wire wr_mfdc_wb;
	wire [8:0] mcgc;
	wire [18:0] mfdc;
	wire [13:0] mfdc_int;
	wire [13:0] mfdc_ns;
	wire i_cpu_halt_req_sync_qual;
	wire i_cpu_run_req_sync_qual;
	wire pmu_fw_halt_req_ns;
	wire pmu_fw_halt_req_f;
	wire fw_halt_req;
	wire enter_pmu_fw_halt_req;
	wire pmu_fw_tlu_halted;
	wire pmu_fw_tlu_halted_f;
	wire internal_pmu_fw_halt_mode;
	wire internal_pmu_fw_halt_mode_f;
	wire dcsr_single_step_running_ff;
	wire nmi_int_delayed;
	wire nmi_int_detected;
	wire [3:0] trigger_execute;
	wire [3:0] trigger_data;
	wire [3:0] trigger_store;
	wire mpc_run_state_ns;
	wire debug_brkpt_status_ns;
	wire mpc_debug_halt_ack_ns;
	wire mpc_debug_run_ack_ns;
	wire dbg_halt_state_ns;
	wire dbg_run_state_ns;
	wire dbg_halt_state_f;
	wire mpc_debug_halt_req_sync_f;
	wire mpc_debug_run_req_sync_f;
	wire mpc_halt_state_f;
	wire mpc_halt_state_ns;
	wire mpc_run_state_f;
	wire debug_brkpt_status_f;
	wire mpc_debug_halt_ack_f;
	wire mpc_debug_run_ack_f;
	wire dbg_run_state_f;
	wire dbg_halt_state_ff;
	wire mpc_debug_halt_req_sync_pulse;
	wire mpc_debug_run_req_sync_pulse;
	wire debug_brkpt_valid;
	wire debug_halt_req;
	wire debug_resume_req;
	wire dec_tlu_mpc_halted_only_ns;
	assign clk_override = dec_tlu_dec_clk_override;
	wire nmi_int_sync;
	wire timer_int_sync;
	wire i_cpu_halt_req_sync;
	wire i_cpu_run_req_sync;
	wire mpc_debug_halt_req_sync;
	wire mpc_debug_run_req_sync;
	rvsyncss #(6) syncro_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({nmi_int, timer_int, i_cpu_halt_req, i_cpu_run_req, mpc_debug_halt_req, mpc_debug_run_req}),
		.dout({nmi_int_sync, timer_int_sync, i_cpu_halt_req_sync, i_cpu_run_req_sync, mpc_debug_halt_req_sync, mpc_debug_run_req_sync})
	);
	wire csr_wr_clk;
	rvoclkhdr csrwr_wb_cgc(
		.en(dec_csr_wen_wb_mod | clk_override),
		.l1clk(csr_wr_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	wire lsu_e3_e4_clk;
	wire lsu_e4_e5_clk;
	wire [37:0] lsu_error_pkt_dc4;
	rvoclkhdr lsu_e3_e4_cgc(
		.en((((lsu_error_pkt_dc3[37] | lsu_error_pkt_dc4[37]) | lsu_error_pkt_dc3[36]) | lsu_error_pkt_dc4[36]) | clk_override),
		.l1clk(lsu_e3_e4_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_e4_e5_cgc(
		.en((lsu_error_pkt_dc4[37] | lsu_exc_valid_wb) | clk_override),
		.l1clk(lsu_e4_e5_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	wire e4e5_clk;
	wire e4_valid;
	wire e5_valid;
	wire e4e5_valid;
	wire internal_dbg_halt_mode_f;
	assign e4_valid = dec_tlu_i0_valid_e4 | dec_tlu_i1_valid_e4;
	assign e4e5_valid = e4_valid | e5_valid;
	rvoclkhdr e4e5_cgc(
		.en(e4e5_valid | clk_override),
		.l1clk(e4e5_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr e4e5_int_cgc(
		.en((((((((e4e5_valid | internal_dbg_halt_mode_f) | i_cpu_run_req_d1) | interrupt_valid) | interrupt_valid_wb) | reset_delayed) | pause_expired_e4) | pause_expired_wb) | clk_override),
		.l1clk(e4e5_int_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	assign lsu_freeze_pulse_e3 = lsu_freeze_dc3 &amp; ~lsu_freeze_e4;
	rvdff #(8) freeff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({lsu_freeze_dc3, lsu_freeze_pulse_e3, e4_valid, lsu_block_interrupts_dc3, internal_dbg_halt_mode, tlu_flush_lower_e4, tlu_i0_kill_writeb_e4, tlu_i1_kill_writeb_e4}),
		.dout({lsu_freeze_e4, lsu_freeze_pulse_e4, e5_valid, lsu_block_interrupts_e4, internal_dbg_halt_mode_f, tlu_flush_lower_wb, dec_tlu_i0_kill_writeb_wb, dec_tlu_i1_kill_writeb_wb})
	);
	rvdff #(2) reset_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({1&#39;b1, reset_detect}),
		.dout({reset_detect, reset_detected})
	);
	assign reset_delayed = reset_detect ^ reset_detected;
	rvdff #(4) nmi_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({nmi_int_sync, nmi_int_detected, nmi_lsu_load_type, nmi_lsu_store_type}),
		.dout({nmi_int_delayed, nmi_int_detected_f, nmi_lsu_load_type_f, nmi_lsu_store_type_f})
	);
	assign nmi_lsu_detected = ~mdseac_locked_f &amp; (lsu_imprecise_error_load_any | lsu_imprecise_error_store_any);
	assign nmi_int_detected = ((nmi_int_sync &amp; ~nmi_int_delayed) | nmi_lsu_detected) | (nmi_int_detected_f &amp; ~take_nmi_wb);
	assign nmi_lsu_load_type = ((nmi_lsu_detected &amp; lsu_imprecise_error_load_any) &amp; ~(nmi_int_detected_f &amp; ~take_nmi_wb)) | (nmi_lsu_load_type_f &amp; ~take_nmi_wb);
	assign nmi_lsu_store_type = ((nmi_lsu_detected &amp; lsu_imprecise_error_store_any) &amp; ~(nmi_int_detected_f &amp; ~take_nmi_wb)) | (nmi_lsu_store_type_f &amp; ~take_nmi_wb);
	rvdff #(11) mpvhalt_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({mpc_debug_halt_req_sync, mpc_debug_run_req_sync, mpc_halt_state_ns, mpc_run_state_ns, debug_brkpt_status_ns, mpc_debug_halt_ack_ns, mpc_debug_run_ack_ns, dbg_halt_state_ns, dbg_run_state_ns, dbg_halt_state_f, dec_tlu_mpc_halted_only_ns}),
		.dout({mpc_debug_halt_req_sync_f, mpc_debug_run_req_sync_f, mpc_halt_state_f, mpc_run_state_f, debug_brkpt_status_f, mpc_debug_halt_ack_f, mpc_debug_run_ack_f, dbg_halt_state_f, dbg_run_state_f, dbg_halt_state_ff, dec_tlu_mpc_halted_only})
	);
	assign mpc_debug_halt_req_sync_pulse = mpc_debug_halt_req_sync &amp; ~mpc_debug_halt_req_sync_f;
	assign mpc_debug_run_req_sync_pulse = mpc_debug_run_req_sync &amp; ~mpc_debug_run_req_sync_f;
	assign mpc_halt_state_ns = (mpc_halt_state_f | mpc_debug_halt_req_sync_pulse) &amp; ~mpc_debug_run_req_sync;
	assign mpc_run_state_ns = (mpc_run_state_f | (mpc_debug_run_req_sync_pulse &amp; ~mpc_debug_run_ack_f)) &amp; (internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f);
	assign dbg_halt_state_ns = (dbg_halt_state_f | (((dbg_halt_req | dcsr_single_step_done_f) | trigger_hit_dmode_wb) | ebreak_to_debug_mode_wb)) &amp; ~dbg_resume_req;
	assign dbg_run_state_ns = (dbg_run_state_f | dbg_resume_req) &amp; (internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f);
	assign dec_tlu_mpc_halted_only_ns = ~dbg_halt_state_f &amp; mpc_halt_state_f;
	assign debug_brkpt_valid = ebreak_to_debug_mode_wb | trigger_hit_dmode_wb;
	assign debug_brkpt_status_ns = (debug_brkpt_valid | debug_brkpt_status_f) &amp; (internal_dbg_halt_mode &amp; ~dcsr_single_step_running_f);
	assign mpc_debug_halt_ack_ns = ((mpc_halt_state_f &amp; internal_dbg_halt_mode_f) &amp; mpc_debug_halt_req_sync) &amp; core_empty;
	assign mpc_debug_run_ack_ns = ((mpc_debug_run_req_sync &amp; ~dbg_halt_state_ns) &amp; ~mpc_debug_halt_req_sync) | (mpc_debug_run_ack_f &amp; mpc_debug_run_req_sync);
	assign mpc_debug_halt_ack = mpc_debug_halt_ack_f;
	assign mpc_debug_run_ack = mpc_debug_run_ack_f;
	assign debug_brkpt_status = debug_brkpt_status_f;
	assign debug_halt_req = ((dbg_halt_req | mpc_debug_halt_req_sync) | (reset_delayed &amp; ~mpc_reset_run_req)) &amp; ~internal_dbg_halt_mode_f;
	assign debug_resume_req = ~debug_resume_req_f &amp; ((mpc_run_state_ns &amp; ~dbg_halt_state_ns) | (dbg_run_state_ns &amp; ~mpc_halt_state_ns));
	assign take_halt = ((((((debug_halt_req_f | pmu_fw_halt_req_f) &amp; ~lsu_block_interrupts_e4) &amp; ~synchronous_flush_e4) &amp; ~mret_e4) &amp; ~halt_taken_f) &amp; ~dec_tlu_flush_noredir_wb) &amp; ~take_reset;
	assign halt_taken = (dec_tlu_flush_noredir_wb &amp; ~dec_tlu_flush_pause_wb) | (((halt_taken_f &amp; ~dbg_tlu_halted_f) &amp; ~pmu_fw_tlu_halted_f) &amp; ~interrupt_valid_wb);
	assign core_empty = ((((lsu_halt_idle_any &amp; lsu_halt_idle_any_f) &amp; ifu_miss_state_idle) &amp; ifu_miss_state_idle_f) &amp; ~debug_halt_req) &amp; ~debug_halt_req_d1;
	assign enter_debug_halt_req = (((~internal_dbg_halt_mode_f &amp; debug_halt_req) | dcsr_single_step_done_f) | trigger_hit_dmode_wb) | ebreak_to_debug_mode_wb;
	assign internal_dbg_halt_mode = debug_halt_req_ns | (internal_dbg_halt_mode_f &amp; ~(debug_resume_req_f &amp; ~dcsr[2]));
	assign allow_dbg_halt_csr_write = internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running_f;
	assign debug_halt_req_ns = enter_debug_halt_req | (debug_halt_req_f &amp; ~dbg_tlu_halted);
	assign dbg_tlu_halted = ((debug_halt_req_f &amp; core_empty) &amp; halt_taken) | (dbg_tlu_halted_f &amp; ~debug_resume_req_f);
	assign resume_ack_ns = (debug_resume_req_f &amp; dbg_tlu_halted_f) &amp; dbg_run_state_ns;
	assign dcsr_single_step_done = ((dec_tlu_i0_valid_e4 &amp; ~dec_tlu_dbg_halted) &amp; dcsr[2]) &amp; ~rfpc_i0_e4;
	assign dcsr_single_step_running = (debug_resume_req_f &amp; dcsr[2]) | (dcsr_single_step_running_f &amp; ~dcsr_single_step_done_f);
	assign dbg_cmd_done_ns = dec_tlu_i0_valid_e4 &amp; dec_tlu_dbg_halted;
	assign request_debug_mode_e4 = (trigger_hit_dmode_e4 | ebreak_to_debug_mode_e4) | (request_debug_mode_wb &amp; ~dec_tlu_flush_lower_wb);
	assign request_debug_mode_done = (request_debug_mode_wb | request_debug_mode_done_f) &amp; ~dbg_tlu_halted_f;
	rvdff #(22) halt_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({halt_taken, take_halt, lsu_halt_idle_any, ifu_miss_state_idle, dbg_tlu_halted, resume_ack_ns, dbg_cmd_done_ns, debug_halt_req_ns, debug_resume_req, trigger_hit_dmode_e4, dcsr_single_step_done, debug_halt_req, update_hit_bit_e4[3:0], dec_tlu_wr_pause_wb, dec_pause_state, request_debug_mode_e4, request_debug_mode_done, dcsr_single_step_running, dcsr_single_step_running_f}),
		.dout({halt_taken_f, take_halt_f, lsu_halt_idle_any_f, ifu_miss_state_idle_f, dbg_tlu_halted_f, dec_tlu_resume_ack, dec_dbg_cmd_done, debug_halt_req_f, debug_resume_req_f, trigger_hit_dmode_wb, dcsr_single_step_done_f, debug_halt_req_d1, update_hit_bit_wb[3:0], dec_tlu_wr_pause_wb_f, dec_pause_state_f, request_debug_mode_wb, request_debug_mode_done_f, dcsr_single_step_running_f, dcsr_single_step_running_ff})
	);
	assign dec_tlu_debug_stall = debug_halt_req_f;
	assign dec_tlu_dbg_halted = dbg_tlu_halted_f;
	assign dec_tlu_debug_mode = internal_dbg_halt_mode_f;
	assign dec_tlu_pmu_fw_halted = pmu_fw_tlu_halted_f;
	assign dec_tlu_flush_noredir_wb = ((take_halt_f | (fence_i_wb &amp; internal_dbg_halt_mode_f)) | dec_tlu_flush_pause_wb) | (trigger_hit_wb &amp; trigger_hit_dmode_wb);
	assign dec_tlu_flush_pause_wb = dec_tlu_wr_pause_wb_f &amp; ~interrupt_valid_wb;
	assign pause_expired_e4 = (((((~dec_pause_state &amp; dec_pause_state_f) &amp; ~(((ext_int_ready | ce_int_ready) | timer_int_ready) | nmi_int_detected)) &amp; ~interrupt_valid_wb) &amp; ~debug_halt_req_f) &amp; ~pmu_fw_halt_req_f) &amp; ~halt_taken_f;
	assign dec_tlu_stall_dma = dec_fence_pending;
	assign dec_tlu_flush_leak_one_wb = (dec_tlu_flush_lower_wb &amp; dcsr[2]) &amp; (dec_tlu_resume_ack | dcsr_single_step_running);
	assign dec_tlu_flush_err_wb = dec_tlu_flush_lower_wb &amp; (ic_perr_wb | iccm_sbecc_wb);
	assign dec_dbg_cmd_fail = illegal_raw_wb &amp; dec_dbg_cmd_done;
	assign trigger_execute[3:0] = {mtdata1_t3[2], mtdata1_t2[2], mtdata1_t1[2], mtdata1_t0[2]};
	assign trigger_data[3:0] = {mtdata1_t3[7], mtdata1_t2[7], mtdata1_t1[7], mtdata1_t0[7]};
	assign trigger_store[3:0] = {mtdata1_t3[1], mtdata1_t2[1], mtdata1_t1[1], mtdata1_t0[1]};
	assign trigger_enabled[3:0] = {(mtdata1_t3[6] | mstatus[0]) &amp; mtdata1_t3[3], (mtdata1_t2[6] | mstatus[0]) &amp; mtdata1_t2[3], (mtdata1_t1[6] | mstatus[0]) &amp; mtdata1_t1[3], (mtdata1_t0[6] | mstatus[0]) &amp; mtdata1_t0[3]};
	assign i0_iside_trigger_has_pri_e4[3:0] = ~(((trigger_execute[3:0] &amp; trigger_data[3:0]) &amp; {4 {inst_acc_e4_raw}}) | {4 {exu_i0_br_error_e4 | exu_i0_br_start_error_e4}});
	assign i1_iside_trigger_has_pri_e4[3:0] = ~{4 {exu_i1_br_error_e4 | exu_i1_br_start_error_e4}};
	assign i0_lsu_trigger_has_pri_e4[3:0] = ~((trigger_store[3:0] &amp; trigger_data[3:0]) &amp; {4 {lsu_i0_exc_dc4_raw}});
	assign i1_lsu_trigger_has_pri_e4[3:0] = ~((trigger_store[3:0] &amp; trigger_data[3:0]) &amp; {4 {lsu_i1_exc_dc4_raw}});
	assign i0_trigger_eval_e4 = dec_tlu_i0_valid_e4 | (dec_i0_load_e4 &amp; lsu_freeze_pulse_e4);
	assign i1_trigger_eval_e4 = dec_tlu_i1_valid_e4 | (~dec_i0_load_e4 &amp; lsu_freeze_pulse_e4);
	assign i0_trigger_e4[3:0] = ((({4 {i0_trigger_eval_e4}} &amp; dec_tlu_packet_e4[19:16]) &amp; i0_iside_trigger_has_pri_e4[3:0]) &amp; i0_lsu_trigger_has_pri_e4[3:0]) &amp; trigger_enabled[3:0];
	assign i1_trigger_e4[3:0] = ((({4 {i1_trigger_eval_e4}} &amp; dec_tlu_packet_e4[15:12]) &amp; i1_iside_trigger_has_pri_e4[3:0]) &amp; i1_lsu_trigger_has_pri_e4[3:0]) &amp; trigger_enabled[3:0];
	assign trigger_chain[2:0] = {mtdata1_t2[5], mtdata1_t1[5], mtdata1_t0[5]};
	assign i0_trigger_chain_masked_e4[3:0] = {i0_trigger_e4[3] &amp; (~trigger_chain[2] | i0_trigger_e4[2]), i0_trigger_e4[2] &amp; (~trigger_chain[2] | i0_trigger_e4[3]), i0_trigger_e4[1] &amp; (~trigger_chain[0] | i0_trigger_e4[0]), i0_trigger_e4[0] &amp; (~trigger_chain[0] | i0_trigger_e4[1])};
	assign i1_trigger_chain_masked_e4[3:0] = {i1_trigger_e4[3] &amp; (~trigger_chain[2] | i1_trigger_e4[2]), i1_trigger_e4[2] &amp; (~trigger_chain[2] | i1_trigger_e4[3]), i1_trigger_e4[1] &amp; (~trigger_chain[0] | i1_trigger_e4[0]), i1_trigger_e4[0] &amp; (~trigger_chain[0] | i1_trigger_e4[1])};
	assign i0_trigger_hit_raw_e4 = |i0_trigger_chain_masked_e4[3:0];
	assign i1_trigger_hit_raw_e4 = |i1_trigger_chain_masked_e4[3:0];
	assign i0_trigger_hit_e4 = ~((dec_tlu_flush_lower_wb | dec_tlu_dbg_halted) | lsu_freeze_pulse_e4) &amp; i0_trigger_hit_raw_e4;
	assign i1_trigger_hit_e4 = ~(((((dec_tlu_flush_lower_wb | ~tlu_i0_commit_cmt) | exu_i0_br_mp_e4) | dec_tlu_dbg_halted) | lsu_freeze_pulse_e4) | lsu_i0_rfnpc_dc4) &amp; i1_trigger_hit_raw_e4;
	assign dec_tlu_cancel_e4 = (i0_trigger_hit_raw_e4 | i1_trigger_hit_raw_e4) &amp; lsu_freeze_pulse_e4;
	assign trigger_action[3:0] = {mtdata1_t3[6] &amp; mtdata1_t3[9], mtdata1_t2[6] &amp; mtdata1_t2[9], mtdata1_t1[6] &amp; mtdata1_t1[9], mtdata1_t0[6] &amp; mtdata1_t0[9]};
	assign update_hit_bit_e4[3:0] = ({4 {i0_trigger_hit_e4}} &amp; i0_trigger_chain_masked_e4[3:0]) | ({4 {i1_trigger_hit_e4 &amp; ~i0_trigger_hit_e4}} &amp; i1_trigger_chain_masked_e4[3:0]);
	assign i0_trigger_action_e4 = |(i0_trigger_chain_masked_e4[3:0] &amp; trigger_action[3:0]);
	assign i1_trigger_action_e4 = |(i1_trigger_chain_masked_e4[3:0] &amp; trigger_action[3:0]);
	assign trigger_hit_e4 = i0_trigger_hit_e4 | i1_trigger_hit_e4;
	assign trigger_hit_dmode_e4 = (i0_trigger_hit_e4 &amp; i0_trigger_action_e4) | ((i1_trigger_hit_e4 &amp; ~i0_trigger_hit_e4) &amp; i1_trigger_action_e4);
	assign mepc_trigger_hit_sel_pc_e4 = trigger_hit_e4 &amp; ~trigger_hit_dmode_e4;
	assign i_cpu_halt_req_sync_qual = i_cpu_halt_req_sync &amp; ~dec_tlu_debug_mode;
	assign i_cpu_run_req_sync_qual = (i_cpu_run_req_sync &amp; ~dec_tlu_debug_mode) &amp; pmu_fw_tlu_halted_f;
	rvdff #(8) exthaltff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({i_cpu_halt_req_sync_qual, i_cpu_run_req_sync_qual, cpu_halt_status, cpu_halt_ack, cpu_run_ack, internal_pmu_fw_halt_mode, pmu_fw_halt_req_ns, pmu_fw_tlu_halted}),
		.dout({i_cpu_halt_req_d1, i_cpu_run_req_d1_raw, o_cpu_halt_status, o_cpu_halt_ack, o_cpu_run_ack, internal_pmu_fw_halt_mode_f, pmu_fw_halt_req_f, pmu_fw_tlu_halted_f})
	);
	assign ext_halt_pulse = i_cpu_halt_req_sync_qual &amp; ~i_cpu_halt_req_d1;
	assign enter_pmu_fw_halt_req = ext_halt_pulse | fw_halt_req;
	assign pmu_fw_halt_req_ns = (enter_pmu_fw_halt_req | (pmu_fw_halt_req_f &amp; ~pmu_fw_tlu_halted)) &amp; ~debug_halt_req_f;
	assign internal_pmu_fw_halt_mode = pmu_fw_halt_req_ns | ((internal_pmu_fw_halt_mode_f &amp; ~i_cpu_run_req_d1) &amp; ~debug_halt_req_f);
	assign pmu_fw_tlu_halted = ((((pmu_fw_halt_req_f &amp; core_empty) &amp; halt_taken) &amp; ~enter_debug_halt_req) | (pmu_fw_tlu_halted_f &amp; ~i_cpu_run_req_d1)) &amp; ~debug_halt_req_f;
	assign cpu_halt_ack = i_cpu_halt_req_d1 &amp; pmu_fw_tlu_halted_f;
	assign cpu_halt_status = (pmu_fw_tlu_halted_f &amp; ~i_cpu_run_req_d1) | ((o_cpu_halt_status &amp; ~i_cpu_run_req_d1) &amp; ~internal_dbg_halt_mode_f);
	assign cpu_run_ack = (o_cpu_halt_status &amp; i_cpu_run_req_sync_qual) | (o_cpu_run_ack &amp; i_cpu_run_req_sync_qual);
	assign debug_mode_status = internal_dbg_halt_mode_f;
	assign o_debug_mode_status = debug_mode_status;
	assign i_cpu_run_req_d1 = i_cpu_run_req_d1_raw | (((nmi_int_detected | timer_int_ready) | (mhwakeup &amp; mhwakeup_ready)) &amp; o_cpu_halt_status);
	rvdff #(38) lsu_error_dc4ff(
		.rst_l(rst_l),
		.clk(lsu_e3_e4_clk),
		.din(lsu_error_pkt_dc3),
		.dout(lsu_error_pkt_dc4)
	);
	wire lsu_single_ecc_error_wb_ns;
	assign lsu_single_ecc_error_wb_ns = lsu_error_pkt_dc4[36];
	rvdff #(2) lsu_dccm_errorff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({mdseac_locked_ns, lsu_single_ecc_error_wb_ns}),
		.dout({mdseac_locked_f, lsu_single_ecc_error_wb})
	);
	wire [31:0] lsu_error_pkt_addr_dc4;
	wire [31:0] lsu_error_pkt_addr_wb;
	assign lsu_error_pkt_addr_dc4[31:0] = lsu_error_pkt_dc4[31:0];
	rvdff #(34) lsu_error_wbff(
		.rst_l(rst_l),
		.clk(lsu_e4_e5_clk),
		.din({lsu_error_pkt_addr_dc4[31:0], lsu_exc_valid_e4, lsu_i0_exc_dc4}),
		.dout({lsu_error_pkt_addr_wb[31:0], lsu_exc_valid_wb, lsu_i0_exc_wb})
	);
	assign lsu_exc_valid_e4_raw = (lsu_error_pkt_dc4[37] &amp; ~(lsu_error_pkt_dc4[34] &amp; ((rfpc_i0_e4 | i0_exception_valid_e4) | exu_i0_br_mp_e4))) &amp; ~dec_tlu_flush_lower_wb;
	assign lsu_i0_exc_dc4_raw = lsu_error_pkt_dc4[37] &amp; ~lsu_error_pkt_dc4[34];
	assign lsu_i1_exc_dc4_raw = lsu_error_pkt_dc4[37] &amp; lsu_error_pkt_dc4[34];
	assign lsu_i0_exc_dc4 = (lsu_i0_exc_dc4_raw &amp; lsu_exc_valid_e4_raw) &amp; ~i0_trigger_hit_e4;
	assign lsu_i1_exc_dc4 = (lsu_i1_exc_dc4_raw &amp; lsu_exc_valid_e4_raw) &amp; ~trigger_hit_e4;
	assign lsu_exc_valid_e4 = lsu_i0_exc_dc4 | lsu_i1_exc_dc4;
	assign lsu_exc_ma_dc4 = (lsu_i0_exc_dc4 | lsu_i1_exc_dc4) &amp; ~lsu_error_pkt_dc4[32];
	assign lsu_exc_acc_dc4 = (lsu_i0_exc_dc4 | lsu_i1_exc_dc4) &amp; lsu_error_pkt_dc4[32];
	assign lsu_exc_st_dc4 = (lsu_i0_exc_dc4 | lsu_i1_exc_dc4) &amp; lsu_error_pkt_dc4[35];
	assign lsu_i0_rfnpc_dc4 = ((((dec_tlu_i0_valid_e4 &amp; ~lsu_error_pkt_dc4[34]) &amp; ~lsu_error_pkt_dc4[35]) &amp; lsu_error_pkt_dc4[36]) &amp; ~lsu_error_pkt_dc4[33]) &amp; ~i0_trigger_hit_e4;
	assign lsu_i1_rfnpc_dc4 = (((((dec_tlu_i1_valid_e4 &amp; lsu_error_pkt_dc4[34]) &amp; ~lsu_error_pkt_dc4[35]) &amp; lsu_error_pkt_dc4[36]) &amp; ~lsu_error_pkt_dc4[33]) &amp; ~i0_trigger_hit_e4) &amp; ~i1_trigger_hit_e4;
	assign dec_tlu_br0_addr_e4[5:4] = exu_i0_br_index_e4[5:4];
	assign dec_tlu_br0_bank_e4[1:0] = exu_i0_br_bank_e4[1:0];
	assign dec_tlu_br1_addr_e4[5:4] = exu_i1_br_index_e4[5:4];
	assign dec_tlu_br1_bank_e4[1:0] = exu_i1_br_bank_e4[1:0];
	assign tlu_i0_commit_cmt = (((((dec_tlu_i0_valid_e4 &amp; ~rfpc_i0_e4) &amp; ~lsu_i0_exc_dc4) &amp; ~inst_acc_e4) &amp; ~dec_tlu_dbg_halted) &amp; ~request_debug_mode_wb) &amp; ~i0_trigger_hit_e4;
	assign tlu_i1_commit_cmt = ((((((((dec_tlu_i1_valid_e4 &amp; ~rfpc_i0_e4) &amp; ~rfpc_i1_e4) &amp; ~exu_i0_br_mp_e4) &amp; ~lsu_i0_exc_dc4) &amp; ~lsu_i1_exc_dc4) &amp; ~lsu_i0_rfnpc_dc4) &amp; ~inst_acc_e4) &amp; ~request_debug_mode_wb) &amp; ~trigger_hit_e4;
	assign tlu_i0_kill_writeb_e4 = (((rfpc_i0_e4 | lsu_i0_exc_dc4) | inst_acc_e4) | (illegal_e4 &amp; dec_tlu_dbg_halted)) | i0_trigger_hit_e4;
	assign tlu_i1_kill_writeb_e4 = ((((((rfpc_i0_e4 | rfpc_i1_e4) | lsu_exc_valid_e4) | exu_i0_br_mp_e4) | inst_acc_e4) | (illegal_e4 &amp; dec_tlu_dbg_halted)) | trigger_hit_e4) | lsu_i0_rfnpc_dc4;
	assign rfpc_i0_e4 = ((dec_tlu_i0_valid_e4 &amp; ~tlu_flush_lower_wb) &amp; (((exu_i0_br_error_e4 | exu_i0_br_start_error_e4) | ic_perr_e4) | iccm_sbecc_e4)) &amp; ~i0_trigger_hit_e4;
	assign rfpc_i1_e4 = (((((((dec_tlu_i1_valid_e4 &amp; ~tlu_flush_lower_wb) &amp; ~i0_exception_valid_e4) &amp; ~exu_i0_br_mp_e4) &amp; ~lsu_i0_exc_dc4) &amp; ~lsu_i0_rfnpc_dc4) &amp; ~(((exu_i0_br_error_e4 | exu_i0_br_start_error_e4) | ic_perr_e4) | iccm_sbecc_e4)) &amp; (exu_i1_br_error_e4 | exu_i1_br_start_error_e4)) &amp; ~trigger_hit_e4;
	assign dec_tlu_br0_error_e4 = (exu_i0_br_error_e4 &amp; dec_tlu_i0_valid_e4) &amp; ~tlu_flush_lower_wb;
	assign dec_tlu_br0_start_error_e4 = (exu_i0_br_start_error_e4 &amp; dec_tlu_i0_valid_e4) &amp; ~tlu_flush_lower_wb;
	assign dec_tlu_br0_v_e4 = ((exu_i0_br_valid_e4 &amp; dec_tlu_i0_valid_e4) &amp; ~tlu_flush_lower_wb) &amp; ~exu_i0_br_mp_e4;
	assign dec_tlu_br1_error_e4 = ((exu_i1_br_error_e4 &amp; dec_tlu_i1_valid_e4) &amp; ~tlu_flush_lower_wb) &amp; ~exu_i0_br_mp_e4;
	assign dec_tlu_br1_start_error_e4 = ((exu_i1_br_start_error_e4 &amp; dec_tlu_i1_valid_e4) &amp; ~tlu_flush_lower_wb) &amp; ~exu_i0_br_mp_e4;
	assign dec_tlu_br1_v_e4 = (((exu_i1_br_valid_e4 &amp; ~tlu_flush_lower_wb) &amp; dec_tlu_i1_valid_e4) &amp; ~exu_i0_br_mp_e4) &amp; ~exu_i1_br_mp_e4;
	rvdff #(18) bp_wb_ff(
		.rst_l(rst_l),
		.clk(e4e5_clk),
		.din({exu_i0_br_hist_e4[1:0], dec_tlu_br0_error_e4, dec_tlu_br0_start_error_e4, dec_tlu_br0_v_e4, exu_i1_br_hist_e4[1:0], dec_tlu_br1_error_e4, dec_tlu_br1_start_error_e4, dec_tlu_br1_v_e4, dec_tlu_br0_bank_e4[1:0], dec_tlu_br1_bank_e4[1:0], exu_i0_br_way_e4, exu_i1_br_way_e4, exu_i0_br_middle_e4, exu_i1_br_middle_e4}),
		.dout({dec_tlu_br0_wb_pkt[14:13], dec_tlu_br0_wb_pkt[12], dec_tlu_br0_wb_pkt[11], dec_tlu_br0_wb_pkt[15], dec_tlu_br1_wb_pkt[14:13], dec_tlu_br1_wb_pkt[12], dec_tlu_br1_wb_pkt[11], dec_tlu_br1_wb_pkt[15], dec_tlu_br0_wb_pkt[8:7], dec_tlu_br1_wb_pkt[8:7], dec_tlu_br0_wb_pkt[1], dec_tlu_br1_wb_pkt[1], dec_tlu_br0_wb_pkt[0], dec_tlu_br1_wb_pkt[0]})
	);
	rvdff #(10) bp_wb_ghrff(
		.rst_l(rst_l),
		.clk(e4e5_clk),
		.din({exu_i0_br_fghr_e4[4:0], exu_i1_br_fghr_e4[4:0]}),
		.dout({dec_tlu_br0_wb_pkt[6:2], dec_tlu_br1_wb_pkt[6:2]})
	);
	rvdff #(4) bp_wb_index_ff(
		.rst_l(rst_l),
		.clk(e4e5_clk),
		.din({dec_tlu_br0_addr_e4[5:4], dec_tlu_br1_addr_e4[5:4]}),
		.dout({dec_tlu_br0_wb_pkt[10:9], dec_tlu_br1_wb_pkt[10:9]})
	);
	assign ebreak_e4 = (((dec_tlu_packet_e4[11-:4] == EBREAK) &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4) &amp; ~dcsr[15];
	assign ecall_e4 = ((dec_tlu_packet_e4[11-:4] == ECALL) &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4;
	assign illegal_e4 = (~dec_tlu_packet_e4[25] &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4;
	assign mret_e4 = ((dec_tlu_packet_e4[11-:4] == MRET) &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4;
	assign fence_i_e4 = (dec_tlu_packet_e4[20] &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4;
	assign ic_perr_e4 = (dec_tlu_packet_e4[22] &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4;
	assign iccm_sbecc_e4 = (dec_tlu_packet_e4[21] &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4;
	assign inst_acc_e4_raw = dec_tlu_packet_e4[24] &amp; dec_tlu_i0_valid_e4;
	assign inst_acc_e4 = (inst_acc_e4_raw &amp; ~rfpc_i0_e4) &amp; ~i0_trigger_hit_e4;
	assign inst_acc_second_e4 = dec_tlu_packet_e4[23];
	assign ebreak_to_debug_mode_e4 = (((dec_tlu_packet_e4[11-:4] == EBREAK) &amp; dec_tlu_i0_valid_e4) &amp; ~i0_trigger_hit_e4) &amp; dcsr[15];
	assign illegal_e4_qual = illegal_e4 &amp; ~dec_tlu_dbg_halted;
	rvdff #(11) exctype_wb_ff(
		.rst_l(rst_l),
		.clk(e4e5_clk),
		.din({ic_perr_e4, iccm_sbecc_e4, ebreak_e4, ebreak_to_debug_mode_e4, ecall_e4, illegal_e4, illegal_e4_qual, inst_acc_e4, inst_acc_second_e4, fence_i_e4, mret_e4}),
		.dout({ic_perr_wb, iccm_sbecc_wb, ebreak_wb, ebreak_to_debug_mode_wb, ecall_wb, illegal_raw_wb, illegal_wb, inst_acc_wb, inst_acc_second_wb, fence_i_wb, mret_wb})
	);
	assign dec_tlu_fence_i_wb = fence_i_wb;
	assign i0_exception_valid_e4 = ((((ebreak_e4 | ecall_e4) | illegal_e4) | inst_acc_e4) &amp; ~rfpc_i0_e4) &amp; ~dec_tlu_dbg_halted;
	assign exc_cause_e4[4:0] = ((((((((((({5 {take_ext_int}} &amp; 5&#39;h0b) | ({5 {take_timer_int}} &amp; 5&#39;h07)) | ({5 {take_ce_int}} &amp; 5&#39;h1e)) | ({5 {illegal_e4}} &amp; 5&#39;h02)) | ({5 {ecall_e4}} &amp; 5&#39;h0b)) | ({5 {inst_acc_e4}} &amp; 5&#39;h01)) | ({5 {ebreak_e4 | trigger_hit_e4}} &amp; 5&#39;h03)) | ({5 {lsu_exc_ma_dc4 &amp; ~lsu_exc_st_dc4}} &amp; 5&#39;h04)) | ({5 {lsu_exc_acc_dc4 &amp; ~lsu_exc_st_dc4}} &amp; 5&#39;h05)) | ({5 {lsu_exc_ma_dc4 &amp; lsu_exc_st_dc4}} &amp; 5&#39;h06)) | ({5 {lsu_exc_acc_dc4 &amp; lsu_exc_st_dc4}} &amp; 5&#39;h07)) &amp; ~{5 {take_nmi}};
	assign mhwakeup_ready = ((~dec_csr_stall_int_ff &amp; mstatus_mie_ns) &amp; mip[2]) &amp; mie_ns[2];
	assign ext_int_ready = ((~dec_csr_stall_int_ff &amp; mstatus_mie_ns) &amp; mip[2]) &amp; mie_ns[2];
	assign ce_int_ready = ((~dec_csr_stall_int_ff &amp; mstatus_mie_ns) &amp; mip[3]) &amp; mie_ns[3];
	assign timer_int_ready = ((~dec_csr_stall_int_ff &amp; mstatus_mie_ns) &amp; mip[1]) &amp; mie_ns[1];
	assign i0_mp_e4 = exu_i0_flush_lower_e4 &amp; ~i0_trigger_hit_e4;
	assign i1_mp_e4 = (exu_i1_flush_lower_e4 &amp; ~trigger_hit_e4) &amp; ~lsu_i0_rfnpc_dc4;
	assign internal_dbg_halt_timers = internal_dbg_halt_mode_f &amp; ~dcsr_single_step_running;
	assign block_interrupts = (((((((((lsu_block_interrupts_e4 &amp; ~dec_tlu_flush_lower_wb) | (internal_dbg_halt_mode &amp; (~dcsr_single_step_running | dec_tlu_i0_valid_e4))) | internal_pmu_fw_halt_mode) | i_cpu_halt_req_d1) | take_nmi) | ebreak_to_debug_mode_e4) | synchronous_flush_e4) | exc_or_int_valid_wb) | mret_wb) | mret_e4;
	assign take_ext_int = ext_int_ready &amp; ~block_interrupts;
	assign take_ce_int = (ce_int_ready &amp; ~ext_int_ready) &amp; ~block_interrupts;
	assign take_timer_int = ((timer_int_ready &amp; ~ext_int_ready) &amp; ~ce_int_ready) &amp; ~block_interrupts;
	assign take_reset = reset_delayed &amp; mpc_reset_run_req;
	assign take_nmi = (((((nmi_int_detected &amp; ~internal_pmu_fw_halt_mode) &amp; (~internal_dbg_halt_mode | (((dcsr_single_step_running_f &amp; dcsr[11]) &amp; ~dec_tlu_i0_valid_e4) &amp; ~dcsr_single_step_done_f))) &amp; ~synchronous_flush_e4) &amp; ~mret_e4) &amp; ~take_reset) &amp; ~ebreak_to_debug_mode_e4;
	assign interrupt_valid = ((take_ext_int | take_timer_int) | take_nmi) | take_ce_int;
	assign vectored_cause[5:0] = {1&#39;b0, exc_cause_e4[4:0]} &lt;&lt; 1;
	assign {vpath_overflow_nc, vectored_path[31:1]} = {mtvec[30:1], 1&#39;b0} + {25&#39;b0000000000000000000000000, vectored_cause[5:0]};
	assign interrupt_path[31:1] = (take_nmi ? nmi_vec[31:1] : (mtvec[0] == 1&#39;b1 ? vectored_path[31:1] : {mtvec[30:1], 1&#39;b0}));
	assign sel_npc_e4 = ((lsu_i0_rfnpc_dc4 | (lsu_i1_rfnpc_dc4 &amp; tlu_i1_commit_cmt)) | fence_i_e4) | (i_cpu_run_req_d1 &amp; ~interrupt_valid);
	assign sel_npc_wb = (i_cpu_run_req_d1 &amp; pmu_fw_tlu_halted_f) | pause_expired_e4;
	assign synchronous_flush_e4 = (((((((((((i0_exception_valid_e4 | i0_mp_e4) | i1_mp_e4) | rfpc_i0_e4) | rfpc_i1_e4) | lsu_exc_valid_e4) | fence_i_e4) | lsu_i0_rfnpc_dc4) | lsu_i1_rfnpc_dc4) | debug_resume_req_f) | sel_npc_wb) | dec_tlu_wr_pause_wb) | trigger_hit_e4;
	assign tlu_flush_lower_e4 = (((interrupt_valid | mret_e4) | synchronous_flush_e4) | take_halt) | take_reset;
	assign tlu_flush_path_e4[31:1] = (take_reset ? rst_vec[31:1] : (((((((((({31 {~take_nmi &amp; i0_mp_e4}} &amp; exu_i0_flush_path_e4[31:1]) | ({31 {(((~take_nmi &amp; ~i0_mp_e4) &amp; i1_mp_e4) &amp; ~rfpc_i0_e4) &amp; ~lsu_i0_exc_dc4}} &amp; exu_i1_flush_path_e4[31:1])) | ({31 {~take_nmi &amp; sel_npc_e4}} &amp; npc_e4[31:1])) | ({31 {~take_nmi &amp; rfpc_i0_e4}} &amp; dec_tlu_i0_pc_e4[31:1])) | ({31 {~take_nmi &amp; rfpc_i1_e4}} &amp; dec_tlu_i1_pc_e4[31:1])) | ({31 {interrupt_valid}} &amp; interrupt_path[31:1])) | ({31 {((i0_exception_valid_e4 | lsu_exc_valid_e4) | (trigger_hit_e4 &amp; ~trigger_hit_dmode_e4)) &amp; ~interrupt_valid}} &amp; {mtvec[30:1], 1&#39;b0})) | ({31 {(~take_nmi &amp; mret_e4) &amp; ~wr_mepc_wb}} &amp; mepc[31:1])) | ({31 {~take_nmi &amp; debug_resume_req_f}} &amp; dpc[31:1])) | ({31 {~take_nmi &amp; sel_npc_wb}} &amp; npc_wb[31:1])) | ({31 {(~take_nmi &amp; mret_e4) &amp; wr_mepc_wb}} &amp; dec_csr_wrdata_wb[31:1]));
	rvdff #(31) flush_lower_ff(
		.rst_l(rst_l),
		.clk(e4e5_int_clk),
		.din(tlu_flush_path_e4[31:1]),
		.dout(tlu_flush_path_wb[31:1])
	);
	assign dec_tlu_flush_lower_wb = tlu_flush_lower_wb;
	assign dec_tlu_flush_path_wb[31:1] = tlu_flush_path_wb[31:1];
	assign exc_or_int_valid = ((lsu_exc_valid_e4 | i0_exception_valid_e4) | interrupt_valid) | (trigger_hit_e4 &amp; ~trigger_hit_dmode_e4);
	assign lsu_block_interrupts_dc3 = lsu_freeze_external_ints_dc3 &amp; ~dec_tlu_flush_lower_wb;
	rvdff #(15) excinfo_wb_ff(
		.rst_l(rst_l),
		.clk(e4e5_int_clk),
		.din({interrupt_valid, i0_exception_valid_e4, exc_or_int_valid, exc_cause_e4[4:0], tlu_i0_commit_cmt &amp; ~illegal_e4, tlu_i1_commit_cmt, mepc_trigger_hit_sel_pc_e4, trigger_hit_e4, i0_trigger_hit_e4, take_nmi, pause_expired_e4}),
		.dout({interrupt_valid_wb, i0_exception_valid_wb, exc_or_int_valid_wb, exc_cause_wb[4:0], i0_valid_wb, i1_valid_wb, mepc_trigger_hit_sel_pc_wb, trigger_hit_wb, i0_trigger_hit_wb, take_nmi_wb, pause_expired_wb})
	);
	assign dec_csr_wen_wb_mod = dec_csr_wen_wb &amp; ~trigger_hit_wb;
	assign wr_mstatus_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h300);
	assign mstatus_ns[1:0] = ((({2 {exc_or_int_valid_wb}} &amp; {mstatus[0], 1&#39;b0}) | ({2 {mret_wb &amp; ~exc_or_int_valid_wb}} &amp; {1&#39;b1, mstatus[1]})) | ({2 {wr_mstatus_wb &amp; ~exc_or_int_valid_wb}} &amp; {dec_csr_wrdata_wb[7], dec_csr_wrdata_wb[3]})) | ({2 {(~wr_mstatus_wb &amp; ~exc_or_int_valid_wb) &amp; ~mret_wb}} &amp; mstatus[1:0]);
	assign mstatus_mie_ns = mstatus_ns[0] &amp; (~dcsr_single_step_running_f | dcsr[11]);
	rvdff #(2) mstatus_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mstatus_ns[1:0]),
		.dout(mstatus[1:0])
	);
	assign wr_mtvec_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h305);
	assign mtvec_ns[30:0] = {dec_csr_wrdata_wb[31:2], dec_csr_wrdata_wb[0]};
	rvdffe #(31) mtvec_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mtvec_wb),
		.din(mtvec_ns[30:0]),
		.dout(mtvec[30:0])
	);
	assign ce_int = (mdccme_ce_req | miccme_ce_req) | mice_ce_req;
	assign mip_ns[3:0] = {ce_int, mexintpend, timer_int_sync, mip[0]};
	rvdff #(4) mip_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mip_ns[3:0]),
		.dout(mip[3:0])
	);
	assign wr_mie_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h304);
	assign mie_ns[3:0] = (wr_mie_wb ? {dec_csr_wrdata_wb[30], dec_csr_wrdata_wb[11], dec_csr_wrdata_wb[7], dec_csr_wrdata_wb[3]} : mie[3:0]);
	rvdff #(4) mie_ff(
		.rst_l(rst_l),
		.clk(csr_wr_clk),
		.din(mie_ns[3:0]),
		.dout(mie[3:0])
	);
	assign wr_mcyclel_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb00);
	wire mcyclel_cout_in;
	assign kill_ebreak_count_wb = ebreak_to_debug_mode_wb &amp; dcsr[10];
	assign mcyclel_cout_in = ~((kill_ebreak_count_wb | (dec_tlu_dbg_halted &amp; dcsr[10])) | dec_tlu_pmu_fw_halted);
	assign {mcyclel_cout, mcyclel_inc[31:0]} = mcyclel[31:0] + {31&#39;b0000000000000000000000000000000, mcyclel_cout_in};
	assign mcyclel_ns[31:0] = (wr_mcyclel_wb ? dec_csr_wrdata_wb[31:0] : mcyclel_inc[31:0]);
	rvdffe #(32) mcyclel_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mcyclel_wb | mcyclel_cout_in),
		.din(mcyclel_ns[31:0]),
		.dout(mcyclel[31:0])
	);
	rvdff #(1) mcyclef_cout_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mcyclel_cout &amp; ~wr_mcycleh_wb),
		.dout(mcyclel_cout_f)
	);
	assign wr_mcycleh_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb80);
	assign {mcycleh_cout_nc, mcycleh_inc[31:0]} = mcycleh[31:0] + {31&#39;b0000000000000000000000000000000, mcyclel_cout_f};
	assign mcycleh_ns[31:0] = (wr_mcycleh_wb ? dec_csr_wrdata_wb[31:0] : mcycleh_inc[31:0]);
	rvdffe #(32) mcycleh_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mcycleh_wb | mcyclel_cout_f),
		.din(mcycleh_ns[31:0]),
		.dout(mcycleh[31:0])
	);
	wire i0_valid_no_ebreak_ecall_wb;
	assign i0_valid_no_ebreak_ecall_wb = i0_valid_wb &amp; ~((ebreak_wb | ecall_wb) | ebreak_to_debug_mode_wb);
	assign wr_minstretl_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb02);
	assign {minstretl_cout, minstretl_inc[31:0]} = (minstretl[31:0] + {31&#39;b0000000000000000000000000000000, i0_valid_no_ebreak_ecall_wb}) + {31&#39;b0000000000000000000000000000000, i1_valid_wb};
	assign minstret_enable = (i0_valid_no_ebreak_ecall_wb | i1_valid_wb) | wr_minstretl_wb;
	assign minstretl_ns[31:0] = (wr_minstretl_wb ? dec_csr_wrdata_wb[31:0] : minstretl_inc[31:0]);
	rvdffe #(32) minstretl_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(minstret_enable),
		.din(minstretl_ns[31:0]),
		.dout(minstretl[31:0])
	);
	wire minstret_enable_f;
	rvdff #(2) minstretf_cout_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din({minstret_enable, minstretl_cout &amp; ~wr_minstreth_wb}),
		.dout({minstret_enable_f, minstretl_cout_f})
	);
	assign minstretl_read[31:0] = minstretl[31:0];
	assign wr_minstreth_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb82);
	assign {minstreth_cout_nc, minstreth_inc[31:0]} = minstreth[31:0] + {31&#39;b0000000000000000000000000000000, minstretl_cout_f};
	assign minstreth_ns[31:0] = (wr_minstreth_wb ? dec_csr_wrdata_wb[31:0] : minstreth_inc[31:0]);
	rvdffe #(32) minstreth_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(minstret_enable_f | wr_minstreth_wb),
		.din(minstreth_ns[31:0]),
		.dout(minstreth[31:0])
	);
	assign minstreth_read[31:0] = minstreth_inc[31:0];
	assign wr_mscratch_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h340);
	rvdffe #(32) mscratch_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mscratch_wb),
		.din(dec_csr_wrdata_wb[31:0]),
		.dout(mscratch[31:0])
	);
	wire sel_exu_npc_e4;
	wire sel_flush_npc_e4;
	wire sel_i0_npc_e4;
	wire sel_hold_npc_e4;
	assign sel_exu_npc_e4 = ((~dec_tlu_dbg_halted &amp; ~tlu_flush_lower_wb) &amp; (dec_tlu_i0_valid_e4 | dec_tlu_i1_valid_e4)) &amp; ~(dec_tlu_i1_valid_e4 &amp; lsu_i0_rfnpc_dc4);
	assign sel_i0_npc_e4 = (((~dec_tlu_dbg_halted &amp; ~tlu_flush_lower_wb) &amp; dec_tlu_i0_valid_e4) &amp; lsu_i0_rfnpc_dc4) &amp; dec_tlu_i1_valid_e4;
	assign sel_flush_npc_e4 = (~dec_tlu_dbg_halted &amp; tlu_flush_lower_wb) &amp; ~dec_tlu_flush_noredir_wb;
	assign sel_hold_npc_e4 = (~sel_exu_npc_e4 &amp; ~sel_flush_npc_e4) &amp; ~sel_i0_npc_e4;
	assign npc_e4[31:1] = (((({31 {sel_exu_npc_e4}} &amp; exu_npc_e4[31:1]) | ({31 {sel_i0_npc_e4}} &amp; dec_tlu_i1_pc_e4[31:1])) | ({31 {~mpc_reset_run_req &amp; reset_delayed}} &amp; rst_vec[31:1])) | ({31 {sel_flush_npc_e4}} &amp; tlu_flush_path_wb[31:1])) | ({31 {sel_hold_npc_e4}} &amp; npc_wb[31:1]);
	rvdffe #(31) npwbc_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(((sel_i0_npc_e4 | sel_exu_npc_e4) | sel_flush_npc_e4) | reset_delayed),
		.din(npc_e4[31:1]),
		.dout(npc_wb[31:1])
	);
	wire pc0_valid_e4;
	wire pc1_valid_e4;
	assign pc0_valid_e4 = ~dec_tlu_dbg_halted &amp; dec_tlu_i0_valid_e4;
	assign pc1_valid_e4 = (((((~dec_tlu_dbg_halted &amp; dec_tlu_i0_valid_e4) &amp; dec_tlu_i1_valid_e4) &amp; ~lsu_i0_exc_dc4) &amp; ~rfpc_i0_e4) &amp; ~inst_acc_e4) &amp; ~i0_trigger_hit_e4;
	assign pc_e4[31:1] = (({31 {pc0_valid_e4 &amp; ~pc1_valid_e4}} &amp; dec_tlu_i0_pc_e4[31:1]) | ({31 {pc1_valid_e4}} &amp; dec_tlu_i1_pc_e4[31:1])) | ({31 {~pc0_valid_e4 &amp; ~pc1_valid_e4}} &amp; pc_wb[31:1]);
	rvdffe #(31) pwbc_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(pc0_valid_e4 | pc1_valid_e4),
		.din(pc_e4[31:1]),
		.dout(pc_wb[31:1])
	);
	assign wr_mepc_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h341);
	assign mepc_ns[31:1] = ((({31 {(i0_exception_valid_wb | lsu_exc_valid_wb) | mepc_trigger_hit_sel_pc_wb}} &amp; pc_wb[31:1]) | ({31 {interrupt_valid_wb}} &amp; npc_wb[31:1])) | ({31 {wr_mepc_wb &amp; ~exc_or_int_valid_wb}} &amp; dec_csr_wrdata_wb[31:1])) | ({31 {~wr_mepc_wb &amp; ~exc_or_int_valid_wb}} &amp; mepc[31:1]);
	rvdff #(31) mepc_ff(
		.rst_l(rst_l),
		.clk(e4e5_int_clk),
		.din(mepc_ns[31:1]),
		.dout(mepc[31:1])
	);
	assign wr_mcause_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h342);
	assign mcause_ns[31:0] = (((({32 {(exc_or_int_valid_wb &amp; take_nmi_wb) &amp; nmi_lsu_store_type_f}} &amp; 32&#39;hf0000000) | ({32 {(exc_or_int_valid_wb &amp; take_nmi_wb) &amp; nmi_lsu_load_type_f}} &amp; 32&#39;hf0000001)) | ({32 {exc_or_int_valid_wb &amp; ~take_nmi_wb}} &amp; {interrupt_valid_wb, 26&#39;b00000000000000000000000000, exc_cause_wb[4:0]})) | ({32 {wr_mcause_wb &amp; ~exc_or_int_valid_wb}} &amp; dec_csr_wrdata_wb[31:0])) | ({32 {~wr_mcause_wb &amp; ~exc_or_int_valid_wb}} &amp; mcause[31:0]);
	rvdff #(32) mcause_ff(
		.rst_l(rst_l),
		.clk(e4e5_int_clk),
		.din(mcause_ns[31:0]),
		.dout(mcause[31:0])
	);
	assign wr_mtval_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h343);
	assign mtval_capture_pc_wb = (exc_or_int_valid_wb &amp; ((ebreak_wb | (inst_acc_wb &amp; ~inst_acc_second_wb)) | mepc_trigger_hit_sel_pc_wb)) &amp; ~take_nmi_wb;
	assign mtval_capture_pc_plus2_wb = (exc_or_int_valid_wb &amp; (inst_acc_wb &amp; inst_acc_second_wb)) &amp; ~take_nmi_wb;
	assign mtval_capture_inst_wb = (exc_or_int_valid_wb &amp; illegal_wb) &amp; ~take_nmi_wb;
	assign mtval_capture_lsu_wb = (exc_or_int_valid_wb &amp; lsu_exc_valid_wb) &amp; ~take_nmi_wb;
	assign mtval_clear_wb = (((exc_or_int_valid_wb &amp; ~mtval_capture_pc_wb) &amp; ~mtval_capture_inst_wb) &amp; ~mtval_capture_lsu_wb) &amp; ~mepc_trigger_hit_sel_pc_wb;
	assign mtval_ns[31:0] = ((((({32 {mtval_capture_pc_wb}} &amp; {pc_wb[31:1], 1&#39;b0}) | ({32 {mtval_capture_pc_plus2_wb}} &amp; {pc_wb[31:1] + 31&#39;b0000000000000000000000000000001, 1&#39;b0})) | ({32 {mtval_capture_inst_wb}} &amp; dec_illegal_inst[31:0])) | ({32 {mtval_capture_lsu_wb}} &amp; lsu_error_pkt_addr_wb[31:0])) | ({32 {wr_mtval_wb &amp; ~interrupt_valid_wb}} &amp; dec_csr_wrdata_wb[31:0])) | ({32 {((((~take_nmi_wb &amp; ~wr_mtval_wb) &amp; ~mtval_capture_pc_wb) &amp; ~mtval_capture_inst_wb) &amp; ~mtval_clear_wb) &amp; ~mtval_capture_lsu_wb}} &amp; mtval[31:0]);
	rvdff #(32) mtval_ff(
		.rst_l(rst_l),
		.clk(e4e5_int_clk),
		.din(mtval_ns[31:0]),
		.dout(mtval[31:0])
	);
	assign wr_mcgc_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7f8);
	rvdffe #(9) mcgc_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mcgc_wb),
		.din(dec_csr_wrdata_wb[8:0]),
		.dout(mcgc[8:0])
	);
	assign dec_tlu_misc_clk_override = mcgc[8];
	assign dec_tlu_dec_clk_override = mcgc[7];
	assign dec_tlu_exu_clk_override = mcgc[6];
	assign dec_tlu_ifu_clk_override = mcgc[5];
	assign dec_tlu_lsu_clk_override = mcgc[4];
	assign dec_tlu_bus_clk_override = mcgc[3];
	assign dec_tlu_pic_clk_override = mcgc[2];
	assign dec_tlu_dccm_clk_override = mcgc[1];
	assign dec_tlu_icm_clk_override = mcgc[0];
	assign wr_mfdc_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7f9);
	rvdffe #(14) mfdc_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mfdc_wb),
		.din(mfdc_ns[13:0]),
		.dout(mfdc_int[13:0])
	);
	assign mfdc_ns[13:0] = {~dec_csr_wrdata_wb[18:16], dec_csr_wrdata_wb[10:0]};
	assign mfdc[18:0] = {~mfdc_int[13:11], 5&#39;b00000, mfdc_int[10:0]};
	assign dec_tlu_dma_qos_prty[2:0] = mfdc[18:16];
	assign dec_tlu_dual_issue_disable = mfdc[10];
	assign dec_tlu_core_ecc_disable = mfdc[8];
	assign dec_tlu_sec_alu_disable = mfdc[7];
	assign dec_tlu_sideeffect_posted_disable = mfdc[6];
	assign dec_tlu_non_blocking_disable = mfdc[5];
	assign dec_tlu_fast_div_disable = mfdc[4];
	assign dec_tlu_bpred_disable = mfdc[3];
	assign dec_tlu_wb_coalescing_disable = mfdc[2];
	assign dec_tlu_ld_miss_byp_wb_disable = mfdc[1];
	assign dec_tlu_pipelining_disable = mfdc[0];
	assign dec_tlu_wr_pause_wb = (dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7c2)) &amp; ~interrupt_valid_wb;
	assign wr_mrac_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7c0);
	wire [31:0] mrac_in;
	assign mrac_in[31:0] = {dec_csr_wrdata_wb[31], dec_csr_wrdata_wb[30] &amp; ~dec_csr_wrdata_wb[31], dec_csr_wrdata_wb[29], dec_csr_wrdata_wb[28] &amp; ~dec_csr_wrdata_wb[29], dec_csr_wrdata_wb[27], dec_csr_wrdata_wb[26] &amp; ~dec_csr_wrdata_wb[27], dec_csr_wrdata_wb[25], dec_csr_wrdata_wb[24] &amp; ~dec_csr_wrdata_wb[25], dec_csr_wrdata_wb[23], dec_csr_wrdata_wb[22] &amp; ~dec_csr_wrdata_wb[23], dec_csr_wrdata_wb[21], dec_csr_wrdata_wb[20] &amp; ~dec_csr_wrdata_wb[21], dec_csr_wrdata_wb[19], dec_csr_wrdata_wb[18] &amp; ~dec_csr_wrdata_wb[19], dec_csr_wrdata_wb[17], dec_csr_wrdata_wb[16] &amp; ~dec_csr_wrdata_wb[17], dec_csr_wrdata_wb[15], dec_csr_wrdata_wb[14] &amp; ~dec_csr_wrdata_wb[15], dec_csr_wrdata_wb[13], dec_csr_wrdata_wb[12] &amp; ~dec_csr_wrdata_wb[13], dec_csr_wrdata_wb[11], dec_csr_wrdata_wb[10] &amp; ~dec_csr_wrdata_wb[11], dec_csr_wrdata_wb[9], dec_csr_wrdata_wb[8] &amp; ~dec_csr_wrdata_wb[9], dec_csr_wrdata_wb[7], dec_csr_wrdata_wb[6] &amp; ~dec_csr_wrdata_wb[7], dec_csr_wrdata_wb[5], dec_csr_wrdata_wb[4] &amp; ~dec_csr_wrdata_wb[5], dec_csr_wrdata_wb[3], dec_csr_wrdata_wb[2] &amp; ~dec_csr_wrdata_wb[3], dec_csr_wrdata_wb[1], dec_csr_wrdata_wb[0] &amp; ~dec_csr_wrdata_wb[1]};
	rvdffe #(32) mrac_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mrac_wb),
		.din(mrac_in[31:0]),
		.dout(mrac[31:0])
	);
	assign dec_tlu_mrac_ff[31:0] = mrac[31:0];
	assign wr_mdeau_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hbc0);
	assign mdseac_locked_ns = mdseac_en | (mdseac_locked_f &amp; ~wr_mdeau_wb);
	assign mdseac_en = (lsu_imprecise_error_store_any | lsu_imprecise_error_load_any) &amp; ~mdseac_locked_f;
	rvdffe #(32) mdseac_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mdseac_en),
		.din(lsu_imprecise_error_addr_any[31:0]),
		.dout(mdseac[31:0])
	);
	wire wr_mpmc_wb;
	assign wr_mpmc_wb = (dec_csr_wrdata_wb[0] &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7c6);
	assign fw_halt_req = wr_mpmc_wb &amp; ~internal_dbg_halt_mode_f;
	wire [31:27] csr_sat;
	assign csr_sat[31:27] = (dec_csr_wrdata_wb[31:27] &gt; 5&#39;d26 ? 5&#39;d26 : dec_csr_wrdata_wb[31:27]);
	assign wr_micect_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7f0);
	assign {micect_cout_nc, micect_inc[26:0]} = micect[26:0] + {26&#39;b00000000000000000000000000, ic_perr_wb};
	assign micect_ns = (wr_micect_wb ? {csr_sat[31:27], dec_csr_wrdata_wb[26:0]} : {micect[31:27], micect_inc[26:0]});
	rvdffe #(32) micect_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_micect_wb | ic_perr_wb),
		.din(micect_ns[31:0]),
		.dout(micect[31:0])
	);
	assign mice_ce_req = |((32&#39;b1 &lt;&lt; micect[31:27]) &amp; {5&#39;b00000, micect[26:0]});
	assign wr_miccmect_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7f1);
	assign {miccmect_cout_nc, miccmect_inc[26:0]} = miccmect[26:0] + {26&#39;b00000000000000000000000000, iccm_sbecc_wb | iccm_dma_sb_error};
	assign miccmect_ns = (wr_miccmect_wb ? {csr_sat[31:27], dec_csr_wrdata_wb[26:0]} : {miccmect[31:27], miccmect_inc[26:0]});
	rvdffe #(32) miccmect_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en((wr_miccmect_wb | iccm_sbecc_wb) | iccm_dma_sb_error),
		.din(miccmect_ns[31:0]),
		.dout(miccmect[31:0])
	);
	assign miccme_ce_req = |((32&#39;b1 &lt;&lt; miccmect[31:27]) &amp; {5&#39;b00000, miccmect[26:0]});
	assign wr_mdccmect_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7f2);
	assign {mdccmect_cout_nc, mdccmect_inc[26:0]} = mdccmect[26:0] + {26&#39;b00000000000000000000000000, lsu_single_ecc_error_wb};
	assign mdccmect_ns = (wr_mdccmect_wb ? {csr_sat[31:27], dec_csr_wrdata_wb[26:0]} : {mdccmect[31:27], mdccmect_inc[26:0]});
	rvdffe #(32) mdccmect_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mdccmect_wb | lsu_single_ecc_error_wb),
		.din(mdccmect_ns[31:0]),
		.dout(mdccmect[31:0])
	);
	assign mdccme_ce_req = |((32&#39;b1 &lt;&lt; mdccmect[31:27]) &amp; {5&#39;b00000, mdccmect[26:0]});
	assign wr_meivt_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hbc8);
	rvdffe #(22) meivt_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_meivt_wb),
		.din(dec_csr_wrdata_wb[31:10]),
		.dout(meivt[31:10])
	);
	assign wr_meihap_wb = wr_meicpct_wb;
	rvdffe #(8) meihap_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_meihap_wb),
		.din(pic_claimid[7:0]),
		.dout(meihap[9:2])
	);
	assign wr_meicurpl_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hbcc);
	assign meicurpl_ns[3:0] = (wr_meicurpl_wb ? dec_csr_wrdata_wb[3:0] : meicurpl[3:0]);
	rvdff #(4) meicurpl_ff(
		.rst_l(rst_l),
		.clk(csr_wr_clk),
		.din(meicurpl_ns[3:0]),
		.dout(meicurpl[3:0])
	);
	assign dec_tlu_meicurpl[3:0] = meicurpl[3:0];
	assign wr_meicidpl_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hbcb);
	assign meicidpl_ns[3:0] = (wr_meicpct_wb ? pic_pl[3:0] : (wr_meicidpl_wb ? dec_csr_wrdata_wb[3:0] : meicidpl[3:0]));
	rvdff #(4) meicidpl_ff(
		.rst_l(rst_l),
		.clk(csr_wr_clk),
		.din(meicidpl_ns[3:0]),
		.dout(meicidpl[3:0])
	);
	assign wr_meicpct_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hbca);
	assign wr_meipt_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hbc9);
	assign meipt_ns[3:0] = (wr_meipt_wb ? dec_csr_wrdata_wb[3:0] : meipt[3:0]);
	rvdff #(4) meipt_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(meipt_ns[3:0]),
		.dout(meipt[3:0])
	);
	assign dec_tlu_meipt[3:0] = meipt[3:0];
	wire [8:6] dcsr_cause;
	assign trigger_hit_for_dscr_cause_wb = trigger_hit_dmode_wb | (trigger_hit_wb &amp; dcsr_single_step_done_f);
	assign dcsr_cause[8:6] = ((({3 {((dcsr_single_step_done_f &amp; ~ebreak_to_debug_mode_wb) &amp; ~trigger_hit_for_dscr_cause_wb) &amp; ~debug_halt_req}} &amp; 3&#39;b100) | ({3 {(debug_halt_req &amp; ~ebreak_to_debug_mode_wb) &amp; ~trigger_hit_for_dscr_cause_wb}} &amp; 3&#39;b011)) | ({3 {ebreak_to_debug_mode_wb &amp; ~trigger_hit_for_dscr_cause_wb}} &amp; 3&#39;b001)) | ({3 {trigger_hit_for_dscr_cause_wb}} &amp; 3&#39;b010);
	assign wr_dcsr_wb = (allow_dbg_halt_csr_write &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7b0);
	wire enter_debug_halt_req_le;
	wire dcsr_cause_upgradeable;
	assign dcsr_cause_upgradeable = internal_dbg_halt_mode_f &amp; (dcsr[8:6] == 3&#39;b011);
	assign enter_debug_halt_req_le = enter_debug_halt_req &amp; (~dbg_tlu_halted | dcsr_cause_upgradeable);
	assign nmi_in_debug_mode = nmi_int_detected_f &amp; internal_dbg_halt_mode_f;
	assign dcsr_ns[15:2] = (enter_debug_halt_req_le ? {dcsr[15:9], dcsr_cause[8:6], dcsr[5:2]} : (wr_dcsr_wb ? {dec_csr_wrdata_wb[15], 3&#39;b000, dec_csr_wrdata_wb[11:10], 1&#39;b0, dcsr[8:6], 2&#39;b00, nmi_in_debug_mode | dcsr[3], dec_csr_wrdata_wb[2]} : {dcsr[15:4], nmi_in_debug_mode, dcsr[2]}));
	rvdffe #(14) dcsr_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(((enter_debug_halt_req_le | wr_dcsr_wb) | internal_dbg_halt_mode) | take_nmi_wb),
		.din(dcsr_ns[15:2]),
		.dout(dcsr[15:2])
	);
	assign wr_dpc_wb = (allow_dbg_halt_csr_write &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7b1);
	assign dpc_capture_npc = (dbg_tlu_halted &amp; ~dbg_tlu_halted_f) &amp; ~request_debug_mode_done_f;
	assign dpc_capture_pc = request_debug_mode_wb;
	assign dpc_ns[31:1] = (({31 {(~dpc_capture_pc &amp; ~dpc_capture_npc) &amp; wr_dpc_wb}} &amp; dec_csr_wrdata_wb[31:1]) | ({31 {dpc_capture_pc}} &amp; pc_wb[31:1])) | ({31 {~dpc_capture_pc &amp; dpc_capture_npc}} &amp; npc_wb[31:1]);
	rvdffe #(31) dpc_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en((wr_dpc_wb | dpc_capture_pc) | dpc_capture_npc),
		.din(dpc_ns[31:1]),
		.dout(dpc[31:1])
	);
	assign dicawics_ns[18:2] = {dec_csr_wrdata_wb[24], dec_csr_wrdata_wb[21:20], dec_csr_wrdata_wb[15:2]};
	assign wr_dicawics_wb = (allow_dbg_halt_csr_write &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7c8);
	rvdffe #(17) dicawics_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_dicawics_wb),
		.din(dicawics_ns[18:2]),
		.dout(dicawics[18:2])
	);
	assign dicad0_ns[31:0] = (wr_dicad0_wb ? dec_csr_wrdata_wb[31:0] : ifu_ic_debug_rd_data[31:0]);
	assign wr_dicad0_wb = (allow_dbg_halt_csr_write &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7c9);
	rvdffe #(32) dicad0_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_dicad0_wb | ifu_ic_debug_rd_data_valid),
		.din(dicad0_ns[31:0]),
		.dout(dicad0[31:0])
	);
	assign dicad1_ns[1:0] = (wr_dicad1_wb ? dec_csr_wrdata_wb[1:0] : ifu_ic_debug_rd_data[33:32]);
	assign wr_dicad1_wb = (allow_dbg_halt_csr_write &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7ca);
	rvdffs #(2) dicad1_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wr_dicad1_wb | ifu_ic_debug_rd_data_valid),
		.din(dicad1_ns[1:0]),
		.dout(dicad1[1:0])
	);
	assign dec_tlu_ic_diag_pkt[52:19] = {dicad1[1:0], dicad0[31:0]};
	assign dec_tlu_ic_diag_pkt[18:2] = dicawics[18:2];
	wire icache_rd_valid;
	wire icache_wr_valid;
	wire icache_rd_valid_f;
	wire icache_wr_valid_f;
	assign icache_rd_valid = (((allow_dbg_halt_csr_write &amp; dec_csr_any_unq_d) &amp; dec_i0_decode_d) &amp; ~dec_csr_wen_unq_d) &amp; (dec_csr_rdaddr_d[11:0] == 12&#39;h7cb);
	assign icache_wr_valid = (allow_dbg_halt_csr_write &amp; dec_csr_wen_wb_mod) &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7cb);
	rvdff #(2) dicgo_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({icache_rd_valid, icache_wr_valid}),
		.dout({icache_rd_valid_f, icache_wr_valid_f})
	);
	assign dec_tlu_ic_diag_pkt[1] = icache_rd_valid_f;
	assign dec_tlu_ic_diag_pkt[0] = icache_wr_valid_f;
	assign wr_mtsel_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a0);
	assign mtsel_ns[1:0] = (wr_mtsel_wb ? dec_csr_wrdata_wb[1:0] : mtsel[1:0]);
	rvdff #(2) mtsel_ff(
		.rst_l(rst_l),
		.clk(csr_wr_clk),
		.din(mtsel_ns[1:0]),
		.dout(mtsel[1:0])
	);
	assign tdata_load = dec_csr_wrdata_wb[0] &amp; ~dec_csr_wrdata_wb[19];
	assign tdata_opcode = dec_csr_wrdata_wb[2] &amp; ~dec_csr_wrdata_wb[19];
	assign tdata_action = (dec_csr_wrdata_wb[27] &amp; dbg_tlu_halted_f) &amp; dec_csr_wrdata_wb[12];
	assign tdata_wrdata_wb[9:0] = {dec_csr_wrdata_wb[27] &amp; dbg_tlu_halted_f, dec_csr_wrdata_wb[20:19], tdata_action, dec_csr_wrdata_wb[11], dec_csr_wrdata_wb[7:6], tdata_opcode, dec_csr_wrdata_wb[1], tdata_load};
	assign wr_mtdata1_t0_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a1)) &amp; (mtsel[1:0] == 2&#39;b00)) &amp; (~mtdata1_t0[9] | dbg_tlu_halted_f);
	assign mtdata1_t0_ns[9:0] = (wr_mtdata1_t0_wb ? tdata_wrdata_wb[9:0] : {mtdata1_t0[9], update_hit_bit_wb[0] | mtdata1_t0[8], mtdata1_t0[7:0]});
	assign wr_mtdata1_t1_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a1)) &amp; (mtsel[1:0] == 2&#39;b01)) &amp; (~mtdata1_t1[9] | dbg_tlu_halted_f);
	assign mtdata1_t1_ns[9:0] = (wr_mtdata1_t1_wb ? tdata_wrdata_wb[9:0] : {mtdata1_t1[9], update_hit_bit_wb[1] | mtdata1_t1[8], mtdata1_t1[7:0]});
	assign wr_mtdata1_t2_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a1)) &amp; (mtsel[1:0] == 2&#39;b10)) &amp; (~mtdata1_t2[9] | dbg_tlu_halted_f);
	assign mtdata1_t2_ns[9:0] = (wr_mtdata1_t2_wb ? tdata_wrdata_wb[9:0] : {mtdata1_t2[9], update_hit_bit_wb[2] | mtdata1_t2[8], mtdata1_t2[7:0]});
	assign wr_mtdata1_t3_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a1)) &amp; (mtsel[1:0] == 2&#39;b11)) &amp; (~mtdata1_t3[9] | dbg_tlu_halted_f);
	assign mtdata1_t3_ns[9:0] = (wr_mtdata1_t3_wb ? tdata_wrdata_wb[9:0] : {mtdata1_t3[9], update_hit_bit_wb[3] | mtdata1_t3[8], mtdata1_t3[7:0]});
	rvdff #(10) mtdata1_t0_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(mtdata1_t0_ns[9:0]),
		.dout(mtdata1_t0[9:0])
	);
	rvdff #(10) mtdata1_t1_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(mtdata1_t1_ns[9:0]),
		.dout(mtdata1_t1[9:0])
	);
	rvdff #(10) mtdata1_t2_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(mtdata1_t2_ns[9:0]),
		.dout(mtdata1_t2[9:0])
	);
	rvdff #(10) mtdata1_t3_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(mtdata1_t3_ns[9:0]),
		.dout(mtdata1_t3[9:0])
	);
	assign mtdata1_tsel_out[31:0] = ((({32 {mtsel[1:0] == 2&#39;b00}} &amp; {4&#39;h2, mtdata1_t0[9], 6&#39;b011111, mtdata1_t0[8:7], 6&#39;b000000, mtdata1_t0[6:5], 3&#39;b000, mtdata1_t0[4:3], 3&#39;b000, mtdata1_t0[2:0]}) | ({32 {mtsel[1:0] == 2&#39;b01}} &amp; {4&#39;h2, mtdata1_t1[9], 6&#39;b011111, mtdata1_t1[8:7], 6&#39;b000000, mtdata1_t1[6:5], 3&#39;b000, mtdata1_t1[4:3], 3&#39;b000, mtdata1_t1[2:0]})) | ({32 {mtsel[1:0] == 2&#39;b10}} &amp; {4&#39;h2, mtdata1_t2[9], 6&#39;b011111, mtdata1_t2[8:7], 6&#39;b000000, mtdata1_t2[6:5], 3&#39;b000, mtdata1_t2[4:3], 3&#39;b000, mtdata1_t2[2:0]})) | ({32 {mtsel[1:0] == 2&#39;b11}} &amp; {4&#39;h2, mtdata1_t3[9], 6&#39;b011111, mtdata1_t3[8:7], 6&#39;b000000, mtdata1_t3[6:5], 3&#39;b000, mtdata1_t3[4:3], 3&#39;b000, mtdata1_t3[2:0]});
	assign trigger_pkt_any[37] = mtdata1_t0[7];
	assign trigger_pkt_any[36] = mtdata1_t0[4];
	assign trigger_pkt_any[35] = mtdata1_t0[1];
	assign trigger_pkt_any[34] = mtdata1_t0[0];
	assign trigger_pkt_any[33] = mtdata1_t0[2];
	assign trigger_pkt_any[32] = mtdata1_t0[3];
	assign trigger_pkt_any[75] = mtdata1_t1[7];
	assign trigger_pkt_any[74] = mtdata1_t1[4];
	assign trigger_pkt_any[73] = mtdata1_t1[1];
	assign trigger_pkt_any[72] = mtdata1_t1[0];
	assign trigger_pkt_any[71] = mtdata1_t1[2];
	assign trigger_pkt_any[70] = mtdata1_t1[3];
	assign trigger_pkt_any[113] = mtdata1_t2[7];
	assign trigger_pkt_any[112] = mtdata1_t2[4];
	assign trigger_pkt_any[111] = mtdata1_t2[1];
	assign trigger_pkt_any[110] = mtdata1_t2[0];
	assign trigger_pkt_any[109] = mtdata1_t2[2];
	assign trigger_pkt_any[108] = mtdata1_t2[3];
	assign trigger_pkt_any[151] = mtdata1_t3[7];
	assign trigger_pkt_any[150] = mtdata1_t3[4];
	assign trigger_pkt_any[149] = mtdata1_t3[1];
	assign trigger_pkt_any[148] = mtdata1_t3[0];
	assign trigger_pkt_any[147] = mtdata1_t3[2];
	assign trigger_pkt_any[146] = mtdata1_t3[3];
	assign wr_mtdata2_t0_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a2)) &amp; (mtsel[1:0] == 2&#39;b00)) &amp; (~mtdata1_t0[9] | dbg_tlu_halted_f);
	assign wr_mtdata2_t1_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a2)) &amp; (mtsel[1:0] == 2&#39;b01)) &amp; (~mtdata1_t1[9] | dbg_tlu_halted_f);
	assign wr_mtdata2_t2_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a2)) &amp; (mtsel[1:0] == 2&#39;b10)) &amp; (~mtdata1_t2[9] | dbg_tlu_halted_f);
	assign wr_mtdata2_t3_wb = ((dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7a2)) &amp; (mtsel[1:0] == 2&#39;b11)) &amp; (~mtdata1_t3[9] | dbg_tlu_halted_f);
	rvdffe #(32) mtdata2_t0_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mtdata2_t0_wb),
		.din(dec_csr_wrdata_wb[31:0]),
		.dout(mtdata2_t0[31:0])
	);
	rvdffe #(32) mtdata2_t1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mtdata2_t1_wb),
		.din(dec_csr_wrdata_wb[31:0]),
		.dout(mtdata2_t1[31:0])
	);
	rvdffe #(32) mtdata2_t2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mtdata2_t2_wb),
		.din(dec_csr_wrdata_wb[31:0]),
		.dout(mtdata2_t2[31:0])
	);
	rvdffe #(32) mtdata2_t3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(wr_mtdata2_t3_wb),
		.din(dec_csr_wrdata_wb[31:0]),
		.dout(mtdata2_t3[31:0])
	);
	assign mtdata2_tsel_out[31:0] = ((({32 {mtsel[1:0] == 2&#39;b00}} &amp; mtdata2_t0[31:0]) | ({32 {mtsel[1:0] == 2&#39;b01}} &amp; mtdata2_t1[31:0])) | ({32 {mtsel[1:0] == 2&#39;b10}} &amp; mtdata2_t2[31:0])) | ({32 {mtsel[1:0] == 2&#39;b11}} &amp; mtdata2_t3[31:0]);
	assign trigger_pkt_any[31-:32] = mtdata2_t0[31:0];
	assign trigger_pkt_any[69-:32] = mtdata2_t1[31:0];
	assign trigger_pkt_any[107-:32] = mtdata2_t2[31:0];
	assign trigger_pkt_any[145-:32] = mtdata2_t3[31:0];
	wire [7:0] mhpmc_inc_e4;
	wire [7:0] mhpmc_inc_wb;
	wire [23:0] mhpme_vec;
	wire mhpmc3_wr_en0;
	wire mhpmc3_wr_en1;
	wire mhpmc3_wr_en;
	wire mhpmc4_wr_en0;
	wire mhpmc4_wr_en1;
	wire mhpmc4_wr_en;
	wire mhpmc5_wr_en0;
	wire mhpmc5_wr_en1;
	wire mhpmc5_wr_en;
	wire mhpmc6_wr_en0;
	wire mhpmc6_wr_en1;
	wire mhpmc6_wr_en;
	wire mhpmc3h_wr_en0;
	wire mhpmc3h_wr_en;
	wire mhpmc4h_wr_en0;
	wire mhpmc4h_wr_en;
	wire mhpmc5h_wr_en0;
	wire mhpmc5h_wr_en;
	wire mhpmc6h_wr_en0;
	wire mhpmc6h_wr_en;
	wire [63:0] mhpmc3_incr;
	wire [63:0] mhpmc4_incr;
	wire [63:0] mhpmc5_incr;
	wire [63:0] mhpmc6_incr;
	assign mhpme_vec[5-:6] = mhpme3[5:0];
	assign mhpme_vec[11-:6] = mhpme4[5:0];
	assign mhpme_vec[17-:6] = mhpme5[5:0];
	assign mhpme_vec[23-:6] = mhpme6[5:0];
	wire [3:0] pmu_i0_itype_qual;
	wire [3:0] pmu_i1_itype_qual;
	assign pmu_i0_itype_qual[3:0] = dec_tlu_packet_e4[11:8] &amp; {4 {tlu_i0_commit_cmt}};
	assign pmu_i1_itype_qual[3:0] = dec_tlu_packet_e4[7:4] &amp; {4 {tlu_i1_commit_cmt}};
	generate
		genvar i;
		for (i = 0; i &lt; 4; i = i + 1) assign mhpmc_inc_e4[(i * 2) + 1-:2] = {2 {mgpmc}} &amp; (((((((((((((((((((((((((((((((((((((((((((((((((((({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d1}} &amp; 2&#39;b01) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d2}} &amp; {1&#39;b0, ifu_pmu_ic_hit})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d3}} &amp; {1&#39;b0, ifu_pmu_ic_miss})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d4}} &amp; {tlu_i1_commit_cmt, tlu_i0_commit_cmt &amp; ~illegal_e4})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d5}} &amp; {tlu_i1_commit_cmt &amp; ~exu_pmu_i1_pc4, (tlu_i0_commit_cmt &amp; ~exu_pmu_i0_pc4) &amp; ~illegal_e4})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d6}} &amp; {tlu_i1_commit_cmt &amp; exu_pmu_i1_pc4, (tlu_i0_commit_cmt &amp; exu_pmu_i0_pc4) &amp; ~illegal_e4})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d7}} &amp; ifu_pmu_instr_aligned[1:0])) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d8}} &amp; dec_pmu_instr_decoded[1:0])) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d29}} &amp; {1&#39;b0, ifu_pmu_align_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d30}} &amp; {1&#39;b0, dec_pmu_decode_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d9}} &amp; {pmu_i1_itype_qual[3:0] == MUL, pmu_i0_itype_qual[3:0] == MUL})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d10}} &amp; {1&#39;b0, dec_tlu_packet_e4[1] &amp; tlu_i0_commit_cmt})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d11}} &amp; {pmu_i1_itype_qual[3:0] == LOAD, pmu_i0_itype_qual[3:0] == LOAD})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d12}} &amp; {pmu_i1_itype_qual[3:0] == STORE, pmu_i0_itype_qual[3:0] == STORE})) | (({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d13}} &amp; {pmu_i1_itype_qual[3:0] == LOAD, pmu_i0_itype_qual[3:0] == LOAD}) &amp; {2 {dec_tlu_packet_e4[0]}})) | (({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d14}} &amp; {pmu_i1_itype_qual[3:0] == STORE, pmu_i0_itype_qual[3:0] == STORE}) &amp; {2 {dec_tlu_packet_e4[0]}})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d15}} &amp; {pmu_i1_itype_qual[3:0] == ALU, pmu_i0_itype_qual[3:0] == ALU})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d16}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == CSRREAD})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d18}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == CSRWRITE})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d17}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == CSRRW})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d19}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == EBREAK})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d20}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == ECALL})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d21}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == FENCE})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d22}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == FENCEI})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d23}} &amp; {1&#39;b0, pmu_i0_itype_qual[3:0] == MRET})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d24}} &amp; {(pmu_i1_itype_qual[3:0] == CONDBR) | (pmu_i1_itype_qual[3:0] == JAL), (pmu_i0_itype_qual[3:0] == CONDBR) | (pmu_i0_itype_qual[3:0] == JAL)})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d25}} &amp; {exu_pmu_i1_br_misp &amp; tlu_i1_commit_cmt, exu_pmu_i0_br_misp &amp; tlu_i0_commit_cmt})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d26}} &amp; {exu_pmu_i1_br_ataken &amp; tlu_i1_commit_cmt, exu_pmu_i0_br_ataken &amp; tlu_i0_commit_cmt})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d27}} &amp; {dec_tlu_packet_e4[2] &amp; tlu_i1_commit_cmt, dec_tlu_packet_e4[3] &amp; tlu_i0_commit_cmt})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d28}} &amp; {1&#39;b0, ifu_pmu_fetch_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d29}} &amp; {1&#39;b0, ifu_pmu_align_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d30}} &amp; {1&#39;b0, dec_pmu_decode_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d31}} &amp; {1&#39;b0, dec_pmu_postsync_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d32}} &amp; {1&#39;b0, dec_pmu_presync_stall})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d33}} &amp; {1&#39;b0, lsu_freeze_dc3})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d34}} &amp; {1&#39;b0, lsu_store_stall_any})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d35}} &amp; {1&#39;b0, dma_dccm_stall_any})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d36}} &amp; {1&#39;b0, dma_iccm_stall_any})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d37}} &amp; {1&#39;b0, (i0_exception_valid_e4 | trigger_hit_e4) | lsu_exc_valid_e4})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d38}} &amp; {1&#39;b0, take_timer_int})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d39}} &amp; {1&#39;b0, take_ext_int})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d40}} &amp; {1&#39;b0, tlu_flush_lower_e4})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d41}} &amp; {(dec_tlu_br1_error_e4 | dec_tlu_br1_start_error_e4) &amp; rfpc_i1_e4, (dec_tlu_br0_error_e4 | dec_tlu_br0_start_error_e4) &amp; rfpc_i0_e4})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d42}} &amp; {1&#39;b0, ifu_pmu_bus_trxn})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d43}} &amp; {1&#39;b0, lsu_pmu_bus_trxn})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d44}} &amp; {1&#39;b0, lsu_pmu_bus_misaligned})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d45}} &amp; {1&#39;b0, ifu_pmu_bus_error})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d46}} &amp; {1&#39;b0, lsu_pmu_bus_error})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d47}} &amp; {1&#39;b0, ifu_pmu_bus_busy})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d48}} &amp; {1&#39;b0, lsu_pmu_bus_busy})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d49}} &amp; {1&#39;b0, ~mstatus[0]})) | ({2 {mhpme_vec[(i * 6) + 5-:6] == 6&#39;d50}} &amp; {1&#39;b0, ~mstatus[0] &amp; |(mip[3:0] &amp; mie[3:0])}));
	endgenerate
	rvdff #(2) pmu0inc_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mhpmc_inc_e4[1-:2]),
		.dout(mhpmc_inc_wb[1-:2])
	);
	rvdff #(2) pmu1inc_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mhpmc_inc_e4[3-:2]),
		.dout(mhpmc_inc_wb[3-:2])
	);
	rvdff #(2) pmu2inc_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mhpmc_inc_e4[5-:2]),
		.dout(mhpmc_inc_wb[5-:2])
	);
	rvdff #(2) pmu3inc_ff(
		.rst_l(rst_l),
		.clk(free_clk),
		.din(mhpmc_inc_e4[7-:2]),
		.dout(mhpmc_inc_wb[7-:2])
	);
	assign perfcnt_halted = (dec_tlu_dbg_halted &amp; dcsr[10]) | dec_tlu_pmu_fw_halted;
	assign dec_tlu_perfcnt0[1:0] = mhpmc_inc_wb[1-:2] &amp; ~{2 {perfcnt_halted}};
	assign dec_tlu_perfcnt1[1:0] = mhpmc_inc_wb[3-:2] &amp; ~{2 {perfcnt_halted}};
	assign dec_tlu_perfcnt2[1:0] = mhpmc_inc_wb[5-:2] &amp; ~{2 {perfcnt_halted}};
	assign dec_tlu_perfcnt3[1:0] = mhpmc_inc_wb[7-:2] &amp; ~{2 {perfcnt_halted}};
	assign mhpmc3_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb03);
	assign mhpmc3_wr_en1 = ~perfcnt_halted &amp; |mhpmc_inc_wb[1-:2];
	assign mhpmc3_wr_en = mhpmc3_wr_en0 | mhpmc3_wr_en1;
	assign mhpmc3_incr[63:0] = ({mhpmc3h[31:0], mhpmc3[31:0]} + {63&#39;b0, mhpmc_inc_wb[1]}) + {63&#39;b0, mhpmc_inc_wb[0]};
	assign mhpmc3_ns[31:0] = (mhpmc3_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc3_incr[31:0]);
	rvdffe #(32) mhpmc3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc3_wr_en),
		.din(mhpmc3_ns[31:0]),
		.dout(mhpmc3[31:0])
	);
	assign mhpmc3h_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb83);
	assign mhpmc3h_wr_en = mhpmc3h_wr_en0 | mhpmc3_wr_en1;
	assign mhpmc3h_ns[31:0] = (mhpmc3h_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc3_incr[63:32]);
	rvdffe #(32) mhpmc3h_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc3h_wr_en),
		.din(mhpmc3h_ns[31:0]),
		.dout(mhpmc3h[31:0])
	);
	assign mhpmc4_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb04);
	assign mhpmc4_wr_en1 = ~perfcnt_halted &amp; |mhpmc_inc_wb[3-:2];
	assign mhpmc4_wr_en = mhpmc4_wr_en0 | mhpmc4_wr_en1;
	assign mhpmc4_incr[63:0] = ({mhpmc4h[31:0], mhpmc4[31:0]} + {63&#39;b0, mhpmc_inc_wb[3]}) + {63&#39;b0, mhpmc_inc_wb[2]};
	assign mhpmc4_ns[31:0] = (mhpmc4_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc4_incr[31:0]);
	rvdffe #(32) mhpmc4_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc4_wr_en),
		.din(mhpmc4_ns[31:0]),
		.dout(mhpmc4[31:0])
	);
	assign mhpmc4h_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb84);
	assign mhpmc4h_wr_en = mhpmc4h_wr_en0 | mhpmc4_wr_en1;
	assign mhpmc4h_ns[31:0] = (mhpmc4h_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc4_incr[63:32]);
	rvdffe #(32) mhpmc4h_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc4h_wr_en),
		.din(mhpmc4h_ns[31:0]),
		.dout(mhpmc4h[31:0])
	);
	assign mhpmc5_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb05);
	assign mhpmc5_wr_en1 = ~perfcnt_halted &amp; |mhpmc_inc_wb[5-:2];
	assign mhpmc5_wr_en = mhpmc5_wr_en0 | mhpmc5_wr_en1;
	assign mhpmc5_incr[63:0] = ({mhpmc5h[31:0], mhpmc5[31:0]} + {63&#39;b0, mhpmc_inc_wb[5]}) + {63&#39;b0, mhpmc_inc_wb[4]};
	assign mhpmc5_ns[31:0] = (mhpmc5_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc5_incr[31:0]);
	rvdffe #(32) mhpmc5_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc5_wr_en),
		.din(mhpmc5_ns[31:0]),
		.dout(mhpmc5[31:0])
	);
	assign mhpmc5h_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb85);
	assign mhpmc5h_wr_en = mhpmc5h_wr_en0 | mhpmc5_wr_en1;
	assign mhpmc5h_ns[31:0] = (mhpmc5h_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc5_incr[63:32]);
	rvdffe #(32) mhpmc5h_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc5h_wr_en),
		.din(mhpmc5h_ns[31:0]),
		.dout(mhpmc5h[31:0])
	);
	assign mhpmc6_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb06);
	assign mhpmc6_wr_en1 = ~perfcnt_halted &amp; |mhpmc_inc_wb[7-:2];
	assign mhpmc6_wr_en = mhpmc6_wr_en0 | mhpmc6_wr_en1;
	assign mhpmc6_incr[63:0] = ({mhpmc6h[31:0], mhpmc6[31:0]} + {63&#39;b0, mhpmc_inc_wb[7]}) + {63&#39;b0, mhpmc_inc_wb[6]};
	assign mhpmc6_ns[31:0] = (mhpmc6_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc6_incr[31:0]);
	rvdffe #(32) mhpmc6_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc6_wr_en),
		.din(mhpmc6_ns[31:0]),
		.dout(mhpmc6[31:0])
	);
	assign mhpmc6h_wr_en0 = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;hb86);
	assign mhpmc6h_wr_en = mhpmc6h_wr_en0 | mhpmc6_wr_en1;
	assign mhpmc6h_ns[31:0] = (mhpmc6h_wr_en0 ? dec_csr_wrdata_wb[31:0] : mhpmc6_incr[63:32]);
	rvdffe #(32) mhpmc6h_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(mhpmc6h_wr_en),
		.din(mhpmc6h_ns[31:0]),
		.dout(mhpmc6h[31:0])
	);
	wire [5:0] event_saturate_wb;
	assign event_saturate_wb[5:0] = ((dec_csr_wrdata_wb[5:0] &gt; 6&#39;d50) | |dec_csr_wrdata_wb[31:6] ? 6&#39;d50 : dec_csr_wrdata_wb[5:0]);
	assign wr_mhpme3_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h323);
	rvdffs #(6) mhpme3_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wr_mhpme3_wb),
		.din(event_saturate_wb[5:0]),
		.dout(mhpme3[5:0])
	);
	assign wr_mhpme4_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h324);
	rvdffs #(6) mhpme4_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wr_mhpme4_wb),
		.din(event_saturate_wb[5:0]),
		.dout(mhpme4[5:0])
	);
	assign wr_mhpme5_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h325);
	rvdffs #(6) mhpme5_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wr_mhpme5_wb),
		.din(event_saturate_wb[5:0]),
		.dout(mhpme5[5:0])
	);
	assign wr_mhpme6_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h326);
	rvdffs #(6) mhpme6_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wr_mhpme6_wb),
		.din(event_saturate_wb[5:0]),
		.dout(mhpme6[5:0])
	);
	assign wr_mgpmc_wb = dec_csr_wen_wb_mod &amp; (dec_csr_wraddr_wb[11:0] == 12&#39;h7d0);
	rvdffs #(1) mgpmc_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(wr_mgpmc_wb),
		.din(~dec_csr_wrdata_wb[0]),
		.dout(mgpmc_b)
	);
	assign mgpmc = ~mgpmc_b;
	wire usoc_tclk;
	rvoclkhdr usoctrace_cgc(
		.en(((((((i0_valid_wb | exc_or_int_valid_wb) | interrupt_valid_wb) | dec_tlu_i0_valid_wb1) | dec_tlu_i0_exc_valid_wb1) | dec_tlu_i1_exc_valid_wb1) | dec_tlu_int_valid_wb1) | clk_override),
		.l1clk(usoc_tclk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvdff #(10) traceff(
		.rst_l(rst_l),
		.clk(usoc_tclk),
		.din({i0_valid_wb, i1_valid_wb, (i0_exception_valid_wb | lsu_i0_exc_wb) | (i0_trigger_hit_wb &amp; ~trigger_hit_dmode_wb), (~((i0_exception_valid_wb | lsu_i0_exc_wb) | i0_trigger_hit_wb) &amp; exc_or_int_valid_wb) &amp; ~interrupt_valid_wb, exc_cause_wb[4:0], interrupt_valid_wb}),
		.dout({dec_tlu_i0_valid_wb1, dec_tlu_i1_valid_wb1, dec_tlu_i0_exc_valid_wb1, dec_tlu_i1_exc_valid_wb1, dec_tlu_exc_cause_wb1[4:0], dec_tlu_int_valid_wb1})
	);
	assign dec_tlu_mtval_wb1 = mtval[31:0];
	wire csr_misa;
	wire csr_mvendorid;
	wire csr_marchid;
	wire csr_mimpid;
	wire csr_mhartid;
	wire csr_mstatus;
	wire csr_mtvec;
	wire csr_mip;
	wire csr_mie;
	wire csr_mcyclel;
	wire csr_mcycleh;
	wire csr_minstretl;
	wire csr_minstreth;
	wire csr_mscratch;
	wire csr_mepc;
	wire csr_mcause;
	wire csr_mtval;
	wire csr_mrac;
	wire csr_dmst;
	wire csr_mdseac;
	wire csr_meihap;
	wire csr_meivt;
	wire csr_meipt;
	wire csr_meicurpl;
	wire csr_meicidpl;
	wire csr_dcsr;
	wire csr_mpmc;
	wire csr_mcgc;
	wire csr_mcpc;
	wire csr_mfdc;
	wire csr_dpc;
	wire csr_mtsel;
	wire csr_mtdata1;
	wire csr_mtdata2;
	wire csr_mhpmc3;
	wire csr_mhpmc4;
	wire csr_mhpmc5;
	wire csr_mhpmc6;
	wire csr_mhpmc3h;
	wire csr_mhpmc4h;
	wire csr_mhpmc5h;
	wire csr_mhpmc6h;
	wire csr_mhpme3;
	wire csr_mhpme4;
	wire csr_mhpme5;
	wire csr_mhpme6;
	wire csr_mgpmc;
	wire csr_micect;
	wire csr_miccmect;
	wire csr_mdccmect;
	wire csr_dicawics;
	wire csr_dicad0;
	wire csr_dicad1;
	wire csr_dicago;
	wire presync;
	wire postsync;
	assign csr_misa = (((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mvendorid = ((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_marchid = ((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mimpid = ((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mhartid = (dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[2];
	assign csr_mstatus = (((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mtvec = ((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mip = (!dec_csr_rdaddr_d[7] &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[2];
	assign csr_mie = (((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mcyclel = ((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1];
	assign csr_mcycleh = (((((dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1];
	assign csr_minstretl = (((((!dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_minstreth = (((((!dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mscratch = (((!dec_csr_rdaddr_d[7] &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mepc = ((!dec_csr_rdaddr_d[7] &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mcause = ((!dec_csr_rdaddr_d[7] &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mtval = ((dec_csr_rdaddr_d[6] &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mrac = (((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1];
	assign csr_dmst = ((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1];
	assign csr_mdseac = ((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3];
	assign csr_meihap = (dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[3];
	assign csr_meivt = ((((!dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_meipt = ((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_meicurpl = (dec_csr_rdaddr_d[6] &amp; dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2];
	assign csr_meicidpl = ((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_dcsr = (((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mpmc = (dec_csr_rdaddr_d[6] &amp; dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1];
	assign csr_mcgc = ((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mcpc = ((((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1];
	assign csr_mfdc = ((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[0];
	assign csr_dpc = (((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mtsel = (((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mtdata1 = ((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mtdata2 = ((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[1];
	assign csr_mhpmc3 = ((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mhpmc4 = (((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mhpmc5 = ((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mhpmc6 = (((((!dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mhpmc3h = ((((dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mhpmc4h = (((((dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mhpmc5h = ((((dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mhpmc6h = (((((dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mhpme3 = (((!dec_csr_rdaddr_d[7] &amp; dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2];
	assign csr_mhpme4 = ((((dec_csr_rdaddr_d[5] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mhpme5 = ((((dec_csr_rdaddr_d[5] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mhpme6 = ((((dec_csr_rdaddr_d[5] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_mgpmc = (dec_csr_rdaddr_d[6] &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4];
	assign csr_micect = (((dec_csr_rdaddr_d[6] &amp; dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_miccmect = ((dec_csr_rdaddr_d[6] &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[0];
	assign csr_mdccmect = (dec_csr_rdaddr_d[6] &amp; dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[1];
	assign csr_dicawics = (((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_dicad0 = (((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign csr_dicad1 = ((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0];
	assign csr_dicago = ((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0];
	assign presync = (((((((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[0]) | ((dec_csr_rdaddr_d[6] &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4])) | (((((!dec_csr_rdaddr_d[6] &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1])) | ((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1])) | ((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0])) | (((((dec_csr_rdaddr_d[7] &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1]);
	assign postsync = ((((((((dec_csr_rdaddr_d[10] &amp; dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[0]) | ((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[0])) | (((!dec_csr_rdaddr_d[7] &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0])) | (((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[0])) | ((((dec_csr_rdaddr_d[10] &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1])) | ((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1])) | (((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[0]);
	wire legal_csr;
	assign legal_csr = (((((((((((((((((((((((((((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0]) | (((((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1])) | ((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[0])) | (((((((((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0])) | (((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1])) | ((((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[0])) | (((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1])) | (((((((((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[1])) | (((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[2])) | (((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2])) | ((((((((((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0])) | (((((((((dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; dec_csr_rdaddr_d[0])) | ((((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2])) | (((((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0])) | ((((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[1]) &amp; dec_csr_rdaddr_d[0])) | (((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[0])) | ((((((((((!dec_csr_rdaddr_d[11] &amp; dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2]) &amp; !dec_csr_rdaddr_d[0])) | ((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[2])) | (((((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[2])) | (((((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[5]) &amp; !dec_csr_rdaddr_d[4]) &amp; !dec_csr_rdaddr_d[3]) &amp; !dec_csr_rdaddr_d[1]) &amp; !dec_csr_rdaddr_d[0])) | ((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[1])) | (((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[3])) | (((((((!dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[7]) &amp; !dec_csr_rdaddr_d[6]) &amp; dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4])) | ((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[3])) | ((((((dec_csr_rdaddr_d[11] &amp; !dec_csr_rdaddr_d[10]) &amp; dec_csr_rdaddr_d[9]) &amp; dec_csr_rdaddr_d[8]) &amp; !dec_csr_rdaddr_d[6]) &amp; !dec_csr_rdaddr_d[5]) &amp; dec_csr_rdaddr_d[4]);
	assign dec_tlu_presync_d = (presync &amp; dec_csr_any_unq_d) &amp; ~dec_csr_wen_unq_d;
	assign dec_tlu_postsync_d = postsync &amp; dec_csr_any_unq_d;
	assign valid_csr = legal_csr &amp; (~((((((csr_dcsr | csr_dpc) | csr_dmst) | csr_dicawics) | csr_dicad0) | csr_dicad1) | csr_dicago) | dbg_tlu_halted_f);
	assign dec_csr_legal_d = (dec_csr_any_unq_d &amp; valid_csr) &amp; ~(dec_csr_wen_unq_d &amp; (((((csr_mvendorid | csr_marchid) | csr_mimpid) | csr_mhartid) | csr_mdseac) | csr_meihap));
	assign dec_csr_rddata_d[31:0] = (((((((((((((((((((((((((((((((((((((((((((((((({32 {csr_misa}} &amp; 32&#39;h40001104) | ({32 {csr_mvendorid}} &amp; 32&#39;h45)) | ({32 {csr_marchid}} &amp; 32&#39;hb)) | ({32 {csr_mimpid}} &amp; 32&#39;h1)) | ({32 {csr_mstatus}} &amp; {19&#39;b0000000000000000000, 2&#39;b11, 3&#39;b000, mstatus[1], 3&#39;b000, mstatus[0], 3&#39;b000})) | ({32 {csr_mtvec}} &amp; {mtvec[30:1], 1&#39;b0, mtvec[0]})) | ({32 {csr_mip}} &amp; {1&#39;b0, mip[3], 18&#39;b000000000000000000, mip[2], 3&#39;b000, mip[1], 3&#39;b000, mip[0], 3&#39;b000})) | ({32 {csr_mie}} &amp; {1&#39;b0, mie[3], 18&#39;b000000000000000000, mie[2], 3&#39;b000, mie[1], 3&#39;b000, mie[0], 3&#39;b000})) | ({32 {csr_mcyclel}} &amp; mcyclel[31:0])) | ({32 {csr_mcycleh}} &amp; mcycleh_inc[31:0])) | ({32 {csr_minstretl}} &amp; minstretl_read[31:0])) | ({32 {csr_minstreth}} &amp; minstreth_read[31:0])) | ({32 {csr_mscratch}} &amp; mscratch[31:0])) | ({32 {csr_mepc}} &amp; {mepc[31:1], 1&#39;b0})) | ({32 {csr_mcause}} &amp; mcause[31:0])) | ({32 {csr_mtval}} &amp; mtval[31:0])) | ({32 {csr_mrac}} &amp; mrac[31:0])) | ({32 {csr_mdseac}} &amp; mdseac[31:0])) | ({32 {csr_meivt}} &amp; {meivt[31:10], 10&#39;b0000000000})) | ({32 {csr_meihap}} &amp; {meivt[31:10], meihap[9:2], 2&#39;b00})) | ({32 {csr_meicurpl}} &amp; {28&#39;b0000000000000000000000000000, meicurpl[3:0]})) | ({32 {csr_meicidpl}} &amp; {28&#39;b0000000000000000000000000000, meicidpl[3:0]})) | ({32 {csr_meipt}} &amp; {28&#39;b0000000000000000000000000000, meipt[3:0]})) | ({32 {csr_mcgc}} &amp; {23&#39;b00000000000000000000000, mcgc[8:0]})) | ({32 {csr_mfdc}} &amp; {13&#39;b0000000000000, mfdc[18:0]})) | ({32 {csr_dcsr}} &amp; {16&#39;h4000, dcsr[15:2], 2&#39;b11})) | ({32 {csr_dpc}} &amp; {dpc[31:1], 1&#39;b0})) | ({32 {csr_dicad0}} &amp; dicad0[31:0])) | ({32 {csr_dicad1}} &amp; {30&#39;b000000000000000000000000000000, dicad1[1:0]})) | ({32 {csr_dicawics}} &amp; {7&#39;b0000000, dicawics[18], 2&#39;b00, dicawics[17:16], 4&#39;b0000, dicawics[15:2], 2&#39;b00})) | ({32 {csr_mtsel}} &amp; {30&#39;b000000000000000000000000000000, mtsel[1:0]})) | ({32 {csr_mtdata1}} &amp; mtdata1_tsel_out[31:0])) | ({32 {csr_mtdata2}} &amp; mtdata2_tsel_out[31:0])) | ({32 {csr_micect}} &amp; micect[31:0])) | ({32 {csr_miccmect}} &amp; miccmect[31:0])) | ({32 {csr_mdccmect}} &amp; mdccmect[31:0])) | ({32 {csr_mhpmc3}} &amp; mhpmc3[31:0])) | ({32 {csr_mhpmc4}} &amp; mhpmc4[31:0])) | ({32 {csr_mhpmc5}} &amp; mhpmc5[31:0])) | ({32 {csr_mhpmc6}} &amp; mhpmc6[31:0])) | ({32 {csr_mhpmc3h}} &amp; mhpmc3h[31:0])) | ({32 {csr_mhpmc4h}} &amp; mhpmc4h[31:0])) | ({32 {csr_mhpmc5h}} &amp; mhpmc5h[31:0])) | ({32 {csr_mhpmc6h}} &amp; mhpmc6h[31:0])) | ({32 {csr_mhpme3}} &amp; {26&#39;b00000000000000000000000000, mhpme3[5:0]})) | ({32 {csr_mhpme4}} &amp; {26&#39;b00000000000000000000000000, mhpme4[5:0]})) | ({32 {csr_mhpme5}} &amp; {26&#39;b00000000000000000000000000, mhpme5[5:0]})) | ({32 {csr_mhpme6}} &amp; {26&#39;b00000000000000000000000000, mhpme6[5:0]})) | ({32 {csr_mgpmc}} &amp; {31&#39;b0000000000000000000000000000000, mgpmc});
endmodule
module dec_trigger (
	clk,
	rst_l,
	trigger_pkt_any,
	dec_i0_pc_d,
	dec_i1_pc_d,
	dec_i0_trigger_match_d,
	dec_i1_trigger_match_d
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire [151:0] trigger_pkt_any;
	input wire [31:1] dec_i0_pc_d;
	input wire [31:1] dec_i1_pc_d;
	output wire [3:0] dec_i0_trigger_match_d;
	output wire [3:0] dec_i1_trigger_match_d;
	wire [127:0] dec_i0_match_data;
	wire [3:0] dec_i0_trigger_data_match;
	wire [127:0] dec_i1_match_data;
	wire [3:0] dec_i1_trigger_data_match;
	generate
		genvar i;
		for (i = 0; i &lt; 4; i = i + 1) begin
			assign dec_i0_match_data[(i * 32) + 31-:32] = {32 {~trigger_pkt_any[(i * 38) + 37] &amp; trigger_pkt_any[(i * 38) + 33]}} &amp; {dec_i0_pc_d[31:1], trigger_pkt_any[i * 38]};
			assign dec_i1_match_data[(i * 32) + 31-:32] = {32 {~trigger_pkt_any[(i * 38) + 37] &amp; trigger_pkt_any[(i * 38) + 33]}} &amp; {dec_i1_pc_d[31:1], trigger_pkt_any[i * 38]};
			rvmaskandmatch trigger_i0_match(
				.mask(trigger_pkt_any[(i * 38) + 31-:32]),
				.data(dec_i0_match_data[(i * 32) + 31-:32]),
				.masken(trigger_pkt_any[(i * 38) + 36]),
				.match(dec_i0_trigger_data_match[i])
			);
			rvmaskandmatch trigger_i1_match(
				.mask(trigger_pkt_any[(i * 38) + 31-:32]),
				.data(dec_i1_match_data[(i * 32) + 31-:32]),
				.masken(trigger_pkt_any[(i * 38) + 36]),
				.match(dec_i1_trigger_data_match[i])
			);
			assign dec_i0_trigger_match_d[i] = (trigger_pkt_any[(i * 38) + 33] &amp; trigger_pkt_any[(i * 38) + 32]) &amp; dec_i0_trigger_data_match[i];
			assign dec_i1_trigger_match_d[i] = (trigger_pkt_any[(i * 38) + 33] &amp; trigger_pkt_any[(i * 38) + 32]) &amp; dec_i1_trigger_data_match[i];
		end
	endgenerate
endmodule
module dec (
	clk,
	free_clk,
	active_clk,
	dec_pause_state_cg,
	rst_l,
	rst_vec,
	nmi_int,
	nmi_vec,
	i_cpu_halt_req,
	i_cpu_run_req,
	o_cpu_halt_status,
	o_cpu_halt_ack,
	o_cpu_run_ack,
	o_debug_mode_status,
	mpc_debug_halt_req,
	mpc_debug_run_req,
	mpc_reset_run_req,
	mpc_debug_halt_ack,
	mpc_debug_run_ack,
	debug_brkpt_status,
	dec_ib0_valid_eff_d,
	dec_ib1_valid_eff_d,
	exu_pmu_i0_br_misp,
	exu_pmu_i0_br_ataken,
	exu_pmu_i0_pc4,
	exu_pmu_i1_br_misp,
	exu_pmu_i1_br_ataken,
	exu_pmu_i1_pc4,
	lsu_nonblock_load_valid_dc3,
	lsu_nonblock_load_tag_dc3,
	lsu_nonblock_load_inv_dc5,
	lsu_nonblock_load_inv_tag_dc5,
	lsu_nonblock_load_data_valid,
	lsu_nonblock_load_data_error,
	lsu_nonblock_load_data_tag,
	lsu_nonblock_load_data,
	lsu_pmu_bus_trxn,
	lsu_pmu_bus_misaligned,
	lsu_pmu_bus_error,
	lsu_pmu_bus_busy,
	lsu_pmu_misaligned_dc3,
	ifu_pmu_instr_aligned,
	ifu_pmu_align_stall,
	ifu_pmu_fetch_stall,
	ifu_pmu_ic_miss,
	ifu_pmu_ic_hit,
	ifu_pmu_bus_error,
	ifu_pmu_bus_busy,
	ifu_pmu_bus_trxn,
	lsu_trigger_match_dc3,
	dbg_cmd_valid,
	dbg_cmd_size,
	dbg_cmd_write,
	dbg_cmd_type,
	dbg_cmd_addr,
	dbg_cmd_wrdata,
	ifu_i0_icaf,
	ifu_i1_icaf,
	ifu_i0_icaf_f1,
	ifu_i1_icaf_f1,
	ifu_i0_perr,
	ifu_i1_perr,
	ifu_i0_sbecc,
	ifu_i1_sbecc,
	ifu_i0_dbecc,
	ifu_i1_dbecc,
	lsu_freeze_dc3,
	lsu_idle_any,
	lsu_halt_idle_any,
	i0_brp,
	i1_brp,
	lsu_error_pkt_dc3,
	lsu_imprecise_error_load_any,
	lsu_imprecise_error_store_any,
	lsu_imprecise_error_addr_any,
	lsu_freeze_external_ints_dc3,
	exu_i0_flush_lower_e4,
	exu_i1_flush_lower_e4,
	exu_i0_flush_path_e4,
	exu_i1_flush_path_e4,
	ifu_illegal_inst,
	exu_div_stall,
	exu_div_result,
	exu_div_finish,
	exu_mul_result_e3,
	exu_csr_rs1_e1,
	lsu_result_dc3,
	lsu_result_corr_dc4,
	lsu_load_stall_any,
	lsu_store_stall_any,
	dma_dccm_stall_any,
	dma_iccm_stall_any,
	iccm_dma_sb_error,
	exu_i0_flush_final,
	exu_i1_flush_final,
	exu_npc_e4,
	exu_flush_final,
	exu_i0_result_e1,
	exu_i1_result_e1,
	exu_i0_result_e4,
	exu_i1_result_e4,
	ifu_i0_valid,
	ifu_i1_valid,
	ifu_i0_instr,
	ifu_i1_instr,
	ifu_i0_pc,
	ifu_i1_pc,
	ifu_i0_pc4,
	ifu_i1_pc4,
	exu_i0_pc_e1,
	exu_i1_pc_e1,
	mexintpend,
	timer_int,
	pic_claimid,
	pic_pl,
	mhwakeup,
	dec_tlu_meicurpl,
	dec_tlu_meipt,
	ifu_ic_debug_rd_data,
	ifu_ic_debug_rd_data_valid,
	dec_tlu_ic_diag_pkt,
	dbg_halt_req,
	dbg_resume_req,
	ifu_miss_state_idle,
	dec_tlu_flush_noredir_wb,
	dec_tlu_mpc_halted_only,
	dec_tlu_dbg_halted,
	dec_tlu_pmu_fw_halted,
	dec_tlu_debug_mode,
	dec_tlu_resume_ack,
	dec_tlu_flush_leak_one_wb,
	dec_tlu_flush_err_wb,
	dec_tlu_stall_dma,
	dec_debug_wdata_rs1_d,
	dec_dbg_rddata,
	dec_dbg_cmd_done,
	dec_dbg_cmd_fail,
	trigger_pkt_any,
	exu_i0_br_index_e4,
	exu_i0_br_hist_e4,
	exu_i0_br_bank_e4,
	exu_i0_br_error_e4,
	exu_i0_br_start_error_e4,
	exu_i0_br_valid_e4,
	exu_i0_br_mp_e4,
	exu_i0_br_middle_e4,
	exu_i0_br_fghr_e4,
	exu_i1_br_index_e4,
	exu_i1_br_hist_e4,
	exu_i1_br_bank_e4,
	exu_i1_br_error_e4,
	exu_i1_br_start_error_e4,
	exu_i1_br_valid_e4,
	exu_i1_br_mp_e4,
	exu_i1_br_middle_e4,
	exu_i1_br_fghr_e4,
	exu_i1_br_way_e4,
	exu_i0_br_way_e4,
	gpr_i0_rs1_d,
	gpr_i0_rs2_d,
	gpr_i1_rs1_d,
	gpr_i1_rs2_d,
	dec_i0_immed_d,
	dec_i1_immed_d,
	dec_i0_br_immed_d,
	dec_i1_br_immed_d,
	i0_ap,
	i1_ap,
	dec_i0_alu_decode_d,
	dec_i1_alu_decode_d,
	dec_i0_select_pc_d,
	dec_i1_select_pc_d,
	dec_i0_pc_d,
	dec_i1_pc_d,
	dec_i0_rs1_bypass_en_d,
	dec_i0_rs2_bypass_en_d,
	dec_i1_rs1_bypass_en_d,
	dec_i1_rs2_bypass_en_d,
	i0_rs1_bypass_data_d,
	i0_rs2_bypass_data_d,
	i1_rs1_bypass_data_d,
	i1_rs2_bypass_data_d,
	dec_ib3_valid_d,
	dec_ib2_valid_d,
	lsu_p,
	mul_p,
	div_p,
	dec_lsu_offset_d,
	dec_i0_lsu_d,
	dec_i1_lsu_d,
	flush_final_e3,
	i0_flush_final_e3,
	dec_csr_ren_d,
	dec_tlu_cancel_e4,
	dec_tlu_flush_lower_wb,
	dec_tlu_flush_path_wb,
	dec_tlu_i0_kill_writeb_wb,
	dec_tlu_i1_kill_writeb_wb,
	dec_tlu_fence_i_wb,
	dec_i0_mul_d,
	dec_i1_mul_d,
	dec_i0_div_d,
	dec_i1_div_d,
	dec_i1_valid_e1,
	dec_div_decode_e4,
	pred_correct_npc_e2,
	dec_i0_rs1_bypass_en_e3,
	dec_i0_rs2_bypass_en_e3,
	dec_i1_rs1_bypass_en_e3,
	dec_i1_rs2_bypass_en_e3,
	i0_rs1_bypass_data_e3,
	i0_rs2_bypass_data_e3,
	i1_rs1_bypass_data_e3,
	i1_rs2_bypass_data_e3,
	dec_i0_sec_decode_e3,
	dec_i1_sec_decode_e3,
	dec_i0_pc_e3,
	dec_i1_pc_e3,
	dec_i0_rs1_bypass_en_e2,
	dec_i0_rs2_bypass_en_e2,
	dec_i1_rs1_bypass_en_e2,
	dec_i1_rs2_bypass_en_e2,
	i0_rs1_bypass_data_e2,
	i0_rs2_bypass_data_e2,
	i1_rs1_bypass_data_e2,
	i1_rs2_bypass_data_e2,
	dec_tlu_br0_wb_pkt,
	dec_tlu_br1_wb_pkt,
	dec_tlu_perfcnt0,
	dec_tlu_perfcnt1,
	dec_tlu_perfcnt2,
	dec_tlu_perfcnt3,
	i0_predict_p_d,
	i1_predict_p_d,
	dec_i0_lsu_decode_d,
	i0_result_e4_eff,
	i1_result_e4_eff,
	dec_tlu_i0_valid_e4,
	dec_tlu_i1_valid_e4,
	i0_result_e2,
	dec_tlu_mrac_ff,
	dec_tlu_i0_pc_e4,
	dec_tlu_i1_pc_e4,
	dec_i0_data_en,
	dec_i0_ctl_en,
	dec_i1_data_en,
	dec_i1_ctl_en,
	dec_nonblock_load_freeze_dc2,
	ifu_i0_cinst,
	ifu_i1_cinst,
	trace_rv_trace_pkt,
	dec_tlu_sideeffect_posted_disable,
	dec_tlu_core_ecc_disable,
	dec_tlu_sec_alu_disable,
	dec_tlu_non_blocking_disable,
	dec_tlu_fast_div_disable,
	dec_tlu_bpred_disable,
	dec_tlu_wb_coalescing_disable,
	dec_tlu_ld_miss_byp_wb_disable,
	dec_tlu_dma_qos_prty,
	dec_tlu_misc_clk_override,
	dec_tlu_exu_clk_override,
	dec_tlu_ifu_clk_override,
	dec_tlu_lsu_clk_override,
	dec_tlu_bus_clk_override,
	dec_tlu_pic_clk_override,
	dec_tlu_dccm_clk_override,
	dec_tlu_icm_clk_override,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire free_clk;
	input wire active_clk;
	output wire dec_pause_state_cg;
	input wire rst_l;
	input wire [31:1] rst_vec;
	input wire nmi_int;
	input wire [31:1] nmi_vec;
	input wire i_cpu_halt_req;
	input wire i_cpu_run_req;
	output wire o_cpu_halt_status;
	output wire o_cpu_halt_ack;
	output wire o_cpu_run_ack;
	output wire o_debug_mode_status;
	input wire mpc_debug_halt_req;
	input wire mpc_debug_run_req;
	input wire mpc_reset_run_req;
	output wire mpc_debug_halt_ack;
	output wire mpc_debug_run_ack;
	output wire debug_brkpt_status;
	output wire dec_ib0_valid_eff_d;
	output wire dec_ib1_valid_eff_d;
	input wire exu_pmu_i0_br_misp;
	input wire exu_pmu_i0_br_ataken;
	input wire exu_pmu_i0_pc4;
	input wire exu_pmu_i1_br_misp;
	input wire exu_pmu_i1_br_ataken;
	input wire exu_pmu_i1_pc4;
	input wire lsu_nonblock_load_valid_dc3;
	input wire [2:0] lsu_nonblock_load_tag_dc3;
	input wire lsu_nonblock_load_inv_dc5;
	input wire [2:0] lsu_nonblock_load_inv_tag_dc5;
	input wire lsu_nonblock_load_data_valid;
	input wire lsu_nonblock_load_data_error;
	input wire [2:0] lsu_nonblock_load_data_tag;
	input wire [31:0] lsu_nonblock_load_data;
	input wire lsu_pmu_bus_trxn;
	input wire lsu_pmu_bus_misaligned;
	input wire lsu_pmu_bus_error;
	input wire lsu_pmu_bus_busy;
	input wire lsu_pmu_misaligned_dc3;
	input wire [1:0] ifu_pmu_instr_aligned;
	input wire ifu_pmu_align_stall;
	input wire ifu_pmu_fetch_stall;
	input wire ifu_pmu_ic_miss;
	input wire ifu_pmu_ic_hit;
	input wire ifu_pmu_bus_error;
	input wire ifu_pmu_bus_busy;
	input wire ifu_pmu_bus_trxn;
	input wire [3:0] lsu_trigger_match_dc3;
	input wire dbg_cmd_valid;
	input wire [1:0] dbg_cmd_size;
	input wire dbg_cmd_write;
	input wire [1:0] dbg_cmd_type;
	input wire [31:0] dbg_cmd_addr;
	input wire [1:0] dbg_cmd_wrdata;
	input wire ifu_i0_icaf;
	input wire ifu_i1_icaf;
	input wire ifu_i0_icaf_f1;
	input wire ifu_i1_icaf_f1;
	input wire ifu_i0_perr;
	input wire ifu_i1_perr;
	input wire ifu_i0_sbecc;
	input wire ifu_i1_sbecc;
	input wire ifu_i0_dbecc;
	input wire ifu_i1_dbecc;
	input wire lsu_freeze_dc3;
	input wire lsu_idle_any;
	input wire lsu_halt_idle_any;
	input wire [67:0] i0_brp;
	input wire [67:0] i1_brp;
	input wire [37:0] lsu_error_pkt_dc3;
	input wire lsu_imprecise_error_load_any;
	input wire lsu_imprecise_error_store_any;
	input wire [31:0] lsu_imprecise_error_addr_any;
	input wire lsu_freeze_external_ints_dc3;
	input wire exu_i0_flush_lower_e4;
	input wire exu_i1_flush_lower_e4;
	input wire [31:1] exu_i0_flush_path_e4;
	input wire [31:1] exu_i1_flush_path_e4;
	input wire [15:0] ifu_illegal_inst;
	input wire exu_div_stall;
	input wire [31:0] exu_div_result;
	input wire exu_div_finish;
	input wire [31:0] exu_mul_result_e3;
	input wire [31:0] exu_csr_rs1_e1;
	input wire [31:0] lsu_result_dc3;
	input wire [31:0] lsu_result_corr_dc4;
	input wire lsu_load_stall_any;
	input wire lsu_store_stall_any;
	input wire dma_dccm_stall_any;
	input wire dma_iccm_stall_any;
	input wire iccm_dma_sb_error;
	input wire exu_i0_flush_final;
	input wire exu_i1_flush_final;
	input wire [31:1] exu_npc_e4;
	input wire exu_flush_final;
	input wire [31:0] exu_i0_result_e1;
	input wire [31:0] exu_i1_result_e1;
	input wire [31:0] exu_i0_result_e4;
	input wire [31:0] exu_i1_result_e4;
	input wire ifu_i0_valid;
	input wire ifu_i1_valid;
	input wire [31:0] ifu_i0_instr;
	input wire [31:0] ifu_i1_instr;
	input wire [31:1] ifu_i0_pc;
	input wire [31:1] ifu_i1_pc;
	input wire ifu_i0_pc4;
	input wire ifu_i1_pc4;
	input wire [31:1] exu_i0_pc_e1;
	input wire [31:1] exu_i1_pc_e1;
	input wire mexintpend;
	input wire timer_int;
	input wire [7:0] pic_claimid;
	input wire [3:0] pic_pl;
	input wire mhwakeup;
	output wire [3:0] dec_tlu_meicurpl;
	output wire [3:0] dec_tlu_meipt;
	input wire [33:0] ifu_ic_debug_rd_data;
	input wire ifu_ic_debug_rd_data_valid;
	output wire [52:0] dec_tlu_ic_diag_pkt;
	input wire dbg_halt_req;
	input wire dbg_resume_req;
	input wire ifu_miss_state_idle;
	output wire dec_tlu_flush_noredir_wb;
	output wire dec_tlu_mpc_halted_only;
	output wire dec_tlu_dbg_halted;
	output wire dec_tlu_pmu_fw_halted;
	output wire dec_tlu_debug_mode;
	output wire dec_tlu_resume_ack;
	output wire dec_tlu_flush_leak_one_wb;
	output wire dec_tlu_flush_err_wb;
	output wire dec_tlu_stall_dma;
	output wire dec_debug_wdata_rs1_d;
	output wire [31:0] dec_dbg_rddata;
	output wire dec_dbg_cmd_done;
	output wire dec_dbg_cmd_fail;
	output wire [151:0] trigger_pkt_any;
	input wire [5:4] exu_i0_br_index_e4;
	input wire [1:0] exu_i0_br_hist_e4;
	input wire [1:0] exu_i0_br_bank_e4;
	input wire exu_i0_br_error_e4;
	input wire exu_i0_br_start_error_e4;
	input wire exu_i0_br_valid_e4;
	input wire exu_i0_br_mp_e4;
	input wire exu_i0_br_middle_e4;
	input wire [4:0] exu_i0_br_fghr_e4;
	input wire [5:4] exu_i1_br_index_e4;
	input wire [1:0] exu_i1_br_hist_e4;
	input wire [1:0] exu_i1_br_bank_e4;
	input wire exu_i1_br_error_e4;
	input wire exu_i1_br_start_error_e4;
	input wire exu_i1_br_valid_e4;
	input wire exu_i1_br_mp_e4;
	input wire exu_i1_br_middle_e4;
	input wire [4:0] exu_i1_br_fghr_e4;
	input wire exu_i1_br_way_e4;
	input wire exu_i0_br_way_e4;
	output wire [31:0] gpr_i0_rs1_d;
	output wire [31:0] gpr_i0_rs2_d;
	output wire [31:0] gpr_i1_rs1_d;
	output wire [31:0] gpr_i1_rs2_d;
	output wire [31:0] dec_i0_immed_d;
	output wire [31:0] dec_i1_immed_d;
	output wire [12:1] dec_i0_br_immed_d;
	output wire [12:1] dec_i1_br_immed_d;
	output wire [19:0] i0_ap;
	output wire [19:0] i1_ap;
	output wire dec_i0_alu_decode_d;
	output wire dec_i1_alu_decode_d;
	output wire dec_i0_select_pc_d;
	output wire dec_i1_select_pc_d;
	output wire [31:1] dec_i0_pc_d;
	output wire [31:1] dec_i1_pc_d;
	output wire dec_i0_rs1_bypass_en_d;
	output wire dec_i0_rs2_bypass_en_d;
	output wire dec_i1_rs1_bypass_en_d;
	output wire dec_i1_rs2_bypass_en_d;
	output wire [31:0] i0_rs1_bypass_data_d;
	output wire [31:0] i0_rs2_bypass_data_d;
	output wire [31:0] i1_rs1_bypass_data_d;
	output wire [31:0] i1_rs2_bypass_data_d;
	output wire dec_ib3_valid_d;
	output wire dec_ib2_valid_d;
	output wire [18:0] lsu_p;
	output wire [5:0] mul_p;
	output wire [2:0] div_p;
	output wire [11:0] dec_lsu_offset_d;
	output wire dec_i0_lsu_d;
	output wire dec_i1_lsu_d;
	output wire flush_final_e3;
	output wire i0_flush_final_e3;
	output wire dec_csr_ren_d;
	output wire dec_tlu_cancel_e4;
	output wire dec_tlu_flush_lower_wb;
	output wire [31:1] dec_tlu_flush_path_wb;
	output wire dec_tlu_i0_kill_writeb_wb;
	output wire dec_tlu_i1_kill_writeb_wb;
	output wire dec_tlu_fence_i_wb;
	output wire dec_i0_mul_d;
	output wire dec_i1_mul_d;
	output wire dec_i0_div_d;
	output wire dec_i1_div_d;
	output wire dec_i1_valid_e1;
	output wire dec_div_decode_e4;
	output wire [31:1] pred_correct_npc_e2;
	output wire dec_i0_rs1_bypass_en_e3;
	output wire dec_i0_rs2_bypass_en_e3;
	output wire dec_i1_rs1_bypass_en_e3;
	output wire dec_i1_rs2_bypass_en_e3;
	output wire [31:0] i0_rs1_bypass_data_e3;
	output wire [31:0] i0_rs2_bypass_data_e3;
	output wire [31:0] i1_rs1_bypass_data_e3;
	output wire [31:0] i1_rs2_bypass_data_e3;
	output wire dec_i0_sec_decode_e3;
	output wire dec_i1_sec_decode_e3;
	output wire [31:1] dec_i0_pc_e3;
	output wire [31:1] dec_i1_pc_e3;
	output wire dec_i0_rs1_bypass_en_e2;
	output wire dec_i0_rs2_bypass_en_e2;
	output wire dec_i1_rs1_bypass_en_e2;
	output wire dec_i1_rs2_bypass_en_e2;
	output wire [31:0] i0_rs1_bypass_data_e2;
	output wire [31:0] i0_rs2_bypass_data_e2;
	output wire [31:0] i1_rs1_bypass_data_e2;
	output wire [31:0] i1_rs2_bypass_data_e2;
	output wire [15:0] dec_tlu_br0_wb_pkt;
	output wire [15:0] dec_tlu_br1_wb_pkt;
	output wire [1:0] dec_tlu_perfcnt0;
	output wire [1:0] dec_tlu_perfcnt1;
	output wire [1:0] dec_tlu_perfcnt2;
	output wire [1:0] dec_tlu_perfcnt3;
	output wire [73:0] i0_predict_p_d;
	output wire [73:0] i1_predict_p_d;
	output wire dec_i0_lsu_decode_d;
	output wire [31:0] i0_result_e4_eff;
	output wire [31:0] i1_result_e4_eff;
	output wire dec_tlu_i0_valid_e4;
	output wire dec_tlu_i1_valid_e4;
	output wire [31:0] i0_result_e2;
	output wire [31:0] dec_tlu_mrac_ff;
	output wire [31:1] dec_tlu_i0_pc_e4;
	output wire [31:1] dec_tlu_i1_pc_e4;
	output wire [4:2] dec_i0_data_en;
	output wire [4:1] dec_i0_ctl_en;
	output wire [4:2] dec_i1_data_en;
	output wire [4:1] dec_i1_ctl_en;
	output wire dec_nonblock_load_freeze_dc2;
	input wire [15:0] ifu_i0_cinst;
	input wire [15:0] ifu_i1_cinst;
	output wire [237:0] trace_rv_trace_pkt;
	output wire dec_tlu_sideeffect_posted_disable;
	output wire dec_tlu_core_ecc_disable;
	output wire dec_tlu_sec_alu_disable;
	output wire dec_tlu_non_blocking_disable;
	output wire dec_tlu_fast_div_disable;
	output wire dec_tlu_bpred_disable;
	output wire dec_tlu_wb_coalescing_disable;
	output wire dec_tlu_ld_miss_byp_wb_disable;
	output wire [2:0] dec_tlu_dma_qos_prty;
	output wire dec_tlu_misc_clk_override;
	output wire dec_tlu_exu_clk_override;
	output wire dec_tlu_ifu_clk_override;
	output wire dec_tlu_lsu_clk_override;
	output wire dec_tlu_bus_clk_override;
	output wire dec_tlu_pic_clk_override;
	output wire dec_tlu_dccm_clk_override;
	output wire dec_tlu_icm_clk_override;
	input wire scan_mode;
	localparam GPR_BANKS = 1;
	localparam GPR_BANKS_LOG2 = 1;
	wire dec_tlu_dec_clk_override;
	wire clk_override;
	wire dec_ib1_valid_d;
	wire dec_ib0_valid_d;
	wire [1:0] dec_pmu_instr_decoded;
	wire dec_pmu_decode_stall;
	wire dec_pmu_presync_stall;
	wire dec_pmu_postsync_stall;
	wire dec_tlu_wr_pause_wb;
	wire dec_i0_rs1_en_d;
	wire dec_i0_rs2_en_d;
	wire dec_fence_pending;
	wire [4:0] dec_i0_rs1_d;
	wire [4:0] dec_i0_rs2_d;
	wire dec_i1_rs1_en_d;
	wire dec_i1_rs2_en_d;
	wire [4:0] dec_i1_rs1_d;
	wire [4:0] dec_i1_rs2_d;
	wire [31:0] dec_i0_instr_d;
	wire [31:0] dec_i1_instr_d;
	wire dec_tlu_pipelining_disable;
	wire dec_tlu_dual_issue_disable;
	wire [4:0] dec_i0_waddr_wb;
	wire dec_i0_wen_wb;
	wire [31:0] dec_i0_wdata_wb;
	wire [4:0] dec_i1_waddr_wb;
	wire dec_i1_wen_wb;
	wire [31:0] dec_i1_wdata_wb;
	wire dec_csr_wen_wb;
	wire [11:0] dec_csr_rdaddr_d;
	wire [11:0] dec_csr_wraddr_wb;
	wire [31:0] dec_csr_wrdata_wb;
	wire [31:0] dec_csr_rddata_d;
	wire dec_csr_legal_d;
	wire dec_csr_wen_unq_d;
	wire dec_csr_any_unq_d;
	wire dec_csr_stall_int_ff;
	wire [25:0] dec_tlu_packet_e4;
	wire dec_i0_pc4_d;
	wire dec_i1_pc4_d;
	wire dec_tlu_presync_d;
	wire dec_tlu_postsync_d;
	wire dec_tlu_debug_stall;
	wire [31:0] dec_illegal_inst;
	wire wen_bank_id;
	wire [GPR_BANKS_LOG2 - 1:0] wr_bank_id;
	wire dec_i0_icaf_d;
	wire dec_i1_icaf_d;
	wire dec_i0_perr_d;
	wire dec_i1_perr_d;
	wire dec_i0_sbecc_d;
	wire dec_i1_sbecc_d;
	wire dec_i0_dbecc_d;
	wire dec_i1_dbecc_d;
	wire dec_i0_icaf_f1_d;
	wire dec_i0_decode_d;
	wire dec_i1_decode_d;
	wire [3:0] dec_i0_trigger_match_d;
	wire [3:0] dec_i1_trigger_match_d;
	wire dec_debug_fence_d;
	wire dec_nonblock_load_wen;
	wire [4:0] dec_nonblock_load_waddr;
	wire dec_tlu_flush_pause_wb;
	wire dec_i0_load_e4;
	wire dec_pause_state;
	wire [67:0] dec_i0_brp;
	wire [67:0] dec_i1_brp;
	assign clk_override = dec_tlu_dec_clk_override;
	assign dec_dbg_rddata[31:0] = dec_i0_wdata_wb[31:0];
	dec_ib_ctl instbuff(
		.free_clk(free_clk),
		.active_clk(active_clk),
		.dbg_cmd_valid(dbg_cmd_valid),
		.dbg_cmd_write(dbg_cmd_write),
		.dbg_cmd_type(dbg_cmd_type),
		.dbg_cmd_size(dbg_cmd_size),
		.dbg_cmd_addr(dbg_cmd_addr),
		.exu_flush_final(exu_flush_final),
		.dec_ib0_valid_eff_d(dec_ib0_valid_eff_d),
		.dec_ib1_valid_eff_d(dec_ib1_valid_eff_d),
		.i0_brp(i0_brp),
		.i1_brp(i1_brp),
		.ifu_i0_pc4(ifu_i0_pc4),
		.ifu_i1_pc4(ifu_i1_pc4),
		.ifu_i0_valid(ifu_i0_valid),
		.ifu_i1_valid(ifu_i1_valid),
		.ifu_i0_icaf(ifu_i0_icaf),
		.ifu_i1_icaf(ifu_i1_icaf),
		.ifu_i0_icaf_f1(ifu_i0_icaf_f1),
		.ifu_i1_icaf_f1(ifu_i1_icaf_f1),
		.ifu_i0_perr(ifu_i0_perr),
		.ifu_i1_perr(ifu_i1_perr),
		.ifu_i0_sbecc(ifu_i0_sbecc),
		.ifu_i1_sbecc(ifu_i1_sbecc),
		.ifu_i0_dbecc(ifu_i0_dbecc),
		.ifu_i1_dbecc(ifu_i1_dbecc),
		.ifu_i0_instr(ifu_i0_instr),
		.ifu_i1_instr(ifu_i1_instr),
		.ifu_i0_pc(ifu_i0_pc),
		.ifu_i1_pc(ifu_i1_pc),
		.dec_i0_decode_d(dec_i0_decode_d),
		.dec_i1_decode_d(dec_i1_decode_d),
		.rst_l(rst_l),
		.clk(clk),
		.dec_ib3_valid_d(dec_ib3_valid_d),
		.dec_ib2_valid_d(dec_ib2_valid_d),
		.dec_ib1_valid_d(dec_ib1_valid_d),
		.dec_ib0_valid_d(dec_ib0_valid_d),
		.dec_i0_instr_d(dec_i0_instr_d),
		.dec_i1_instr_d(dec_i1_instr_d),
		.dec_i0_pc_d(dec_i0_pc_d),
		.dec_i1_pc_d(dec_i1_pc_d),
		.dec_i0_pc4_d(dec_i0_pc4_d),
		.dec_i1_pc4_d(dec_i1_pc4_d),
		.dec_i0_brp(dec_i0_brp),
		.dec_i1_brp(dec_i1_brp),
		.dec_i0_icaf_d(dec_i0_icaf_d),
		.dec_i1_icaf_d(dec_i1_icaf_d),
		.dec_i0_icaf_f1_d(dec_i0_icaf_f1_d),
		.dec_i0_perr_d(dec_i0_perr_d),
		.dec_i1_perr_d(dec_i1_perr_d),
		.dec_i0_sbecc_d(dec_i0_sbecc_d),
		.dec_i1_sbecc_d(dec_i1_sbecc_d),
		.dec_i0_dbecc_d(dec_i0_dbecc_d),
		.dec_i1_dbecc_d(dec_i1_dbecc_d),
		.dec_debug_wdata_rs1_d(dec_debug_wdata_rs1_d),
		.dec_debug_fence_d(dec_debug_fence_d),
		.ifu_i0_cinst(ifu_i0_cinst),
		.ifu_i1_cinst(ifu_i1_cinst),
		.dec_i0_cinst_d(dec_i0_cinst_d),
		.dec_i1_cinst_d(dec_i1_cinst_d),
		.scan_mode(scan_mode)
	);
	dec_decode_ctl decode(
		.dec_i0_cinst_d(dec_i0_cinst_d),
		.dec_i1_cinst_d(dec_i1_cinst_d),
		.dec_i0_inst_wb1(dec_i0_inst_wb1),
		.dec_i1_inst_wb1(dec_i1_inst_wb1),
		.dec_i0_pc_wb1(dec_i0_pc_wb1),
		.dec_i1_pc_wb1(dec_i1_pc_wb1),
		.lsu_nonblock_load_valid_dc3(lsu_nonblock_load_valid_dc3),
		.lsu_nonblock_load_tag_dc3(lsu_nonblock_load_tag_dc3),
		.lsu_nonblock_load_inv_dc5(lsu_nonblock_load_inv_dc5),
		.lsu_nonblock_load_inv_tag_dc5(lsu_nonblock_load_inv_tag_dc5),
		.lsu_nonblock_load_data_valid(lsu_nonblock_load_data_valid),
		.lsu_nonblock_load_data_error(lsu_nonblock_load_data_error),
		.lsu_nonblock_load_data_tag(lsu_nonblock_load_data_tag),
		.dec_i0_trigger_match_d(dec_i0_trigger_match_d),
		.dec_i1_trigger_match_d(dec_i1_trigger_match_d),
		.dec_tlu_wr_pause_wb(dec_tlu_wr_pause_wb),
		.dec_tlu_pipelining_disable(dec_tlu_pipelining_disable),
		.dec_tlu_dual_issue_disable(dec_tlu_dual_issue_disable),
		.dec_tlu_sec_alu_disable(dec_tlu_sec_alu_disable),
		.lsu_trigger_match_dc3(lsu_trigger_match_dc3),
		.lsu_pmu_misaligned_dc3(lsu_pmu_misaligned_dc3),
		.dec_tlu_debug_stall(dec_tlu_debug_stall),
		.dec_tlu_flush_leak_one_wb(dec_tlu_flush_leak_one_wb),
		.dec_debug_fence_d(dec_debug_fence_d),
		.dbg_cmd_wrdata(dbg_cmd_wrdata),
		.dec_i0_icaf_d(dec_i0_icaf_d),
		.dec_i1_icaf_d(dec_i1_icaf_d),
		.dec_i0_icaf_f1_d(dec_i0_icaf_f1_d),
		.dec_i0_perr_d(dec_i0_perr_d),
		.dec_i1_perr_d(dec_i1_perr_d),
		.dec_i0_sbecc_d(dec_i0_sbecc_d),
		.dec_i1_sbecc_d(dec_i1_sbecc_d),
		.dec_i0_dbecc_d(dec_i0_dbecc_d),
		.dec_i1_dbecc_d(dec_i1_dbecc_d),
		.dec_i0_brp(dec_i0_brp),
		.dec_i1_brp(dec_i1_brp),
		.ifu_illegal_inst(ifu_illegal_inst),
		.dec_i0_pc_d(dec_i0_pc_d),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_halt_idle_any(lsu_halt_idle_any),
		.lsu_load_stall_any(lsu_load_stall_any),
		.lsu_store_stall_any(lsu_store_stall_any),
		.dma_dccm_stall_any(dma_dccm_stall_any),
		.exu_div_finish(exu_div_finish),
		.exu_div_stall(exu_div_stall),
		.exu_div_result(exu_div_result),
		.dec_tlu_i0_kill_writeb_wb(dec_tlu_i0_kill_writeb_wb),
		.dec_tlu_i1_kill_writeb_wb(dec_tlu_i1_kill_writeb_wb),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.dec_tlu_flush_pause_wb(dec_tlu_flush_pause_wb),
		.dec_tlu_presync_d(dec_tlu_presync_d),
		.dec_tlu_postsync_d(dec_tlu_postsync_d),
		.exu_mul_result_e3(exu_mul_result_e3),
		.dec_i0_pc4_d(dec_i0_pc4_d),
		.dec_i1_pc4_d(dec_i1_pc4_d),
		.dec_csr_rddata_d(dec_csr_rddata_d),
		.dec_csr_legal_d(dec_csr_legal_d),
		.exu_csr_rs1_e1(exu_csr_rs1_e1),
		.lsu_result_dc3(lsu_result_dc3),
		.lsu_result_corr_dc4(lsu_result_corr_dc4),
		.exu_i0_flush_final(exu_i0_flush_final),
		.exu_i1_flush_final(exu_i1_flush_final),
		.exu_i0_pc_e1(exu_i0_pc_e1),
		.exu_i1_pc_e1(exu_i1_pc_e1),
		.dec_i0_instr_d(dec_i0_instr_d),
		.dec_i1_instr_d(dec_i1_instr_d),
		.dec_ib0_valid_d(dec_ib0_valid_d),
		.dec_ib1_valid_d(dec_ib1_valid_d),
		.exu_i0_result_e1(exu_i0_result_e1),
		.exu_i1_result_e1(exu_i1_result_e1),
		.exu_i0_result_e4(exu_i0_result_e4),
		.exu_i1_result_e4(exu_i1_result_e4),
		.clk(clk),
		.active_clk(active_clk),
		.free_clk(free_clk),
		.clk_override(clk_override),
		.rst_l(rst_l),
		.dec_i0_rs1_en_d(dec_i0_rs1_en_d),
		.dec_i0_rs2_en_d(dec_i0_rs2_en_d),
		.dec_i0_rs1_d(dec_i0_rs1_d),
		.dec_i0_rs2_d(dec_i0_rs2_d),
		.dec_i0_immed_d(dec_i0_immed_d),
		.dec_i1_rs1_en_d(dec_i1_rs1_en_d),
		.dec_i1_rs2_en_d(dec_i1_rs2_en_d),
		.dec_i1_rs1_d(dec_i1_rs1_d),
		.dec_i1_rs2_d(dec_i1_rs2_d),
		.dec_i1_immed_d(dec_i1_immed_d),
		.dec_i0_br_immed_d(dec_i0_br_immed_d),
		.dec_i1_br_immed_d(dec_i1_br_immed_d),
		.i0_ap(i0_ap),
		.i1_ap(i1_ap),
		.dec_i0_decode_d(dec_i0_decode_d),
		.dec_i1_decode_d(dec_i1_decode_d),
		.dec_ib0_valid_eff_d(dec_ib0_valid_eff_d),
		.dec_ib1_valid_eff_d(dec_ib1_valid_eff_d),
		.dec_i0_alu_decode_d(dec_i0_alu_decode_d),
		.dec_i1_alu_decode_d(dec_i1_alu_decode_d),
		.i0_rs1_bypass_data_d(i0_rs1_bypass_data_d),
		.i0_rs2_bypass_data_d(i0_rs2_bypass_data_d),
		.i1_rs1_bypass_data_d(i1_rs1_bypass_data_d),
		.i1_rs2_bypass_data_d(i1_rs2_bypass_data_d),
		.dec_i0_waddr_wb(dec_i0_waddr_wb),
		.dec_i0_wen_wb(dec_i0_wen_wb),
		.dec_i0_wdata_wb(dec_i0_wdata_wb),
		.dec_i1_waddr_wb(dec_i1_waddr_wb),
		.dec_i1_wen_wb(dec_i1_wen_wb),
		.dec_i1_wdata_wb(dec_i1_wdata_wb),
		.dec_i0_select_pc_d(dec_i0_select_pc_d),
		.dec_i1_select_pc_d(dec_i1_select_pc_d),
		.dec_i0_rs1_bypass_en_d(dec_i0_rs1_bypass_en_d),
		.dec_i0_rs2_bypass_en_d(dec_i0_rs2_bypass_en_d),
		.dec_i1_rs1_bypass_en_d(dec_i1_rs1_bypass_en_d),
		.dec_i1_rs2_bypass_en_d(dec_i1_rs2_bypass_en_d),
		.lsu_p(lsu_p),
		.mul_p(mul_p),
		.div_p(div_p),
		.dec_lsu_offset_d(dec_lsu_offset_d),
		.dec_i0_lsu_d(dec_i0_lsu_d),
		.dec_i1_lsu_d(dec_i1_lsu_d),
		.dec_i0_mul_d(dec_i0_mul_d),
		.dec_i1_mul_d(dec_i1_mul_d),
		.dec_i0_div_d(dec_i0_div_d),
		.dec_i1_div_d(dec_i1_div_d),
		.flush_final_e3(flush_final_e3),
		.i0_flush_final_e3(i0_flush_final_e3),
		.dec_csr_ren_d(dec_csr_ren_d),
		.dec_csr_wen_unq_d(dec_csr_wen_unq_d),
		.dec_csr_any_unq_d(dec_csr_any_unq_d),
		.dec_csr_wen_wb(dec_csr_wen_wb),
		.dec_csr_rdaddr_d(dec_csr_rdaddr_d),
		.dec_csr_wraddr_wb(dec_csr_wraddr_wb),
		.dec_csr_wrdata_wb(dec_csr_wrdata_wb),
		.dec_csr_stall_int_ff(dec_csr_stall_int_ff),
		.dec_tlu_i0_valid_e4(dec_tlu_i0_valid_e4),
		.dec_tlu_i1_valid_e4(dec_tlu_i1_valid_e4),
		.dec_tlu_packet_e4(dec_tlu_packet_e4),
		.dec_fence_pending(dec_fence_pending),
		.dec_tlu_i0_pc_e4(dec_tlu_i0_pc_e4),
		.dec_tlu_i1_pc_e4(dec_tlu_i1_pc_e4),
		.dec_illegal_inst(dec_illegal_inst),
		.dec_i1_valid_e1(dec_i1_valid_e1),
		.dec_div_decode_e4(dec_div_decode_e4),
		.pred_correct_npc_e2(pred_correct_npc_e2),
		.dec_i0_rs1_bypass_en_e3(dec_i0_rs1_bypass_en_e3),
		.dec_i0_rs2_bypass_en_e3(dec_i0_rs2_bypass_en_e3),
		.dec_i1_rs1_bypass_en_e3(dec_i1_rs1_bypass_en_e3),
		.dec_i1_rs2_bypass_en_e3(dec_i1_rs2_bypass_en_e3),
		.i0_rs1_bypass_data_e3(i0_rs1_bypass_data_e3),
		.i0_rs2_bypass_data_e3(i0_rs2_bypass_data_e3),
		.i1_rs1_bypass_data_e3(i1_rs1_bypass_data_e3),
		.i1_rs2_bypass_data_e3(i1_rs2_bypass_data_e3),
		.dec_i0_sec_decode_e3(dec_i0_sec_decode_e3),
		.dec_i1_sec_decode_e3(dec_i1_sec_decode_e3),
		.dec_i0_pc_e3(dec_i0_pc_e3),
		.dec_i1_pc_e3(dec_i1_pc_e3),
		.dec_i0_rs1_bypass_en_e2(dec_i0_rs1_bypass_en_e2),
		.dec_i0_rs2_bypass_en_e2(dec_i0_rs2_bypass_en_e2),
		.dec_i1_rs1_bypass_en_e2(dec_i1_rs1_bypass_en_e2),
		.dec_i1_rs2_bypass_en_e2(dec_i1_rs2_bypass_en_e2),
		.i0_rs1_bypass_data_e2(i0_rs1_bypass_data_e2),
		.i0_rs2_bypass_data_e2(i0_rs2_bypass_data_e2),
		.i1_rs1_bypass_data_e2(i1_rs1_bypass_data_e2),
		.i1_rs2_bypass_data_e2(i1_rs2_bypass_data_e2),
		.i0_predict_p_d(i0_predict_p_d),
		.i1_predict_p_d(i1_predict_p_d),
		.dec_i0_lsu_decode_d(dec_i0_lsu_decode_d),
		.i0_result_e4_eff(i0_result_e4_eff),
		.i1_result_e4_eff(i1_result_e4_eff),
		.i0_result_e2(i0_result_e2),
		.dec_i0_data_en(dec_i0_data_en),
		.dec_i0_ctl_en(dec_i0_ctl_en),
		.dec_i1_data_en(dec_i1_data_en),
		.dec_i1_ctl_en(dec_i1_ctl_en),
		.dec_pmu_instr_decoded(dec_pmu_instr_decoded),
		.dec_pmu_decode_stall(dec_pmu_decode_stall),
		.dec_pmu_presync_stall(dec_pmu_presync_stall),
		.dec_pmu_postsync_stall(dec_pmu_postsync_stall),
		.dec_nonblock_load_wen(dec_nonblock_load_wen),
		.dec_nonblock_load_waddr(dec_nonblock_load_waddr),
		.dec_nonblock_load_freeze_dc2(dec_nonblock_load_freeze_dc2),
		.dec_pause_state(dec_pause_state),
		.dec_pause_state_cg(dec_pause_state_cg),
		.dec_i0_load_e4(dec_i0_load_e4),
		.scan_mode(scan_mode)
	);
	dec_tlu_ctl tlu(
		.clk(clk),
		.active_clk(active_clk),
		.free_clk(free_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.rst_vec(rst_vec),
		.nmi_int(nmi_int),
		.nmi_vec(nmi_vec),
		.i_cpu_halt_req(i_cpu_halt_req),
		.i_cpu_run_req(i_cpu_run_req),
		.mpc_debug_halt_req(mpc_debug_halt_req),
		.mpc_debug_run_req(mpc_debug_run_req),
		.mpc_reset_run_req(mpc_reset_run_req),
		.ifu_pmu_instr_aligned(ifu_pmu_instr_aligned),
		.ifu_pmu_align_stall(ifu_pmu_align_stall),
		.ifu_pmu_fetch_stall(ifu_pmu_fetch_stall),
		.ifu_pmu_ic_miss(ifu_pmu_ic_miss),
		.ifu_pmu_ic_hit(ifu_pmu_ic_hit),
		.ifu_pmu_bus_error(ifu_pmu_bus_error),
		.ifu_pmu_bus_busy(ifu_pmu_bus_busy),
		.ifu_pmu_bus_trxn(ifu_pmu_bus_trxn),
		.dec_pmu_instr_decoded(dec_pmu_instr_decoded),
		.dec_pmu_decode_stall(dec_pmu_decode_stall),
		.dec_pmu_presync_stall(dec_pmu_presync_stall),
		.dec_pmu_postsync_stall(dec_pmu_postsync_stall),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_store_stall_any(lsu_store_stall_any),
		.dma_dccm_stall_any(dma_dccm_stall_any),
		.dma_iccm_stall_any(dma_iccm_stall_any),
		.exu_pmu_i0_br_misp(exu_pmu_i0_br_misp),
		.exu_pmu_i0_br_ataken(exu_pmu_i0_br_ataken),
		.exu_pmu_i0_pc4(exu_pmu_i0_pc4),
		.exu_pmu_i1_br_misp(exu_pmu_i1_br_misp),
		.exu_pmu_i1_br_ataken(exu_pmu_i1_br_ataken),
		.exu_pmu_i1_pc4(exu_pmu_i1_pc4),
		.lsu_pmu_bus_trxn(lsu_pmu_bus_trxn),
		.lsu_pmu_bus_misaligned(lsu_pmu_bus_misaligned),
		.lsu_pmu_bus_error(lsu_pmu_bus_error),
		.lsu_pmu_bus_busy(lsu_pmu_bus_busy),
		.iccm_dma_sb_error(iccm_dma_sb_error),
		.lsu_error_pkt_dc3(lsu_error_pkt_dc3),
		.dec_pause_state(dec_pause_state),
		.lsu_imprecise_error_store_any(lsu_imprecise_error_store_any),
		.lsu_imprecise_error_load_any(lsu_imprecise_error_load_any),
		.lsu_imprecise_error_addr_any(lsu_imprecise_error_addr_any),
		.lsu_freeze_external_ints_dc3(lsu_freeze_external_ints_dc3),
		.dec_csr_wen_unq_d(dec_csr_wen_unq_d),
		.dec_csr_any_unq_d(dec_csr_any_unq_d),
		.dec_csr_wen_wb(dec_csr_wen_wb),
		.dec_csr_rdaddr_d(dec_csr_rdaddr_d),
		.dec_csr_wraddr_wb(dec_csr_wraddr_wb),
		.dec_csr_wrdata_wb(dec_csr_wrdata_wb),
		.dec_csr_stall_int_ff(dec_csr_stall_int_ff),
		.dec_tlu_i0_valid_e4(dec_tlu_i0_valid_e4),
		.dec_tlu_i1_valid_e4(dec_tlu_i1_valid_e4),
		.dec_i0_load_e4(dec_i0_load_e4),
		.dec_fence_pending(dec_fence_pending),
		.exu_npc_e4(exu_npc_e4),
		.exu_i0_flush_lower_e4(exu_i0_flush_lower_e4),
		.exu_i1_flush_lower_e4(exu_i1_flush_lower_e4),
		.exu_i0_flush_path_e4(exu_i0_flush_path_e4),
		.exu_i1_flush_path_e4(exu_i1_flush_path_e4),
		.dec_tlu_i0_pc_e4(dec_tlu_i0_pc_e4),
		.dec_tlu_i1_pc_e4(dec_tlu_i1_pc_e4),
		.dec_tlu_packet_e4(dec_tlu_packet_e4),
		.dec_illegal_inst(dec_illegal_inst),
		.dec_i0_decode_d(dec_i0_decode_d),
		.exu_i0_br_index_e4(exu_i0_br_index_e4),
		.exu_i0_br_hist_e4(exu_i0_br_hist_e4),
		.exu_i0_br_bank_e4(exu_i0_br_bank_e4),
		.exu_i0_br_error_e4(exu_i0_br_error_e4),
		.exu_i0_br_start_error_e4(exu_i0_br_start_error_e4),
		.exu_i0_br_valid_e4(exu_i0_br_valid_e4),
		.exu_i0_br_mp_e4(exu_i0_br_mp_e4),
		.exu_i0_br_middle_e4(exu_i0_br_middle_e4),
		.exu_i0_br_fghr_e4(exu_i0_br_fghr_e4),
		.exu_i1_br_index_e4(exu_i1_br_index_e4),
		.exu_i1_br_hist_e4(exu_i1_br_hist_e4),
		.exu_i1_br_bank_e4(exu_i1_br_bank_e4),
		.exu_i1_br_error_e4(exu_i1_br_error_e4),
		.exu_i1_br_start_error_e4(exu_i1_br_start_error_e4),
		.exu_i1_br_valid_e4(exu_i1_br_valid_e4),
		.exu_i1_br_mp_e4(exu_i1_br_mp_e4),
		.exu_i1_br_middle_e4(exu_i1_br_middle_e4),
		.exu_i1_br_fghr_e4(exu_i1_br_fghr_e4),
		.exu_i1_br_way_e4(exu_i1_br_way_e4),
		.exu_i0_br_way_e4(exu_i0_br_way_e4),
		.dec_dbg_cmd_done(dec_dbg_cmd_done),
		.dec_dbg_cmd_fail(dec_dbg_cmd_fail),
		.dec_tlu_flush_noredir_wb(dec_tlu_flush_noredir_wb),
		.dec_tlu_mpc_halted_only(dec_tlu_mpc_halted_only),
		.dec_tlu_dbg_halted(dec_tlu_dbg_halted),
		.dec_tlu_pmu_fw_halted(dec_tlu_pmu_fw_halted),
		.dec_tlu_debug_mode(dec_tlu_debug_mode),
		.dec_tlu_resume_ack(dec_tlu_resume_ack),
		.dec_tlu_debug_stall(dec_tlu_debug_stall),
		.dec_tlu_flush_leak_one_wb(dec_tlu_flush_leak_one_wb),
		.dec_tlu_flush_err_wb(dec_tlu_flush_err_wb),
		.dec_tlu_stall_dma(dec_tlu_stall_dma),
		.dbg_halt_req(dbg_halt_req),
		.dbg_resume_req(dbg_resume_req),
		.ifu_miss_state_idle(ifu_miss_state_idle),
		.lsu_halt_idle_any(lsu_halt_idle_any),
		.trigger_pkt_any(trigger_pkt_any),
		.ifu_ic_debug_rd_data(ifu_ic_debug_rd_data),
		.ifu_ic_debug_rd_data_valid(ifu_ic_debug_rd_data_valid),
		.dec_tlu_ic_diag_pkt(dec_tlu_ic_diag_pkt),
		.pic_claimid(pic_claimid),
		.pic_pl(pic_pl),
		.mhwakeup(mhwakeup),
		.mexintpend(mexintpend),
		.timer_int(timer_int),
		.o_cpu_halt_status(o_cpu_halt_status),
		.o_cpu_halt_ack(o_cpu_halt_ack),
		.o_cpu_run_ack(o_cpu_run_ack),
		.o_debug_mode_status(o_debug_mode_status),
		.mpc_debug_halt_ack(mpc_debug_halt_ack),
		.mpc_debug_run_ack(mpc_debug_run_ack),
		.debug_brkpt_status(debug_brkpt_status),
		.dec_tlu_meicurpl(dec_tlu_meicurpl),
		.dec_tlu_meipt(dec_tlu_meipt),
		.dec_tlu_br0_wb_pkt(dec_tlu_br0_wb_pkt),
		.dec_tlu_br1_wb_pkt(dec_tlu_br1_wb_pkt),
		.dec_csr_rddata_d(dec_csr_rddata_d),
		.dec_csr_legal_d(dec_csr_legal_d),
		.dec_tlu_i0_kill_writeb_wb(dec_tlu_i0_kill_writeb_wb),
		.dec_tlu_i1_kill_writeb_wb(dec_tlu_i1_kill_writeb_wb),
		.dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
		.dec_tlu_flush_path_wb(dec_tlu_flush_path_wb),
		.dec_tlu_fence_i_wb(dec_tlu_fence_i_wb),
		.dec_tlu_presync_d(dec_tlu_presync_d),
		.dec_tlu_postsync_d(dec_tlu_postsync_d),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.dec_tlu_cancel_e4(dec_tlu_cancel_e4),
		.dec_tlu_wr_pause_wb(dec_tlu_wr_pause_wb),
		.dec_tlu_flush_pause_wb(dec_tlu_flush_pause_wb),
		.dec_tlu_perfcnt0(dec_tlu_perfcnt0),
		.dec_tlu_perfcnt1(dec_tlu_perfcnt1),
		.dec_tlu_perfcnt2(dec_tlu_perfcnt2),
		.dec_tlu_perfcnt3(dec_tlu_perfcnt3),
		.dec_tlu_i0_valid_wb1(dec_tlu_i0_valid_wb1),
		.dec_tlu_i1_valid_wb1(dec_tlu_i1_valid_wb1),
		.dec_tlu_i0_exc_valid_wb1(dec_tlu_i0_exc_valid_wb1),
		.dec_tlu_i1_exc_valid_wb1(dec_tlu_i1_exc_valid_wb1),
		.dec_tlu_int_valid_wb1(dec_tlu_int_valid_wb1),
		.dec_tlu_exc_cause_wb1(dec_tlu_exc_cause_wb1),
		.dec_tlu_mtval_wb1(dec_tlu_mtval_wb1),
		.dec_tlu_sideeffect_posted_disable(dec_tlu_sideeffect_posted_disable),
		.dec_tlu_dual_issue_disable(dec_tlu_dual_issue_disable),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.dec_tlu_sec_alu_disable(dec_tlu_sec_alu_disable),
		.dec_tlu_non_blocking_disable(dec_tlu_non_blocking_disable),
		.dec_tlu_fast_div_disable(dec_tlu_fast_div_disable),
		.dec_tlu_bpred_disable(dec_tlu_bpred_disable),
		.dec_tlu_wb_coalescing_disable(dec_tlu_wb_coalescing_disable),
		.dec_tlu_ld_miss_byp_wb_disable(dec_tlu_ld_miss_byp_wb_disable),
		.dec_tlu_pipelining_disable(dec_tlu_pipelining_disable),
		.dec_tlu_dma_qos_prty(dec_tlu_dma_qos_prty),
		.dec_tlu_misc_clk_override(dec_tlu_misc_clk_override),
		.dec_tlu_dec_clk_override(dec_tlu_dec_clk_override),
		.dec_tlu_exu_clk_override(dec_tlu_exu_clk_override),
		.dec_tlu_ifu_clk_override(dec_tlu_ifu_clk_override),
		.dec_tlu_lsu_clk_override(dec_tlu_lsu_clk_override),
		.dec_tlu_bus_clk_override(dec_tlu_bus_clk_override),
		.dec_tlu_pic_clk_override(dec_tlu_pic_clk_override),
		.dec_tlu_dccm_clk_override(dec_tlu_dccm_clk_override),
		.dec_tlu_icm_clk_override(dec_tlu_icm_clk_override)
	);
	assign wen_bank_id = 1&#39;sb0;
	assign wr_bank_id = {GPR_BANKS_LOG2 {1&#39;sb0}};
	dec_gpr_ctl #(
		.GPR_BANKS(GPR_BANKS),
		.GPR_BANKS_LOG2(GPR_BANKS_LOG2)
	) arf(
		.active_clk(active_clk),
		.wen_bank_id(wen_bank_id),
		.wr_bank_id(wr_bank_id),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.raddr0(dec_i0_rs1_d[4:0]),
		.rden0(dec_i0_rs1_en_d),
		.raddr1(dec_i0_rs2_d[4:0]),
		.rden1(dec_i0_rs2_en_d),
		.raddr2(dec_i1_rs1_d[4:0]),
		.rden2(dec_i1_rs1_en_d),
		.raddr3(dec_i1_rs2_d[4:0]),
		.rden3(dec_i1_rs2_en_d),
		.waddr0(dec_i0_waddr_wb[4:0]),
		.wen0(dec_i0_wen_wb),
		.wd0(dec_i0_wdata_wb[31:0]),
		.waddr1(dec_i1_waddr_wb[4:0]),
		.wen1(dec_i1_wen_wb),
		.wd1(dec_i1_wdata_wb[31:0]),
		.waddr2(dec_nonblock_load_waddr[4:0]),
		.wen2(dec_nonblock_load_wen),
		.wd2(lsu_nonblock_load_data[31:0]),
		.rd0(gpr_i0_rs1_d[31:0]),
		.rd1(gpr_i0_rs2_d[31:0]),
		.rd2(gpr_i1_rs1_d[31:0]),
		.rd3(gpr_i1_rs2_d[31:0])
	);
	dec_trigger dec_trigger(
		.clk(clk),
		.rst_l(rst_l),
		.trigger_pkt_any(trigger_pkt_any),
		.dec_i0_pc_d(dec_i0_pc_d),
		.dec_i1_pc_d(dec_i1_pc_d),
		.dec_i0_trigger_match_d(dec_i0_trigger_match_d),
		.dec_i1_trigger_match_d(dec_i1_trigger_match_d)
	);
	wire [15:0] dec_i0_cinst_d;
	wire [15:0] dec_i1_cinst_d;
	wire [31:0] dec_i0_inst_wb1;
	wire [31:0] dec_i1_inst_wb1;
	wire [31:1] dec_i0_pc_wb1;
	wire [31:1] dec_i1_pc_wb1;
	wire dec_tlu_i1_valid_wb1;
	wire dec_tlu_i0_valid_wb1;
	wire dec_tlu_int_valid_wb1;
	wire [4:0] dec_tlu_exc_cause_wb1;
	wire [31:0] dec_tlu_mtval_wb1;
	wire dec_tlu_i0_exc_valid_wb1;
	wire dec_tlu_i1_exc_valid_wb1;
	assign trace_rv_trace_pkt[234-:96] = {32&#39;b0, dec_i1_inst_wb1[31:0], dec_i0_inst_wb1[31:0]};
	assign trace_rv_trace_pkt[138-:96] = {32&#39;b0, dec_i1_pc_wb1[31:1], 1&#39;b0, dec_i0_pc_wb1[31:1], 1&#39;b0};
	assign trace_rv_trace_pkt[237-:3] = {dec_tlu_int_valid_wb1, dec_tlu_i1_valid_wb1 | dec_tlu_i1_exc_valid_wb1, dec_tlu_i0_valid_wb1 | dec_tlu_i0_exc_valid_wb1};
	assign trace_rv_trace_pkt[42-:3] = {dec_tlu_int_valid_wb1, dec_tlu_i1_exc_valid_wb1, dec_tlu_i0_exc_valid_wb1};
	assign trace_rv_trace_pkt[39-:5] = dec_tlu_exc_cause_wb1[4:0];
	assign trace_rv_trace_pkt[34-:3] = {dec_tlu_int_valid_wb1, 2&#39;b00};
	assign trace_rv_trace_pkt[31-:32] = dec_tlu_mtval_wb1[31:0];
endmodule
module exu_alu_ctl (
	clk,
	active_clk,
	rst_l,
	scan_mode,
	predict_p,
	freeze,
	a,
	b,
	pc,
	valid,
	flush,
	brimm,
	ap,
	enable,
	out,
	flush_upper,
	flush_path,
	pc_ff,
	pred_correct,
	predict_p_ff
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire active_clk;
	input wire rst_l;
	input wire scan_mode;
	input wire [73:0] predict_p;
	input wire freeze;
	input wire [31:0] a;
	input wire [31:0] b;
	input wire [31:1] pc;
	input wire valid;
	input wire flush;
	input wire [12:1] brimm;
	input wire [19:0] ap;
	input wire enable;
	output wire [31:0] out;
	output wire flush_upper;
	output wire [31:1] flush_path;
	output wire [31:1] pc_ff;
	output wire pred_correct;
	output reg [73:0] predict_p_ff;
	wire [31:0] aout;
	wire [31:0] bm;
	wire cout;
	wire ov;
	wire neg;
	wire [3:1] logic_sel;
	wire [31:0] lout;
	wire [31:0] sout;
	wire sel_logic;
	wire sel_shift;
	wire sel_adder;
	wire slt_one;
	wire actual_taken;
	wire signed [31:0] a_ff;
	wire [31:0] b_ff;
	wire [12:1] brimm_ff;
	wire [31:1] pcout;
	wire valid_ff;
	wire [31:0] ashift;
	wire cond_mispredict;
	wire target_mispredict;
	wire eq;
	wire ne;
	wire lt;
	wire ge;
	rvdffs #(1) validff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din(valid &amp; ~flush),
		.dout(valid_ff)
	);
	rvdffe #(32) aff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(enable &amp; valid),
		.din(a[31:0]),
		.dout(a_ff[31:0])
	);
	rvdffe #(32) bff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(enable &amp; valid),
		.din(b[31:0]),
		.dout(b_ff[31:0])
	);
	rvdffe #(31) pcff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(enable),
		.din(pc[31:1]),
		.dout(pc_ff[31:1])
	);
	rvdffe #(12) brimmff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(enable),
		.din(brimm[12:1]),
		.dout(brimm_ff[12:1])
	);
	wire [73:0] pp_ff;
	rvdffe #(74) predictpacketff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(enable),
		.din(predict_p),
		.dout(pp_ff)
	);
	assign bm[31:0] = (ap[7] ? ~b_ff[31:0] : b_ff[31:0]);
	assign {cout, aout[31:0]} = ({1&#39;b0, a_ff[31:0]} + {1&#39;b0, bm[31:0]}) + {32&#39;b0, ap[7]};
	assign ov = ((~a_ff[31] &amp; ~bm[31]) &amp; aout[31]) | ((a_ff[31] &amp; bm[31]) &amp; ~aout[31]);
	assign neg = aout[31];
	assign eq = a_ff[31:0] == b_ff[31:0];
	assign ne = ~eq;
	assign logic_sel[3] = ap[18] | ap[17];
	assign logic_sel[2] = ap[17] | ap[16];
	assign logic_sel[1] = ap[17] | ap[16];
	assign lout[31:0] = (((a_ff[31:0] &amp; b_ff[31:0]) &amp; {32 {logic_sel[3]}}) | ((a_ff[31:0] &amp; ~b_ff[31:0]) &amp; {32 {logic_sel[2]}})) | ((~a_ff[31:0] &amp; b_ff[31:0]) &amp; {32 {logic_sel[1]}});
	assign ashift[31:0] = a_ff &gt;&gt;&gt; b_ff[4:0];
	assign sout[31:0] = (({32 {ap[15]}} &amp; (a_ff[31:0] &lt;&lt; b_ff[4:0])) | ({32 {ap[14]}} &amp; (a_ff[31:0] &gt;&gt; b_ff[4:0]))) | ({32 {ap[13]}} &amp; ashift[31:0]);
	assign sel_logic = |{ap[18], ap[17], ap[16]};
	assign sel_shift = |{ap[15], ap[14], ap[13]};
	assign sel_adder = (ap[8] | ap[7]) &amp; ~ap[6];
	assign lt = (~ap[5] &amp; (neg ^ ov)) | (ap[5] &amp; ~cout);
	assign ge = ~lt;
	assign slt_one = ap[6] &amp; lt;
	assign out[31:0] = ((((({32 {sel_logic}} &amp; lout[31:0]) | ({32 {sel_shift}} &amp; sout[31:0])) | ({32 {sel_adder}} &amp; aout[31:0])) | ({32 {((ap[4] | pp_ff[17]) | pp_ff[15]) | pp_ff[16]}} &amp; {pcout[31:1], 1&#39;b0})) | ({32 {ap[1]}} &amp; (ap[0] ? b_ff[31:0] : a_ff[31:0]))) | {31&#39;b0000000000000000000000000000000, slt_one};
	wire any_jal;
	assign any_jal = ((ap[4] | pp_ff[17]) | pp_ff[15]) | pp_ff[16];
	assign actual_taken = ((((ap[12] &amp; eq) | (ap[11] &amp; ne)) | (ap[10] &amp; lt)) | (ap[9] &amp; ge)) | any_jal;
	rvbradder ibradder(
		.pc(pc_ff[31:1]),
		.offset(brimm_ff[12:1]),
		.dout(pcout[31:1])
	);
	assign pred_correct = ((ap[2] &amp; ~actual_taken) | (ap[3] &amp; actual_taken)) &amp; ~any_jal;
	assign flush_path[31:1] = (any_jal ? aout[31:1] : pcout[31:1]);
	assign cond_mispredict = (ap[3] &amp; ~actual_taken) | (ap[2] &amp; actual_taken);
	assign target_mispredict = pp_ff[16] &amp; (pp_ff[48:18] != aout[31:1]);
	assign flush_upper = ((((ap[4] | cond_mispredict) | target_mispredict) &amp; valid_ff) &amp; ~flush) &amp; ~freeze;
	wire [1:0] newhist;
	assign newhist[1] = (pp_ff[69] &amp; pp_ff[68]) | (!pp_ff[68] &amp; actual_taken);
	assign newhist[0] = (!pp_ff[69] &amp; !actual_taken) | (pp_ff[69] &amp; actual_taken);
	always @(*) begin
		predict_p_ff = pp_ff;
		predict_p_ff[73] = (valid_ff ? (cond_mispredict | target_mispredict) &amp; ~flush : pp_ff[73]);
		predict_p_ff[72] = (valid_ff ? actual_taken : pp_ff[72]);
		predict_p_ff[69] = (valid_ff ? newhist[1] : pp_ff[69]);
		predict_p_ff[68] = (valid_ff ? newhist[0] : pp_ff[68]);
	end
endmodule
module exu_mul_ctl (
	clk,
	active_clk,
	clk_override,
	rst_l,
	scan_mode,
	a,
	b,
	lsu_result_dc3,
	freeze,
	mp,
	out
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire active_clk;
	input wire clk_override;
	input wire rst_l;
	input wire scan_mode;
	input wire [31:0] a;
	input wire [31:0] b;
	input wire [31:0] lsu_result_dc3;
	input wire freeze;
	input wire [5:0] mp;
	output wire [31:0] out;
	wire valid_e1;
	wire valid_e2;
	wire mul_c1_e1_clken;
	wire mul_c1_e2_clken;
	wire mul_c1_e3_clken;
	wire exu_mul_c1_e1_clk;
	wire exu_mul_c1_e2_clk;
	wire exu_mul_c1_e3_clk;
	wire [31:0] a_ff_e1;
	wire [31:0] a_e1;
	wire [31:0] b_ff_e1;
	wire [31:0] b_e1;
	wire load_mul_rs1_bypass_e1;
	wire load_mul_rs2_bypass_e1;
	wire rs1_sign_e1;
	wire rs1_neg_e1;
	wire rs2_sign_e1;
	wire rs2_neg_e1;
	wire signed [32:0] a_ff_e2;
	wire signed [32:0] b_ff_e2;
	wire [63:0] prod_e3;
	wire low_e1;
	wire low_e2;
	wire low_e3;
	assign mul_c1_e1_clken = (mp[5] | clk_override) &amp; ~freeze;
	assign mul_c1_e2_clken = (valid_e1 | clk_override) &amp; ~freeze;
	assign mul_c1_e3_clken = (valid_e2 | clk_override) &amp; ~freeze;
	rvclkhdr exu_mul_c1e1_cgc(
		.clk(clk),
		.scan_mode(scan_mode),
		.en(mul_c1_e1_clken),
		.l1clk(exu_mul_c1_e1_clk)
	);
	rvclkhdr exu_mul_c1e2_cgc(
		.clk(clk),
		.scan_mode(scan_mode),
		.en(mul_c1_e2_clken),
		.l1clk(exu_mul_c1_e2_clk)
	);
	rvclkhdr exu_mul_c1e3_cgc(
		.clk(clk),
		.scan_mode(scan_mode),
		.en(mul_c1_e3_clken),
		.l1clk(exu_mul_c1_e3_clk)
	);
	rvdffs #(1) valid_e1_ff(
		.rst_l(rst_l),
		.din(mp[5]),
		.dout(valid_e1),
		.clk(active_clk),
		.en(~freeze)
	);
	rvdff #(1) rs1_sign_e1_ff(
		.rst_l(rst_l),
		.din(mp[4]),
		.dout(rs1_sign_e1),
		.clk(exu_mul_c1_e1_clk)
	);
	rvdff #(1) rs2_sign_e1_ff(
		.rst_l(rst_l),
		.din(mp[3]),
		.dout(rs2_sign_e1),
		.clk(exu_mul_c1_e1_clk)
	);
	rvdff #(1) low_e1_ff(
		.rst_l(rst_l),
		.din(mp[2]),
		.dout(low_e1),
		.clk(exu_mul_c1_e1_clk)
	);
	rvdff #(1) ld_rs1_byp_e1_ff(
		.rst_l(rst_l),
		.din(mp[1]),
		.dout(load_mul_rs1_bypass_e1),
		.clk(exu_mul_c1_e1_clk)
	);
	rvdff #(1) ld_rs2_byp_e1_ff(
		.rst_l(rst_l),
		.din(mp[0]),
		.dout(load_mul_rs2_bypass_e1),
		.clk(exu_mul_c1_e1_clk)
	);
	rvdffe #(32) a_e1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(a[31:0]),
		.dout(a_ff_e1[31:0]),
		.en(mul_c1_e1_clken)
	);
	rvdffe #(32) b_e1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(b[31:0]),
		.dout(b_ff_e1[31:0]),
		.en(mul_c1_e1_clken)
	);
	assign a_e1[31:0] = (load_mul_rs1_bypass_e1 ? lsu_result_dc3[31:0] : a_ff_e1[31:0]);
	assign b_e1[31:0] = (load_mul_rs2_bypass_e1 ? lsu_result_dc3[31:0] : b_ff_e1[31:0]);
	assign rs1_neg_e1 = rs1_sign_e1 &amp; a_e1[31];
	assign rs2_neg_e1 = rs2_sign_e1 &amp; b_e1[31];
	rvdffs #(1) valid_e2_ff(
		.rst_l(rst_l),
		.din(valid_e1),
		.dout(valid_e2),
		.clk(active_clk),
		.en(~freeze)
	);
	rvdff #(1) low_e2_ff(
		.rst_l(rst_l),
		.din(low_e1),
		.dout(low_e2),
		.clk(exu_mul_c1_e2_clk)
	);
	rvdffe #(33) a_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din({rs1_neg_e1, a_e1[31:0]}),
		.dout(a_ff_e2[32:0]),
		.en(mul_c1_e2_clken)
	);
	rvdffe #(33) b_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din({rs2_neg_e1, b_e1[31:0]}),
		.dout(b_ff_e2[32:0]),
		.en(mul_c1_e2_clken)
	);
	wire signed [65:0] prod_e2;
	assign prod_e2[65:0] = a_ff_e2 * b_ff_e2;
	rvdff #(1) low_e3_ff(
		.rst_l(rst_l),
		.din(low_e2),
		.dout(low_e3),
		.clk(exu_mul_c1_e3_clk)
	);
	rvdffe #(64) prod_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(prod_e2[63:0]),
		.dout(prod_e3[63:0]),
		.en(mul_c1_e3_clken)
	);
	assign out[31:0] = (low_e3 ? prod_e3[31:0] : prod_e3[63:32]);
endmodule
module exu_div_ctl (
	clk,
	active_clk,
	rst_l,
	scan_mode,
	dec_tlu_fast_div_disable,
	dividend,
	divisor,
	dp,
	flush_lower,
	valid_ff_e1,
	finish_early,
	finish,
	div_stall,
	out
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire active_clk;
	input wire rst_l;
	input wire scan_mode;
	input wire dec_tlu_fast_div_disable;
	input wire [31:0] dividend;
	input wire [31:0] divisor;
	input wire [2:0] dp;
	input wire flush_lower;
	output wire valid_ff_e1;
	output wire finish_early;
	output wire finish;
	output wire div_stall;
	output wire [31:0] out;
	wire run_in;
	wire run_state;
	wire [5:0] count_in;
	wire [5:0] count;
	wire [32:0] m_ff;
	wire qff_enable;
	wire aff_enable;
	wire [32:0] q_in;
	wire [32:0] q_ff;
	wire [32:0] a_in;
	wire [32:0] a_ff;
	wire [32:0] m_eff;
	wire [32:0] a_shift;
	wire dividend_neg_ff;
	wire divisor_neg_ff;
	wire [31:0] dividend_comp;
	wire [31:0] dividend_eff;
	wire [31:0] q_ff_comp;
	wire [31:0] q_ff_eff;
	wire [31:0] a_ff_comp;
	wire [31:0] a_ff_eff;
	wire sign_ff;
	wire sign_eff;
	wire rem_ff;
	wire add;
	wire [32:0] a_eff;
	wire [64:0] a_eff_shift;
	wire rem_correct;
	wire flush_lower_ff;
	wire valid_e1;
	wire smallnum_case;
	wire smallnum_case_ff;
	wire [3:0] smallnum;
	wire [3:0] smallnum_ff;
	wire m_already_comp;
	rvdff #(1) flush_any_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(flush_lower),
		.dout(flush_lower_ff)
	);
	rvdff #(1) e1val_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(dp[2] &amp; ~flush_lower_ff),
		.dout(valid_ff_e1)
	);
	rvdff #(1) runff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(run_in),
		.dout(run_state)
	);
	rvdff #(6) countff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(count_in[5:0]),
		.dout(count[5:0])
	);
	rvdffs #(4) miscf(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({dividend[31], divisor[31], sign_eff, dp[0]}),
		.dout({dividend_neg_ff, divisor_neg_ff, sign_ff, rem_ff}),
		.en(dp[2])
	);
	rvdff #(5) smallnumff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({smallnum_case, smallnum[3:0]}),
		.dout({smallnum_case_ff, smallnum_ff[3:0]})
	);
	rvdffe #(33) mff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(dp[2]),
		.din({~dp[1] &amp; divisor[31], divisor[31:0]}),
		.dout(m_ff[32:0])
	);
	rvdffe #(33) qff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(qff_enable),
		.din(q_in[32:0]),
		.dout(q_ff[32:0])
	);
	rvdffe #(33) aff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(aff_enable),
		.din(a_in[32:0]),
		.dout(a_ff[32:0])
	);
	rvtwoscomp #(32) dividend_c(
		.din(q_ff[31:0]),
		.dout(dividend_comp[31:0])
	);
	rvtwoscomp #(32) q_ff_c(
		.din(q_ff[31:0]),
		.dout(q_ff_comp[31:0])
	);
	rvtwoscomp #(32) a_ff_c(
		.din(a_ff[31:0]),
		.dout(a_ff_comp[31:0])
	);
	assign valid_e1 = valid_ff_e1 &amp; ~flush_lower_ff;
	assign smallnum_case = ((((((q_ff[31:4] == 28&#39;b0000000000000000000000000000) &amp; (m_ff[31:4] == 28&#39;b0000000000000000000000000000)) &amp; (m_ff[31:0] != 32&#39;b0)) &amp; ~rem_ff) &amp; valid_e1) &amp; ~dec_tlu_fast_div_disable) | (((((q_ff[31:0] == 32&#39;b0) &amp; (m_ff[31:0] != 32&#39;b0)) &amp; ~rem_ff) &amp; valid_e1) &amp; ~dec_tlu_fast_div_disable);
	assign smallnum[3] = ((q_ff[3] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[1];
	assign smallnum[2] = ((((q_ff[3] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[0]) | (((q_ff[2] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[1])) | (((q_ff[3] &amp; q_ff[2]) &amp; ~m_ff[3]) &amp; ~m_ff[2]);
	assign smallnum[1] = ((((((((((q_ff[2] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[0]) | (((q_ff[1] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[1])) | (((q_ff[3] &amp; ~m_ff[3]) &amp; ~m_ff[1]) &amp; ~m_ff[0])) | (((((q_ff[3] &amp; ~q_ff[2]) &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; m_ff[1]) &amp; m_ff[0])) | ((((~q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; ~m_ff[3]) &amp; ~m_ff[2])) | (((q_ff[3] &amp; q_ff[2]) &amp; ~m_ff[3]) &amp; ~m_ff[0])) | ((((q_ff[3] &amp; q_ff[2]) &amp; ~m_ff[3]) &amp; m_ff[2]) &amp; ~m_ff[1])) | (((q_ff[3] &amp; q_ff[1]) &amp; ~m_ff[3]) &amp; ~m_ff[1])) | ((((q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; ~m_ff[3]) &amp; m_ff[2]);
	assign smallnum[0] = ((((((((((((((((((((((((((((q_ff[2] &amp; q_ff[1]) &amp; q_ff[0]) &amp; ~m_ff[3]) &amp; ~m_ff[1]) | (((((q_ff[3] &amp; ~q_ff[2]) &amp; q_ff[0]) &amp; ~m_ff[3]) &amp; m_ff[1]) &amp; m_ff[0])) | (((q_ff[2] &amp; ~m_ff[3]) &amp; ~m_ff[1]) &amp; ~m_ff[0])) | (((q_ff[1] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[0])) | (((q_ff[0] &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[1])) | ((((((~q_ff[3] &amp; q_ff[2]) &amp; ~q_ff[1]) &amp; ~m_ff[3]) &amp; ~m_ff[2]) &amp; m_ff[1]) &amp; m_ff[0])) | ((((~q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; ~m_ff[3]) &amp; ~m_ff[0])) | (((q_ff[3] &amp; ~m_ff[2]) &amp; ~m_ff[1]) &amp; ~m_ff[0])) | ((((q_ff[3] &amp; ~q_ff[2]) &amp; ~m_ff[3]) &amp; m_ff[2]) &amp; m_ff[1])) | (((((~q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; ~m_ff[3]) &amp; m_ff[2]) &amp; ~m_ff[1])) | ((((~q_ff[3] &amp; q_ff[2]) &amp; q_ff[0]) &amp; ~m_ff[3]) &amp; ~m_ff[1])) | (((((q_ff[3] &amp; ~q_ff[2]) &amp; ~q_ff[1]) &amp; ~m_ff[3]) &amp; m_ff[2]) &amp; m_ff[0])) | ((((~q_ff[2] &amp; q_ff[1]) &amp; q_ff[0]) &amp; ~m_ff[3]) &amp; ~m_ff[2])) | (((q_ff[3] &amp; q_ff[2]) &amp; ~m_ff[1]) &amp; ~m_ff[0])) | (((q_ff[3] &amp; q_ff[1]) &amp; ~m_ff[2]) &amp; ~m_ff[0])) | (((((~q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; q_ff[0]) &amp; ~m_ff[3]) &amp; m_ff[2])) | (((q_ff[3] &amp; q_ff[2]) &amp; m_ff[3]) &amp; ~m_ff[2])) | ((((q_ff[3] &amp; q_ff[1]) &amp; m_ff[3]) &amp; ~m_ff[2]) &amp; ~m_ff[1])) | (((q_ff[3] &amp; q_ff[0]) &amp; ~m_ff[2]) &amp; ~m_ff[1])) | (((((q_ff[3] &amp; ~q_ff[1]) &amp; ~m_ff[3]) &amp; m_ff[2]) &amp; m_ff[1]) &amp; m_ff[0])) | ((((q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; m_ff[3]) &amp; ~m_ff[0])) | ((((q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; m_ff[3]) &amp; ~m_ff[1])) | ((((q_ff[3] &amp; q_ff[2]) &amp; q_ff[0]) &amp; m_ff[3]) &amp; ~m_ff[1])) | ((((q_ff[3] &amp; ~q_ff[2]) &amp; q_ff[1]) &amp; ~m_ff[3]) &amp; m_ff[1])) | (((q_ff[3] &amp; q_ff[1]) &amp; q_ff[0]) &amp; ~m_ff[2])) | ((((q_ff[3] &amp; q_ff[2]) &amp; q_ff[1]) &amp; q_ff[0]) &amp; m_ff[3]);
	wire [4:0] a_cls;
	wire [4:0] b_cls;
	wire [5:0] shortq;
	wire [5:0] shortq_shift;
	wire [5:0] shortq_shift_ff;
	wire shortq_enable;
	wire shortq_enable_ff;
	wire [32:0] short_dividend;
	assign short_dividend[31:0] = q_ff[31:0];
	assign short_dividend[32] = sign_ff &amp; q_ff[31];
	wire [3:0] shortq_raw;
	wire [3:0] shortq_shift_xx;
	assign a_cls[4:3] = 2&#39;b00;
	assign a_cls[2] = (~short_dividend[32] &amp; (short_dividend[31:24] != {8 {1&#39;b0}})) | (short_dividend[32] &amp; (short_dividend[31:23] != {9 {1&#39;b1}}));
	assign a_cls[1] = (~short_dividend[32] &amp; (short_dividend[23:16] != {8 {1&#39;b0}})) | (short_dividend[32] &amp; (short_dividend[22:15] != {8 {1&#39;b1}}));
	assign a_cls[0] = (~short_dividend[32] &amp; (short_dividend[15:8] != {8 {1&#39;b0}})) | (short_dividend[32] &amp; (short_dividend[14:7] != {8 {1&#39;b1}}));
	assign b_cls[4:3] = 2&#39;b00;
	assign b_cls[2] = (~m_ff[32] &amp; (m_ff[31:24] != {8 {1&#39;b0}})) | (m_ff[32] &amp; (m_ff[31:24] != {8 {1&#39;b1}}));
	assign b_cls[1] = (~m_ff[32] &amp; (m_ff[23:16] != {8 {1&#39;b0}})) | (m_ff[32] &amp; (m_ff[23:16] != {8 {1&#39;b1}}));
	assign b_cls[0] = (~m_ff[32] &amp; (m_ff[15:8] != {8 {1&#39;b0}})) | (m_ff[32] &amp; (m_ff[15:8] != {8 {1&#39;b1}}));
	assign shortq_raw[3] = ((((((a_cls[2:1] == 2&#39;b01) &amp; (b_cls[2] == 1&#39;b1)) | ((a_cls[2:0] == 3&#39;b001) &amp; (b_cls[2] == 1&#39;b1))) | ((a_cls[2:0] == 3&#39;b000) &amp; (b_cls[2] == 1&#39;b1))) | ((a_cls[2:0] == 3&#39;b001) &amp; (b_cls[2:1] == 2&#39;b01))) | ((a_cls[2:0] == 3&#39;b000) &amp; (b_cls[2:1] == 2&#39;b01))) | ((a_cls[2:0] == 3&#39;b000) &amp; (b_cls[2:0] == 3&#39;b001));
	assign shortq_raw[2] = ((((a_cls[2] == 1&#39;b1) &amp; (b_cls[2] == 1&#39;b1)) | ((a_cls[2:1] == 2&#39;b01) &amp; (b_cls[2:1] == 2&#39;b01))) | ((a_cls[2:0] == 3&#39;b001) &amp; (b_cls[2:0] == 3&#39;b001))) | ((a_cls[2:0] == 3&#39;b000) &amp; (b_cls[2:0] == 3&#39;b000));
	assign shortq_raw[1] = (((a_cls[2] == 1&#39;b1) &amp; (b_cls[2:1] == 2&#39;b01)) | ((a_cls[2:1] == 2&#39;b01) &amp; (b_cls[2:0] == 3&#39;b001))) | ((a_cls[2:0] == 3&#39;b001) &amp; (b_cls[2:0] == 3&#39;b000));
	assign shortq_raw[0] = ((a_cls[2] == 1&#39;b1) &amp; (b_cls[2:0] == 3&#39;b001)) | ((a_cls[2:1] == 2&#39;b01) &amp; (b_cls[2:0] == 3&#39;b000));
	assign shortq_enable = (valid_ff_e1 &amp; (m_ff[31:0] != 32&#39;b0)) &amp; (shortq_raw[3:0] != 4&#39;b0000);
	assign shortq_shift[3:0] = {4 {shortq_enable}} &amp; shortq_raw[3:0];
	rvdff #(5) i_shortq_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({shortq_enable, shortq_shift[3:0]}),
		.dout({shortq_enable_ff, shortq_shift_xx[3:0]})
	);
	assign shortq_shift_ff[5:0] = ((({6 {shortq_shift_xx[3]}} &amp; 6&#39;b011111) | ({6 {shortq_shift_xx[2]}} &amp; 6&#39;b011000)) | ({6 {shortq_shift_xx[1]}} &amp; 6&#39;b010000)) | ({6 {shortq_shift_xx[0]}} &amp; 6&#39;b001000);
	assign div_stall = run_state;
	assign run_in = ((dp[2] | run_state) &amp; ~finish) &amp; ~flush_lower_ff;
	assign count_in[5:0] = {6 {((run_state &amp; ~finish) &amp; ~flush_lower_ff) &amp; ~shortq_enable}} &amp; ((count[5:0] + shortq_shift_ff[5:0]) + 6&#39;d1);
	assign finish_early = smallnum_case;
	assign finish = ((smallnum_case | (~rem_ff ? count[5:0] == 6&#39;d32 : count[5:0] == 6&#39;d33)) &amp; ~flush_lower) &amp; ~flush_lower_ff;
	assign sign_eff = ~dp[1] &amp; (divisor[31:0] != 32&#39;b0);
	assign q_in[32:0] = (({33 {~run_state}} &amp; {1&#39;b0, dividend[31:0]}) | ({33 {run_state &amp; (valid_ff_e1 | shortq_enable_ff)}} &amp; ({dividend_eff[31:0], ~a_in[32]} &lt;&lt; shortq_shift_ff[5:0]))) | ({33 {run_state &amp; ~(valid_ff_e1 | shortq_enable_ff)}} &amp; {q_ff[31:0], ~a_in[32]});
	assign qff_enable = dp[2] | (run_state &amp; ~shortq_enable);
	assign dividend_eff[31:0] = (sign_ff &amp; dividend_neg_ff ? dividend_comp[31:0] : q_ff[31:0]);
	assign m_eff[32:0] = (add ? m_ff[32:0] : ~m_ff[32:0]);
	assign a_eff_shift[64:0] = {33&#39;b0, dividend_eff[31:0]} &lt;&lt; shortq_shift_ff[5:0];
	assign a_eff[32:0] = (({33 {rem_correct}} &amp; a_ff[32:0]) | ({33 {~rem_correct &amp; ~shortq_enable_ff}} &amp; {a_ff[31:0], q_ff[32]})) | ({33 {~rem_correct &amp; shortq_enable_ff}} &amp; a_eff_shift[64:32]);
	assign a_shift[32:0] = {33 {run_state}} &amp; a_eff[32:0];
	assign a_in[32:0] = {33 {run_state}} &amp; ((a_shift[32:0] + m_eff[32:0]) + {32&#39;b0, ~add});
	assign aff_enable = (dp[2] | ((run_state &amp; ~shortq_enable) &amp; (count[5:0] != 6&#39;d33))) | rem_correct;
	assign m_already_comp = divisor_neg_ff &amp; sign_ff;
	assign add = (a_ff[32] | rem_correct) ^ m_already_comp;
	assign rem_correct = ((count[5:0] == 6&#39;d33) &amp; rem_ff) &amp; a_ff[32];
	assign q_ff_eff[31:0] = (sign_ff &amp; (dividend_neg_ff ^ divisor_neg_ff) ? q_ff_comp[31:0] : q_ff[31:0]);
	assign a_ff_eff[31:0] = (sign_ff &amp; dividend_neg_ff ? a_ff_comp[31:0] : a_ff[31:0]);
	assign out[31:0] = (({32 {smallnum_case_ff}} &amp; {28&#39;b0000000000000000000000000000, smallnum_ff[3:0]}) | ({32 {rem_ff}} &amp; a_ff_eff[31:0])) | ({32 {~smallnum_case_ff &amp; ~rem_ff}} &amp; q_ff_eff[31:0]);
endmodule
module exu (
	clk,
	active_clk,
	clk_override,
	rst_l,
	scan_mode,
	lsu_freeze_dc3,
	dec_tlu_fast_div_disable,
	dec_i0_data_en,
	dec_i0_ctl_en,
	dec_i1_data_en,
	dec_i1_ctl_en,
	dec_debug_wdata_rs1_d,
	dbg_cmd_wrdata,
	lsu_result_dc3,
	i0_predict_p_d,
	i1_predict_p_d,
	dec_i0_rs1_bypass_en_e2,
	dec_i0_rs2_bypass_en_e2,
	dec_i1_rs1_bypass_en_e2,
	dec_i1_rs2_bypass_en_e2,
	i0_rs1_bypass_data_e2,
	i0_rs2_bypass_data_e2,
	i1_rs1_bypass_data_e2,
	i1_rs2_bypass_data_e2,
	dec_i0_rs1_bypass_en_e3,
	dec_i0_rs2_bypass_en_e3,
	dec_i1_rs1_bypass_en_e3,
	dec_i1_rs2_bypass_en_e3,
	i0_rs1_bypass_data_e3,
	i0_rs2_bypass_data_e3,
	i1_rs1_bypass_data_e3,
	i1_rs2_bypass_data_e3,
	dec_i0_sec_decode_e3,
	dec_i1_sec_decode_e3,
	dec_i0_pc_e3,
	dec_i1_pc_e3,
	pred_correct_npc_e2,
	dec_i1_valid_e1,
	dec_i0_mul_d,
	dec_i1_mul_d,
	dec_i0_div_d,
	dec_i1_div_d,
	gpr_i0_rs1_d,
	gpr_i0_rs2_d,
	dec_i0_immed_d,
	gpr_i1_rs1_d,
	gpr_i1_rs2_d,
	dec_i1_immed_d,
	i0_rs1_bypass_data_d,
	i0_rs2_bypass_data_d,
	i1_rs1_bypass_data_d,
	i1_rs2_bypass_data_d,
	dec_i0_br_immed_d,
	dec_i1_br_immed_d,
	i0_ap,
	i1_ap,
	dec_i0_alu_decode_d,
	dec_i1_alu_decode_d,
	dec_i0_select_pc_d,
	dec_i1_select_pc_d,
	dec_i0_pc_d,
	dec_i1_pc_d,
	dec_i0_rs1_bypass_en_d,
	dec_i0_rs2_bypass_en_d,
	dec_i1_rs1_bypass_en_d,
	dec_i1_rs2_bypass_en_d,
	dec_tlu_flush_lower_wb,
	dec_tlu_flush_path_wb,
	dec_tlu_i0_valid_e4,
	dec_tlu_i1_valid_e4,
	exu_i0_result_e1,
	exu_i1_result_e1,
	exu_i0_pc_e1,
	exu_i1_pc_e1,
	exu_i0_result_e4,
	exu_i1_result_e4,
	exu_i0_flush_final,
	exu_i1_flush_final,
	mul_p,
	div_p,
	dec_i0_lsu_d,
	dec_i1_lsu_d,
	dec_csr_ren_d,
	exu_lsu_rs1_d,
	exu_lsu_rs2_d,
	exu_csr_rs1_e1,
	exu_flush_final,
	exu_flush_path_final,
	exu_mul_result_e3,
	exu_div_result,
	exu_div_finish,
	exu_div_stall,
	exu_npc_e4,
	exu_i0_flush_lower_e4,
	exu_i1_flush_lower_e4,
	exu_i0_flush_path_e4,
	exu_i1_flush_path_e4,
	exu_mp_pkt,
	exu_mp_eghr,
	exu_i0_br_hist_e4,
	exu_i0_br_bank_e4,
	exu_i0_br_error_e4,
	exu_i0_br_start_error_e4,
	exu_i0_br_index_e4,
	exu_i0_br_valid_e4,
	exu_i0_br_mp_e4,
	exu_i0_br_way_e4,
	exu_i0_br_middle_e4,
	exu_i0_br_fghr_e4,
	exu_i0_br_ret_e4,
	exu_i0_br_call_e4,
	exu_i1_br_hist_e4,
	exu_i1_br_bank_e4,
	exu_i1_br_error_e4,
	exu_i1_br_start_error_e4,
	exu_i1_br_index_e4,
	exu_i1_br_valid_e4,
	exu_i1_br_mp_e4,
	exu_i1_br_way_e4,
	exu_i1_br_middle_e4,
	exu_i1_br_fghr_e4,
	exu_i1_br_ret_e4,
	exu_i1_br_call_e4,
	exu_flush_upper_e2,
	exu_rets_e1_pkt,
	exu_rets_e4_pkt,
	exu_pmu_i0_br_misp,
	exu_pmu_i0_br_ataken,
	exu_pmu_i0_pc4,
	exu_pmu_i1_br_misp,
	exu_pmu_i1_br_ataken,
	exu_pmu_i1_pc4
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire active_clk;
	input wire clk_override;
	input wire rst_l;
	input wire scan_mode;
	input wire lsu_freeze_dc3;
	input wire dec_tlu_fast_div_disable;
	input wire [4:2] dec_i0_data_en;
	input wire [4:1] dec_i0_ctl_en;
	input wire [4:2] dec_i1_data_en;
	input wire [4:1] dec_i1_ctl_en;
	input wire dec_debug_wdata_rs1_d;
	input wire [31:0] dbg_cmd_wrdata;
	input wire [31:0] lsu_result_dc3;
	input wire [73:0] i0_predict_p_d;
	input wire [73:0] i1_predict_p_d;
	input wire dec_i0_rs1_bypass_en_e2;
	input wire dec_i0_rs2_bypass_en_e2;
	input wire dec_i1_rs1_bypass_en_e2;
	input wire dec_i1_rs2_bypass_en_e2;
	input wire [31:0] i0_rs1_bypass_data_e2;
	input wire [31:0] i0_rs2_bypass_data_e2;
	input wire [31:0] i1_rs1_bypass_data_e2;
	input wire [31:0] i1_rs2_bypass_data_e2;
	input wire dec_i0_rs1_bypass_en_e3;
	input wire dec_i0_rs2_bypass_en_e3;
	input wire dec_i1_rs1_bypass_en_e3;
	input wire dec_i1_rs2_bypass_en_e3;
	input wire [31:0] i0_rs1_bypass_data_e3;
	input wire [31:0] i0_rs2_bypass_data_e3;
	input wire [31:0] i1_rs1_bypass_data_e3;
	input wire [31:0] i1_rs2_bypass_data_e3;
	input wire dec_i0_sec_decode_e3;
	input wire dec_i1_sec_decode_e3;
	input wire [31:1] dec_i0_pc_e3;
	input wire [31:1] dec_i1_pc_e3;
	input wire [31:1] pred_correct_npc_e2;
	input wire dec_i1_valid_e1;
	input wire dec_i0_mul_d;
	input wire dec_i1_mul_d;
	input wire dec_i0_div_d;
	input wire dec_i1_div_d;
	input wire [31:0] gpr_i0_rs1_d;
	input wire [31:0] gpr_i0_rs2_d;
	input wire [31:0] dec_i0_immed_d;
	input wire [31:0] gpr_i1_rs1_d;
	input wire [31:0] gpr_i1_rs2_d;
	input wire [31:0] dec_i1_immed_d;
	input wire [31:0] i0_rs1_bypass_data_d;
	input wire [31:0] i0_rs2_bypass_data_d;
	input wire [31:0] i1_rs1_bypass_data_d;
	input wire [31:0] i1_rs2_bypass_data_d;
	input wire [12:1] dec_i0_br_immed_d;
	input wire [12:1] dec_i1_br_immed_d;
	input wire [19:0] i0_ap;
	input wire [19:0] i1_ap;
	input wire dec_i0_alu_decode_d;
	input wire dec_i1_alu_decode_d;
	input wire dec_i0_select_pc_d;
	input wire dec_i1_select_pc_d;
	input wire [31:1] dec_i0_pc_d;
	input wire [31:1] dec_i1_pc_d;
	input wire dec_i0_rs1_bypass_en_d;
	input wire dec_i0_rs2_bypass_en_d;
	input wire dec_i1_rs1_bypass_en_d;
	input wire dec_i1_rs2_bypass_en_d;
	input wire dec_tlu_flush_lower_wb;
	input wire [31:1] dec_tlu_flush_path_wb;
	input wire dec_tlu_i0_valid_e4;
	input wire dec_tlu_i1_valid_e4;
	output wire [31:0] exu_i0_result_e1;
	output wire [31:0] exu_i1_result_e1;
	output wire [31:1] exu_i0_pc_e1;
	output wire [31:1] exu_i1_pc_e1;
	output wire [31:0] exu_i0_result_e4;
	output wire [31:0] exu_i1_result_e4;
	output wire exu_i0_flush_final;
	output wire exu_i1_flush_final;
	input wire [5:0] mul_p;
	input wire [2:0] div_p;
	input wire dec_i0_lsu_d;
	input wire dec_i1_lsu_d;
	input wire dec_csr_ren_d;
	output wire [31:0] exu_lsu_rs1_d;
	output wire [31:0] exu_lsu_rs2_d;
	output wire [31:0] exu_csr_rs1_e1;
	output wire exu_flush_final;
	output wire [31:1] exu_flush_path_final;
	output wire [31:0] exu_mul_result_e3;
	output wire [31:0] exu_div_result;
	output wire exu_div_finish;
	output wire exu_div_stall;
	output wire [31:1] exu_npc_e4;
	output wire exu_i0_flush_lower_e4;
	output wire exu_i1_flush_lower_e4;
	output wire [31:1] exu_i0_flush_path_e4;
	output wire [31:1] exu_i1_flush_path_e4;
	output wire [73:0] exu_mp_pkt;
	output wire [4:0] exu_mp_eghr;
	output wire [1:0] exu_i0_br_hist_e4;
	output wire [1:0] exu_i0_br_bank_e4;
	output wire exu_i0_br_error_e4;
	output wire exu_i0_br_start_error_e4;
	output wire [5:4] exu_i0_br_index_e4;
	output wire exu_i0_br_valid_e4;
	output wire exu_i0_br_mp_e4;
	output wire exu_i0_br_way_e4;
	output wire exu_i0_br_middle_e4;
	output wire [4:0] exu_i0_br_fghr_e4;
	output wire exu_i0_br_ret_e4;
	output wire exu_i0_br_call_e4;
	output wire [1:0] exu_i1_br_hist_e4;
	output wire [1:0] exu_i1_br_bank_e4;
	output wire exu_i1_br_error_e4;
	output wire exu_i1_br_start_error_e4;
	output wire [5:4] exu_i1_br_index_e4;
	output wire exu_i1_br_valid_e4;
	output wire exu_i1_br_mp_e4;
	output wire exu_i1_br_way_e4;
	output wire exu_i1_br_middle_e4;
	output wire [4:0] exu_i1_br_fghr_e4;
	output wire exu_i1_br_ret_e4;
	output wire exu_i1_br_call_e4;
	output wire exu_flush_upper_e2;
	output wire [5:0] exu_rets_e1_pkt;
	output wire [5:0] exu_rets_e4_pkt;
	output wire exu_pmu_i0_br_misp;
	output wire exu_pmu_i0_br_ataken;
	output wire exu_pmu_i0_pc4;
	output wire exu_pmu_i1_br_misp;
	output wire exu_pmu_i1_br_ataken;
	output wire exu_pmu_i1_pc4;
	wire [31:0] i0_rs1_d;
	wire [31:0] i0_rs2_d;
	wire [31:0] i1_rs1_d;
	wire [31:0] i1_rs2_d;
	wire exu_i0_flush_upper_e1;
	wire [31:1] exu_i0_flush_path_e1;
	wire exu_i1_flush_upper_e1;
	wire [31:1] exu_i1_flush_path_e1;
	wire [31:0] i0_rs1_final_d;
	wire [31:1] exu_flush_path_e2;
	wire [31:0] mul_rs1_d;
	wire [31:0] mul_rs2_d;
	wire [31:0] div_rs1_d;
	wire [31:0] div_rs2_d;
	wire i1_valid_e2;
	wire [31:1] npc_e4;
	wire [31:1] div_npc;
	wire [31:0] i0_rs1_e1;
	wire [31:0] i0_rs2_e1;
	wire [31:0] i0_rs1_e2;
	wire [31:0] i0_rs2_e2;
	wire [31:0] i0_rs1_e3;
	wire [31:0] i0_rs2_e3;
	wire [12:1] i0_br_immed_e1;
	wire [12:1] i0_br_immed_e2;
	wire [12:1] i0_br_immed_e3;
	wire [31:0] i1_rs1_e1;
	wire [31:0] i1_rs2_e1;
	wire [31:0] i1_rs1_e2;
	wire [31:0] i1_rs2_e2;
	wire [31:0] i1_rs1_e3;
	wire [31:0] i1_rs2_e3;
	wire [12:1] i1_br_immed_e1;
	wire [12:1] i1_br_immed_e2;
	wire [12:1] i1_br_immed_e3;
	wire [31:0] i0_rs1_e2_final;
	wire [31:0] i0_rs2_e2_final;
	wire [31:0] i1_rs1_e2_final;
	wire [31:0] i1_rs2_e2_final;
	wire [31:0] i0_rs1_e3_final;
	wire [31:0] i0_rs2_e3_final;
	wire [31:0] i1_rs1_e3_final;
	wire [31:0] i1_rs2_e3_final;
	wire [31:1] i0_alu_pc_nc;
	wire [31:1] i1_alu_pc_nc;
	wire [31:1] exu_flush_path_e1;
	wire exu_i0_flush_upper_e2;
	wire exu_i1_flush_upper_e2;
	wire i1_valid_e3;
	wire i1_valid_e4;
	wire [31:1] pred_correct_npc_e3;
	wire [31:1] pred_correct_npc_e4;
	wire exu_i0_flush_upper_e3;
	wire exu_i0_flush_upper_e4;
	wire i1_pred_correct_upper_e1;
	wire i0_pred_correct_upper_e1;
	wire i1_pred_correct_upper_e2;
	wire i0_pred_correct_upper_e2;
	wire i1_pred_correct_upper_e3;
	wire i0_pred_correct_upper_e3;
	wire i1_pred_correct_upper_e4;
	wire i0_pred_correct_upper_e4;
	wire i1_pred_correct_lower_e4;
	wire i0_pred_correct_lower_e4;
	wire i1_valid_e4_eff;
	wire i1_sec_decode_e4;
	wire i0_sec_decode_e4;
	wire i1_pred_correct_e4_eff;
	wire i0_pred_correct_e4_eff;
	wire [31:1] i1_flush_path_e4_eff;
	wire [31:1] i0_flush_path_e4_eff;
	wire [31:0] csr_rs1_in_d;
	wire [31:1] i1_flush_path_upper_e2;
	wire [31:1] i0_flush_path_upper_e2;
	wire [31:1] i1_flush_path_upper_e3;
	wire [31:1] i0_flush_path_upper_e3;
	wire [31:1] i1_flush_path_upper_e4;
	wire [31:1] i0_flush_path_upper_e4;
	wire div_valid_e1;
	wire div_finish_early;
	wire freeze;
	wire [19:0] i0_ap_e1;
	wire [19:0] i0_ap_e2;
	wire [19:0] i0_ap_e3;
	wire [19:0] i0_ap_e4;
	wire [19:0] i1_ap_e1;
	wire [19:0] i1_ap_e2;
	wire [19:0] i1_ap_e3;
	wire [19:0] i1_ap_e4;
	assign freeze = lsu_freeze_dc3;
	assign i0_rs1_d[31:0] = (({32 {~dec_i0_rs1_bypass_en_d}} &amp; (dec_debug_wdata_rs1_d ? dbg_cmd_wrdata[31:0] : gpr_i0_rs1_d[31:0])) | ({32 {~dec_i0_rs1_bypass_en_d &amp; dec_i0_select_pc_d}} &amp; {dec_i0_pc_d[31:1], 1&#39;b0})) | ({32 {dec_i0_rs1_bypass_en_d}} &amp; i0_rs1_bypass_data_d[31:0]);
	assign i0_rs1_final_d[31:0] = {32 {~dec_csr_ren_d}} &amp; i0_rs1_d[31:0];
	assign i0_rs2_d[31:0] = (({32 {~dec_i0_rs2_bypass_en_d}} &amp; gpr_i0_rs2_d[31:0]) | ({32 {~dec_i0_rs2_bypass_en_d}} &amp; dec_i0_immed_d[31:0])) | ({32 {dec_i0_rs2_bypass_en_d}} &amp; i0_rs2_bypass_data_d[31:0]);
	assign i1_rs1_d[31:0] = (({32 {~dec_i1_rs1_bypass_en_d}} &amp; gpr_i1_rs1_d[31:0]) | ({32 {~dec_i1_rs1_bypass_en_d &amp; dec_i1_select_pc_d}} &amp; {dec_i1_pc_d[31:1], 1&#39;b0})) | ({32 {dec_i1_rs1_bypass_en_d}} &amp; i1_rs1_bypass_data_d[31:0]);
	assign i1_rs2_d[31:0] = (({32 {~dec_i1_rs2_bypass_en_d}} &amp; gpr_i1_rs2_d[31:0]) | ({32 {~dec_i1_rs2_bypass_en_d}} &amp; dec_i1_immed_d[31:0])) | ({32 {dec_i1_rs2_bypass_en_d}} &amp; i1_rs2_bypass_data_d[31:0]);
	assign exu_lsu_rs1_d[31:0] = ((({32 {~dec_i0_rs1_bypass_en_d &amp; dec_i0_lsu_d}} &amp; gpr_i0_rs1_d[31:0]) | ({32 {(~dec_i1_rs1_bypass_en_d &amp; ~dec_i0_lsu_d) &amp; dec_i1_lsu_d}} &amp; gpr_i1_rs1_d[31:0])) | ({32 {dec_i0_rs1_bypass_en_d &amp; dec_i0_lsu_d}} &amp; i0_rs1_bypass_data_d[31:0])) | ({32 {(dec_i1_rs1_bypass_en_d &amp; ~dec_i0_lsu_d) &amp; dec_i1_lsu_d}} &amp; i1_rs1_bypass_data_d[31:0]);
	assign exu_lsu_rs2_d[31:0] = ((({32 {~dec_i0_rs2_bypass_en_d &amp; dec_i0_lsu_d}} &amp; gpr_i0_rs2_d[31:0]) | ({32 {(~dec_i1_rs2_bypass_en_d &amp; ~dec_i0_lsu_d) &amp; dec_i1_lsu_d}} &amp; gpr_i1_rs2_d[31:0])) | ({32 {dec_i0_rs2_bypass_en_d &amp; dec_i0_lsu_d}} &amp; i0_rs2_bypass_data_d[31:0])) | ({32 {(dec_i1_rs2_bypass_en_d &amp; ~dec_i0_lsu_d) &amp; dec_i1_lsu_d}} &amp; i1_rs2_bypass_data_d[31:0]);
	assign mul_rs1_d[31:0] = ((({32 {~dec_i0_rs1_bypass_en_d &amp; dec_i0_mul_d}} &amp; gpr_i0_rs1_d[31:0]) | ({32 {(~dec_i1_rs1_bypass_en_d &amp; ~dec_i0_mul_d) &amp; dec_i1_mul_d}} &amp; gpr_i1_rs1_d[31:0])) | ({32 {dec_i0_rs1_bypass_en_d &amp; dec_i0_mul_d}} &amp; i0_rs1_bypass_data_d[31:0])) | ({32 {(dec_i1_rs1_bypass_en_d &amp; ~dec_i0_mul_d) &amp; dec_i1_mul_d}} &amp; i1_rs1_bypass_data_d[31:0]);
	assign mul_rs2_d[31:0] = ((({32 {~dec_i0_rs2_bypass_en_d &amp; dec_i0_mul_d}} &amp; gpr_i0_rs2_d[31:0]) | ({32 {(~dec_i1_rs2_bypass_en_d &amp; ~dec_i0_mul_d) &amp; dec_i1_mul_d}} &amp; gpr_i1_rs2_d[31:0])) | ({32 {dec_i0_rs2_bypass_en_d &amp; dec_i0_mul_d}} &amp; i0_rs2_bypass_data_d[31:0])) | ({32 {(dec_i1_rs2_bypass_en_d &amp; ~dec_i0_mul_d) &amp; dec_i1_mul_d}} &amp; i1_rs2_bypass_data_d[31:0]);
	assign div_rs1_d[31:0] = ((({32 {~dec_i0_rs1_bypass_en_d &amp; dec_i0_div_d}} &amp; gpr_i0_rs1_d[31:0]) | ({32 {(~dec_i1_rs1_bypass_en_d &amp; ~dec_i0_div_d) &amp; dec_i1_div_d}} &amp; gpr_i1_rs1_d[31:0])) | ({32 {dec_i0_rs1_bypass_en_d &amp; dec_i0_div_d}} &amp; i0_rs1_bypass_data_d[31:0])) | ({32 {(dec_i1_rs1_bypass_en_d &amp; ~dec_i0_div_d) &amp; dec_i1_div_d}} &amp; i1_rs1_bypass_data_d[31:0]);
	assign div_rs2_d[31:0] = ((({32 {~dec_i0_rs2_bypass_en_d &amp; dec_i0_div_d}} &amp; gpr_i0_rs2_d[31:0]) | ({32 {(~dec_i1_rs2_bypass_en_d &amp; ~dec_i0_div_d) &amp; dec_i1_div_d}} &amp; gpr_i1_rs2_d[31:0])) | ({32 {dec_i0_rs2_bypass_en_d &amp; dec_i0_div_d}} &amp; i0_rs2_bypass_data_d[31:0])) | ({32 {(dec_i1_rs2_bypass_en_d &amp; ~dec_i0_div_d) &amp; dec_i1_div_d}} &amp; i1_rs2_bypass_data_d[31:0]);
	assign csr_rs1_in_d[31:0] = (dec_csr_ren_d ? i0_rs1_d[31:0] : exu_csr_rs1_e1[31:0]);
	wire i0_e1_data_en;
	wire i0_e2_data_en;
	wire i0_e3_data_en;
	wire i0_e1_ctl_en;
	wire i0_e2_ctl_en;
	wire i0_e3_ctl_en;
	wire i0_e4_ctl_en;
	assign {i0_e1_data_en, i0_e2_data_en, i0_e3_data_en} = dec_i0_data_en[4:2];
	assign {i0_e1_ctl_en, i0_e2_ctl_en, i0_e3_ctl_en, i0_e4_ctl_en} = dec_i0_ctl_en[4:1];
	wire i1_e1_data_en;
	wire i1_e2_data_en;
	wire i1_e3_data_en;
	wire i1_e1_ctl_en;
	wire i1_e2_ctl_en;
	wire i1_e3_ctl_en;
	wire i1_e4_ctl_en;
	assign {i1_e1_data_en, i1_e2_data_en, i1_e3_data_en} = dec_i1_data_en[4:2];
	assign {i1_e1_ctl_en, i1_e2_ctl_en, i1_e3_ctl_en, i1_e4_ctl_en} = dec_i1_ctl_en[4:1];
	rvdffe #(32) csr_rs1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_data_en),
		.din(csr_rs1_in_d[31:0]),
		.dout(exu_csr_rs1_e1[31:0])
	);
	exu_mul_ctl mul_e1(
		.clk(clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.lsu_result_dc3(lsu_result_dc3),
		.clk_override(clk_override),
		.freeze(freeze),
		.mp(mul_p),
		.a(mul_rs1_d[31:0]),
		.b(mul_rs2_d[31:0]),
		.out(exu_mul_result_e3[31:0])
	);
	exu_div_ctl div_e1(
		.clk(clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.dec_tlu_fast_div_disable(dec_tlu_fast_div_disable),
		.flush_lower(dec_tlu_flush_lower_wb),
		.dp(div_p),
		.dividend(div_rs1_d[31:0]),
		.divisor(div_rs2_d[31:0]),
		.valid_ff_e1(div_valid_e1),
		.div_stall(exu_div_stall),
		.finish_early(div_finish_early),
		.finish(exu_div_finish),
		.out(exu_div_result[31:0])
	);
	reg [73:0] i0_predict_newp_d;
	reg [73:0] i1_predict_newp_d;
	always @(*) begin
		i0_predict_newp_d = i0_predict_p_d;
		i0_predict_newp_d[71] = dec_i0_pc_d[1];
		i0_predict_newp_d[55:54] = i0_predict_p_d[55:54];
		i0_predict_newp_d[53:52] = i0_predict_p_d[53:52];
		i1_predict_newp_d = i1_predict_p_d;
		i1_predict_newp_d[71] = dec_i1_pc_d[1];
		i1_predict_newp_d[55:54] = i1_predict_p_d[55:54];
		i1_predict_newp_d[53:52] = i1_predict_p_d[53:52];
	end
	wire [73:0] i0_predict_p_e1;
	wire [73:0] i0_predict_p_e4;
	wire [73:0] i1_predict_p_e1;
	wire [73:0] i1_predict_p_e4;
	assign exu_pmu_i0_br_misp = i0_predict_p_e4[73] &amp; ~exu_div_finish;
	assign exu_pmu_i0_br_ataken = i0_predict_p_e4[72] &amp; ~exu_div_finish;
	assign exu_pmu_i0_pc4 = i0_predict_p_e4[70] | exu_div_finish;
	assign exu_pmu_i1_br_misp = i1_predict_p_e4[73];
	assign exu_pmu_i1_br_ataken = i1_predict_p_e4[72];
	assign exu_pmu_i1_pc4 = i1_predict_p_e4[70];
	exu_alu_ctl i0_alu_e1(
		.clk(clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.freeze(freeze),
		.enable(i0_e1_ctl_en),
		.predict_p(i0_predict_newp_d),
		.valid(dec_i0_alu_decode_d),
		.flush(exu_flush_final),
		.a(i0_rs1_final_d[31:0]),
		.b(i0_rs2_d[31:0]),
		.pc(dec_i0_pc_d[31:1]),
		.brimm(dec_i0_br_immed_d[12:1]),
		.ap(i0_ap_e1),
		.out(exu_i0_result_e1[31:0]),
		.flush_upper(exu_i0_flush_upper_e1),
		.flush_path(exu_i0_flush_path_e1[31:1]),
		.predict_p_ff(i0_predict_p_e1),
		.pc_ff(exu_i0_pc_e1[31:1]),
		.pred_correct(i0_pred_correct_upper_e1)
	);
	exu_alu_ctl i1_alu_e1(
		.clk(clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.freeze(freeze),
		.enable(i1_e1_ctl_en),
		.predict_p(i1_predict_newp_d),
		.valid(dec_i1_alu_decode_d),
		.flush(exu_flush_final),
		.a(i1_rs1_d[31:0]),
		.b(i1_rs2_d[31:0]),
		.pc(dec_i1_pc_d[31:1]),
		.brimm(dec_i1_br_immed_d[12:1]),
		.ap(i1_ap_e1),
		.out(exu_i1_result_e1[31:0]),
		.flush_upper(exu_i1_flush_upper_e1),
		.flush_path(exu_i1_flush_path_e1[31:1]),
		.predict_p_ff(i1_predict_p_e1),
		.pc_ff(exu_i1_pc_e1[31:1]),
		.pred_correct(i1_pred_correct_upper_e1)
	);
	wire [73:0] i0_pp_e2;
	wire [73:0] i0_pp_e3;
	wire [73:0] i0_pp_e4_in;
	rvdffe #(74) i0_pp_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_ctl_en),
		.din(i0_predict_p_e1),
		.dout(i0_pp_e2)
	);
	rvdffe #(74) i0_pp_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_ctl_en),
		.din(i0_pp_e2),
		.dout(i0_pp_e3)
	);
	wire [73:0] i1_pp_e2;
	wire [73:0] i1_pp_e3;
	wire [73:0] i1_pp_e4_in;
	rvdffe #(74) i1_pp_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_ctl_en),
		.din(i1_predict_p_e1),
		.dout(i1_pp_e2)
	);
	rvdffe #(74) i1_pp_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_ctl_en),
		.din(i1_pp_e2),
		.dout(i1_pp_e3)
	);
	assign i0_pp_e4_in = (freeze ? {74 {1&#39;sb0}} : i0_pp_e3);
	assign i1_pp_e4_in = (freeze ? {74 {1&#39;sb0}} : i1_pp_e3);
	rvdffe #(20) i0_ap_e1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_ctl_en),
		.din(i0_ap),
		.dout(i0_ap_e1)
	);
	rvdffe #(20) i0_ap_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_ctl_en),
		.din(i0_ap_e1),
		.dout(i0_ap_e2)
	);
	rvdffe #(20) i0_ap_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_ctl_en),
		.din(i0_ap_e2),
		.dout(i0_ap_e3)
	);
	rvdffe #(20) i0_ap_e4_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_ctl_en),
		.din(i0_ap_e3),
		.dout(i0_ap_e4)
	);
	rvdffe #(20) i1_ap_e1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e1_ctl_en),
		.din(i1_ap),
		.dout(i1_ap_e1)
	);
	rvdffe #(20) i1_ap_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_ctl_en),
		.din(i1_ap_e1),
		.dout(i1_ap_e2)
	);
	rvdffe #(20) i1_ap_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_ctl_en),
		.din(i1_ap_e2),
		.dout(i1_ap_e3)
	);
	rvdffe #(20) i1_ap_e4_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e4_ctl_en),
		.din(i1_ap_e3),
		.dout(i1_ap_e4)
	);
	assign exu_rets_e1_pkt[5] = (i0_predict_p_e1[17] &amp; i0_predict_p_e1[51]) &amp; ~i0_predict_p_e1[50];
	assign exu_rets_e1_pkt[2] = (i1_predict_p_e1[17] &amp; i1_predict_p_e1[51]) &amp; ~i1_predict_p_e1[50];
	assign exu_rets_e1_pkt[4] = (i0_predict_p_e1[16] &amp; i0_predict_p_e1[51]) &amp; ~i0_predict_p_e1[50];
	assign exu_rets_e1_pkt[1] = (i1_predict_p_e1[16] &amp; i1_predict_p_e1[51]) &amp; ~i1_predict_p_e1[50];
	assign exu_rets_e1_pkt[3] = i0_predict_p_e1[70];
	assign exu_rets_e1_pkt[0] = i1_predict_p_e1[70];
	rvdffe #(76) i0_src_e1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e1_data_en),
		.din({i0_rs1_d[31:0], i0_rs2_d[31:0], dec_i0_br_immed_d[12:1]}),
		.dout({i0_rs1_e1[31:0], i0_rs2_e1[31:0], i0_br_immed_e1[12:1]})
	);
	rvdffe #(76) i0_src_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_data_en),
		.din({i0_rs1_e1[31:0], i0_rs2_e1[31:0], i0_br_immed_e1[12:1]}),
		.dout({i0_rs1_e2[31:0], i0_rs2_e2[31:0], i0_br_immed_e2[12:1]})
	);
	rvdffe #(76) i0_src_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_data_en),
		.din({i0_rs1_e2_final[31:0], i0_rs2_e2_final[31:0], i0_br_immed_e2[12:1]}),
		.dout({i0_rs1_e3[31:0], i0_rs2_e3[31:0], i0_br_immed_e3[12:1]})
	);
	rvdffe #(76) i1_src_e1_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e1_data_en),
		.din({i1_rs1_d[31:0], i1_rs2_d[31:0], dec_i1_br_immed_d[12:1]}),
		.dout({i1_rs1_e1[31:0], i1_rs2_e1[31:0], i1_br_immed_e1[12:1]})
	);
	rvdffe #(76) i1_src_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_data_en),
		.din({i1_rs1_e1[31:0], i1_rs2_e1[31:0], i1_br_immed_e1[12:1]}),
		.dout({i1_rs1_e2[31:0], i1_rs2_e2[31:0], i1_br_immed_e2[12:1]})
	);
	rvdffe #(76) i1_src_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_data_en),
		.din({i1_rs1_e2_final[31:0], i1_rs2_e2_final[31:0], i1_br_immed_e2[12:1]}),
		.dout({i1_rs1_e3[31:0], i1_rs2_e3[31:0], i1_br_immed_e3[12:1]})
	);
	assign i0_rs1_e2_final[31:0] = (dec_i0_rs1_bypass_en_e2 ? i0_rs1_bypass_data_e2[31:0] : i0_rs1_e2[31:0]);
	assign i0_rs2_e2_final[31:0] = (dec_i0_rs2_bypass_en_e2 ? i0_rs2_bypass_data_e2[31:0] : i0_rs2_e2[31:0]);
	assign i1_rs1_e2_final[31:0] = (dec_i1_rs1_bypass_en_e2 ? i1_rs1_bypass_data_e2[31:0] : i1_rs1_e2[31:0]);
	assign i1_rs2_e2_final[31:0] = (dec_i1_rs2_bypass_en_e2 ? i1_rs2_bypass_data_e2[31:0] : i1_rs2_e2[31:0]);
	assign i0_rs1_e3_final[31:0] = (dec_i0_rs1_bypass_en_e3 ? i0_rs1_bypass_data_e3[31:0] : i0_rs1_e3[31:0]);
	assign i0_rs2_e3_final[31:0] = (dec_i0_rs2_bypass_en_e3 ? i0_rs2_bypass_data_e3[31:0] : i0_rs2_e3[31:0]);
	assign i1_rs1_e3_final[31:0] = (dec_i1_rs1_bypass_en_e3 ? i1_rs1_bypass_data_e3[31:0] : i1_rs1_e3[31:0]);
	assign i1_rs2_e3_final[31:0] = (dec_i1_rs2_bypass_en_e3 ? i1_rs2_bypass_data_e3[31:0] : i1_rs2_e3[31:0]);
	wire [4:0] ghr_e4_ns;
	wire [4:0] ghr_e4;
	wire [4:0] ghr_e1_ns;
	wire [4:0] ghr_e1;
	wire i0_taken_e1;
	wire i1_taken_e1;
	wire dec_i0_alu_decode_e1;
	wire dec_i1_alu_decode_e1;
	wire i0_valid_e1;
	wire i1_valid_e1;
	wire i0_ataken_e1;
	wire i1_ataken_e1;
	wire exu_flush_final_f;
	assign i0_valid_e1 = (~exu_flush_final &amp; ~exu_flush_final_f) &amp; (i0_predict_p_e1[51] | i0_predict_p_e1[73]);
	assign i1_valid_e1 = ((~exu_flush_final &amp; ~exu_flush_final_f) &amp; (i1_predict_p_e1[51] | i1_predict_p_e1[73])) &amp; ~exu_i0_flush_upper_e1;
	assign i0_ataken_e1 = i0_predict_p_e1[72];
	assign i1_ataken_e1 = i1_predict_p_e1[72];
	assign i0_taken_e1 = (i0_ataken_e1 &amp; dec_i0_alu_decode_e1) | (i0_predict_p_e1[69] &amp; ~dec_i0_alu_decode_e1);
	assign i1_taken_e1 = (i1_ataken_e1 &amp; dec_i1_alu_decode_e1) | (i1_predict_p_e1[69] &amp; ~dec_i1_alu_decode_e1);
	assign ghr_e1_ns[4:0] = (((({5 {(~dec_tlu_flush_lower_wb &amp; i0_valid_e1) &amp; (i0_predict_p_e1[73] | ~i1_valid_e1)}} &amp; {ghr_e1[3:0], i0_taken_e1}) | ({5 {((~dec_tlu_flush_lower_wb &amp; i0_valid_e1) &amp; ~i0_predict_p_e1[73]) &amp; i1_valid_e1}} &amp; {ghr_e1[2:0], i0_taken_e1, i1_taken_e1})) | ({5 {((~dec_tlu_flush_lower_wb &amp; ~i0_valid_e1) &amp; ~i0_predict_p_e1[50]) &amp; i1_valid_e1}} &amp; {ghr_e1[3:0], i1_taken_e1})) | ({5 {dec_tlu_flush_lower_wb}} &amp; ghr_e4[4:0])) | ({5 {(~dec_tlu_flush_lower_wb &amp; ~i0_valid_e1) &amp; ~i1_valid_e1}} &amp; ghr_e1[4:0]);
	rvdffs #(5) e1ghrff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din(ghr_e1_ns[4:0]),
		.dout(ghr_e1[4:0])
	);
	rvdffs #(2) e1ghrdecff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din({dec_i0_alu_decode_d, dec_i1_alu_decode_d}),
		.dout({dec_i0_alu_decode_e1, dec_i1_alu_decode_e1})
	);
	wire i0_valid_e4;
	wire i1_pred_valid_e4;
	assign i0_valid_e4 = dec_tlu_i0_valid_e4 &amp; (i0_predict_p_e4[51] | i0_predict_p_e4[73]);
	assign i1_pred_valid_e4 = (dec_tlu_i1_valid_e4 &amp; (i1_predict_p_e4[51] | i1_predict_p_e4[73])) &amp; ~exu_i0_flush_upper_e4;
	assign ghr_e4_ns[4:0] = ((({5 {i0_valid_e4 &amp; (i0_predict_p_e4[73] | ~i1_pred_valid_e4)}} &amp; {ghr_e4[3:0], i0_predict_p_e4[72]}) | ({5 {(i0_valid_e4 &amp; ~i0_predict_p_e4[73]) &amp; i1_pred_valid_e4}} &amp; {ghr_e4[2:0], i0_predict_p_e4[72], i1_predict_p_e4[72]})) | ({5 {(~i0_valid_e4 &amp; ~i0_predict_p_e4[50]) &amp; i1_pred_valid_e4}} &amp; {ghr_e4[3:0], i1_predict_p_e4[72]})) | ({5 {~i0_valid_e4 &amp; ~i1_pred_valid_e4}} &amp; ghr_e4[4:0]);
	rvdff #(5) e4ghrff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(ghr_e4_ns[4:0]),
		.dout(ghr_e4[4:0])
	);
	rvdff #(1) e4ghrflushff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(exu_flush_final),
		.dout(exu_flush_final_f)
	);
	exu_alu_ctl i0_alu_e4(
		.clk(clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.freeze(1&#39;b0),
		.enable(i0_e4_ctl_en),
		.predict_p(i0_pp_e4_in),
		.valid(dec_i0_sec_decode_e3),
		.flush(dec_tlu_flush_lower_wb),
		.a(i0_rs1_e3_final[31:0]),
		.b(i0_rs2_e3_final[31:0]),
		.pc(dec_i0_pc_e3[31:1]),
		.brimm(i0_br_immed_e3[12:1]),
		.ap(i0_ap_e4),
		.out(exu_i0_result_e4[31:0]),
		.flush_upper(exu_i0_flush_lower_e4),
		.flush_path(exu_i0_flush_path_e4[31:1]),
		.predict_p_ff(i0_predict_p_e4),
		.pc_ff(i0_alu_pc_nc[31:1]),
		.pred_correct(i0_pred_correct_lower_e4)
	);
	exu_alu_ctl i1_alu_e4(
		.clk(clk),
		.active_clk(active_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.freeze(1&#39;b0),
		.enable(i1_e4_ctl_en),
		.predict_p(i1_pp_e4_in),
		.valid(dec_i1_sec_decode_e3),
		.flush(dec_tlu_flush_lower_wb),
		.a(i1_rs1_e3_final[31:0]),
		.b(i1_rs2_e3_final[31:0]),
		.pc(dec_i1_pc_e3[31:1]),
		.brimm(i1_br_immed_e3[12:1]),
		.ap(i1_ap_e4),
		.out(exu_i1_result_e4[31:0]),
		.flush_upper(exu_i1_flush_lower_e4),
		.flush_path(exu_i1_flush_path_e4[31:1]),
		.predict_p_ff(i1_predict_p_e4),
		.pc_ff(i1_alu_pc_nc[31:1]),
		.pred_correct(i1_pred_correct_lower_e4)
	);
	assign exu_i0_br_hist_e4[1:0] = i0_predict_p_e4[69:68];
	assign exu_i0_br_bank_e4[1:0] = i0_predict_p_e4[53:52];
	assign exu_i0_br_error_e4 = i0_predict_p_e4[50];
	assign exu_i0_br_fghr_e4[4:0] = i0_predict_p_e4[5:1];
	assign exu_i0_br_middle_e4 = i0_predict_p_e4[70] ^ i0_predict_p_e4[71];
	assign exu_i0_br_start_error_e4 = i0_predict_p_e4[49];
	assign exu_i0_br_index_e4[5:4] = i0_predict_p_e4[55:54];
	assign exu_i0_br_valid_e4 = i0_predict_p_e4[51];
	assign exu_i0_br_mp_e4 = i0_predict_p_e4[73];
	assign exu_i0_br_ret_e4 = i0_predict_p_e4[16];
	assign exu_i0_br_call_e4 = i0_predict_p_e4[17];
	assign exu_i0_br_way_e4 = i0_predict_p_e4[0];
	assign exu_i1_br_hist_e4[1:0] = i1_predict_p_e4[69:68];
	assign exu_i1_br_bank_e4[1:0] = i1_predict_p_e4[53:52];
	assign exu_i1_br_fghr_e4[4:0] = i1_predict_p_e4[5:1];
	assign exu_i1_br_middle_e4 = i1_predict_p_e4[70] ^ i1_predict_p_e4[71];
	assign exu_i1_br_error_e4 = i1_predict_p_e4[50];
	assign exu_i1_br_index_e4[5:4] = i1_predict_p_e4[55:54];
	assign exu_i1_br_start_error_e4 = i1_predict_p_e4[49];
	assign exu_i1_br_valid_e4 = i1_predict_p_e4[51];
	assign exu_i1_br_mp_e4 = i1_predict_p_e4[73];
	assign exu_i1_br_way_e4 = i1_predict_p_e4[0];
	assign exu_i1_br_ret_e4 = i1_predict_p_e4[16];
	assign exu_i1_br_call_e4 = i1_predict_p_e4[17];
	assign exu_rets_e4_pkt[5] = (i0_predict_p_e4[17] &amp; i0_predict_p_e4[51]) &amp; ~i0_predict_p_e4[50];
	assign exu_rets_e4_pkt[2] = (i1_predict_p_e4[17] &amp; i1_predict_p_e4[51]) &amp; ~i1_predict_p_e4[50];
	assign exu_rets_e4_pkt[4] = (i0_predict_p_e4[16] &amp; i0_predict_p_e4[51]) &amp; ~i0_predict_p_e4[50];
	assign exu_rets_e4_pkt[1] = (i1_predict_p_e4[16] &amp; i1_predict_p_e4[51]) &amp; ~i1_predict_p_e4[50];
	assign exu_rets_e4_pkt[3] = i0_predict_p_e4[70];
	assign exu_rets_e4_pkt[0] = i1_predict_p_e4[70];
	wire [73:0] final_predict_mp;
	wire [73:0] final_predict_mp_ff;
	wire fp_enable;
	wire fp_enable_ff;
	assign fp_enable = ((exu_i0_flush_lower_e4 | exu_i1_flush_lower_e4) | exu_i0_flush_upper_e1) | exu_i1_flush_upper_e1;
	rvdff #(1) final_predict_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din(fp_enable),
		.dout(fp_enable_ff)
	);
	assign final_predict_mp = (exu_i0_flush_lower_e4 ? i0_predict_p_e4 : (exu_i1_flush_lower_e4 ? i1_predict_p_e4 : (exu_i0_flush_upper_e1 ? i0_predict_p_e1 : (exu_i1_flush_upper_e1 ? i1_predict_p_e1 : {74 {1&#39;sb0}}))));
	rvdffe #(74) predict_mp_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(fp_enable | fp_enable_ff),
		.din(final_predict_mp),
		.dout(final_predict_mp_ff)
	);
	wire [4:0] final_eghr;
	wire [4:0] after_flush_eghr;
	assign final_eghr[4:0] = ((((exu_i0_flush_upper_e1 | exu_i1_flush_upper_e1) &amp; ~dec_tlu_flush_lower_wb) &amp; ~exu_i0_flush_lower_e4) &amp; ~exu_i1_flush_lower_e4 ? ghr_e1[4:0] : ghr_e4[4:0]);
	assign after_flush_eghr[4:0] = ((exu_i0_flush_upper_e2 | exu_i1_flush_upper_e2) &amp; ~dec_tlu_flush_lower_wb ? ghr_e1[4:0] : ghr_e4[4:0]);
	assign exu_mp_pkt[0] = final_predict_mp_ff[0];
	assign exu_mp_pkt[73] = final_predict_mp_ff[73];
	assign exu_mp_pkt[17] = final_predict_mp_ff[17];
	assign exu_mp_pkt[15] = final_predict_mp_ff[15];
	assign exu_mp_pkt[16] = final_predict_mp_ff[16];
	assign exu_mp_pkt[72] = final_predict_mp_ff[72];
	assign exu_mp_pkt[71] = final_predict_mp_ff[71];
	assign exu_mp_pkt[70] = final_predict_mp_ff[70];
	assign exu_mp_pkt[69:68] = final_predict_mp_ff[69:68];
	assign exu_mp_pkt[67:56] = final_predict_mp_ff[67:56];
	assign exu_mp_pkt[55:54] = final_predict_mp_ff[55:54];
	assign exu_mp_pkt[53:52] = final_predict_mp_ff[53:52];
	assign exu_mp_pkt[14:6] = final_predict_mp_ff[14:6];
	assign exu_mp_pkt[5:1] = after_flush_eghr[4:0];
	assign exu_mp_eghr[4:0] = final_predict_mp_ff[5:1];
	rvdffe #(32) i0_upper_flush_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e2_ctl_en),
		.din({exu_i0_flush_path_e1[31:1], exu_i0_flush_upper_e1}),
		.dout({i0_flush_path_upper_e2[31:1], exu_i0_flush_upper_e2})
	);
	rvdffe #(33) i1_upper_flush_e2_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e2_ctl_en),
		.din({dec_i1_valid_e1, exu_i1_flush_path_e1[31:1], exu_i1_flush_upper_e1}),
		.dout({i1_valid_e2, i1_flush_path_upper_e2[31:1], exu_i1_flush_upper_e2})
	);
	assign exu_flush_path_e2[31:1] = (exu_i0_flush_upper_e2 ? i0_flush_path_upper_e2[31:1] : i1_flush_path_upper_e2[31:1]);
	assign exu_i0_flush_final = dec_tlu_flush_lower_wb | (exu_i0_flush_upper_e2 &amp; ~freeze);
	assign exu_i1_flush_final = dec_tlu_flush_lower_wb | (exu_i1_flush_upper_e2 &amp; ~freeze);
	assign exu_flush_upper_e2 = (exu_i0_flush_upper_e2 | exu_i1_flush_upper_e2) &amp; ~freeze;
	assign exu_flush_final = dec_tlu_flush_lower_wb | exu_flush_upper_e2;
	assign exu_flush_path_final[31:1] = (dec_tlu_flush_lower_wb ? dec_tlu_flush_path_wb[31:1] : exu_flush_path_e2[31:1]);
	rvdffe #(63) i0_upper_flush_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e3_ctl_en),
		.din({i0_flush_path_upper_e2[31:1], pred_correct_npc_e2[31:1], exu_i0_flush_upper_e2}),
		.dout({i0_flush_path_upper_e3[31:1], pred_correct_npc_e3[31:1], exu_i0_flush_upper_e3})
	);
	rvdffe #(32) i1_upper_flush_e3_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e3_ctl_en),
		.din({i1_valid_e2, i1_flush_path_upper_e2[31:1]}),
		.dout({i1_valid_e3, i1_flush_path_upper_e3[31:1]})
	);
	rvdffe #(63) i0_upper_flush_e4_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i0_e4_ctl_en),
		.din({i0_flush_path_upper_e3[31:1], pred_correct_npc_e3[31:1], exu_i0_flush_upper_e3 &amp; ~freeze}),
		.dout({i0_flush_path_upper_e4[31:1], pred_correct_npc_e4[31:1], exu_i0_flush_upper_e4})
	);
	rvdffe #(32) i1_upper_flush_e4_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(i1_e4_ctl_en),
		.din({i1_valid_e3 &amp; ~freeze, i1_flush_path_upper_e3[31:1]}),
		.dout({i1_valid_e4, i1_flush_path_upper_e4[31:1]})
	);
	rvdffs #(2) pred_correct_upper_e2_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din({i1_pred_correct_upper_e1, i0_pred_correct_upper_e1}),
		.dout({i1_pred_correct_upper_e2, i0_pred_correct_upper_e2})
	);
	rvdffs #(2) pred_correct_upper_e3_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.en(~freeze),
		.din({i1_pred_correct_upper_e2, i0_pred_correct_upper_e2}),
		.dout({i1_pred_correct_upper_e3, i0_pred_correct_upper_e3})
	);
	rvdff #(2) pred_correct_upper_e4_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({i1_pred_correct_upper_e3, i0_pred_correct_upper_e3}),
		.dout({i1_pred_correct_upper_e4, i0_pred_correct_upper_e4})
	);
	rvdff #(2) sec_decode_e4_ff(
		.rst_l(rst_l),
		.clk(active_clk),
		.din({dec_i0_sec_decode_e3, dec_i1_sec_decode_e3}),
		.dout({i0_sec_decode_e4, i1_sec_decode_e4})
	);
	assign i1_valid_e4_eff = i1_valid_e4 &amp; ~(i0_sec_decode_e4 ? exu_i0_flush_lower_e4 : exu_i0_flush_upper_e4);
	assign i1_pred_correct_e4_eff = (i1_sec_decode_e4 ? i1_pred_correct_lower_e4 : i1_pred_correct_upper_e4);
	assign i0_pred_correct_e4_eff = (i0_sec_decode_e4 ? i0_pred_correct_lower_e4 : i0_pred_correct_upper_e4);
	assign i1_flush_path_e4_eff[31:1] = (i1_sec_decode_e4 ? exu_i1_flush_path_e4[31:1] : i1_flush_path_upper_e4[31:1]);
	assign i0_flush_path_e4_eff[31:1] = (i0_sec_decode_e4 ? exu_i0_flush_path_e4[31:1] : i0_flush_path_upper_e4[31:1]);
	assign npc_e4[31:1] = (i1_valid_e4_eff ? (i1_pred_correct_e4_eff ? pred_correct_npc_e4[31:1] : i1_flush_path_e4_eff[31:1]) : (i0_pred_correct_e4_eff ? pred_correct_npc_e4[31:1] : i0_flush_path_e4_eff[31:1]));
	assign exu_npc_e4[31:1] = (div_finish_early ? exu_i0_flush_path_e1[31:1] : (exu_div_finish ? div_npc[31:1] : npc_e4[31:1]));
	rvdffe #(31) npc_any_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.en(div_valid_e1),
		.din(exu_i0_flush_path_e1[31:1]),
		.dout(div_npc[31:1])
	);
endmodule
module lsu (
	i0_result_e4_eff,
	i1_result_e4_eff,
	i0_result_e2,
	flush_final_e3,
	i0_flush_final_e3,
	dec_tlu_flush_lower_wb,
	dec_tlu_i0_kill_writeb_wb,
	dec_tlu_i1_kill_writeb_wb,
	dec_tlu_cancel_e4,
	dec_tlu_non_blocking_disable,
	dec_tlu_wb_coalescing_disable,
	dec_tlu_ld_miss_byp_wb_disable,
	dec_tlu_sideeffect_posted_disable,
	dec_tlu_core_ecc_disable,
	exu_lsu_rs1_d,
	exu_lsu_rs2_d,
	dec_lsu_offset_d,
	lsu_p,
	dec_i0_lsu_decode_d,
	dec_tlu_mrac_ff,
	lsu_result_dc3,
	lsu_result_corr_dc4,
	lsu_freeze_dc3,
	lsu_load_stall_any,
	lsu_store_stall_any,
	lsu_idle_any,
	lsu_halt_idle_any,
	lsu_error_pkt_dc3,
	lsu_freeze_external_ints_dc3,
	lsu_imprecise_error_load_any,
	lsu_imprecise_error_store_any,
	lsu_imprecise_error_addr_any,
	dec_nonblock_load_freeze_dc2,
	lsu_nonblock_load_valid_dc3,
	lsu_nonblock_load_tag_dc3,
	lsu_nonblock_load_inv_dc5,
	lsu_nonblock_load_inv_tag_dc5,
	lsu_nonblock_load_data_valid,
	lsu_nonblock_load_data_error,
	lsu_nonblock_load_data_tag,
	lsu_nonblock_load_data,
	lsu_pmu_misaligned_dc3,
	lsu_pmu_bus_trxn,
	lsu_pmu_bus_misaligned,
	lsu_pmu_bus_error,
	lsu_pmu_bus_busy,
	trigger_pkt_any,
	lsu_trigger_match_dc3,
	dccm_wren,
	dccm_rden,
	dccm_wr_addr,
	dccm_rd_addr_lo,
	dccm_rd_addr_hi,
	dccm_wr_data,
	dccm_rd_data_lo,
	dccm_rd_data_hi,
	picm_wren,
	picm_rden,
	picm_mken,
	picm_addr,
	picm_wr_data,
	picm_rd_data,
	lsu_axi_awvalid,
	lsu_axi_awready,
	lsu_axi_awid,
	lsu_axi_awaddr,
	lsu_axi_awregion,
	lsu_axi_awlen,
	lsu_axi_awsize,
	lsu_axi_awburst,
	lsu_axi_awlock,
	lsu_axi_awcache,
	lsu_axi_awprot,
	lsu_axi_awqos,
	lsu_axi_wvalid,
	lsu_axi_wready,
	lsu_axi_wdata,
	lsu_axi_wstrb,
	lsu_axi_wlast,
	lsu_axi_bvalid,
	lsu_axi_bready,
	lsu_axi_bresp,
	lsu_axi_bid,
	lsu_axi_arvalid,
	lsu_axi_arready,
	lsu_axi_arid,
	lsu_axi_araddr,
	lsu_axi_arregion,
	lsu_axi_arlen,
	lsu_axi_arsize,
	lsu_axi_arburst,
	lsu_axi_arlock,
	lsu_axi_arcache,
	lsu_axi_arprot,
	lsu_axi_arqos,
	lsu_axi_rvalid,
	lsu_axi_rready,
	lsu_axi_rid,
	lsu_axi_rdata,
	lsu_axi_rresp,
	lsu_axi_rlast,
	lsu_bus_clk_en,
	dma_dccm_req,
	dma_mem_addr,
	dma_mem_sz,
	dma_mem_write,
	dma_mem_wdata,
	dccm_dma_rvalid,
	dccm_dma_ecc_error,
	dccm_dma_rdata,
	dccm_ready,
	clk_override,
	scan_mode,
	clk,
	free_clk,
	rst_l
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire [31:0] i0_result_e4_eff;
	input wire [31:0] i1_result_e4_eff;
	input wire [31:0] i0_result_e2;
	input wire flush_final_e3;
	input wire i0_flush_final_e3;
	input wire dec_tlu_flush_lower_wb;
	input wire dec_tlu_i0_kill_writeb_wb;
	input wire dec_tlu_i1_kill_writeb_wb;
	input wire dec_tlu_cancel_e4;
	input wire dec_tlu_non_blocking_disable;
	input wire dec_tlu_wb_coalescing_disable;
	input wire dec_tlu_ld_miss_byp_wb_disable;
	input wire dec_tlu_sideeffect_posted_disable;
	input wire dec_tlu_core_ecc_disable;
	input wire [31:0] exu_lsu_rs1_d;
	input wire [31:0] exu_lsu_rs2_d;
	input wire [11:0] dec_lsu_offset_d;
	input wire [18:0] lsu_p;
	input wire dec_i0_lsu_decode_d;
	input wire [31:0] dec_tlu_mrac_ff;
	output wire [31:0] lsu_result_dc3;
	output wire [31:0] lsu_result_corr_dc4;
	output wire lsu_freeze_dc3;
	output wire lsu_load_stall_any;
	output wire lsu_store_stall_any;
	output wire lsu_idle_any;
	output wire lsu_halt_idle_any;
	output wire [37:0] lsu_error_pkt_dc3;
	output wire lsu_freeze_external_ints_dc3;
	output wire lsu_imprecise_error_load_any;
	output wire lsu_imprecise_error_store_any;
	output wire [31:0] lsu_imprecise_error_addr_any;
	input wire dec_nonblock_load_freeze_dc2;
	output wire lsu_nonblock_load_valid_dc3;
	output wire [2:0] lsu_nonblock_load_tag_dc3;
	output wire lsu_nonblock_load_inv_dc5;
	output wire [2:0] lsu_nonblock_load_inv_tag_dc5;
	output wire lsu_nonblock_load_data_valid;
	output wire lsu_nonblock_load_data_error;
	output wire [2:0] lsu_nonblock_load_data_tag;
	output wire [31:0] lsu_nonblock_load_data;
	output wire lsu_pmu_misaligned_dc3;
	output wire lsu_pmu_bus_trxn;
	output wire lsu_pmu_bus_misaligned;
	output wire lsu_pmu_bus_error;
	output wire lsu_pmu_bus_busy;
	input wire [151:0] trigger_pkt_any;
	output wire [3:0] lsu_trigger_match_dc3;
	output wire dccm_wren;
	output wire dccm_rden;
	output wire [15:0] dccm_wr_addr;
	output wire [15:0] dccm_rd_addr_lo;
	output wire [15:0] dccm_rd_addr_hi;
	output wire [38:0] dccm_wr_data;
	input wire [38:0] dccm_rd_data_lo;
	input wire [38:0] dccm_rd_data_hi;
	output wire picm_wren;
	output wire picm_rden;
	output wire picm_mken;
	output wire [31:0] picm_addr;
	output wire [31:0] picm_wr_data;
	input wire [31:0] picm_rd_data;
	output wire lsu_axi_awvalid;
	input wire lsu_axi_awready;
	output wire [3:0] lsu_axi_awid;
	output wire [31:0] lsu_axi_awaddr;
	output wire [3:0] lsu_axi_awregion;
	output wire [7:0] lsu_axi_awlen;
	output wire [2:0] lsu_axi_awsize;
	output wire [1:0] lsu_axi_awburst;
	output wire lsu_axi_awlock;
	output wire [3:0] lsu_axi_awcache;
	output wire [2:0] lsu_axi_awprot;
	output wire [3:0] lsu_axi_awqos;
	output wire lsu_axi_wvalid;
	input wire lsu_axi_wready;
	output wire [63:0] lsu_axi_wdata;
	output wire [7:0] lsu_axi_wstrb;
	output wire lsu_axi_wlast;
	input wire lsu_axi_bvalid;
	output wire lsu_axi_bready;
	input wire [1:0] lsu_axi_bresp;
	input wire [3:0] lsu_axi_bid;
	output wire lsu_axi_arvalid;
	input wire lsu_axi_arready;
	output wire [3:0] lsu_axi_arid;
	output wire [31:0] lsu_axi_araddr;
	output wire [3:0] lsu_axi_arregion;
	output wire [7:0] lsu_axi_arlen;
	output wire [2:0] lsu_axi_arsize;
	output wire [1:0] lsu_axi_arburst;
	output wire lsu_axi_arlock;
	output wire [3:0] lsu_axi_arcache;
	output wire [2:0] lsu_axi_arprot;
	output wire [3:0] lsu_axi_arqos;
	input wire lsu_axi_rvalid;
	output wire lsu_axi_rready;
	input wire [3:0] lsu_axi_rid;
	input wire [63:0] lsu_axi_rdata;
	input wire [1:0] lsu_axi_rresp;
	input wire lsu_axi_rlast;
	input wire lsu_bus_clk_en;
	input wire dma_dccm_req;
	input wire [31:0] dma_mem_addr;
	input wire [2:0] dma_mem_sz;
	input wire dma_mem_write;
	input wire [63:0] dma_mem_wdata;
	output wire dccm_dma_rvalid;
	output wire dccm_dma_ecc_error;
	output wire [63:0] dccm_dma_rdata;
	output wire dccm_ready;
	input wire clk_override;
	input wire scan_mode;
	input wire clk;
	input wire free_clk;
	input wire rst_l;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire lsu_dccm_rden_dc3;
	wire [63:0] store_data_dc2;
	wire [63:0] store_data_dc3;
	wire [31:0] store_data_dc4;
	wire [31:0] store_data_dc5;
	wire [31:0] store_ecc_datafn_hi_dc3;
	wire [31:0] store_ecc_datafn_lo_dc3;
	wire single_ecc_error_hi_dc3;
	wire single_ecc_error_lo_dc3;
	wire lsu_single_ecc_error_dc3;
	wire lsu_single_ecc_error_dc4;
	wire lsu_single_ecc_error_dc5;
	wire lsu_double_ecc_error_dc3;
	wire [31:0] dccm_data_hi_dc3;
	wire [31:0] dccm_data_lo_dc3;
	wire [6:0] dccm_data_ecc_hi_dc3;
	wire [6:0] dccm_data_ecc_lo_dc3;
	wire [31:0] lsu_ld_data_dc3;
	wire [31:0] lsu_ld_data_corr_dc3;
	wire [31:0] picm_mask_data_dc3;
	wire [31:0] lsu_addr_dc1;
	wire [31:0] lsu_addr_dc2;
	wire [31:0] lsu_addr_dc3;
	wire [31:0] lsu_addr_dc4;
	wire [31:0] lsu_addr_dc5;
	wire [31:0] end_addr_dc1;
	wire [31:0] end_addr_dc2;
	wire [31:0] end_addr_dc3;
	wire [31:0] end_addr_dc4;
	wire [31:0] end_addr_dc5;
	wire [18:0] lsu_pkt_dc1;
	wire [18:0] lsu_pkt_dc2;
	wire [18:0] lsu_pkt_dc3;
	wire [18:0] lsu_pkt_dc4;
	wire [18:0] lsu_pkt_dc5;
	wire lsu_i0_valid_dc1;
	wire lsu_i0_valid_dc2;
	wire lsu_i0_valid_dc3;
	wire lsu_i0_valid_dc4;
	wire lsu_i0_valid_dc5;
	wire isldst_dc1;
	wire dccm_ldst_dc2;
	wire dccm_ldst_dc3;
	wire store_stbuf_reqvld_dc3;
	wire load_stbuf_reqvld_dc3;
	wire ldst_stbuf_reqvld_dc3;
	wire lsu_commit_dc5;
	wire lsu_exc_dc2;
	wire addr_in_dccm_dc1;
	wire addr_in_dccm_dc2;
	wire addr_in_dccm_dc3;
	wire addr_in_pic_dc1;
	wire addr_in_pic_dc2;
	wire addr_in_pic_dc3;
	wire addr_external_dc2;
	wire addr_external_dc3;
	wire addr_external_dc4;
	wire addr_external_dc5;
	wire stbuf_reqvld_any;
	wire stbuf_reqvld_flushed_any;
	wire stbuf_addr_in_pic_any;
	wire [DCCM_BYTE_WIDTH - 1:0] stbuf_byteen_any;
	wire [LSU_SB_BITS - 1:0] stbuf_addr_any;
	wire [DCCM_DATA_WIDTH - 1:0] stbuf_data_any;
	wire [(DCCM_FDATA_WIDTH - DCCM_DATA_WIDTH) - 1:0] stbuf_ecc_any;
	wire lsu_cmpen_dc2;
	wire [DCCM_DATA_WIDTH - 1:0] stbuf_fwddata_hi_dc3;
	wire [DCCM_DATA_WIDTH - 1:0] stbuf_fwddata_lo_dc3;
	wire [DCCM_BYTE_WIDTH - 1:0] stbuf_fwdbyteen_hi_dc3;
	wire [DCCM_BYTE_WIDTH - 1:0] stbuf_fwdbyteen_lo_dc3;
	wire lsu_stbuf_commit_any;
	wire lsu_stbuf_empty_any;
	wire lsu_stbuf_nodma_empty_any;
	wire lsu_stbuf_full_any;
	wire lsu_busreq_dc5;
	wire lsu_bus_buffer_pend_any;
	wire lsu_bus_buffer_empty_any;
	wire lsu_bus_buffer_full_any;
	wire lsu_busreq_dc2;
	wire [31:0] bus_read_data_dc3;
	wire ld_bus_error_dc3;
	wire [31:0] ld_bus_error_addr_dc3;
	wire flush_dc2_up;
	wire flush_dc3;
	wire flush_dc4;
	wire flush_dc5;
	wire flush_prior_dc5;
	wire is_sideeffects_dc2;
	wire is_sideeffects_dc3;
	wire ldst_nodma_dc1todc3;
	wire lsu_c1_dc3_clk;
	wire lsu_c1_dc4_clk;
	wire lsu_c1_dc5_clk;
	wire lsu_c2_dc3_clk;
	wire lsu_c2_dc4_clk;
	wire lsu_c2_dc5_clk;
	wire lsu_freeze_c1_dc2_clk;
	wire lsu_freeze_c1_dc3_clk;
	wire lsu_freeze_c1_dc1_clken;
	wire lsu_freeze_c1_dc2_clken;
	wire lsu_freeze_c1_dc3_clken;
	wire lsu_store_c1_dc1_clken;
	wire lsu_store_c1_dc2_clken;
	wire lsu_store_c1_dc3_clken;
	wire lsu_store_c1_dc4_clk;
	wire lsu_store_c1_dc5_clk;
	wire lsu_freeze_c2_dc1_clk;
	wire lsu_freeze_c2_dc2_clk;
	wire lsu_freeze_c2_dc3_clk;
	wire lsu_freeze_c2_dc4_clk;
	wire lsu_stbuf_c1_clk;
	wire lsu_bus_ibuf_c1_clk;
	wire lsu_bus_obuf_c1_clk;
	wire lsu_bus_buf_c1_clk;
	wire lsu_dccm_c1_dc3_clk;
	wire lsu_pic_c1_dc3_clken;
	wire lsu_busm_clk;
	wire lsu_free_c2_clk;
	lsu_lsc_ctl lsu_lsc_ctl(
		.rst_l(rst_l),
		.clk(clk),
		.lsu_c1_dc4_clk(lsu_c1_dc4_clk),
		.lsu_c1_dc5_clk(lsu_c1_dc5_clk),
		.lsu_c2_dc4_clk(lsu_c2_dc4_clk),
		.lsu_c2_dc5_clk(lsu_c2_dc5_clk),
		.lsu_freeze_c1_dc1_clken(lsu_freeze_c1_dc1_clken),
		.lsu_freeze_c1_dc2_clken(lsu_freeze_c1_dc2_clken),
		.lsu_freeze_c1_dc2_clk(lsu_freeze_c1_dc2_clk),
		.lsu_freeze_c1_dc3_clken(lsu_freeze_c1_dc3_clken),
		.lsu_freeze_c1_dc3_clk(lsu_freeze_c1_dc3_clk),
		.lsu_freeze_c2_dc1_clk(lsu_freeze_c2_dc1_clk),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.lsu_store_c1_dc1_clken(lsu_store_c1_dc1_clken),
		.lsu_store_c1_dc2_clken(lsu_store_c1_dc2_clken),
		.lsu_store_c1_dc3_clken(lsu_store_c1_dc3_clken),
		.lsu_store_c1_dc4_clk(lsu_store_c1_dc4_clk),
		.lsu_store_c1_dc5_clk(lsu_store_c1_dc5_clk),
		.i0_result_e4_eff(i0_result_e4_eff),
		.i1_result_e4_eff(i1_result_e4_eff),
		.i0_result_e2(i0_result_e2),
		.ld_bus_error_dc3(ld_bus_error_dc3),
		.ld_bus_error_addr_dc3(ld_bus_error_addr_dc3),
		.lsu_single_ecc_error_dc3(lsu_single_ecc_error_dc3),
		.lsu_double_ecc_error_dc3(lsu_double_ecc_error_dc3),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_i0_valid_dc3(lsu_i0_valid_dc3),
		.flush_dc2_up(flush_dc2_up),
		.flush_dc3(flush_dc3),
		.flush_dc4(flush_dc4),
		.flush_dc5(flush_dc5),
		.exu_lsu_rs1_d(exu_lsu_rs1_d),
		.exu_lsu_rs2_d(exu_lsu_rs2_d),
		.lsu_p(lsu_p),
		.dec_lsu_offset_d(dec_lsu_offset_d),
		.picm_mask_data_dc3(picm_mask_data_dc3),
		.lsu_ld_data_dc3(lsu_ld_data_dc3),
		.lsu_ld_data_corr_dc3(lsu_ld_data_corr_dc3),
		.bus_read_data_dc3(bus_read_data_dc3),
		.lsu_result_dc3(lsu_result_dc3),
		.lsu_result_corr_dc4(lsu_result_corr_dc4),
		.lsu_addr_dc1(lsu_addr_dc1),
		.lsu_addr_dc2(lsu_addr_dc2),
		.lsu_addr_dc3(lsu_addr_dc3),
		.lsu_addr_dc4(lsu_addr_dc4),
		.lsu_addr_dc5(lsu_addr_dc5),
		.end_addr_dc1(end_addr_dc1),
		.end_addr_dc2(end_addr_dc2),
		.end_addr_dc3(end_addr_dc3),
		.end_addr_dc4(end_addr_dc4),
		.end_addr_dc5(end_addr_dc5),
		.store_data_dc2(store_data_dc2),
		.store_data_dc3(store_data_dc3),
		.store_data_dc4(store_data_dc4),
		.store_data_dc5(store_data_dc5),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.lsu_exc_dc2(lsu_exc_dc2),
		.lsu_error_pkt_dc3(lsu_error_pkt_dc3),
		.lsu_freeze_external_ints_dc3(lsu_freeze_external_ints_dc3),
		.is_sideeffects_dc2(is_sideeffects_dc2),
		.is_sideeffects_dc3(is_sideeffects_dc3),
		.lsu_commit_dc5(lsu_commit_dc5),
		.addr_in_dccm_dc1(addr_in_dccm_dc1),
		.addr_in_dccm_dc2(addr_in_dccm_dc2),
		.addr_in_dccm_dc3(addr_in_dccm_dc3),
		.addr_in_pic_dc1(addr_in_pic_dc1),
		.addr_in_pic_dc2(addr_in_pic_dc2),
		.addr_in_pic_dc3(addr_in_pic_dc3),
		.addr_external_dc2(addr_external_dc2),
		.addr_external_dc3(addr_external_dc3),
		.addr_external_dc4(addr_external_dc4),
		.addr_external_dc5(addr_external_dc5),
		.dma_dccm_req(dma_dccm_req),
		.dma_mem_addr(dma_mem_addr),
		.dma_mem_sz(dma_mem_sz),
		.dma_mem_write(dma_mem_write),
		.dma_mem_wdata(dma_mem_wdata),
		.lsu_pkt_dc1(lsu_pkt_dc1),
		.lsu_pkt_dc2(lsu_pkt_dc2),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_pkt_dc4(lsu_pkt_dc4),
		.lsu_pkt_dc5(lsu_pkt_dc5),
		.scan_mode(scan_mode)
	);
	assign lsu_store_stall_any = lsu_stbuf_full_any | lsu_bus_buffer_full_any;
	assign lsu_load_stall_any = lsu_bus_buffer_full_any;
	assign ldst_nodma_dc1todc3 = ((lsu_pkt_dc1[0] &amp; ~lsu_pkt_dc1[11]) | (lsu_pkt_dc2[0] &amp; ~lsu_pkt_dc2[11])) | (lsu_pkt_dc3[0] &amp; ~lsu_pkt_dc3[11]);
	assign dccm_ready = ~(((lsu_p[0] | lsu_stbuf_full_any) | lsu_freeze_dc3) | ldst_nodma_dc1todc3);
	assign flush_dc2_up = (flush_final_e3 | i0_flush_final_e3) | dec_tlu_flush_lower_wb;
	assign flush_dc3 = (flush_final_e3 &amp; i0_flush_final_e3) | dec_tlu_flush_lower_wb;
	assign flush_dc4 = dec_tlu_flush_lower_wb;
	assign flush_dc5 = dec_tlu_i0_kill_writeb_wb | (dec_tlu_i1_kill_writeb_wb &amp; ~lsu_i0_valid_dc5);
	assign flush_prior_dc5 = dec_tlu_i0_kill_writeb_wb &amp; ~lsu_i0_valid_dc5;
	assign lsu_idle_any = (~((((lsu_pkt_dc1[0] | lsu_pkt_dc2[0]) | lsu_pkt_dc3[0]) | lsu_pkt_dc4[0]) | lsu_pkt_dc5[0]) &amp; lsu_bus_buffer_empty_any) &amp; lsu_stbuf_empty_any;
	assign lsu_halt_idle_any = (~(((((lsu_pkt_dc1[0] &amp; ~lsu_pkt_dc1[11]) | (lsu_pkt_dc2[0] &amp; ~lsu_pkt_dc2[11])) | (lsu_pkt_dc3[0] &amp; ~lsu_pkt_dc3[11])) | (lsu_pkt_dc4[0] &amp; ~lsu_pkt_dc4[11])) | (lsu_pkt_dc5[0] &amp; ~lsu_pkt_dc5[11])) &amp; lsu_bus_buffer_empty_any) &amp; lsu_stbuf_nodma_empty_any;
	assign store_stbuf_reqvld_dc3 = (((lsu_pkt_dc3[0] &amp; lsu_pkt_dc3[13]) &amp; (addr_in_dccm_dc3 | addr_in_pic_dc3)) &amp; (~flush_dc3 | lsu_pkt_dc3[11])) &amp; ~lsu_freeze_dc3;
	assign load_stbuf_reqvld_dc3 = ((((lsu_pkt_dc3[0] &amp; lsu_pkt_dc3[14]) &amp; (addr_in_dccm_dc3 | addr_in_pic_dc3)) &amp; lsu_single_ecc_error_dc3) &amp; (~flush_dc3 | lsu_pkt_dc3[11])) &amp; ~lsu_freeze_dc3;
	assign isldst_dc1 = lsu_pkt_dc1[0] &amp; (lsu_pkt_dc1[14] | lsu_pkt_dc1[13]);
	assign dccm_ldst_dc2 = (lsu_pkt_dc2[0] &amp; (lsu_pkt_dc2[14] | lsu_pkt_dc2[13])) &amp; (addr_in_dccm_dc2 | addr_in_pic_dc2);
	assign dccm_ldst_dc3 = (lsu_pkt_dc3[0] &amp; (lsu_pkt_dc3[14] | lsu_pkt_dc3[13])) &amp; (addr_in_dccm_dc3 | addr_in_pic_dc3);
	assign lsu_cmpen_dc2 = (lsu_pkt_dc2[0] &amp; (lsu_pkt_dc2[14] | lsu_pkt_dc2[13])) &amp; (addr_in_dccm_dc2 | addr_in_pic_dc2);
	assign lsu_busreq_dc2 = (((lsu_pkt_dc2[0] &amp; (lsu_pkt_dc2[14] | lsu_pkt_dc2[13])) &amp; addr_external_dc2) &amp; ~flush_dc2_up) &amp; ~lsu_exc_dc2;
	assign lsu_pmu_misaligned_dc3 = lsu_pkt_dc3[0] &amp; ((lsu_pkt_dc3[17] &amp; lsu_addr_dc3[0]) | (lsu_pkt_dc3[16] &amp; |lsu_addr_dc3[1:0]));
	lsu_dccm_ctl dccm_ctl(
		.lsu_addr_dc1(lsu_addr_dc1[31:0]),
		.end_addr_dc1(end_addr_dc1[DCCM_BITS - 1:0]),
		.lsu_addr_dc3(lsu_addr_dc3[DCCM_BITS - 1:0]),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.lsu_dccm_c1_dc3_clk(lsu_dccm_c1_dc3_clk),
		.lsu_pic_c1_dc3_clken(lsu_pic_c1_dc3_clken),
		.rst_l(rst_l),
		.clk(clk),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_pkt_dc1(lsu_pkt_dc1),
		.addr_in_dccm_dc1(addr_in_dccm_dc1),
		.addr_in_pic_dc1(addr_in_pic_dc1),
		.addr_in_pic_dc3(addr_in_pic_dc3),
		.stbuf_reqvld_any(stbuf_reqvld_any),
		.stbuf_addr_in_pic_any(stbuf_addr_in_pic_any),
		.stbuf_addr_any(stbuf_addr_any),
		.stbuf_data_any(stbuf_data_any),
		.stbuf_ecc_any(stbuf_ecc_any),
		.stbuf_fwddata_hi_dc3(stbuf_fwddata_hi_dc3),
		.stbuf_fwddata_lo_dc3(stbuf_fwddata_lo_dc3),
		.stbuf_fwdbyteen_hi_dc3(stbuf_fwdbyteen_hi_dc3),
		.stbuf_fwdbyteen_lo_dc3(stbuf_fwdbyteen_lo_dc3),
		.lsu_double_ecc_error_dc3(lsu_double_ecc_error_dc3),
		.store_ecc_datafn_hi_dc3(store_ecc_datafn_hi_dc3),
		.store_ecc_datafn_lo_dc3(store_ecc_datafn_lo_dc3),
		.dccm_data_hi_dc3(dccm_data_hi_dc3),
		.dccm_data_lo_dc3(dccm_data_lo_dc3),
		.dccm_data_ecc_hi_dc3(dccm_data_ecc_hi_dc3),
		.dccm_data_ecc_lo_dc3(dccm_data_ecc_lo_dc3),
		.lsu_ld_data_dc3(lsu_ld_data_dc3),
		.lsu_ld_data_corr_dc3(lsu_ld_data_corr_dc3),
		.picm_mask_data_dc3(picm_mask_data_dc3),
		.lsu_stbuf_commit_any(lsu_stbuf_commit_any),
		.lsu_dccm_rden_dc3(lsu_dccm_rden_dc3),
		.dccm_dma_rvalid(dccm_dma_rvalid),
		.dccm_dma_ecc_error(dccm_dma_ecc_error),
		.dccm_dma_rdata(dccm_dma_rdata),
		.dccm_wren(dccm_wren),
		.dccm_rden(dccm_rden),
		.dccm_wr_addr(dccm_wr_addr),
		.dccm_rd_addr_lo(dccm_rd_addr_lo),
		.dccm_rd_addr_hi(dccm_rd_addr_hi),
		.dccm_wr_data(dccm_wr_data),
		.dccm_rd_data_lo(dccm_rd_data_lo),
		.dccm_rd_data_hi(dccm_rd_data_hi),
		.picm_wren(picm_wren),
		.picm_rden(picm_rden),
		.picm_mken(picm_mken),
		.picm_addr(picm_addr),
		.picm_wr_data(picm_wr_data),
		.picm_rd_data(picm_rd_data),
		.scan_mode(scan_mode)
	);
	lsu_stbuf stbuf(
		.lsu_addr_dc1(lsu_addr_dc1[LSU_SB_BITS - 1:0]),
		.end_addr_dc1(end_addr_dc1[LSU_SB_BITS - 1:0]),
		.lsu_addr_dc2(lsu_addr_dc2[LSU_SB_BITS - 1:0]),
		.end_addr_dc2(end_addr_dc2[LSU_SB_BITS - 1:0]),
		.lsu_addr_dc3(lsu_addr_dc3[LSU_SB_BITS - 1:0]),
		.end_addr_dc3(end_addr_dc3[LSU_SB_BITS - 1:0]),
		.clk(clk),
		.rst_l(rst_l),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.lsu_freeze_c1_dc2_clk(lsu_freeze_c1_dc2_clk),
		.lsu_freeze_c1_dc3_clk(lsu_freeze_c1_dc3_clk),
		.lsu_freeze_c1_dc3_clken(lsu_freeze_c1_dc3_clken),
		.lsu_c1_dc4_clk(lsu_c1_dc4_clk),
		.lsu_c1_dc5_clk(lsu_c1_dc5_clk),
		.lsu_c2_dc4_clk(lsu_c2_dc4_clk),
		.lsu_c2_dc5_clk(lsu_c2_dc5_clk),
		.lsu_stbuf_c1_clk(lsu_stbuf_c1_clk),
		.lsu_free_c2_clk(lsu_free_c2_clk),
		.load_stbuf_reqvld_dc3(load_stbuf_reqvld_dc3),
		.store_stbuf_reqvld_dc3(store_stbuf_reqvld_dc3),
		.addr_in_pic_dc2(addr_in_pic_dc2),
		.addr_in_pic_dc3(addr_in_pic_dc3),
		.addr_in_dccm_dc2(addr_in_dccm_dc2),
		.addr_in_dccm_dc3(addr_in_dccm_dc3),
		.store_ecc_datafn_hi_dc3(store_ecc_datafn_hi_dc3),
		.store_ecc_datafn_lo_dc3(store_ecc_datafn_lo_dc3),
		.isldst_dc1(isldst_dc1),
		.dccm_ldst_dc2(dccm_ldst_dc2),
		.dccm_ldst_dc3(dccm_ldst_dc3),
		.single_ecc_error_hi_dc3(single_ecc_error_hi_dc3),
		.single_ecc_error_lo_dc3(single_ecc_error_lo_dc3),
		.lsu_single_ecc_error_dc5(lsu_single_ecc_error_dc5),
		.lsu_commit_dc5(lsu_commit_dc5),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.flush_prior_dc5(flush_prior_dc5),
		.stbuf_reqvld_any(stbuf_reqvld_any),
		.stbuf_reqvld_flushed_any(stbuf_reqvld_flushed_any),
		.stbuf_addr_in_pic_any(stbuf_addr_in_pic_any),
		.stbuf_byteen_any(stbuf_byteen_any),
		.stbuf_addr_any(stbuf_addr_any),
		.stbuf_data_any(stbuf_data_any),
		.lsu_stbuf_commit_any(lsu_stbuf_commit_any),
		.lsu_stbuf_full_any(lsu_stbuf_full_any),
		.lsu_stbuf_empty_any(lsu_stbuf_empty_any),
		.lsu_stbuf_nodma_empty_any(lsu_stbuf_nodma_empty_any),
		.lsu_cmpen_dc2(lsu_cmpen_dc2),
		.lsu_pkt_dc2(lsu_pkt_dc2),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_pkt_dc5(lsu_pkt_dc5),
		.stbuf_fwddata_hi_dc3(stbuf_fwddata_hi_dc3),
		.stbuf_fwddata_lo_dc3(stbuf_fwddata_lo_dc3),
		.stbuf_fwdbyteen_hi_dc3(stbuf_fwdbyteen_hi_dc3),
		.stbuf_fwdbyteen_lo_dc3(stbuf_fwdbyteen_lo_dc3),
		.scan_mode(scan_mode)
	);
	lsu_ecc ecc(
		.lsu_addr_dc3(lsu_addr_dc3[DCCM_BITS - 1:0]),
		.end_addr_dc3(end_addr_dc3[DCCM_BITS - 1:0]),
		.lsu_c2_dc4_clk(lsu_c2_dc4_clk),
		.lsu_c1_dc4_clk(lsu_c1_dc4_clk),
		.lsu_c1_dc5_clk(lsu_c1_dc5_clk),
		.clk(clk),
		.rst_l(rst_l),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_dccm_rden_dc3(lsu_dccm_rden_dc3),
		.addr_in_dccm_dc3(addr_in_dccm_dc3),
		.store_data_dc3(store_data_dc3),
		.stbuf_data_any(stbuf_data_any),
		.stbuf_fwddata_hi_dc3(stbuf_fwddata_hi_dc3),
		.stbuf_fwddata_lo_dc3(stbuf_fwddata_lo_dc3),
		.stbuf_fwdbyteen_hi_dc3(stbuf_fwdbyteen_hi_dc3),
		.stbuf_fwdbyteen_lo_dc3(stbuf_fwdbyteen_lo_dc3),
		.dccm_data_hi_dc3(dccm_data_hi_dc3),
		.dccm_data_lo_dc3(dccm_data_lo_dc3),
		.dccm_data_ecc_hi_dc3(dccm_data_ecc_hi_dc3),
		.dccm_data_ecc_lo_dc3(dccm_data_ecc_lo_dc3),
		.dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
		.store_ecc_datafn_hi_dc3(store_ecc_datafn_hi_dc3),
		.store_ecc_datafn_lo_dc3(store_ecc_datafn_lo_dc3),
		.stbuf_ecc_any(stbuf_ecc_any),
		.single_ecc_error_hi_dc3(single_ecc_error_hi_dc3),
		.single_ecc_error_lo_dc3(single_ecc_error_lo_dc3),
		.lsu_single_ecc_error_dc3(lsu_single_ecc_error_dc3),
		.lsu_double_ecc_error_dc3(lsu_double_ecc_error_dc3),
		.scan_mode(scan_mode)
	);
	lsu_trigger trigger(
		.store_data_dc3(store_data_dc3[31:0]),
		.clk(clk),
		.lsu_free_c2_clk(lsu_free_c2_clk),
		.rst_l(rst_l),
		.trigger_pkt_any(trigger_pkt_any),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_addr_dc3(lsu_addr_dc3),
		.lsu_result_dc3(lsu_result_dc3),
		.lsu_trigger_match_dc3(lsu_trigger_match_dc3)
	);
	lsu_clkdomain clkdomain(
		.clk(clk),
		.free_clk(free_clk),
		.rst_l(rst_l),
		.clk_override(clk_override),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.addr_in_dccm_dc2(addr_in_dccm_dc2),
		.addr_in_pic_dc2(addr_in_pic_dc2),
		.dma_dccm_req(dma_dccm_req),
		.dma_mem_write(dma_mem_write),
		.load_stbuf_reqvld_dc3(load_stbuf_reqvld_dc3),
		.store_stbuf_reqvld_dc3(store_stbuf_reqvld_dc3),
		.stbuf_reqvld_any(stbuf_reqvld_any),
		.stbuf_reqvld_flushed_any(stbuf_reqvld_flushed_any),
		.lsu_busreq_dc5(lsu_busreq_dc5),
		.lsu_bus_buffer_pend_any(lsu_bus_buffer_pend_any),
		.lsu_bus_buffer_empty_any(lsu_bus_buffer_empty_any),
		.lsu_stbuf_empty_any(lsu_stbuf_empty_any),
		.lsu_bus_clk_en(lsu_bus_clk_en),
		.lsu_p(lsu_p),
		.lsu_pkt_dc1(lsu_pkt_dc1),
		.lsu_pkt_dc2(lsu_pkt_dc2),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_pkt_dc4(lsu_pkt_dc4),
		.lsu_pkt_dc5(lsu_pkt_dc5),
		.lsu_c1_dc3_clk(lsu_c1_dc3_clk),
		.lsu_c1_dc4_clk(lsu_c1_dc4_clk),
		.lsu_c1_dc5_clk(lsu_c1_dc5_clk),
		.lsu_c2_dc3_clk(lsu_c2_dc3_clk),
		.lsu_c2_dc4_clk(lsu_c2_dc4_clk),
		.lsu_c2_dc5_clk(lsu_c2_dc5_clk),
		.lsu_store_c1_dc1_clken(lsu_store_c1_dc1_clken),
		.lsu_store_c1_dc2_clken(lsu_store_c1_dc2_clken),
		.lsu_store_c1_dc3_clken(lsu_store_c1_dc3_clken),
		.lsu_store_c1_dc4_clk(lsu_store_c1_dc4_clk),
		.lsu_store_c1_dc5_clk(lsu_store_c1_dc5_clk),
		.lsu_freeze_c1_dc1_clken(lsu_freeze_c1_dc1_clken),
		.lsu_freeze_c1_dc2_clken(lsu_freeze_c1_dc2_clken),
		.lsu_freeze_c1_dc3_clken(lsu_freeze_c1_dc3_clken),
		.lsu_freeze_c1_dc2_clk(lsu_freeze_c1_dc2_clk),
		.lsu_freeze_c1_dc3_clk(lsu_freeze_c1_dc3_clk),
		.lsu_freeze_c2_dc1_clk(lsu_freeze_c2_dc1_clk),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.lsu_freeze_c2_dc4_clk(lsu_freeze_c2_dc4_clk),
		.lsu_dccm_c1_dc3_clk(lsu_dccm_c1_dc3_clk),
		.lsu_pic_c1_dc3_clken(lsu_pic_c1_dc3_clken),
		.lsu_stbuf_c1_clk(lsu_stbuf_c1_clk),
		.lsu_bus_obuf_c1_clk(lsu_bus_obuf_c1_clk),
		.lsu_bus_ibuf_c1_clk(lsu_bus_ibuf_c1_clk),
		.lsu_bus_buf_c1_clk(lsu_bus_buf_c1_clk),
		.lsu_busm_clk(lsu_busm_clk),
		.lsu_free_c2_clk(lsu_free_c2_clk),
		.scan_mode(scan_mode)
	);
	lsu_bus_intf bus_intf(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.dec_tlu_non_blocking_disable(dec_tlu_non_blocking_disable),
		.dec_tlu_wb_coalescing_disable(dec_tlu_wb_coalescing_disable),
		.dec_tlu_ld_miss_byp_wb_disable(dec_tlu_ld_miss_byp_wb_disable),
		.dec_tlu_sideeffect_posted_disable(dec_tlu_sideeffect_posted_disable),
		.lsu_c1_dc3_clk(lsu_c1_dc3_clk),
		.lsu_c1_dc4_clk(lsu_c1_dc4_clk),
		.lsu_c1_dc5_clk(lsu_c1_dc5_clk),
		.lsu_c2_dc3_clk(lsu_c2_dc3_clk),
		.lsu_c2_dc4_clk(lsu_c2_dc4_clk),
		.lsu_c2_dc5_clk(lsu_c2_dc5_clk),
		.lsu_freeze_c1_dc2_clk(lsu_freeze_c1_dc2_clk),
		.lsu_freeze_c1_dc3_clk(lsu_freeze_c1_dc3_clk),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.lsu_bus_ibuf_c1_clk(lsu_bus_ibuf_c1_clk),
		.lsu_bus_obuf_c1_clk(lsu_bus_obuf_c1_clk),
		.lsu_bus_buf_c1_clk(lsu_bus_buf_c1_clk),
		.lsu_free_c2_clk(lsu_free_c2_clk),
		.free_clk(free_clk),
		.lsu_busm_clk(lsu_busm_clk),
		.lsu_busreq_dc2(lsu_busreq_dc2),
		.lsu_pkt_dc1(lsu_pkt_dc1),
		.lsu_pkt_dc2(lsu_pkt_dc2),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_pkt_dc4(lsu_pkt_dc4),
		.lsu_pkt_dc5(lsu_pkt_dc5),
		.lsu_addr_dc1(lsu_addr_dc1),
		.lsu_addr_dc2(lsu_addr_dc2),
		.lsu_addr_dc3(lsu_addr_dc3),
		.lsu_addr_dc4(lsu_addr_dc4),
		.lsu_addr_dc5(lsu_addr_dc5),
		.end_addr_dc1(end_addr_dc1),
		.end_addr_dc2(end_addr_dc2),
		.end_addr_dc3(end_addr_dc3),
		.end_addr_dc4(end_addr_dc4),
		.end_addr_dc5(end_addr_dc5),
		.addr_external_dc2(addr_external_dc2),
		.addr_external_dc3(addr_external_dc3),
		.addr_external_dc4(addr_external_dc4),
		.addr_external_dc5(addr_external_dc5),
		.store_data_dc2(store_data_dc2),
		.store_data_dc3(store_data_dc3),
		.store_data_dc4(store_data_dc4),
		.store_data_dc5(store_data_dc5),
		.lsu_commit_dc5(lsu_commit_dc5),
		.is_sideeffects_dc2(is_sideeffects_dc2),
		.is_sideeffects_dc3(is_sideeffects_dc3),
		.flush_dc2_up(flush_dc2_up),
		.flush_dc3(flush_dc3),
		.flush_dc4(flush_dc4),
		.flush_dc5(flush_dc5),
		.dec_tlu_cancel_e4(dec_tlu_cancel_e4),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.lsu_busreq_dc5(lsu_busreq_dc5),
		.lsu_bus_buffer_pend_any(lsu_bus_buffer_pend_any),
		.lsu_bus_buffer_full_any(lsu_bus_buffer_full_any),
		.lsu_bus_buffer_empty_any(lsu_bus_buffer_empty_any),
		.bus_read_data_dc3(bus_read_data_dc3),
		.ld_bus_error_dc3(ld_bus_error_dc3),
		.ld_bus_error_addr_dc3(ld_bus_error_addr_dc3),
		.lsu_imprecise_error_load_any(lsu_imprecise_error_load_any),
		.lsu_imprecise_error_store_any(lsu_imprecise_error_store_any),
		.lsu_imprecise_error_addr_any(lsu_imprecise_error_addr_any),
		.dec_nonblock_load_freeze_dc2(dec_nonblock_load_freeze_dc2),
		.lsu_nonblock_load_valid_dc3(lsu_nonblock_load_valid_dc3),
		.lsu_nonblock_load_tag_dc3(lsu_nonblock_load_tag_dc3),
		.lsu_nonblock_load_inv_dc5(lsu_nonblock_load_inv_dc5),
		.lsu_nonblock_load_inv_tag_dc5(lsu_nonblock_load_inv_tag_dc5),
		.lsu_nonblock_load_data_valid(lsu_nonblock_load_data_valid),
		.lsu_nonblock_load_data_error(lsu_nonblock_load_data_error),
		.lsu_nonblock_load_data_tag(lsu_nonblock_load_data_tag),
		.lsu_nonblock_load_data(lsu_nonblock_load_data),
		.lsu_pmu_bus_trxn(lsu_pmu_bus_trxn),
		.lsu_pmu_bus_misaligned(lsu_pmu_bus_misaligned),
		.lsu_pmu_bus_error(lsu_pmu_bus_error),
		.lsu_pmu_bus_busy(lsu_pmu_bus_busy),
		.lsu_axi_awvalid(lsu_axi_awvalid),
		.lsu_axi_awready(lsu_axi_awready),
		.lsu_axi_awid(lsu_axi_awid),
		.lsu_axi_awaddr(lsu_axi_awaddr),
		.lsu_axi_awregion(lsu_axi_awregion),
		.lsu_axi_awlen(lsu_axi_awlen),
		.lsu_axi_awsize(lsu_axi_awsize),
		.lsu_axi_awburst(lsu_axi_awburst),
		.lsu_axi_awlock(lsu_axi_awlock),
		.lsu_axi_awcache(lsu_axi_awcache),
		.lsu_axi_awprot(lsu_axi_awprot),
		.lsu_axi_awqos(lsu_axi_awqos),
		.lsu_axi_wvalid(lsu_axi_wvalid),
		.lsu_axi_wready(lsu_axi_wready),
		.lsu_axi_wdata(lsu_axi_wdata),
		.lsu_axi_wstrb(lsu_axi_wstrb),
		.lsu_axi_wlast(lsu_axi_wlast),
		.lsu_axi_bvalid(lsu_axi_bvalid),
		.lsu_axi_bready(lsu_axi_bready),
		.lsu_axi_bresp(lsu_axi_bresp),
		.lsu_axi_bid(lsu_axi_bid),
		.lsu_axi_arvalid(lsu_axi_arvalid),
		.lsu_axi_arready(lsu_axi_arready),
		.lsu_axi_arid(lsu_axi_arid),
		.lsu_axi_araddr(lsu_axi_araddr),
		.lsu_axi_arregion(lsu_axi_arregion),
		.lsu_axi_arlen(lsu_axi_arlen),
		.lsu_axi_arsize(lsu_axi_arsize),
		.lsu_axi_arburst(lsu_axi_arburst),
		.lsu_axi_arlock(lsu_axi_arlock),
		.lsu_axi_arcache(lsu_axi_arcache),
		.lsu_axi_arprot(lsu_axi_arprot),
		.lsu_axi_arqos(lsu_axi_arqos),
		.lsu_axi_rvalid(lsu_axi_rvalid),
		.lsu_axi_rready(lsu_axi_rready),
		.lsu_axi_rid(lsu_axi_rid),
		.lsu_axi_rdata(lsu_axi_rdata),
		.lsu_axi_rresp(lsu_axi_rresp),
		.lsu_axi_rlast(lsu_axi_rlast),
		.lsu_bus_clk_en(lsu_bus_clk_en)
	);
	rvdff #(1) lsu_i0_valid_dc1ff(
		.rst_l(rst_l),
		.din(dec_i0_lsu_decode_d),
		.dout(lsu_i0_valid_dc1),
		.clk(lsu_freeze_c2_dc1_clk)
	);
	rvdff #(1) lsu_i0_valid_dc2ff(
		.rst_l(rst_l),
		.din(lsu_i0_valid_dc1),
		.dout(lsu_i0_valid_dc2),
		.clk(lsu_freeze_c2_dc2_clk)
	);
	rvdff #(1) lsu_i0_valid_dc3ff(
		.rst_l(rst_l),
		.din(lsu_i0_valid_dc2),
		.dout(lsu_i0_valid_dc3),
		.clk(lsu_freeze_c2_dc3_clk)
	);
	rvdff #(1) lsu_i0_valid_dc4ff(
		.rst_l(rst_l),
		.din(lsu_i0_valid_dc3),
		.dout(lsu_i0_valid_dc4),
		.clk(lsu_freeze_c2_dc4_clk)
	);
	rvdff #(1) lsu_i0_valid_dc5ff(
		.rst_l(rst_l),
		.din(lsu_i0_valid_dc4),
		.dout(lsu_i0_valid_dc5),
		.clk(lsu_c2_dc5_clk)
	);
	rvdff #(1) lsu_single_ecc_err_dc4(
		.rst_l(rst_l),
		.din(lsu_single_ecc_error_dc3),
		.dout(lsu_single_ecc_error_dc4),
		.clk(lsu_c2_dc4_clk)
	);
	rvdff #(1) lsu_single_ecc_err_dc5(
		.rst_l(rst_l),
		.din(lsu_single_ecc_error_dc4),
		.dout(lsu_single_ecc_error_dc5),
		.clk(lsu_c2_dc5_clk)
	);
endmodule
module lsu_clkdomain (
	clk,
	free_clk,
	rst_l,
	clk_override,
	lsu_freeze_dc3,
	addr_in_dccm_dc2,
	addr_in_pic_dc2,
	dma_dccm_req,
	dma_mem_write,
	load_stbuf_reqvld_dc3,
	store_stbuf_reqvld_dc3,
	stbuf_reqvld_any,
	stbuf_reqvld_flushed_any,
	lsu_busreq_dc5,
	lsu_bus_buffer_pend_any,
	lsu_bus_buffer_empty_any,
	lsu_stbuf_empty_any,
	lsu_bus_clk_en,
	lsu_p,
	lsu_pkt_dc1,
	lsu_pkt_dc2,
	lsu_pkt_dc3,
	lsu_pkt_dc4,
	lsu_pkt_dc5,
	lsu_c1_dc3_clk,
	lsu_c1_dc4_clk,
	lsu_c1_dc5_clk,
	lsu_c2_dc3_clk,
	lsu_c2_dc4_clk,
	lsu_c2_dc5_clk,
	lsu_store_c1_dc1_clken,
	lsu_store_c1_dc2_clken,
	lsu_store_c1_dc3_clken,
	lsu_store_c1_dc4_clk,
	lsu_store_c1_dc5_clk,
	lsu_freeze_c1_dc1_clken,
	lsu_freeze_c1_dc2_clken,
	lsu_freeze_c1_dc3_clken,
	lsu_freeze_c1_dc2_clk,
	lsu_freeze_c1_dc3_clk,
	lsu_freeze_c2_dc1_clk,
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	lsu_freeze_c2_dc4_clk,
	lsu_dccm_c1_dc3_clk,
	lsu_pic_c1_dc3_clken,
	lsu_stbuf_c1_clk,
	lsu_bus_obuf_c1_clk,
	lsu_bus_ibuf_c1_clk,
	lsu_bus_buf_c1_clk,
	lsu_busm_clk,
	lsu_free_c2_clk,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire free_clk;
	input wire rst_l;
	input wire clk_override;
	input wire lsu_freeze_dc3;
	input wire addr_in_dccm_dc2;
	input wire addr_in_pic_dc2;
	input wire dma_dccm_req;
	input wire dma_mem_write;
	input wire load_stbuf_reqvld_dc3;
	input wire store_stbuf_reqvld_dc3;
	input wire stbuf_reqvld_any;
	input wire stbuf_reqvld_flushed_any;
	input wire lsu_busreq_dc5;
	input wire lsu_bus_buffer_pend_any;
	input wire lsu_bus_buffer_empty_any;
	input wire lsu_stbuf_empty_any;
	input wire lsu_bus_clk_en;
	input wire [18:0] lsu_p;
	input wire [18:0] lsu_pkt_dc1;
	input wire [18:0] lsu_pkt_dc2;
	input wire [18:0] lsu_pkt_dc3;
	input wire [18:0] lsu_pkt_dc4;
	input wire [18:0] lsu_pkt_dc5;
	output wire lsu_c1_dc3_clk;
	output wire lsu_c1_dc4_clk;
	output wire lsu_c1_dc5_clk;
	output wire lsu_c2_dc3_clk;
	output wire lsu_c2_dc4_clk;
	output wire lsu_c2_dc5_clk;
	output wire lsu_store_c1_dc1_clken;
	output wire lsu_store_c1_dc2_clken;
	output wire lsu_store_c1_dc3_clken;
	output wire lsu_store_c1_dc4_clk;
	output wire lsu_store_c1_dc5_clk;
	output wire lsu_freeze_c1_dc1_clken;
	output wire lsu_freeze_c1_dc2_clken;
	output wire lsu_freeze_c1_dc3_clken;
	output wire lsu_freeze_c1_dc2_clk;
	output wire lsu_freeze_c1_dc3_clk;
	output wire lsu_freeze_c2_dc1_clk;
	output wire lsu_freeze_c2_dc2_clk;
	output wire lsu_freeze_c2_dc3_clk;
	output wire lsu_freeze_c2_dc4_clk;
	output wire lsu_dccm_c1_dc3_clk;
	output wire lsu_pic_c1_dc3_clken;
	output wire lsu_stbuf_c1_clk;
	output wire lsu_bus_obuf_c1_clk;
	output wire lsu_bus_ibuf_c1_clk;
	output wire lsu_bus_buf_c1_clk;
	output wire lsu_busm_clk;
	output wire lsu_free_c2_clk;
	input wire scan_mode;
	wire lsu_c1_dc1_clken;
	wire lsu_c1_dc2_clken;
	wire lsu_c1_dc3_clken;
	wire lsu_c1_dc4_clken;
	wire lsu_c1_dc5_clken;
	wire lsu_c2_dc3_clken;
	wire lsu_c2_dc4_clken;
	wire lsu_c2_dc5_clken;
	wire lsu_c1_dc1_clken_q;
	wire lsu_c1_dc2_clken_q;
	wire lsu_c1_dc3_clken_q;
	wire lsu_c1_dc4_clken_q;
	wire lsu_c1_dc5_clken_q;
	wire lsu_store_c1_dc4_clken;
	wire lsu_store_c1_dc5_clken;
	wire lsu_freeze_c1_dc4_clken;
	wire lsu_freeze_c2_dc1_clken;
	wire lsu_freeze_c2_dc2_clken;
	wire lsu_freeze_c2_dc3_clken;
	wire lsu_freeze_c2_dc4_clken;
	wire lsu_freeze_c1_dc1_clken_q;
	wire lsu_freeze_c1_dc2_clken_q;
	wire lsu_freeze_c1_dc3_clken_q;
	wire lsu_freeze_c1_dc4_clken_q;
	wire lsu_stbuf_c1_clken;
	wire lsu_bus_ibuf_c1_clken;
	wire lsu_bus_obuf_c1_clken;
	wire lsu_bus_buf_c1_clken;
	wire lsu_dccm_c1_dc3_clken;
	wire lsu_free_c1_clken;
	wire lsu_free_c1_clken_q;
	wire lsu_free_c2_clken;
	wire lsu_bus_valid_clken;
	assign lsu_c1_dc1_clken = (lsu_p[0] | dma_dccm_req) | clk_override;
	assign lsu_c1_dc2_clken = (lsu_pkt_dc1[0] | lsu_c1_dc1_clken_q) | clk_override;
	assign lsu_c1_dc3_clken = (lsu_pkt_dc2[0] | lsu_c1_dc2_clken_q) | clk_override;
	assign lsu_c1_dc4_clken = (lsu_pkt_dc3[0] | lsu_c1_dc3_clken_q) | clk_override;
	assign lsu_c1_dc5_clken = (lsu_pkt_dc4[0] | lsu_c1_dc4_clken_q) | clk_override;
	assign lsu_c2_dc3_clken = (lsu_c1_dc3_clken | lsu_c1_dc3_clken_q) | clk_override;
	assign lsu_c2_dc4_clken = (lsu_c1_dc4_clken | lsu_c1_dc4_clken_q) | clk_override;
	assign lsu_c2_dc5_clken = (lsu_c1_dc5_clken | lsu_c1_dc5_clken_q) | clk_override;
	assign lsu_store_c1_dc1_clken = ((lsu_c1_dc1_clken &amp; (lsu_p[13] | dma_mem_write)) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_store_c1_dc2_clken = ((lsu_c1_dc2_clken &amp; lsu_pkt_dc1[13]) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_store_c1_dc3_clken = ((lsu_c1_dc3_clken &amp; lsu_pkt_dc2[13]) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_store_c1_dc4_clken = (lsu_c1_dc4_clken &amp; lsu_pkt_dc3[13]) | clk_override;
	assign lsu_store_c1_dc5_clken = (lsu_c1_dc5_clken &amp; lsu_pkt_dc4[13]) | clk_override;
	assign lsu_freeze_c1_dc1_clken = ((lsu_p[0] | dma_dccm_req) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c1_dc2_clken = (lsu_pkt_dc1[0] | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c1_dc3_clken = (lsu_pkt_dc2[0] | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c1_dc4_clken = (lsu_pkt_dc3[0] | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c2_dc1_clken = ((lsu_freeze_c1_dc1_clken | lsu_freeze_c1_dc1_clken_q) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c2_dc2_clken = ((lsu_freeze_c1_dc2_clken | lsu_freeze_c1_dc2_clken_q) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c2_dc3_clken = ((lsu_freeze_c1_dc3_clken | lsu_freeze_c1_dc3_clken_q) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_freeze_c2_dc4_clken = ((lsu_freeze_c1_dc4_clken | lsu_freeze_c1_dc4_clken_q) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_stbuf_c1_clken = (((load_stbuf_reqvld_dc3 | store_stbuf_reqvld_dc3) | stbuf_reqvld_any) | stbuf_reqvld_flushed_any) | clk_override;
	assign lsu_bus_ibuf_c1_clken = lsu_busreq_dc5 | clk_override;
	assign lsu_bus_obuf_c1_clken = ((lsu_bus_buffer_pend_any | lsu_busreq_dc5) &amp; lsu_bus_clk_en) | clk_override;
	assign lsu_bus_buf_c1_clken = (~lsu_bus_buffer_empty_any | lsu_busreq_dc5) | clk_override;
	assign lsu_dccm_c1_dc3_clken = ((lsu_c1_dc3_clken &amp; addr_in_dccm_dc2) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_pic_c1_dc3_clken = ((lsu_c1_dc3_clken &amp; addr_in_pic_dc2) | clk_override) &amp; ~lsu_freeze_dc3;
	assign lsu_free_c1_clken = (((((((lsu_p[0] | lsu_pkt_dc1[0]) | lsu_pkt_dc2[0]) | lsu_pkt_dc3[0]) | lsu_pkt_dc4[0]) | lsu_pkt_dc5[0]) | ~lsu_bus_buffer_empty_any) | ~lsu_stbuf_empty_any) | clk_override;
	assign lsu_free_c2_clken = (lsu_free_c1_clken | lsu_free_c1_clken_q) | clk_override;
	rvdff #(1) lsu_free_c1_clkenff(
		.din(lsu_free_c1_clken),
		.dout(lsu_free_c1_clken_q),
		.clk(free_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_c1_dc1_clkenff(
		.din(lsu_c1_dc1_clken),
		.dout(lsu_c1_dc1_clken_q),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_c1_dc2_clkenff(
		.din(lsu_c1_dc2_clken),
		.dout(lsu_c1_dc2_clken_q),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_c1_dc3_clkenff(
		.din(lsu_c1_dc3_clken),
		.dout(lsu_c1_dc3_clken_q),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_c1_dc4_clkenff(
		.din(lsu_c1_dc4_clken),
		.dout(lsu_c1_dc4_clken_q),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_c1_dc5_clkenff(
		.din(lsu_c1_dc5_clken),
		.dout(lsu_c1_dc5_clken_q),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_freeze_c1_dc1_clkenff(
		.din(lsu_freeze_c1_dc1_clken),
		.dout(lsu_freeze_c1_dc1_clken_q),
		.clk(lsu_freeze_c2_dc1_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_freeze_c1_dc2_clkenff(
		.din(lsu_freeze_c1_dc2_clken),
		.dout(lsu_freeze_c1_dc2_clken_q),
		.clk(lsu_freeze_c2_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_freeze_c1_dc3_clkenff(
		.din(lsu_freeze_c1_dc3_clken),
		.dout(lsu_freeze_c1_dc3_clken_q),
		.clk(lsu_freeze_c2_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) lsu_freeze_c1_dc4_clkenff(
		.din(lsu_freeze_c1_dc4_clken),
		.dout(lsu_freeze_c1_dc4_clken_q),
		.clk(lsu_freeze_c2_dc4_clk),
		.rst_l(rst_l)
	);
	rvoclkhdr lsu_c1dc3_cgc(
		.en(lsu_c1_dc3_clken),
		.l1clk(lsu_c1_dc3_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_c1dc4_cgc(
		.en(lsu_c1_dc4_clken),
		.l1clk(lsu_c1_dc4_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_c1dc5_cgc(
		.en(lsu_c1_dc5_clken),
		.l1clk(lsu_c1_dc5_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_c2dc3_cgc(
		.en(lsu_c2_dc3_clken),
		.l1clk(lsu_c2_dc3_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_c2dc4_cgc(
		.en(lsu_c2_dc4_clken),
		.l1clk(lsu_c2_dc4_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_c2dc5_cgc(
		.en(lsu_c2_dc5_clken),
		.l1clk(lsu_c2_dc5_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_store_c1dc4_cgc(
		.en(lsu_store_c1_dc4_clken),
		.l1clk(lsu_store_c1_dc4_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_store_c1dc5_cgc(
		.en(lsu_store_c1_dc5_clken),
		.l1clk(lsu_store_c1_dc5_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_freeze_c1dc2_cgc(
		.en(lsu_freeze_c1_dc2_clken),
		.l1clk(lsu_freeze_c1_dc2_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_freeze_c1dc3_cgc(
		.en(lsu_freeze_c1_dc3_clken),
		.l1clk(lsu_freeze_c1_dc3_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_freeze_c2dc1_cgc(
		.en(lsu_freeze_c2_dc1_clken),
		.l1clk(lsu_freeze_c2_dc1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_freeze_c2dc2_cgc(
		.en(lsu_freeze_c2_dc2_clken),
		.l1clk(lsu_freeze_c2_dc2_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_freeze_c2dc3_cgc(
		.en(lsu_freeze_c2_dc3_clken),
		.l1clk(lsu_freeze_c2_dc3_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_freeze_c2dc4_cgc(
		.en(lsu_freeze_c2_dc4_clken),
		.l1clk(lsu_freeze_c2_dc4_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_stbuf_c1_cgc(
		.en(lsu_stbuf_c1_clken),
		.l1clk(lsu_stbuf_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_bus_ibuf_c1_cgc(
		.en(lsu_bus_ibuf_c1_clken),
		.l1clk(lsu_bus_ibuf_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_bus_obuf_c1_cgc(
		.en(lsu_bus_obuf_c1_clken),
		.l1clk(lsu_bus_obuf_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr lsu_bus_buf_c1_cgc(
		.en(lsu_bus_buf_c1_clken),
		.l1clk(lsu_bus_buf_c1_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_busm_cgc(
		.en(lsu_bus_clk_en),
		.l1clk(lsu_busm_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_dccm_c1dc3_cgc(
		.en(lsu_dccm_c1_dc3_clken),
		.l1clk(lsu_dccm_c1_dc3_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr lsu_free_cgc(
		.en(lsu_free_c2_clken),
		.l1clk(lsu_free_c2_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
endmodule
module lsu_addrcheck (
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	rst_l,
	start_addr_dc1,
	end_addr_dc1,
	lsu_pkt_dc1,
	dec_tlu_mrac_ff,
	is_sideeffects_dc2,
	is_sideeffects_dc3,
	addr_in_dccm_dc1,
	addr_in_pic_dc1,
	addr_external_dc1,
	access_fault_dc1,
	misaligned_fault_dc1,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire lsu_freeze_c2_dc2_clk;
	input wire lsu_freeze_c2_dc3_clk;
	input wire rst_l;
	input wire [31:0] start_addr_dc1;
	input wire [31:0] end_addr_dc1;
	input wire [18:0] lsu_pkt_dc1;
	input wire [31:0] dec_tlu_mrac_ff;
	output wire is_sideeffects_dc2;
	output wire is_sideeffects_dc3;
	output wire addr_in_dccm_dc1;
	output wire addr_in_pic_dc1;
	output wire addr_external_dc1;
	output wire access_fault_dc1;
	output wire misaligned_fault_dc1;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DCCM_REGION = 4&#39;hf;
	localparam PIC_REGION = 4&#39;hf;
	localparam ICCM_REGION = 4&#39;he;
	localparam ICCM_ENABLE = 1&#39;b0;
	localparam DCCM_ENABLE = 1&#39;b1;
	wire is_sideeffects_dc1;
	wire is_aligned_dc1;
	wire start_addr_in_dccm_dc1;
	wire end_addr_in_dccm_dc1;
	wire start_addr_in_dccm_region_dc1;
	wire end_addr_in_dccm_region_dc1;
	wire start_addr_in_pic_dc1;
	wire end_addr_in_pic_dc1;
	wire start_addr_in_pic_region_dc1;
	wire end_addr_in_pic_region_dc1;
	wire [4:0] csr_idx;
	wire addr_in_iccm;
	wire non_dccm_access_ok;
	generate
		if (DCCM_ENABLE == 1) begin : Gen_dccm_enable
			rvrangecheck #(
				.CCM_SADR(32&#39;hf0040000),
				.CCM_SIZE(64)
			) start_addr_dccm_rangecheck(
				.addr(start_addr_dc1[31:0]),
				.in_range(start_addr_in_dccm_dc1),
				.in_region(start_addr_in_dccm_region_dc1)
			);
			rvrangecheck #(
				.CCM_SADR(32&#39;hf0040000),
				.CCM_SIZE(64)
			) end_addr_dccm_rangecheck(
				.addr(end_addr_dc1[31:0]),
				.in_range(end_addr_in_dccm_dc1),
				.in_region(end_addr_in_dccm_region_dc1)
			);
		end
		else begin : Gen_dccm_disable
			assign start_addr_in_dccm_dc1 = 1&#39;sb0;
			assign start_addr_in_dccm_region_dc1 = 1&#39;sb0;
			assign end_addr_in_dccm_dc1 = 1&#39;sb0;
			assign end_addr_in_dccm_region_dc1 = 1&#39;sb0;
		end
	endgenerate
	generate
		if (ICCM_ENABLE == 1) begin : check_iccm
			assign addr_in_iccm = start_addr_dc1[31:28] == ICCM_REGION;
		end
		else assign addr_in_iccm = 1&#39;b0;
	endgenerate
	rvrangecheck #(
		.CCM_SADR(32&#39;hf00c0000),
		.CCM_SIZE(32)
	) start_addr_pic_rangecheck(
		.addr(start_addr_dc1[31:0]),
		.in_range(start_addr_in_pic_dc1),
		.in_region(start_addr_in_pic_region_dc1)
	);
	rvrangecheck #(
		.CCM_SADR(32&#39;hf00c0000),
		.CCM_SIZE(32)
	) end_addr_pic_rangecheck(
		.addr(end_addr_dc1[31:0]),
		.in_range(end_addr_in_pic_dc1),
		.in_region(end_addr_in_pic_region_dc1)
	);
	assign addr_in_dccm_dc1 = start_addr_in_dccm_dc1 &amp; end_addr_in_dccm_dc1;
	assign addr_in_pic_dc1 = start_addr_in_pic_dc1 &amp; end_addr_in_pic_dc1;
	assign addr_external_dc1 = ~(addr_in_dccm_dc1 | addr_in_pic_dc1);
	assign csr_idx[4:0] = {start_addr_dc1[31:28], 1&#39;b1};
	assign is_sideeffects_dc1 = dec_tlu_mrac_ff[csr_idx] &amp; ~((start_addr_in_dccm_region_dc1 | start_addr_in_pic_region_dc1) | addr_in_iccm);
	assign is_aligned_dc1 = ((lsu_pkt_dc1[16] &amp; (start_addr_dc1[1:0] == 2&#39;b00)) | (lsu_pkt_dc1[17] &amp; (start_addr_dc1[0] == 1&#39;b0))) | lsu_pkt_dc1[18];
	assign non_dccm_access_ok = ~(|{1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0, 1&#39;h0}) | (((((((((1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((start_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) &amp; ((((((((1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))) | (1&#39;h0 &amp; ((end_addr_dc1[31:0] | &#39;hffffffff) == (&#39;h0 | &#39;hffffffff)))));
	generate
		if (DCCM_REGION == PIC_REGION) assign access_fault_dc1 = ((((((start_addr_in_dccm_region_dc1 &amp; ~(start_addr_in_dccm_dc1 | start_addr_in_pic_dc1)) | (end_addr_in_dccm_region_dc1 &amp; ~(end_addr_in_dccm_dc1 | end_addr_in_pic_dc1))) | ((start_addr_dc1[27:18] != end_addr_dc1[27:18]) &amp; start_addr_in_dccm_dc1)) | (addr_in_pic_dc1 &amp; ((start_addr_dc1[1:0] != 2&#39;b00) | ~lsu_pkt_dc1[16]))) | (~start_addr_in_dccm_region_dc1 &amp; ~non_dccm_access_ok)) &amp; lsu_pkt_dc1[0]) &amp; ~lsu_pkt_dc1[11];
		else assign access_fault_dc1 = (((((((start_addr_in_dccm_region_dc1 &amp; ~start_addr_in_dccm_dc1) | (end_addr_in_dccm_region_dc1 &amp; ~end_addr_in_dccm_dc1)) | (start_addr_in_pic_region_dc1 &amp; ~start_addr_in_pic_dc1)) | (end_addr_in_pic_region_dc1 &amp; ~end_addr_in_pic_dc1)) | (addr_in_pic_dc1 &amp; ((start_addr_dc1[1:0] != 2&#39;b00) | ~lsu_pkt_dc1[16]))) | ((~start_addr_in_pic_region_dc1 &amp; ~start_addr_in_dccm_region_dc1) &amp; ~non_dccm_access_ok)) &amp; lsu_pkt_dc1[0]) &amp; ~lsu_pkt_dc1[11];
	endgenerate
	assign misaligned_fault_dc1 = ((((start_addr_dc1[31:28] != end_addr_dc1[31:28]) | (is_sideeffects_dc1 &amp; ~is_aligned_dc1)) &amp; addr_external_dc1) &amp; lsu_pkt_dc1[0]) &amp; ~lsu_pkt_dc1[11];
	rvdff #(.WIDTH(1)) is_sideeffects_dc2ff(
		.din(is_sideeffects_dc1),
		.dout(is_sideeffects_dc2),
		.clk(lsu_freeze_c2_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) is_sideeffects_dc3ff(
		.din(is_sideeffects_dc2),
		.dout(is_sideeffects_dc3),
		.clk(lsu_freeze_c2_dc3_clk),
		.rst_l(rst_l)
	);
endmodule
module lsu_lsc_ctl (
	rst_l,
	clk,
	lsu_c1_dc4_clk,
	lsu_c1_dc5_clk,
	lsu_c2_dc4_clk,
	lsu_c2_dc5_clk,
	lsu_freeze_c1_dc1_clken,
	lsu_freeze_c1_dc2_clken,
	lsu_freeze_c1_dc2_clk,
	lsu_freeze_c1_dc3_clken,
	lsu_freeze_c1_dc3_clk,
	lsu_freeze_c2_dc1_clk,
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	lsu_store_c1_dc1_clken,
	lsu_store_c1_dc2_clken,
	lsu_store_c1_dc3_clken,
	lsu_store_c1_dc4_clk,
	lsu_store_c1_dc5_clk,
	i0_result_e4_eff,
	i1_result_e4_eff,
	i0_result_e2,
	ld_bus_error_dc3,
	ld_bus_error_addr_dc3,
	lsu_single_ecc_error_dc3,
	lsu_double_ecc_error_dc3,
	lsu_freeze_dc3,
	lsu_i0_valid_dc3,
	flush_dc2_up,
	flush_dc3,
	flush_dc4,
	flush_dc5,
	exu_lsu_rs1_d,
	exu_lsu_rs2_d,
	lsu_p,
	dec_lsu_offset_d,
	picm_mask_data_dc3,
	lsu_ld_data_dc3,
	lsu_ld_data_corr_dc3,
	bus_read_data_dc3,
	lsu_result_dc3,
	lsu_result_corr_dc4,
	lsu_addr_dc1,
	lsu_addr_dc2,
	lsu_addr_dc3,
	lsu_addr_dc4,
	lsu_addr_dc5,
	end_addr_dc1,
	end_addr_dc2,
	end_addr_dc3,
	end_addr_dc4,
	end_addr_dc5,
	store_data_dc2,
	store_data_dc3,
	store_data_dc4,
	store_data_dc5,
	dec_tlu_mrac_ff,
	lsu_exc_dc2,
	lsu_error_pkt_dc3,
	lsu_freeze_external_ints_dc3,
	is_sideeffects_dc2,
	is_sideeffects_dc3,
	lsu_commit_dc5,
	addr_in_dccm_dc1,
	addr_in_dccm_dc2,
	addr_in_dccm_dc3,
	addr_in_pic_dc1,
	addr_in_pic_dc2,
	addr_in_pic_dc3,
	addr_external_dc2,
	addr_external_dc3,
	addr_external_dc4,
	addr_external_dc5,
	dma_dccm_req,
	dma_mem_addr,
	dma_mem_sz,
	dma_mem_write,
	dma_mem_wdata,
	lsu_pkt_dc1,
	lsu_pkt_dc2,
	lsu_pkt_dc3,
	lsu_pkt_dc4,
	lsu_pkt_dc5,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire rst_l;
	input wire clk;
	input wire lsu_c1_dc4_clk;
	input wire lsu_c1_dc5_clk;
	input wire lsu_c2_dc4_clk;
	input wire lsu_c2_dc5_clk;
	input wire lsu_freeze_c1_dc1_clken;
	input wire lsu_freeze_c1_dc2_clken;
	input wire lsu_freeze_c1_dc2_clk;
	input wire lsu_freeze_c1_dc3_clken;
	input wire lsu_freeze_c1_dc3_clk;
	input wire lsu_freeze_c2_dc1_clk;
	input wire lsu_freeze_c2_dc2_clk;
	input wire lsu_freeze_c2_dc3_clk;
	input wire lsu_store_c1_dc1_clken;
	input wire lsu_store_c1_dc2_clken;
	input wire lsu_store_c1_dc3_clken;
	input wire lsu_store_c1_dc4_clk;
	input wire lsu_store_c1_dc5_clk;
	input wire [31:0] i0_result_e4_eff;
	input wire [31:0] i1_result_e4_eff;
	input wire [31:0] i0_result_e2;
	input wire ld_bus_error_dc3;
	input wire [31:0] ld_bus_error_addr_dc3;
	input wire lsu_single_ecc_error_dc3;
	input wire lsu_double_ecc_error_dc3;
	input wire lsu_freeze_dc3;
	input wire lsu_i0_valid_dc3;
	input wire flush_dc2_up;
	input wire flush_dc3;
	input wire flush_dc4;
	input wire flush_dc5;
	input wire [31:0] exu_lsu_rs1_d;
	input wire [31:0] exu_lsu_rs2_d;
	input wire [18:0] lsu_p;
	input wire [11:0] dec_lsu_offset_d;
	input wire [31:0] picm_mask_data_dc3;
	input wire [31:0] lsu_ld_data_dc3;
	input wire [31:0] lsu_ld_data_corr_dc3;
	input wire [31:0] bus_read_data_dc3;
	output wire [31:0] lsu_result_dc3;
	output wire [31:0] lsu_result_corr_dc4;
	output wire [31:0] lsu_addr_dc1;
	output wire [31:0] lsu_addr_dc2;
	output wire [31:0] lsu_addr_dc3;
	output wire [31:0] lsu_addr_dc4;
	output wire [31:0] lsu_addr_dc5;
	output wire [31:0] end_addr_dc1;
	output wire [31:0] end_addr_dc2;
	output wire [31:0] end_addr_dc3;
	output wire [31:0] end_addr_dc4;
	output wire [31:0] end_addr_dc5;
	output wire [63:0] store_data_dc2;
	output wire [63:0] store_data_dc3;
	output wire [31:0] store_data_dc4;
	output wire [31:0] store_data_dc5;
	input wire [31:0] dec_tlu_mrac_ff;
	output wire lsu_exc_dc2;
	output wire [37:0] lsu_error_pkt_dc3;
	output wire lsu_freeze_external_ints_dc3;
	output wire is_sideeffects_dc2;
	output wire is_sideeffects_dc3;
	output wire lsu_commit_dc5;
	output wire addr_in_dccm_dc1;
	output wire addr_in_dccm_dc2;
	output wire addr_in_dccm_dc3;
	output wire addr_in_pic_dc1;
	output wire addr_in_pic_dc2;
	output wire addr_in_pic_dc3;
	output wire addr_external_dc2;
	output wire addr_external_dc3;
	output wire addr_external_dc4;
	output wire addr_external_dc5;
	input wire dma_dccm_req;
	input wire [31:0] dma_mem_addr;
	input wire [2:0] dma_mem_sz;
	input wire dma_mem_write;
	input wire [63:0] dma_mem_wdata;
	output wire [18:0] lsu_pkt_dc1;
	output wire [18:0] lsu_pkt_dc2;
	output wire [18:0] lsu_pkt_dc3;
	output wire [18:0] lsu_pkt_dc4;
	output wire [18:0] lsu_pkt_dc5;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire [31:0] full_addr_dc1;
	wire [31:0] full_end_addr_dc1;
	wire [31:0] lsu_rs1_d;
	wire [11:0] lsu_offset_d;
	wire [31:0] rs1_dc1;
	wire [11:0] offset_dc1;
	wire [12:0] end_addr_offset_dc1;
	wire [31:0] lsu_ld_datafn_dc3;
	wire [31:0] lsu_ld_datafn_corr_dc3;
	wire [31:0] lsu_result_corr_dc3;
	wire [2:0] addr_offset_dc1;
	wire [63:0] dma_mem_wdata_shifted;
	wire addr_external_dc1;
	wire access_fault_dc1;
	wire misaligned_fault_dc1;
	wire access_fault_dc2;
	wire misaligned_fault_dc2;
	wire access_fault_dc3;
	wire misaligned_fault_dc3;
	wire [63:0] store_data_d;
	wire [63:0] store_data_dc1;
	wire [63:0] store_data_pre_dc2;
	wire [63:0] store_data_pre_dc3;
	wire [63:0] store_data_dc2_in;
	wire [31:0] rs1_dc1_raw;
	wire [18:0] dma_pkt_d;
	reg [18:0] lsu_pkt_dc1_in;
	reg [18:0] lsu_pkt_dc2_in;
	reg [18:0] lsu_pkt_dc3_in;
	reg [18:0] lsu_pkt_dc4_in;
	reg [18:0] lsu_pkt_dc5_in;
	assign lsu_rs1_d[31:0] = (dma_dccm_req ? dma_mem_addr[31:0] : exu_lsu_rs1_d[31:0]);
	assign lsu_offset_d[11:0] = dec_lsu_offset_d[11:0] &amp; ~{12 {dma_dccm_req}};
	rvdffe #(32) rs1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_rs1_d[31:0]),
		.dout(rs1_dc1_raw[31:0]),
		.en(lsu_freeze_c1_dc1_clken)
	);
	rvdffe #(12) offsetff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_offset_d[11:0]),
		.dout(offset_dc1[11:0]),
		.en(lsu_freeze_c1_dc1_clken)
	);
	assign rs1_dc1[31:0] = (lsu_pkt_dc1[9] ? lsu_result_dc3[31:0] : rs1_dc1_raw[31:0]);
	rvlsadder lsadder(
		.rs1(rs1_dc1[31:0]),
		.offset(offset_dc1[11:0]),
		.dout(full_addr_dc1[31:0])
	);
	lsu_addrcheck addrcheck(
		.start_addr_dc1(full_addr_dc1[31:0]),
		.end_addr_dc1(full_end_addr_dc1[31:0]),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.rst_l(rst_l),
		.lsu_pkt_dc1(lsu_pkt_dc1),
		.dec_tlu_mrac_ff(dec_tlu_mrac_ff),
		.is_sideeffects_dc2(is_sideeffects_dc2),
		.is_sideeffects_dc3(is_sideeffects_dc3),
		.addr_in_dccm_dc1(addr_in_dccm_dc1),
		.addr_in_pic_dc1(addr_in_pic_dc1),
		.addr_external_dc1(addr_external_dc1),
		.access_fault_dc1(access_fault_dc1),
		.misaligned_fault_dc1(misaligned_fault_dc1),
		.scan_mode(scan_mode)
	);
	assign addr_offset_dc1[2:0] = (({3 {lsu_pkt_dc1[17]}} &amp; 3&#39;b001) | ({3 {lsu_pkt_dc1[16]}} &amp; 3&#39;b011)) | ({3 {lsu_pkt_dc1[15]}} &amp; 3&#39;b111);
	assign end_addr_offset_dc1[12:0] = {offset_dc1[11], offset_dc1[11:0]} + {9&#39;b000000000, addr_offset_dc1[2:0]};
	assign full_end_addr_dc1[31:0] = rs1_dc1[31:0] + {{19 {end_addr_offset_dc1[12]}}, end_addr_offset_dc1[12:0]};
	assign end_addr_dc1[31:0] = full_end_addr_dc1[31:0];
	assign lsu_exc_dc2 = access_fault_dc2 | misaligned_fault_dc2;
	assign lsu_freeze_external_ints_dc3 = lsu_freeze_dc3 &amp; is_sideeffects_dc3;
	assign lsu_error_pkt_dc3[37] = (((((access_fault_dc3 | misaligned_fault_dc3) | ld_bus_error_dc3) | lsu_double_ecc_error_dc3) &amp; lsu_pkt_dc3[0]) &amp; ~lsu_pkt_dc3[11]) &amp; ~flush_dc3;
	assign lsu_error_pkt_dc3[36] = lsu_single_ecc_error_dc3;
	assign lsu_error_pkt_dc3[35] = lsu_pkt_dc3[13];
	assign lsu_error_pkt_dc3[33] = lsu_pkt_dc3[11];
	assign lsu_error_pkt_dc3[34] = ~lsu_i0_valid_dc3;
	assign lsu_error_pkt_dc3[32] = ~misaligned_fault_dc3;
	assign lsu_error_pkt_dc3[31:0] = lsu_addr_dc3[31:0];
	assign dma_pkt_d[0] = dma_dccm_req;
	assign dma_pkt_d[11] = 1&#39;b1;
	assign dma_pkt_d[12] = 1&#39;sb0;
	assign dma_pkt_d[13] = dma_mem_write;
	assign dma_pkt_d[14] = ~dma_mem_write;
	assign dma_pkt_d[18] = dma_mem_sz[2:0] == 3&#39;b000;
	assign dma_pkt_d[17] = dma_mem_sz[2:0] == 3&#39;b001;
	assign dma_pkt_d[16] = dma_mem_sz[2:0] == 3&#39;b010;
	assign dma_pkt_d[15] = dma_mem_sz[2:0] == 3&#39;b011;
	assign dma_pkt_d[9] = 1&#39;sb0;
	assign dma_pkt_d[10] = 1&#39;sb0;
	assign dma_pkt_d[8] = 1&#39;sb0;
	assign dma_pkt_d[7] = 1&#39;sb0;
	assign dma_pkt_d[6-:2] = {2 {1&#39;sb0}};
	assign dma_pkt_d[4-:2] = {2 {1&#39;sb0}};
	assign dma_pkt_d[2-:2] = {2 {1&#39;sb0}};
	always @(*) begin
		lsu_pkt_dc1_in = (dma_dccm_req ? dma_pkt_d : lsu_p);
		lsu_pkt_dc2_in = lsu_pkt_dc1;
		lsu_pkt_dc3_in = lsu_pkt_dc2;
		lsu_pkt_dc4_in = lsu_pkt_dc3;
		lsu_pkt_dc5_in = lsu_pkt_dc4;
		lsu_pkt_dc1_in[0] = (lsu_p[0] &amp; ~flush_dc2_up) | dma_dccm_req;
		lsu_pkt_dc2_in[0] = lsu_pkt_dc1[0] &amp; ~(flush_dc2_up &amp; ~lsu_pkt_dc1[11]);
		lsu_pkt_dc3_in[0] = lsu_pkt_dc2[0] &amp; ~(flush_dc2_up &amp; ~lsu_pkt_dc2[11]);
		lsu_pkt_dc4_in[0] = (lsu_pkt_dc3[0] &amp; ~(flush_dc3 &amp; ~lsu_pkt_dc3[11])) &amp; ~lsu_freeze_dc3;
		lsu_pkt_dc5_in[0] = lsu_pkt_dc4[0] &amp; ~(flush_dc4 &amp; ~lsu_pkt_dc4[11]);
	end
	rvdff #(1) lsu_pkt_vlddc1ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc1_in[0]),
		.dout(lsu_pkt_dc1[0]),
		.clk(lsu_freeze_c2_dc1_clk)
	);
	rvdff #(1) lsu_pkt_vlddc2ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc2_in[0]),
		.dout(lsu_pkt_dc2[0]),
		.clk(lsu_freeze_c2_dc2_clk)
	);
	rvdff #(1) lsu_pkt_vlddc3ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc3_in[0]),
		.dout(lsu_pkt_dc3[0]),
		.clk(lsu_freeze_c2_dc3_clk)
	);
	rvdff #(1) lsu_pkt_vlddc4ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc4_in[0]),
		.dout(lsu_pkt_dc4[0]),
		.clk(lsu_c2_dc4_clk)
	);
	rvdff #(1) lsu_pkt_vlddc5ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc5_in[0]),
		.dout(lsu_pkt_dc5[0]),
		.clk(lsu_c2_dc5_clk)
	);
	rvdffe #(18) lsu_pkt_dc1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_pkt_dc1_in[18:1]),
		.dout(lsu_pkt_dc1[18:1]),
		.en(lsu_freeze_c1_dc1_clken)
	);
	rvdffe #(18) lsu_pkt_dc2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_pkt_dc2_in[18:1]),
		.dout(lsu_pkt_dc2[18:1]),
		.en(lsu_freeze_c1_dc2_clken)
	);
	rvdffe #(18) lsu_pkt_dc3ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_pkt_dc3_in[18:1]),
		.dout(lsu_pkt_dc3[18:1]),
		.en(lsu_freeze_c1_dc3_clken)
	);
	rvdff #(18) lsu_pkt_dc4ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc4_in[18:1]),
		.dout(lsu_pkt_dc4[18:1]),
		.clk(lsu_c1_dc4_clk)
	);
	rvdff #(18) lsu_pkt_dc5ff(
		.rst_l(rst_l),
		.din(lsu_pkt_dc5_in[18:1]),
		.dout(lsu_pkt_dc5[18:1]),
		.clk(lsu_c1_dc5_clk)
	);
	assign lsu_ld_datafn_dc3[31:0] = (addr_external_dc3 ? bus_read_data_dc3[31:0] : lsu_ld_data_dc3[31:0]);
	assign lsu_ld_datafn_corr_dc3[31:0] = (addr_external_dc3 ? bus_read_data_dc3[31:0] : lsu_ld_data_corr_dc3[31:0]);
	assign lsu_result_dc3[31:0] = (((({32 {lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[18]}} &amp; {24&#39;b000000000000000000000000, lsu_ld_datafn_dc3[7:0]}) | ({32 {lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[17]}} &amp; {16&#39;b0000000000000000, lsu_ld_datafn_dc3[15:0]})) | ({32 {~lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[18]}} &amp; {{24 {lsu_ld_datafn_dc3[7]}}, lsu_ld_datafn_dc3[7:0]})) | ({32 {~lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[17]}} &amp; {{16 {lsu_ld_datafn_dc3[15]}}, lsu_ld_datafn_dc3[15:0]})) | ({32 {lsu_pkt_dc3[16]}} &amp; lsu_ld_datafn_dc3[31:0]);
	assign lsu_result_corr_dc3[31:0] = (((({32 {lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[18]}} &amp; {24&#39;b000000000000000000000000, lsu_ld_datafn_corr_dc3[7:0]}) | ({32 {lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[17]}} &amp; {16&#39;b0000000000000000, lsu_ld_datafn_corr_dc3[15:0]})) | ({32 {~lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[18]}} &amp; {{24 {lsu_ld_datafn_corr_dc3[7]}}, lsu_ld_datafn_corr_dc3[7:0]})) | ({32 {~lsu_pkt_dc3[12] &amp; lsu_pkt_dc3[17]}} &amp; {{16 {lsu_ld_datafn_corr_dc3[15]}}, lsu_ld_datafn_corr_dc3[15:0]})) | ({32 {lsu_pkt_dc3[16]}} &amp; lsu_ld_datafn_corr_dc3[31:0]);
	assign lsu_addr_dc1[31:0] = full_addr_dc1[31:0];
	assign lsu_commit_dc5 = ((lsu_pkt_dc5[0] &amp; (lsu_pkt_dc5[13] | lsu_pkt_dc5[14])) &amp; ~flush_dc5) &amp; ~lsu_pkt_dc5[11];
	assign dma_mem_wdata_shifted[63:0] = dma_mem_wdata[63:0] &gt;&gt; {dma_mem_addr[2:0], 3&#39;b000};
	assign store_data_d[63:0] = (dma_dccm_req ? dma_mem_wdata_shifted[63:0] : {32&#39;b0, exu_lsu_rs2_d[31:0]});
	assign store_data_dc2_in[63:32] = store_data_dc1[63:32];
	assign store_data_dc2_in[31:0] = (lsu_pkt_dc1[10] ? lsu_result_dc3[31:0] : (lsu_pkt_dc1[6] ? i1_result_e4_eff[31:0] : (lsu_pkt_dc1[5] ? i0_result_e4_eff[31:0] : store_data_dc1[31:0])));
	assign store_data_dc2[63:32] = store_data_pre_dc2[63:32];
	assign store_data_dc2[31:0] = (lsu_pkt_dc2[7] ? i0_result_e2[31:0] : (lsu_pkt_dc2[8] ? lsu_result_dc3[31:0] : (lsu_pkt_dc2[4] ? i1_result_e4_eff[31:0] : (lsu_pkt_dc2[3] ? i0_result_e4_eff[31:0] : store_data_pre_dc2[31:0]))));
	assign store_data_dc3[63:32] = store_data_pre_dc3[63:32];
	assign store_data_dc3[31:0] = (picm_mask_data_dc3[31:0] | {32 {~addr_in_pic_dc3}}) &amp; (lsu_pkt_dc3[2] ? i1_result_e4_eff[31:0] : (lsu_pkt_dc3[1] ? i0_result_e4_eff[31:0] : store_data_pre_dc3[31:0]));
	rvdff #(32) lsu_result_corr_dc4ff(
		.rst_l(rst_l),
		.din(lsu_result_corr_dc3[31:0]),
		.dout(lsu_result_corr_dc4[31:0]),
		.clk(lsu_c1_dc4_clk)
	);
	rvdffe #(64) sddc1ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(store_data_d[63:0]),
		.dout(store_data_dc1[63:0]),
		.en(lsu_store_c1_dc1_clken)
	);
	rvdffe #(64) sddc2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(store_data_dc2_in[63:0]),
		.dout(store_data_pre_dc2[63:0]),
		.en(lsu_store_c1_dc2_clken)
	);
	rvdffe #(64) sddc3ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(store_data_dc2[63:0]),
		.dout(store_data_pre_dc3[63:0]),
		.en(~lsu_freeze_dc3 &amp; lsu_store_c1_dc3_clken)
	);
	rvdff #(32) sddc4ff(
		.rst_l(rst_l),
		.din(store_data_dc3[31:0]),
		.dout(store_data_dc4[31:0]),
		.clk(lsu_store_c1_dc4_clk)
	);
	rvdff #(32) sddc5ff(
		.rst_l(rst_l),
		.din(store_data_dc4[31:0]),
		.dout(store_data_dc5[31:0]),
		.clk(lsu_store_c1_dc5_clk)
	);
	rvdffe #(32) sadc2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_addr_dc1[31:0]),
		.dout(lsu_addr_dc2[31:0]),
		.en(lsu_freeze_c1_dc2_clken)
	);
	rvdffe #(32) sadc3ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(lsu_addr_dc2[31:0]),
		.dout(lsu_addr_dc3[31:0]),
		.en(lsu_freeze_c1_dc3_clken)
	);
	rvdff #(32) sadc4ff(
		.rst_l(rst_l),
		.din(lsu_addr_dc3[31:0]),
		.dout(lsu_addr_dc4[31:0]),
		.clk(lsu_c1_dc4_clk)
	);
	rvdff #(32) sadc5ff(
		.rst_l(rst_l),
		.din(lsu_addr_dc4[31:0]),
		.dout(lsu_addr_dc5[31:0]),
		.clk(lsu_c1_dc5_clk)
	);
	rvdffe #(32) end_addr_dc2ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(end_addr_dc1[31:0]),
		.dout(end_addr_dc2[31:0]),
		.en(lsu_freeze_c1_dc2_clken)
	);
	rvdffe #(32) end_addr_dc3ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(end_addr_dc2[31:0]),
		.dout(end_addr_dc3[31:0]),
		.en(lsu_freeze_c1_dc3_clken)
	);
	rvdff #(32) end_addr_dc4ff(
		.rst_l(rst_l),
		.din(end_addr_dc3[31:0]),
		.dout(end_addr_dc4[31:0]),
		.clk(lsu_c1_dc4_clk)
	);
	rvdff #(32) end_addr_dc5ff(
		.rst_l(rst_l),
		.din(end_addr_dc4[31:0]),
		.dout(end_addr_dc5[31:0]),
		.clk(lsu_c1_dc5_clk)
	);
	rvdff #(1) addr_in_dccm_dc2ff(
		.din(addr_in_dccm_dc1),
		.dout(addr_in_dccm_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_in_dccm_dc3ff(
		.din(addr_in_dccm_dc2),
		.dout(addr_in_dccm_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_in_pic_dc2ff(
		.din(addr_in_pic_dc1),
		.dout(addr_in_pic_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_in_pic_dc3ff(
		.din(addr_in_pic_dc2),
		.dout(addr_in_pic_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_external_dc2ff(
		.din(addr_external_dc1),
		.dout(addr_external_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_external_dc3ff(
		.din(addr_external_dc2),
		.dout(addr_external_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_external_dc4ff(
		.din(addr_external_dc3),
		.dout(addr_external_dc4),
		.clk(lsu_c1_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) addr_external_dc5ff(
		.din(addr_external_dc4),
		.dout(addr_external_dc5),
		.clk(lsu_c1_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) access_fault_dc2ff(
		.din(access_fault_dc1),
		.dout(access_fault_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) access_fault_dc3ff(
		.din(access_fault_dc2),
		.dout(access_fault_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) misaligned_fault_dc2ff(
		.din(misaligned_fault_dc1),
		.dout(misaligned_fault_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(1) misaligned_fault_dc3ff(
		.din(misaligned_fault_dc2),
		.dout(misaligned_fault_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
endmodule
module lsu_stbuf (
	clk,
	rst_l,
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	lsu_freeze_c1_dc2_clk,
	lsu_freeze_c1_dc3_clk,
	lsu_freeze_c1_dc3_clken,
	lsu_c1_dc4_clk,
	lsu_c1_dc5_clk,
	lsu_c2_dc4_clk,
	lsu_c2_dc5_clk,
	lsu_stbuf_c1_clk,
	lsu_free_c2_clk,
	load_stbuf_reqvld_dc3,
	store_stbuf_reqvld_dc3,
	addr_in_pic_dc2,
	addr_in_pic_dc3,
	addr_in_dccm_dc2,
	addr_in_dccm_dc3,
	store_ecc_datafn_hi_dc3,
	store_ecc_datafn_lo_dc3,
	isldst_dc1,
	dccm_ldst_dc2,
	dccm_ldst_dc3,
	single_ecc_error_hi_dc3,
	single_ecc_error_lo_dc3,
	lsu_single_ecc_error_dc5,
	lsu_commit_dc5,
	lsu_freeze_dc3,
	flush_prior_dc5,
	stbuf_reqvld_any,
	stbuf_reqvld_flushed_any,
	stbuf_addr_in_pic_any,
	stbuf_byteen_any,
	stbuf_addr_any,
	stbuf_data_any,
	lsu_stbuf_commit_any,
	lsu_stbuf_full_any,
	lsu_stbuf_empty_any,
	lsu_stbuf_nodma_empty_any,
	lsu_addr_dc1,
	lsu_addr_dc2,
	lsu_addr_dc3,
	end_addr_dc1,
	end_addr_dc2,
	end_addr_dc3,
	lsu_cmpen_dc2,
	lsu_pkt_dc2,
	lsu_pkt_dc3,
	lsu_pkt_dc5,
	stbuf_fwddata_hi_dc3,
	stbuf_fwddata_lo_dc3,
	stbuf_fwdbyteen_hi_dc3,
	stbuf_fwdbyteen_lo_dc3,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire lsu_freeze_c2_dc2_clk;
	input wire lsu_freeze_c2_dc3_clk;
	input wire lsu_freeze_c1_dc2_clk;
	input wire lsu_freeze_c1_dc3_clk;
	input wire lsu_freeze_c1_dc3_clken;
	input wire lsu_c1_dc4_clk;
	input wire lsu_c1_dc5_clk;
	input wire lsu_c2_dc4_clk;
	input wire lsu_c2_dc5_clk;
	input wire lsu_stbuf_c1_clk;
	input wire lsu_free_c2_clk;
	input wire load_stbuf_reqvld_dc3;
	input wire store_stbuf_reqvld_dc3;
	input wire addr_in_pic_dc2;
	input wire addr_in_pic_dc3;
	input wire addr_in_dccm_dc2;
	input wire addr_in_dccm_dc3;
	input wire [31:0] store_ecc_datafn_hi_dc3;
	input wire [31:0] store_ecc_datafn_lo_dc3;
	input wire isldst_dc1;
	input wire dccm_ldst_dc2;
	input wire dccm_ldst_dc3;
	input wire single_ecc_error_hi_dc3;
	input wire single_ecc_error_lo_dc3;
	input wire lsu_single_ecc_error_dc5;
	input wire lsu_commit_dc5;
	input wire lsu_freeze_dc3;
	input wire flush_prior_dc5;
	output wire stbuf_reqvld_any;
	output wire stbuf_reqvld_flushed_any;
	output wire stbuf_addr_in_pic_any;
	output wire [3:0] stbuf_byteen_any;
	output wire [15:0] stbuf_addr_any;
	output wire [31:0] stbuf_data_any;
	input wire lsu_stbuf_commit_any;
	output wire lsu_stbuf_full_any;
	output wire lsu_stbuf_empty_any;
	output wire lsu_stbuf_nodma_empty_any;
	input wire [15:0] lsu_addr_dc1;
	input wire [15:0] lsu_addr_dc2;
	input wire [15:0] lsu_addr_dc3;
	input wire [15:0] end_addr_dc1;
	input wire [15:0] end_addr_dc2;
	input wire [15:0] end_addr_dc3;
	input wire lsu_cmpen_dc2;
	input wire [18:0] lsu_pkt_dc2;
	input wire [18:0] lsu_pkt_dc3;
	input wire [18:0] lsu_pkt_dc5;
	output wire [31:0] stbuf_fwddata_hi_dc3;
	output wire [31:0] stbuf_fwddata_lo_dc3;
	output wire [3:0] stbuf_fwdbyteen_hi_dc3;
	output wire [3:0] stbuf_fwdbyteen_lo_dc3;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DEPTH = LSU_STBUF_DEPTH;
	localparam DATA_WIDTH = DCCM_DATA_WIDTH;
	localparam BYTE_WIDTH = DCCM_BYTE_WIDTH;
	localparam DEPTH_LOG2 = 3;
	wire [DEPTH - 1:0] stbuf_data_vld;
	wire [DEPTH - 1:0] stbuf_drain_vld;
	wire [DEPTH - 1:0] stbuf_flush_vld;
	wire [DEPTH - 1:0] stbuf_addr_in_pic;
	wire [DEPTH - 1:0] stbuf_dma;
	wire [(DEPTH &gt;= 1 ? (DEPTH * LSU_SB_BITS) - 1 : ((2 - DEPTH) * LSU_SB_BITS) + (((DEPTH - 1) * LSU_SB_BITS) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * LSU_SB_BITS)] stbuf_addr;
	wire [(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? (DEPTH * BYTE_WIDTH) - 1 : (DEPTH * (2 - BYTE_WIDTH)) + (BYTE_WIDTH - 2)) : (BYTE_WIDTH &gt;= 1 ? ((2 - DEPTH) * BYTE_WIDTH) + (((DEPTH - 1) * BYTE_WIDTH) - 1) : ((2 - DEPTH) * (2 - BYTE_WIDTH)) + (((BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? 0 : BYTE_WIDTH - 1) : (BYTE_WIDTH &gt;= 1 ? (DEPTH - 1) * BYTE_WIDTH : (BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))))] stbuf_byteen;
	wire [(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? (DEPTH * DATA_WIDTH) - 1 : (DEPTH * (2 - DATA_WIDTH)) + (DATA_WIDTH - 2)) : (DATA_WIDTH &gt;= 1 ? ((2 - DEPTH) * DATA_WIDTH) + (((DEPTH - 1) * DATA_WIDTH) - 1) : ((2 - DEPTH) * (2 - DATA_WIDTH)) + (((DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? 0 : DATA_WIDTH - 1) : (DATA_WIDTH &gt;= 1 ? (DEPTH - 1) * DATA_WIDTH : (DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))))] stbuf_data;
	wire [DEPTH - 1:0] sel_lo;
	wire [DEPTH - 1:0] stbuf_wr_en;
	wire [DEPTH - 1:0] stbuf_data_en;
	wire [DEPTH - 1:0] stbuf_drain_or_flush_en;
	wire [DEPTH - 1:0] stbuf_flush_en;
	wire [DEPTH - 1:0] stbuf_drain_en;
	wire [DEPTH - 1:0] stbuf_reset;
	wire [(DEPTH &gt;= 1 ? (DEPTH * LSU_SB_BITS) - 1 : ((2 - DEPTH) * LSU_SB_BITS) + (((DEPTH - 1) * LSU_SB_BITS) - 1)):(DEPTH &gt;= 1 ? 0 : (DEPTH - 1) * LSU_SB_BITS)] stbuf_addrin;
	wire [(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? (DEPTH * DATA_WIDTH) - 1 : (DEPTH * (2 - DATA_WIDTH)) + (DATA_WIDTH - 2)) : (DATA_WIDTH &gt;= 1 ? ((2 - DEPTH) * DATA_WIDTH) + (((DEPTH - 1) * DATA_WIDTH) - 1) : ((2 - DEPTH) * (2 - DATA_WIDTH)) + (((DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? 0 : DATA_WIDTH - 1) : (DATA_WIDTH &gt;= 1 ? (DEPTH - 1) * DATA_WIDTH : (DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))))] stbuf_datain;
	wire [(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? (DEPTH * BYTE_WIDTH) - 1 : (DEPTH * (2 - BYTE_WIDTH)) + (BYTE_WIDTH - 2)) : (BYTE_WIDTH &gt;= 1 ? ((2 - DEPTH) * BYTE_WIDTH) + (((DEPTH - 1) * BYTE_WIDTH) - 1) : ((2 - DEPTH) * (2 - BYTE_WIDTH)) + (((BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? 0 : BYTE_WIDTH - 1) : (BYTE_WIDTH &gt;= 1 ? (DEPTH - 1) * BYTE_WIDTH : (BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))))] stbuf_byteenin;
	wire [7:0] ldst_byteen_dc3;
	wire [7:0] store_byteen_ext_dc3;
	wire [BYTE_WIDTH - 1:0] store_byteen_hi_dc3;
	wire [BYTE_WIDTH - 1:0] store_byteen_lo_dc3;
	wire ldst_stbuf_reqvld_dc3;
	wire dual_ecc_error_dc3;
	wire dual_stbuf_write_dc3;
	wire WrPtrEn;
	wire RdPtrEn;
	wire [DEPTH_LOG2 - 1:0] WrPtr;
	wire [DEPTH_LOG2 - 1:0] RdPtr;
	wire [DEPTH_LOG2 - 1:0] NxtWrPtr;
	wire [DEPTH_LOG2 - 1:0] NxtRdPtr;
	wire [DEPTH_LOG2 - 1:0] WrPtrPlus1;
	wire [DEPTH_LOG2 - 1:0] WrPtrPlus1_dc5;
	wire [DEPTH_LOG2 - 1:0] WrPtrPlus2;
	wire [DEPTH_LOG2 - 1:0] RdPtrPlus1;
	wire [DEPTH_LOG2 - 1:0] WrPtr_dc3;
	wire [DEPTH_LOG2 - 1:0] WrPtr_dc4;
	wire [DEPTH_LOG2 - 1:0] WrPtr_dc5;
	wire ldst_dual_dc1;
	wire ldst_dual_dc2;
	wire ldst_dual_dc3;
	wire ldst_dual_dc4;
	wire ldst_dual_dc5;
	wire ldst_stbuf_reqvld_dc4;
	wire ldst_stbuf_reqvld_dc5;
	wire dual_stbuf_write_dc4;
	wire dual_stbuf_write_dc5;
	reg [3:0] stbuf_numvld_any;
	wire [3:0] stbuf_specvld_any;
	wire [1:0] stbuf_specvld_dc1;
	wire [1:0] stbuf_specvld_dc2;
	wire [1:0] stbuf_specvld_dc3;
	wire stbuf_oneavl_any;
	wire stbuf_twoavl_any;
	wire cmpen_hi_dc2;
	wire cmpen_lo_dc2;
	wire jit_in_same_region;
	wire [LSU_SB_BITS - 1:2] cmpaddr_hi_dc2;
	wire [LSU_SB_BITS - 1:2] cmpaddr_lo_dc2;
	wire stbuf_ldmatch_hi_hi;
	wire stbuf_ldmatch_hi_lo;
	wire stbuf_ldmatch_lo_hi;
	wire stbuf_ldmatch_lo_lo;
	wire [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_hi_hi;
	wire [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_hi_lo;
	wire [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_lo_hi;
	wire [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_lo_lo;
	wire [DATA_WIDTH - 1:0] stbuf_fwddata_hi_hi;
	wire [DATA_WIDTH - 1:0] stbuf_fwddata_hi_lo;
	wire [DATA_WIDTH - 1:0] stbuf_fwddata_lo_hi;
	wire [DATA_WIDTH - 1:0] stbuf_fwddata_lo_lo;
	reg [DEPTH - 1:0] stbuf_ldmatch_hi;
	reg [DEPTH - 1:0] stbuf_ldmatch_lo;
	reg [(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? (DEPTH * BYTE_WIDTH) - 1 : (DEPTH * (2 - BYTE_WIDTH)) + (BYTE_WIDTH - 2)) : (BYTE_WIDTH &gt;= 1 ? ((2 - DEPTH) * BYTE_WIDTH) + (((DEPTH - 1) * BYTE_WIDTH) - 1) : ((2 - DEPTH) * (2 - BYTE_WIDTH)) + (((BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? 0 : BYTE_WIDTH - 1) : (BYTE_WIDTH &gt;= 1 ? (DEPTH - 1) * BYTE_WIDTH : (BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))))] stbuf_fwdbyteenvec_hi;
	reg [(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? (DEPTH * BYTE_WIDTH) - 1 : (DEPTH * (2 - BYTE_WIDTH)) + (BYTE_WIDTH - 2)) : (BYTE_WIDTH &gt;= 1 ? ((2 - DEPTH) * BYTE_WIDTH) + (((DEPTH - 1) * BYTE_WIDTH) - 1) : ((2 - DEPTH) * (2 - BYTE_WIDTH)) + (((BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? 0 : BYTE_WIDTH - 1) : (BYTE_WIDTH &gt;= 1 ? (DEPTH - 1) * BYTE_WIDTH : (BYTE_WIDTH - 1) + ((DEPTH - 1) * (2 - BYTE_WIDTH))))] stbuf_fwdbyteenvec_lo;
	wire [(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? (DEPTH * DATA_WIDTH) - 1 : (DEPTH * (2 - DATA_WIDTH)) + (DATA_WIDTH - 2)) : (DATA_WIDTH &gt;= 1 ? ((2 - DEPTH) * DATA_WIDTH) + (((DEPTH - 1) * DATA_WIDTH) - 1) : ((2 - DEPTH) * (2 - DATA_WIDTH)) + (((DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? 0 : DATA_WIDTH - 1) : (DATA_WIDTH &gt;= 1 ? (DEPTH - 1) * DATA_WIDTH : (DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))))] stbuf_fwddatavec_hi;
	wire [(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? (DEPTH * DATA_WIDTH) - 1 : (DEPTH * (2 - DATA_WIDTH)) + (DATA_WIDTH - 2)) : (DATA_WIDTH &gt;= 1 ? ((2 - DEPTH) * DATA_WIDTH) + (((DEPTH - 1) * DATA_WIDTH) - 1) : ((2 - DEPTH) * (2 - DATA_WIDTH)) + (((DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))) - 1))):(DEPTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? 0 : DATA_WIDTH - 1) : (DATA_WIDTH &gt;= 1 ? (DEPTH - 1) * DATA_WIDTH : (DATA_WIDTH - 1) + ((DEPTH - 1) * (2 - DATA_WIDTH))))] stbuf_fwddatavec_lo;
	reg [DATA_WIDTH - 1:0] stbuf_fwddata_hi_dc2;
	reg [DATA_WIDTH - 1:0] stbuf_fwddata_lo_dc2;
	wire [DATA_WIDTH - 1:0] stbuf_fwddata_hi_fn_dc2;
	wire [DATA_WIDTH - 1:0] stbuf_fwddata_lo_fn_dc2;
	reg [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_hi_dc2;
	reg [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_lo_dc2;
	wire [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_hi_fn_dc2;
	wire [BYTE_WIDTH - 1:0] stbuf_fwdbyteen_lo_fn_dc2;
	wire stbuf_load_repair_dc5;
	assign ldst_byteen_dc3[7:0] = ((({8 {lsu_pkt_dc3[18]}} &amp; 8&#39;b00000001) | ({8 {lsu_pkt_dc3[17]}} &amp; 8&#39;b00000011)) | ({8 {lsu_pkt_dc3[16]}} &amp; 8&#39;b00001111)) | ({8 {lsu_pkt_dc3[15]}} &amp; 8&#39;b11111111);
	assign store_byteen_ext_dc3[7:0] = ldst_byteen_dc3[7:0] &lt;&lt; lsu_addr_dc3[1:0];
	assign store_byteen_hi_dc3[BYTE_WIDTH - 1:0] = store_byteen_ext_dc3[7:4];
	assign store_byteen_lo_dc3[BYTE_WIDTH - 1:0] = store_byteen_ext_dc3[3:0];
	assign RdPtrPlus1[DEPTH_LOG2 - 1:0] = RdPtr[DEPTH_LOG2 - 1:0] + 1&#39;b1;
	assign WrPtrPlus1[DEPTH_LOG2 - 1:0] = WrPtr[DEPTH_LOG2 - 1:0] + 1&#39;b1;
	assign WrPtrPlus2[DEPTH_LOG2 - 1:0] = WrPtr[DEPTH_LOG2 - 1:0] + 2&#39;b10;
	assign WrPtrPlus1_dc5[DEPTH_LOG2 - 1:0] = WrPtr_dc5[DEPTH_LOG2 - 1:0] + 1&#39;b1;
	assign ldst_dual_dc1 = lsu_addr_dc1[2] != end_addr_dc1[2];
	assign dual_ecc_error_dc3 = single_ecc_error_hi_dc3 &amp; single_ecc_error_lo_dc3;
	assign dual_stbuf_write_dc3 = ldst_dual_dc3 &amp; (store_stbuf_reqvld_dc3 | dual_ecc_error_dc3);
	assign ldst_stbuf_reqvld_dc3 = store_stbuf_reqvld_dc3 | (load_stbuf_reqvld_dc3 &amp; (dual_ecc_error_dc3 ? stbuf_twoavl_any : stbuf_oneavl_any));
	assign stbuf_load_repair_dc5 = lsu_single_ecc_error_dc5 &amp; ((lsu_pkt_dc5[0] &amp; lsu_pkt_dc5[14]) &amp; ~flush_prior_dc5);
	generate
		genvar i;
		for (i = 0; i &lt; DEPTH; i = i + 1) begin : GenStBuf
			assign stbuf_wr_en[i] = ldst_stbuf_reqvld_dc3 &amp; ((i == WrPtr[DEPTH_LOG2 - 1:0]) | ((i == WrPtrPlus1[DEPTH_LOG2 - 1:0]) &amp; dual_stbuf_write_dc3));
			assign stbuf_data_en[i] = stbuf_wr_en[i];
			assign stbuf_drain_or_flush_en[i] = (ldst_stbuf_reqvld_dc5 &amp; ~lsu_pkt_dc5[11]) &amp; ((i == WrPtr_dc5[DEPTH_LOG2 - 1:0]) | ((i == WrPtrPlus1_dc5[DEPTH_LOG2 - 1:0]) &amp; dual_stbuf_write_dc5));
			assign stbuf_drain_en[i] = (stbuf_drain_or_flush_en[i] &amp; (lsu_commit_dc5 | stbuf_load_repair_dc5)) | (stbuf_wr_en[i] &amp; lsu_pkt_dc3[11]);
			assign stbuf_flush_en[i] = stbuf_drain_or_flush_en[i] &amp; ~(lsu_commit_dc5 | stbuf_load_repair_dc5);
			assign stbuf_reset[i] = (lsu_stbuf_commit_any | stbuf_reqvld_flushed_any) &amp; (i == RdPtr[DEPTH_LOG2 - 1:0]);
			assign sel_lo[i] = (~ldst_dual_dc3 | (store_stbuf_reqvld_dc3 | single_ecc_error_lo_dc3)) &amp; (i == WrPtr[DEPTH_LOG2 - 1:0]);
			assign stbuf_addrin[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * LSU_SB_BITS) + (LSU_SB_BITS - 1)-:LSU_SB_BITS] = (sel_lo[i] ? lsu_addr_dc3[LSU_SB_BITS - 1:0] : end_addr_dc3[LSU_SB_BITS - 1:0]);
			assign stbuf_byteenin[(BYTE_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1))) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)-:(BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)] = (sel_lo[i] ? store_byteen_lo_dc3[BYTE_WIDTH - 1:0] : store_byteen_hi_dc3[BYTE_WIDTH - 1:0]);
			assign stbuf_datain[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1))) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)-:(DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)] = (sel_lo[i] ? store_ecc_datafn_lo_dc3[DATA_WIDTH - 1:0] : store_ecc_datafn_hi_dc3[DATA_WIDTH - 1:0]);
			rvdffsc #(.WIDTH(1)) stbuf_data_vldff(
				.din(1&#39;b1),
				.dout(stbuf_data_vld[i]),
				.en(stbuf_wr_en[i]),
				.clear(stbuf_reset[i]),
				.clk(lsu_stbuf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(.WIDTH(1)) stbuf_drain_vldff(
				.din(1&#39;b1),
				.dout(stbuf_drain_vld[i]),
				.en(stbuf_drain_en[i]),
				.clear(stbuf_reset[i]),
				.clk(lsu_free_c2_clk),
				.rst_l(rst_l)
			);
			rvdffsc #(.WIDTH(1)) stbuf_flush_vldff(
				.din(1&#39;b1),
				.dout(stbuf_flush_vld[i]),
				.en(stbuf_flush_en[i]),
				.clear(stbuf_reset[i]),
				.clk(lsu_free_c2_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) stbuf_dma_picff(
				.din(lsu_pkt_dc3[11]),
				.dout(stbuf_dma[i]),
				.en(stbuf_wr_en[i]),
				.clk(lsu_stbuf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) stbuf_addr_in_picff(
				.din(addr_in_pic_dc3),
				.dout(stbuf_addr_in_pic[i]),
				.en(stbuf_wr_en[i]),
				.clk(lsu_stbuf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffe #(.WIDTH(LSU_SB_BITS)) stbuf_addrff(
				.din(stbuf_addrin[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * LSU_SB_BITS) + (LSU_SB_BITS - 1)-:LSU_SB_BITS]),
				.dout(stbuf_addr[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * LSU_SB_BITS) + (LSU_SB_BITS - 1)-:LSU_SB_BITS]),
				.en(stbuf_wr_en[i]),
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode)
			);
			rvdffs #(.WIDTH(BYTE_WIDTH)) stbuf_byteenff(
				.din(stbuf_byteenin[(BYTE_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1))) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)-:(BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)]),
				.dout(stbuf_byteen[(BYTE_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1))) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)-:(BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)]),
				.en(stbuf_wr_en[i]),
				.clk(lsu_stbuf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffe #(.WIDTH(DATA_WIDTH)) stbuf_dataff(
				.din(stbuf_datain[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1))) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)-:(DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)]),
				.dout(stbuf_data[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1))) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)-:(DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)]),
				.en(stbuf_data_en[i]),
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode)
			);
		end
	endgenerate
	assign WrPtr_dc3[DEPTH_LOG2 - 1:0] = WrPtr[DEPTH_LOG2 - 1:0];
	rvdff #(.WIDTH(DEPTH_LOG2)) WrPtr_dc4ff(
		.din(WrPtr_dc3[DEPTH_LOG2 - 1:0]),
		.dout(WrPtr_dc4[DEPTH_LOG2 - 1:0]),
		.clk(lsu_c1_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(DEPTH_LOG2)) WrPtr_dc5ff(
		.din(WrPtr_dc4[DEPTH_LOG2 - 1:0]),
		.dout(WrPtr_dc5[DEPTH_LOG2 - 1:0]),
		.clk(lsu_c1_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc2ff(
		.din(ldst_dual_dc1),
		.dout(ldst_dual_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc3ff(
		.din(ldst_dual_dc2),
		.dout(ldst_dual_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc4ff(
		.din(ldst_dual_dc3),
		.dout(ldst_dual_dc4),
		.clk(lsu_c1_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc5ff(
		.din(ldst_dual_dc4),
		.dout(ldst_dual_dc5),
		.clk(lsu_c1_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) dual_stbuf_write_dc4ff(
		.din(dual_stbuf_write_dc3),
		.dout(dual_stbuf_write_dc4),
		.clk(lsu_c1_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) dual_stbuf_write_dc5ff(
		.din(dual_stbuf_write_dc4),
		.dout(dual_stbuf_write_dc5),
		.clk(lsu_c1_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_reqvld_dc4ff(
		.din(ldst_stbuf_reqvld_dc3),
		.dout(ldst_stbuf_reqvld_dc4),
		.clk(lsu_c2_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_reqvld_dc5ff(
		.din(ldst_stbuf_reqvld_dc4),
		.dout(ldst_stbuf_reqvld_dc5),
		.clk(lsu_c2_dc5_clk),
		.rst_l(rst_l)
	);
	assign stbuf_reqvld_flushed_any = stbuf_flush_vld[RdPtr];
	assign stbuf_reqvld_any = stbuf_drain_vld[RdPtr];
	assign stbuf_addr_in_pic_any = stbuf_addr_in_pic[RdPtr];
	assign stbuf_addr_any[LSU_SB_BITS - 1:0] = stbuf_addr[((DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * LSU_SB_BITS) + (LSU_SB_BITS - 1)-:LSU_SB_BITS];
	assign stbuf_byteen_any[BYTE_WIDTH - 1:0] = stbuf_byteen[(BYTE_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1) : (BYTE_WIDTH - 1) - (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH - 1 : ((BYTE_WIDTH - 1) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1))) + (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) - 1)-:(BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)];
	assign stbuf_data_any[DATA_WIDTH - 1:0] = stbuf_data[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)) : ((((DEPTH &gt;= 1 ? RdPtr : (DEPTH - 1) - RdPtr) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1) : (DATA_WIDTH - 1) - (DATA_WIDTH &gt;= 1 ? DATA_WIDTH - 1 : ((DATA_WIDTH - 1) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1))) + (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) - 1)-:(DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)];
	assign WrPtrEn = ldst_stbuf_reqvld_dc3;
	assign NxtWrPtr[DEPTH_LOG2 - 1:0] = (ldst_stbuf_reqvld_dc3 &amp; dual_stbuf_write_dc3 ? WrPtrPlus2[DEPTH_LOG2 - 1:0] : WrPtrPlus1[DEPTH_LOG2 - 1:0]);
	assign RdPtrEn = lsu_stbuf_commit_any | stbuf_reqvld_flushed_any;
	assign NxtRdPtr[DEPTH_LOG2 - 1:0] = RdPtrPlus1[DEPTH_LOG2 - 1:0];
	always @(*) begin
		stbuf_numvld_any[3:0] = {4 {1&#39;sb0}};
		begin : sv2v_autoblock_39
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				stbuf_numvld_any[3:0] = stbuf_numvld_any[3:0] + {3&#39;b000, stbuf_data_vld[i]};
		end
	end
	assign stbuf_specvld_dc1[1:0] = {1&#39;b0, isldst_dc1} &lt;&lt; (isldst_dc1 &amp; ldst_dual_dc1);
	assign stbuf_specvld_dc2[1:0] = {1&#39;b0, dccm_ldst_dc2} &lt;&lt; (dccm_ldst_dc2 &amp; ldst_dual_dc2);
	assign stbuf_specvld_dc3[1:0] = {1&#39;b0, dccm_ldst_dc3} &lt;&lt; (dccm_ldst_dc3 &amp; ldst_dual_dc3);
	assign stbuf_specvld_any[3:0] = ((stbuf_numvld_any[3:0] + {2&#39;b00, stbuf_specvld_dc1[1:0]}) + {2&#39;b00, stbuf_specvld_dc2[1:0]}) + {2&#39;b00, stbuf_specvld_dc3[1:0]};
	assign lsu_stbuf_full_any = stbuf_specvld_any[3:0] &gt; (DEPTH - 2);
	assign lsu_stbuf_empty_any = stbuf_numvld_any[3:0] == 4&#39;b0000;
	assign lsu_stbuf_nodma_empty_any = ~(|(stbuf_data_vld[DEPTH - 1:0] &amp; ~stbuf_dma[DEPTH - 1:0]));
	assign stbuf_oneavl_any = stbuf_numvld_any[3:0] &lt; DEPTH;
	assign stbuf_twoavl_any = stbuf_numvld_any[3:0] &lt; (DEPTH - 1);
	assign cmpen_hi_dc2 = lsu_cmpen_dc2 &amp; ldst_dual_dc2;
	assign cmpaddr_hi_dc2[LSU_SB_BITS - 1:2] = end_addr_dc2[LSU_SB_BITS - 1:2];
	assign cmpen_lo_dc2 = lsu_cmpen_dc2;
	assign cmpaddr_lo_dc2[LSU_SB_BITS - 1:2] = lsu_addr_dc2[LSU_SB_BITS - 1:2];
	assign jit_in_same_region = (addr_in_pic_dc2 &amp; addr_in_pic_dc3) | (addr_in_dccm_dc2 &amp; addr_in_dccm_dc3);
	assign stbuf_ldmatch_hi_hi = ((end_addr_dc3[LSU_SB_BITS - 1:2] == cmpaddr_hi_dc2[LSU_SB_BITS - 1:2]) &amp; ~((cmpen_hi_dc2 &amp; lsu_pkt_dc2[11]) &amp; ~lsu_pkt_dc3[11])) &amp; jit_in_same_region;
	assign stbuf_ldmatch_hi_lo = ((lsu_addr_dc3[LSU_SB_BITS - 1:2] == cmpaddr_hi_dc2[LSU_SB_BITS - 1:2]) &amp; ~((cmpen_hi_dc2 &amp; lsu_pkt_dc2[11]) &amp; ~lsu_pkt_dc3[11])) &amp; jit_in_same_region;
	assign stbuf_ldmatch_lo_hi = ((end_addr_dc3[LSU_SB_BITS - 1:2] == cmpaddr_lo_dc2[LSU_SB_BITS - 1:2]) &amp; ~((cmpen_lo_dc2 &amp; lsu_pkt_dc2[11]) &amp; ~lsu_pkt_dc3[11])) &amp; jit_in_same_region;
	assign stbuf_ldmatch_lo_lo = ((lsu_addr_dc3[LSU_SB_BITS - 1:2] == cmpaddr_lo_dc2[LSU_SB_BITS - 1:2]) &amp; ~((cmpen_lo_dc2 &amp; lsu_pkt_dc2[11]) &amp; ~lsu_pkt_dc3[11])) &amp; jit_in_same_region;
	generate
		for (i = 0; i &lt; BYTE_WIDTH; i = i + 1) begin
			assign stbuf_fwdbyteen_hi_hi[i] = ((stbuf_ldmatch_hi_hi &amp; store_byteen_hi_dc3[i]) &amp; ldst_stbuf_reqvld_dc3) &amp; dual_stbuf_write_dc3;
			assign stbuf_fwdbyteen_hi_lo[i] = (stbuf_ldmatch_hi_lo &amp; store_byteen_lo_dc3[i]) &amp; ldst_stbuf_reqvld_dc3;
			assign stbuf_fwdbyteen_lo_hi[i] = ((stbuf_ldmatch_lo_hi &amp; store_byteen_hi_dc3[i]) &amp; ldst_stbuf_reqvld_dc3) &amp; dual_stbuf_write_dc3;
			assign stbuf_fwdbyteen_lo_lo[i] = (stbuf_ldmatch_lo_lo &amp; store_byteen_lo_dc3[i]) &amp; ldst_stbuf_reqvld_dc3;
			assign stbuf_fwddata_hi_hi[(8 * i) + 7:8 * i] = {8 {stbuf_fwdbyteen_hi_hi[i]}} &amp; store_ecc_datafn_hi_dc3[(8 * i) + 7:8 * i];
			assign stbuf_fwddata_hi_lo[(8 * i) + 7:8 * i] = {8 {stbuf_fwdbyteen_hi_lo[i]}} &amp; store_ecc_datafn_lo_dc3[(8 * i) + 7:8 * i];
			assign stbuf_fwddata_lo_hi[(8 * i) + 7:8 * i] = {8 {stbuf_fwdbyteen_lo_hi[i]}} &amp; store_ecc_datafn_hi_dc3[(8 * i) + 7:8 * i];
			assign stbuf_fwddata_lo_lo[(8 * i) + 7:8 * i] = {8 {stbuf_fwdbyteen_lo_lo[i]}} &amp; store_ecc_datafn_lo_dc3[(8 * i) + 7:8 * i];
		end
	endgenerate
	always @(*) begin : GenLdFwd
		stbuf_fwdbyteen_hi_dc2[BYTE_WIDTH - 1:0] = {(BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH) {1&#39;sb0}};
		stbuf_fwdbyteen_lo_dc2[BYTE_WIDTH - 1:0] = {(BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH) {1&#39;sb0}};
		begin : sv2v_autoblock_40
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				begin
					stbuf_ldmatch_hi[i] = (((stbuf_addr[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * LSU_SB_BITS) + (LSU_SB_BITS - 1)-:LSU_SB_BITS - 2] == cmpaddr_hi_dc2[LSU_SB_BITS - 1:2]) &amp; (stbuf_drain_vld[i] | ~lsu_pkt_dc2[11])) &amp; ~stbuf_flush_vld[i]) &amp; ((stbuf_addr_in_pic[i] &amp; addr_in_pic_dc2) | (~stbuf_addr_in_pic[i] &amp; addr_in_dccm_dc2));
					stbuf_ldmatch_lo[i] = (((stbuf_addr[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * LSU_SB_BITS) + (LSU_SB_BITS - 1)-:LSU_SB_BITS - 2] == cmpaddr_lo_dc2[LSU_SB_BITS - 1:2]) &amp; (stbuf_drain_vld[i] | ~lsu_pkt_dc2[11])) &amp; ~stbuf_flush_vld[i]) &amp; ((stbuf_addr_in_pic[i] &amp; addr_in_pic_dc2) | (~stbuf_addr_in_pic[i] &amp; addr_in_dccm_dc2));
					begin : sv2v_autoblock_41
						reg signed [31:0] j;
						for (j = 0; j &lt; BYTE_WIDTH; j = j + 1)
							begin
								stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)] = (stbuf_ldmatch_hi[i] &amp; stbuf_byteen[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)]) &amp; stbuf_data_vld[i];
								stbuf_fwdbyteen_hi_dc2[j] = stbuf_fwdbyteen_hi_dc2[j] | stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)];
								stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)] = (stbuf_ldmatch_lo[i] &amp; stbuf_byteen[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)]) &amp; stbuf_data_vld[i];
								stbuf_fwdbyteen_lo_dc2[j] = stbuf_fwdbyteen_lo_dc2[j] | stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)];
							end
					end
				end
		end
	end
	generate
		genvar j;
		for (i = 0; i &lt; DEPTH; i = i + 1) for (j = 0; j &lt; BYTE_WIDTH; j = j + 1) begin
			assign stbuf_fwddatavec_hi[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1))) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)-:(((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)] = {8 {stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)]}} &amp; stbuf_data[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1))) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)-:(((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)];
			assign stbuf_fwddatavec_lo[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1))) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)-:(((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)] = {8 {stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? j : (BYTE_WIDTH - 1) - j)]}} &amp; stbuf_data[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)) : ((((DEPTH &gt;= 1 ? i : (DEPTH - 1) - i) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1) : (DATA_WIDTH - 1) - (((8 * j) + 7) &gt;= (8 * j) ? (8 * j) + 7 : (((8 * j) + 7) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1))) + (((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)) - 1)-:(((8 * j) + 7) &gt;= (8 * j) ? (((8 * j) + 7) - (8 * j)) + 1 : ((8 * j) - ((8 * j) + 7)) + 1)];
		end
	endgenerate
	function automatic [DEPTH_LOG2 - 1:0] sv2v_cast_F9676;
		input reg [DEPTH_LOG2 - 1:0] inp;
		sv2v_cast_F9676 = inp;
	endfunction
	function automatic signed [DEPTH_LOG2 - 1:0] sv2v_cast_F9676_signed;
		input reg signed [DEPTH_LOG2 - 1:0] inp;
		sv2v_cast_F9676_signed = inp;
	endfunction
	always @(*) begin
		stbuf_fwddata_hi_dc2[DATA_WIDTH - 1:0] = {(DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH) {1&#39;sb0}};
		stbuf_fwddata_lo_dc2[DATA_WIDTH - 1:0] = {(DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH) {1&#39;sb0}};
		begin : sv2v_autoblock_42
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				begin
					if (stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 0 : BYTE_WIDTH - 1)])
						stbuf_fwddata_hi_dc2[7:0] = stbuf_fwddatavec_hi[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 7 : DATA_WIDTH - 8) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 7 : DATA_WIDTH - 8)) + 7)-:8];
					if (stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 0 : BYTE_WIDTH - 1)])
						stbuf_fwddata_lo_dc2[7:0] = stbuf_fwddatavec_lo[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 7 : DATA_WIDTH - 8) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 7 : DATA_WIDTH - 8)) + 7)-:8];
					if (stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 1 : BYTE_WIDTH - 2)])
						stbuf_fwddata_hi_dc2[15:8] = stbuf_fwddatavec_hi[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 15 : DATA_WIDTH - 16) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 15 : DATA_WIDTH - 16)) + 7)-:8];
					if (stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 1 : BYTE_WIDTH - 2)])
						stbuf_fwddata_lo_dc2[15:8] = stbuf_fwddatavec_lo[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 15 : DATA_WIDTH - 16) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 15 : DATA_WIDTH - 16)) + 7)-:8];
					if (stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 2 : BYTE_WIDTH - 3)])
						stbuf_fwddata_hi_dc2[23:16] = stbuf_fwddatavec_hi[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 23 : DATA_WIDTH - 24) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 23 : DATA_WIDTH - 24)) + 7)-:8];
					if (stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 2 : BYTE_WIDTH - 3)])
						stbuf_fwddata_lo_dc2[23:16] = stbuf_fwddatavec_lo[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 23 : DATA_WIDTH - 24) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 23 : DATA_WIDTH - 24)) + 7)-:8];
					if (stbuf_fwdbyteenvec_hi[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 3 : BYTE_WIDTH - 4)])
						stbuf_fwddata_hi_dc2[31:24] = stbuf_fwddatavec_hi[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 31 : DATA_WIDTH - 32) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 31 : DATA_WIDTH - 32)) + 7)-:8];
					if (stbuf_fwdbyteenvec_lo[((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (BYTE_WIDTH &gt;= 1 ? BYTE_WIDTH : 2 - BYTE_WIDTH)) + (BYTE_WIDTH &gt;= 1 ? 3 : BYTE_WIDTH - 4)])
						stbuf_fwddata_lo_dc2[31:24] = stbuf_fwddatavec_lo[(DATA_WIDTH &gt;= 1 ? ((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 31 : DATA_WIDTH - 32) : (((DEPTH &gt;= 1 ? sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i)) : (DEPTH - 1) - sv2v_cast_F9676(WrPtr[DEPTH_LOG2 - 1:0] + sv2v_cast_F9676_signed(i))) * (DATA_WIDTH &gt;= 1 ? DATA_WIDTH : 2 - DATA_WIDTH)) + (DATA_WIDTH &gt;= 1 ? 31 : DATA_WIDTH - 32)) + 7)-:8];
				end
		end
	end
	generate
		for (i = 0; i &lt; BYTE_WIDTH; i = i + 1) begin
			assign stbuf_fwdbyteen_hi_fn_dc2[i] = (stbuf_fwdbyteen_hi_hi[i] | stbuf_fwdbyteen_hi_lo[i]) | stbuf_fwdbyteen_hi_dc2[i];
			assign stbuf_fwdbyteen_lo_fn_dc2[i] = (stbuf_fwdbyteen_lo_hi[i] | stbuf_fwdbyteen_lo_lo[i]) | stbuf_fwdbyteen_lo_dc2[i];
			assign stbuf_fwddata_hi_fn_dc2[(8 * i) + 7:8 * i] = (stbuf_fwdbyteen_hi_hi[i] | stbuf_fwdbyteen_hi_lo[i] ? stbuf_fwddata_hi_hi[(8 * i) + 7:8 * i] | stbuf_fwddata_hi_lo[(8 * i) + 7:8 * i] : stbuf_fwddata_hi_dc2[(8 * i) + 7:8 * i]);
			assign stbuf_fwddata_lo_fn_dc2[(8 * i) + 7:8 * i] = (stbuf_fwdbyteen_lo_hi[i] | stbuf_fwdbyteen_lo_lo[i] ? stbuf_fwddata_lo_hi[(8 * i) + 7:8 * i] | stbuf_fwddata_lo_lo[(8 * i) + 7:8 * i] : stbuf_fwddata_lo_dc2[(8 * i) + 7:8 * i]);
		end
	endgenerate
	rvdffs #(.WIDTH(DEPTH_LOG2)) WrPtrff(
		.din(NxtWrPtr[DEPTH_LOG2 - 1:0]),
		.dout(WrPtr[DEPTH_LOG2 - 1:0]),
		.en(WrPtrEn),
		.clk(lsu_stbuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(DEPTH_LOG2)) RdPtrff(
		.din(NxtRdPtr[DEPTH_LOG2 - 1:0]),
		.dout(RdPtr[DEPTH_LOG2 - 1:0]),
		.en(RdPtrEn),
		.clk(lsu_stbuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(BYTE_WIDTH)) stbuf_fwdbyteen_hi_dc3ff(
		.din(stbuf_fwdbyteen_hi_fn_dc2[BYTE_WIDTH - 1:0]),
		.dout(stbuf_fwdbyteen_hi_dc3[BYTE_WIDTH - 1:0]),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(BYTE_WIDTH)) stbuf_fwdbyteen_lo_dc3ff(
		.din(stbuf_fwdbyteen_lo_fn_dc2[BYTE_WIDTH - 1:0]),
		.dout(stbuf_fwdbyteen_lo_dc3[BYTE_WIDTH - 1:0]),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(DATA_WIDTH)) stbuf_fwddata_hi_dc3ff(
		.din(stbuf_fwddata_hi_fn_dc2[DATA_WIDTH - 1:0]),
		.dout(stbuf_fwddata_hi_dc3[DATA_WIDTH - 1:0]),
		.en(lsu_freeze_c1_dc3_clken),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffe #(.WIDTH(DATA_WIDTH)) stbuf_fwddata_lo_dc3ff(
		.din(stbuf_fwddata_lo_fn_dc2[DATA_WIDTH - 1:0]),
		.dout(stbuf_fwddata_lo_dc3[DATA_WIDTH - 1:0]),
		.en(lsu_freeze_c1_dc3_clken),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
endmodule
module lsu_bus_buffer (
	clk,
	rst_l,
	scan_mode,
	dec_tlu_non_blocking_disable,
	dec_tlu_wb_coalescing_disable,
	dec_tlu_ld_miss_byp_wb_disable,
	dec_tlu_sideeffect_posted_disable,
	lsu_c1_dc3_clk,
	lsu_c1_dc4_clk,
	lsu_c1_dc5_clk,
	lsu_c2_dc3_clk,
	lsu_c2_dc4_clk,
	lsu_c2_dc5_clk,
	lsu_freeze_c1_dc2_clk,
	lsu_freeze_c1_dc3_clk,
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	lsu_bus_ibuf_c1_clk,
	lsu_bus_obuf_c1_clk,
	lsu_bus_buf_c1_clk,
	lsu_free_c2_clk,
	lsu_busm_clk,
	lsu_pkt_dc1,
	lsu_pkt_dc2,
	lsu_pkt_dc3,
	lsu_pkt_dc4,
	lsu_pkt_dc5,
	lsu_addr_dc2,
	end_addr_dc2,
	lsu_addr_dc5,
	end_addr_dc5,
	store_data_dc5,
	no_word_merge_dc5,
	no_dword_merge_dc5,
	lsu_busreq_dc2,
	lsu_busreq_dc3,
	lsu_busreq_dc4,
	lsu_busreq_dc5,
	ld_full_hit_dc2,
	flush_dc2_up,
	flush_dc3,
	flush_dc4,
	flush_dc5,
	lsu_freeze_dc3,
	dec_tlu_cancel_e4,
	lsu_commit_dc5,
	is_sideeffects_dc2,
	is_sideeffects_dc5,
	ldst_dual_dc1,
	ldst_dual_dc2,
	ldst_dual_dc3,
	ldst_dual_dc4,
	ldst_dual_dc5,
	ldst_byteen_ext_dc2,
	ld_freeze_dc3,
	lsu_bus_buffer_pend_any,
	lsu_bus_buffer_full_any,
	lsu_bus_buffer_empty_any,
	ld_bus_error_dc3,
	ld_bus_error_addr_dc3,
	ld_bus_data_dc3,
	ld_byte_hit_buf_lo,
	ld_byte_hit_buf_hi,
	ld_fwddata_buf_lo,
	ld_fwddata_buf_hi,
	lsu_imprecise_error_load_any,
	lsu_imprecise_error_store_any,
	lsu_imprecise_error_addr_any,
	dec_nonblock_load_freeze_dc2,
	lsu_nonblock_load_valid_dc3,
	lsu_nonblock_load_tag_dc3,
	lsu_nonblock_load_inv_dc5,
	lsu_nonblock_load_inv_tag_dc5,
	lsu_nonblock_load_data_valid,
	lsu_nonblock_load_data_error,
	lsu_nonblock_load_data_tag,
	lsu_nonblock_load_data,
	lsu_pmu_bus_trxn,
	lsu_pmu_bus_misaligned,
	lsu_pmu_bus_error,
	lsu_pmu_bus_busy,
	lsu_axi_awvalid,
	lsu_axi_awready,
	lsu_axi_awid,
	lsu_axi_awaddr,
	lsu_axi_awregion,
	lsu_axi_awlen,
	lsu_axi_awsize,
	lsu_axi_awburst,
	lsu_axi_awlock,
	lsu_axi_awcache,
	lsu_axi_awprot,
	lsu_axi_awqos,
	lsu_axi_wvalid,
	lsu_axi_wready,
	lsu_axi_wdata,
	lsu_axi_wstrb,
	lsu_axi_wlast,
	lsu_axi_bvalid,
	lsu_axi_bready,
	lsu_axi_bresp,
	lsu_axi_bid,
	lsu_axi_arvalid,
	lsu_axi_arready,
	lsu_axi_arid,
	lsu_axi_araddr,
	lsu_axi_arregion,
	lsu_axi_arlen,
	lsu_axi_arsize,
	lsu_axi_arburst,
	lsu_axi_arlock,
	lsu_axi_arcache,
	lsu_axi_arprot,
	lsu_axi_arqos,
	lsu_axi_rvalid,
	lsu_axi_rready,
	lsu_axi_rid,
	lsu_axi_rdata,
	lsu_axi_rresp,
	lsu_axi_rlast,
	lsu_bus_clk_en,
	lsu_bus_clk_en_q
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire scan_mode;
	input wire dec_tlu_non_blocking_disable;
	input wire dec_tlu_wb_coalescing_disable;
	input wire dec_tlu_ld_miss_byp_wb_disable;
	input wire dec_tlu_sideeffect_posted_disable;
	input wire lsu_c1_dc3_clk;
	input wire lsu_c1_dc4_clk;
	input wire lsu_c1_dc5_clk;
	input wire lsu_c2_dc3_clk;
	input wire lsu_c2_dc4_clk;
	input wire lsu_c2_dc5_clk;
	input wire lsu_freeze_c1_dc2_clk;
	input wire lsu_freeze_c1_dc3_clk;
	input wire lsu_freeze_c2_dc2_clk;
	input wire lsu_freeze_c2_dc3_clk;
	input wire lsu_bus_ibuf_c1_clk;
	input wire lsu_bus_obuf_c1_clk;
	input wire lsu_bus_buf_c1_clk;
	input wire lsu_free_c2_clk;
	input wire lsu_busm_clk;
	input wire [18:0] lsu_pkt_dc1;
	input wire [18:0] lsu_pkt_dc2;
	input wire [18:0] lsu_pkt_dc3;
	input wire [18:0] lsu_pkt_dc4;
	input wire [18:0] lsu_pkt_dc5;
	input wire [31:0] lsu_addr_dc2;
	input wire [31:0] end_addr_dc2;
	input wire [31:0] lsu_addr_dc5;
	input wire [31:0] end_addr_dc5;
	input wire [31:0] store_data_dc5;
	input wire no_word_merge_dc5;
	input wire no_dword_merge_dc5;
	input wire lsu_busreq_dc2;
	output wire lsu_busreq_dc3;
	output wire lsu_busreq_dc4;
	output wire lsu_busreq_dc5;
	input wire ld_full_hit_dc2;
	input wire flush_dc2_up;
	input wire flush_dc3;
	input wire flush_dc4;
	input wire flush_dc5;
	input wire lsu_freeze_dc3;
	input wire dec_tlu_cancel_e4;
	input wire lsu_commit_dc5;
	input wire is_sideeffects_dc2;
	input wire is_sideeffects_dc5;
	input wire ldst_dual_dc1;
	input wire ldst_dual_dc2;
	input wire ldst_dual_dc3;
	input wire ldst_dual_dc4;
	input wire ldst_dual_dc5;
	input wire [7:0] ldst_byteen_ext_dc2;
	output wire ld_freeze_dc3;
	output wire lsu_bus_buffer_pend_any;
	output wire lsu_bus_buffer_full_any;
	output wire lsu_bus_buffer_empty_any;
	output wire ld_bus_error_dc3;
	output wire [31:0] ld_bus_error_addr_dc3;
	output wire [31:0] ld_bus_data_dc3;
	output wire [3:0] ld_byte_hit_buf_lo;
	output wire [3:0] ld_byte_hit_buf_hi;
	output reg [31:0] ld_fwddata_buf_lo;
	output reg [31:0] ld_fwddata_buf_hi;
	output wire lsu_imprecise_error_load_any;
	output reg lsu_imprecise_error_store_any;
	output wire [31:0] lsu_imprecise_error_addr_any;
	input wire dec_nonblock_load_freeze_dc2;
	output wire lsu_nonblock_load_valid_dc3;
	output wire [2:0] lsu_nonblock_load_tag_dc3;
	output wire lsu_nonblock_load_inv_dc5;
	output wire [2:0] lsu_nonblock_load_inv_tag_dc5;
	output wire lsu_nonblock_load_data_valid;
	output wire lsu_nonblock_load_data_error;
	output reg [2:0] lsu_nonblock_load_data_tag;
	output wire [31:0] lsu_nonblock_load_data;
	output wire lsu_pmu_bus_trxn;
	output wire lsu_pmu_bus_misaligned;
	output wire lsu_pmu_bus_error;
	output wire lsu_pmu_bus_busy;
	output wire lsu_axi_awvalid;
	input wire lsu_axi_awready;
	output wire [3:0] lsu_axi_awid;
	output wire [31:0] lsu_axi_awaddr;
	output wire [3:0] lsu_axi_awregion;
	output wire [7:0] lsu_axi_awlen;
	output wire [2:0] lsu_axi_awsize;
	output wire [1:0] lsu_axi_awburst;
	output wire lsu_axi_awlock;
	output wire [3:0] lsu_axi_awcache;
	output wire [2:0] lsu_axi_awprot;
	output wire [3:0] lsu_axi_awqos;
	output wire lsu_axi_wvalid;
	input wire lsu_axi_wready;
	output wire [63:0] lsu_axi_wdata;
	output wire [7:0] lsu_axi_wstrb;
	output wire lsu_axi_wlast;
	input wire lsu_axi_bvalid;
	output wire lsu_axi_bready;
	input wire [1:0] lsu_axi_bresp;
	input wire [3:0] lsu_axi_bid;
	output wire lsu_axi_arvalid;
	input wire lsu_axi_arready;
	output wire [3:0] lsu_axi_arid;
	output wire [31:0] lsu_axi_araddr;
	output wire [3:0] lsu_axi_arregion;
	output wire [7:0] lsu_axi_arlen;
	output wire [2:0] lsu_axi_arsize;
	output wire [1:0] lsu_axi_arburst;
	output wire lsu_axi_arlock;
	output wire [3:0] lsu_axi_arcache;
	output wire [2:0] lsu_axi_arprot;
	output wire [3:0] lsu_axi_arqos;
	input wire lsu_axi_rvalid;
	output wire lsu_axi_rready;
	input wire [3:0] lsu_axi_rid;
	input wire [63:0] lsu_axi_rdata;
	input wire [1:0] lsu_axi_rresp;
	input wire lsu_axi_rlast;
	input wire lsu_bus_clk_en;
	input wire lsu_bus_clk_en_q;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DEPTH = 8;
	localparam DEPTH_LOG2 = 3;
	localparam TIMER = 8;
	localparam TIMER_LOG2 = 3;
	function automatic [TIMER_LOG2 - 1:0] sv2v_cast_9B8C9;
		input reg [TIMER_LOG2 - 1:0] inp;
		sv2v_cast_9B8C9 = inp;
	endfunction
	localparam TIMER_MAX = sv2v_cast_9B8C9(TIMER - 1);
	wire [3:0] ldst_byteen_hi_dc2;
	wire [3:0] ldst_byteen_lo_dc2;
	wire [DEPTH - 1:0] ld_addr_hitvec_lo;
	wire [DEPTH - 1:0] ld_addr_hitvec_hi;
	wire [(4 * DEPTH) - 1:0] ld_byte_hitvec_lo;
	wire [(4 * DEPTH) - 1:0] ld_byte_hitvec_hi;
	wire [(4 * DEPTH) - 1:0] ld_byte_hitvecfn_lo;
	wire [(4 * DEPTH) - 1:0] ld_byte_hitvecfn_hi;
	wire ld_addr_ibuf_hit_lo;
	wire ld_addr_ibuf_hit_hi;
	wire [3:0] ld_byte_ibuf_hit_lo;
	wire [3:0] ld_byte_ibuf_hit_hi;
	wire [3:0] ldst_byteen_dc5;
	wire [7:0] ldst_byteen_ext_dc5;
	wire [3:0] ldst_byteen_hi_dc5;
	wire [3:0] ldst_byteen_lo_dc5;
	wire [31:0] store_data_hi_dc5;
	wire [31:0] store_data_lo_dc5;
	wire ldst_samedw_dc5;
	wire lsu_nonblock_load_valid_dc4;
	wire lsu_nonblock_load_valid_dc5;
	reg [31:0] lsu_nonblock_load_data_hi;
	reg [31:0] lsu_nonblock_load_data_lo;
	wire [31:0] lsu_nonblock_data_unalgn;
	wire [1:0] lsu_nonblock_addr_offset;
	wire [1:0] lsu_nonblock_sz;
	reg lsu_nonblock_load_data_valid_hi;
	reg lsu_nonblock_load_data_valid_lo;
	reg lsu_nonblock_load_data_error_hi;
	reg lsu_nonblock_load_data_error_lo;
	wire lsu_nonblock_unsign;
	wire lsu_nonblock_dual;
	wire dec_nonblock_load_freeze_dc3;
	wire ld_precise_bus_error;
	wire [DEPTH_LOG2 - 1:0] lsu_imprecise_error_load_tag;
	wire [31:0] ld_block_bus_data;
	wire [DEPTH - 1:0] CmdPtr0Dec;
	wire [DEPTH - 1:0] CmdPtr1Dec;
	wire [DEPTH_LOG2 - 1:0] CmdPtr0;
	wire [DEPTH_LOG2 - 1:0] CmdPtr1;
	reg [DEPTH_LOG2 - 1:0] WrPtr0_dc3;
	wire [DEPTH_LOG2 - 1:0] WrPtr0_dc4;
	wire [DEPTH_LOG2 - 1:0] WrPtr0_dc5;
	reg [DEPTH_LOG2 - 1:0] WrPtr1_dc3;
	wire [DEPTH_LOG2 - 1:0] WrPtr1_dc4;
	wire [DEPTH_LOG2 - 1:0] WrPtr1_dc5;
	reg found_wrptr0;
	reg found_wrptr1;
	wire found_cmdptr0;
	wire found_cmdptr1;
	reg [3:0] buf_numvld_any;
	reg [3:0] buf_numvld_wrcmd_any;
	reg [3:0] buf_numvld_pend_any;
	reg [3:0] buf_numvld_cmd_any;
	reg bus_sideeffect_pend;
	wire bus_coalescing_disable;
	wire ld_freeze_en;
	reg ld_freeze_rst;
	wire FreezePtrEn;
	wire [DEPTH_LOG2 - 1:0] FreezePtr;
	reg bus_addr_match_pending;
	wire bus_cmd_sent;
	wire bus_cmd_ready;
	wire bus_wcmd_sent;
	wire bus_wdata_sent;
	wire bus_rsp_read;
	wire bus_rsp_write;
	wire [LSU_BUS_TAG - 1:0] bus_rsp_read_tag;
	wire [LSU_BUS_TAG - 1:0] bus_rsp_write_tag;
	wire bus_rsp_read_error;
	wire bus_rsp_write_error;
	wire [63:0] bus_rsp_rdata;
	wire [(DEPTH * 3) - 1:0] buf_state;
	wire [(DEPTH * 3) - 1:0] buf_state_out;
	wire [(DEPTH * 2) - 1:0] buf_sz;
	wire [(DEPTH * 32) - 1:0] buf_addr;
	wire [(DEPTH * 4) - 1:0] buf_byteen;
	wire [DEPTH - 1:0] buf_sideeffect;
	wire [DEPTH - 1:0] buf_write;
	wire [DEPTH - 1:0] buf_unsign;
	wire [DEPTH - 1:0] buf_dual;
	wire [DEPTH - 1:0] buf_samedw;
	wire [DEPTH - 1:0] buf_nomerge;
	wire [DEPTH - 1:0] buf_dualhi;
	wire [(DEPTH * DEPTH_LOG2) - 1:0] buf_dualtag;
	wire [DEPTH - 1:0] buf_nb;
	wire [DEPTH - 1:0] buf_error;
	wire [(DEPTH * 32) - 1:0] buf_data;
	wire [(DEPTH * DEPTH) - 1:0] buf_age;
	wire [(DEPTH * DEPTH) - 1:0] buf_age_younger;
	wire [(DEPTH * DEPTH) - 1:0] buf_age_temp;
	reg [(DEPTH * 3) - 1:0] buf_nxtstate;
	reg [DEPTH - 1:0] buf_rst;
	reg [DEPTH - 1:0] buf_state_en;
	reg [DEPTH - 1:0] buf_cmd_state_bus_en;
	reg [DEPTH - 1:0] buf_resp_state_bus_en;
	reg [DEPTH - 1:0] buf_state_bus_en;
	wire [DEPTH - 1:0] buf_dual_in;
	wire [DEPTH - 1:0] buf_samedw_in;
	wire [DEPTH - 1:0] buf_nomerge_in;
	wire [DEPTH - 1:0] buf_nb_in;
	wire [DEPTH - 1:0] buf_sideeffect_in;
	wire [DEPTH - 1:0] buf_unsign_in;
	wire [(DEPTH * 2) - 1:0] buf_sz_in;
	wire [DEPTH - 1:0] buf_write_in;
	reg [DEPTH - 1:0] buf_wr_en;
	wire [DEPTH - 1:0] buf_dualhi_in;
	wire [(DEPTH * DEPTH_LOG2) - 1:0] buf_dualtag_in;
	wire [(DEPTH * 4) - 1:0] buf_byteen_in;
	wire [(DEPTH * 32) - 1:0] buf_addr_in;
	reg [(DEPTH * 32) - 1:0] buf_data_in;
	reg [DEPTH - 1:0] buf_error_en;
	reg [DEPTH - 1:0] buf_data_en;
	wire [(DEPTH * DEPTH) - 1:0] buf_age_in;
	wire [(DEPTH * DEPTH) - 1:0] buf_ageQ;
	wire ibuf_valid;
	wire ibuf_dual;
	wire ibuf_samedw;
	wire ibuf_nomerge;
	wire [DEPTH_LOG2 - 1:0] ibuf_tag;
	wire [DEPTH_LOG2 - 1:0] ibuf_dualtag;
	wire ibuf_nb;
	wire ibuf_sideeffect;
	wire ibuf_unsign;
	wire ibuf_write;
	wire [1:0] ibuf_sz;
	wire [3:0] ibuf_byteen;
	wire [31:0] ibuf_addr;
	wire [31:0] ibuf_data;
	wire [TIMER_LOG2 - 1:0] ibuf_timer;
	wire ibuf_byp;
	wire ibuf_wr_en;
	wire ibuf_rst;
	wire ibuf_force_drain;
	wire ibuf_drain_vld;
	wire [DEPTH - 1:0] ibuf_drainvec_vld;
	wire [DEPTH_LOG2 - 1:0] ibuf_tag_in;
	wire [DEPTH_LOG2 - 1:0] ibuf_dualtag_in;
	wire [1:0] ibuf_sz_in;
	wire [31:0] ibuf_addr_in;
	wire [3:0] ibuf_byteen_in;
	wire [31:0] ibuf_data_in;
	wire [TIMER_LOG2 - 1:0] ibuf_timer_in;
	wire [3:0] ibuf_byteen_out;
	wire [31:0] ibuf_data_out;
	wire ibuf_merge_en;
	wire ibuf_merge_in;
	wire obuf_valid;
	wire obuf_write;
	wire obuf_sideeffect;
	wire [31:0] obuf_addr;
	wire [63:0] obuf_data;
	wire [1:0] obuf_sz;
	wire [7:0] obuf_byteen;
	wire obuf_merge;
	wire obuf_cmd_done;
	wire obuf_data_done;
	wire [LSU_BUS_TAG - 1:0] obuf_tag0;
	wire [LSU_BUS_TAG - 1:0] obuf_tag1;
	wire ibuf_buf_byp;
	wire obuf_force_wr_en;
	wire obuf_wr_wait;
	wire obuf_wr_en;
	wire obuf_wr_enQ;
	wire obuf_rst;
	wire obuf_write_in;
	wire obuf_sideeffect_in;
	wire [31:0] obuf_addr_in;
	wire [63:0] obuf_data_in;
	wire [1:0] obuf_sz_in;
	wire [7:0] obuf_byteen_in;
	wire obuf_merge_in;
	wire obuf_cmd_done_in;
	wire obuf_data_done_in;
	wire [LSU_BUS_TAG - 1:0] obuf_tag0_in;
	wire [LSU_BUS_TAG - 1:0] obuf_tag1_in;
	wire obuf_merge_en;
	wire [TIMER_LOG2 - 1:0] obuf_wr_timer;
	wire [TIMER_LOG2 - 1:0] obuf_wr_timer_in;
	wire [7:0] obuf_byteen0_in;
	wire [7:0] obuf_byteen1_in;
	wire [63:0] obuf_data0_in;
	wire [63:0] obuf_data1_in;
	wire lsu_axi_awvalid_q;
	wire lsu_axi_awready_q;
	wire lsu_axi_wvalid_q;
	wire lsu_axi_wready_q;
	wire lsu_axi_arvalid_q;
	wire lsu_axi_arready_q;
	wire lsu_axi_bvalid_q;
	wire lsu_axi_bready_q;
	wire lsu_axi_rvalid_q;
	wire lsu_axi_rready_q;
	wire [LSU_BUS_TAG - 1:0] lsu_axi_bid_q;
	wire [LSU_BUS_TAG - 1:0] lsu_axi_rid_q;
	wire [1:0] lsu_axi_bresp_q;
	wire [1:0] lsu_axi_rresp_q;
	wire [63:0] lsu_axi_rdata_q;
	assign ldst_byteen_hi_dc2[3:0] = ldst_byteen_ext_dc2[7:4];
	assign ldst_byteen_lo_dc2[3:0] = ldst_byteen_ext_dc2[3:0];
	localparam [2:0] CMD = 3&#39;b010;
	localparam [2:0] WAIT = 3&#39;b001;
	generate
		genvar i;
		for (i = 0; i &lt; DEPTH; i = i + 1) begin
			assign ld_addr_hitvec_lo[i] = (((lsu_addr_dc2[31:2] == buf_addr[(i * 32) + 31-:30]) &amp; buf_write[i]) &amp; ((buf_state[i * 3+:3] == WAIT) | (buf_state[i * 3+:3] == CMD))) &amp; lsu_busreq_dc2;
			assign ld_addr_hitvec_hi[i] = (((end_addr_dc2[31:2] == buf_addr[(i * 32) + 31-:30]) &amp; buf_write[i]) &amp; ((buf_state[i * 3+:3] == WAIT) | (buf_state[i * 3+:3] == CMD))) &amp; lsu_busreq_dc2;
		end
	endgenerate
	generate
		genvar j;
		for (j = 0; j &lt; 4; j = j + 1) begin
			assign ld_byte_hit_buf_lo[j] = |ld_byte_hitvecfn_lo[j * DEPTH+:DEPTH] | ld_byte_ibuf_hit_lo[j];
			assign ld_byte_hit_buf_hi[j] = |ld_byte_hitvecfn_hi[j * DEPTH+:DEPTH] | ld_byte_ibuf_hit_hi[j];
			for (i = 0; i &lt; DEPTH; i = i + 1) begin
				assign ld_byte_hitvec_lo[(j * DEPTH) + i] = (ld_addr_hitvec_lo[i] &amp; buf_byteen[(i * 4) + j]) &amp; ldst_byteen_lo_dc2[j];
				assign ld_byte_hitvec_hi[(j * DEPTH) + i] = (ld_addr_hitvec_hi[i] &amp; buf_byteen[(i * 4) + j]) &amp; ldst_byteen_hi_dc2[j];
				assign ld_byte_hitvecfn_lo[(j * DEPTH) + i] = (ld_byte_hitvec_lo[(j * DEPTH) + i] &amp; ~(|(ld_byte_hitvec_lo[j * DEPTH+:DEPTH] &amp; buf_age_younger[i * DEPTH+:DEPTH]))) &amp; ~ld_byte_ibuf_hit_lo[j];
				assign ld_byte_hitvecfn_hi[(j * DEPTH) + i] = (ld_byte_hitvec_hi[(j * DEPTH) + i] &amp; ~(|(ld_byte_hitvec_hi[j * DEPTH+:DEPTH] &amp; buf_age_younger[i * DEPTH+:DEPTH]))) &amp; ~ld_byte_ibuf_hit_hi[j];
			end
		end
	endgenerate
	assign ld_addr_ibuf_hit_lo = (((lsu_addr_dc2[31:2] == ibuf_addr[31:2]) &amp; ibuf_write) &amp; ibuf_valid) &amp; lsu_busreq_dc2;
	assign ld_addr_ibuf_hit_hi = (((end_addr_dc2[31:2] == ibuf_addr[31:2]) &amp; ibuf_write) &amp; ibuf_valid) &amp; lsu_busreq_dc2;
	generate
		for (i = 0; i &lt; 4; i = i + 1) begin
			assign ld_byte_ibuf_hit_lo[i] = (ld_addr_ibuf_hit_lo &amp; ibuf_byteen[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_ibuf_hit_hi[i] = (ld_addr_ibuf_hit_hi &amp; ibuf_byteen[i]) &amp; ldst_byteen_hi_dc2[i];
		end
	endgenerate
	always @(*) begin
		ld_fwddata_buf_lo[31:0] = {{8 {ld_byte_ibuf_hit_lo[3]}}, {8 {ld_byte_ibuf_hit_lo[2]}}, {8 {ld_byte_ibuf_hit_lo[1]}}, {8 {ld_byte_ibuf_hit_lo[0]}}} &amp; ibuf_data[31:0];
		ld_fwddata_buf_hi[31:0] = {{8 {ld_byte_ibuf_hit_hi[3]}}, {8 {ld_byte_ibuf_hit_hi[2]}}, {8 {ld_byte_ibuf_hit_hi[1]}}, {8 {ld_byte_ibuf_hit_hi[0]}}} &amp; ibuf_data[31:0];
		begin : sv2v_autoblock_43
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				begin
					ld_fwddata_buf_lo[7:0] = ld_fwddata_buf_lo[7:0] | ({8 {ld_byte_hitvecfn_lo[i]}} &amp; buf_data[(i * 32) + 7-:8]);
					ld_fwddata_buf_lo[15:8] = ld_fwddata_buf_lo[15:8] | ({8 {ld_byte_hitvecfn_lo[DEPTH + i]}} &amp; buf_data[(i * 32) + 15-:8]);
					ld_fwddata_buf_lo[23:16] = ld_fwddata_buf_lo[23:16] | ({8 {ld_byte_hitvecfn_lo[(2 * DEPTH) + i]}} &amp; buf_data[(i * 32) + 23-:8]);
					ld_fwddata_buf_lo[31:24] = ld_fwddata_buf_lo[31:24] | ({8 {ld_byte_hitvecfn_lo[(3 * DEPTH) + i]}} &amp; buf_data[(i * 32) + 31-:8]);
					ld_fwddata_buf_hi[7:0] = ld_fwddata_buf_hi[7:0] | ({8 {ld_byte_hitvecfn_hi[i]}} &amp; buf_data[(i * 32) + 7-:8]);
					ld_fwddata_buf_hi[15:8] = ld_fwddata_buf_hi[15:8] | ({8 {ld_byte_hitvecfn_hi[DEPTH + i]}} &amp; buf_data[(i * 32) + 15-:8]);
					ld_fwddata_buf_hi[23:16] = ld_fwddata_buf_hi[23:16] | ({8 {ld_byte_hitvecfn_hi[(2 * DEPTH) + i]}} &amp; buf_data[(i * 32) + 23-:8]);
					ld_fwddata_buf_hi[31:24] = ld_fwddata_buf_hi[31:24] | ({8 {ld_byte_hitvecfn_hi[(3 * DEPTH) + i]}} &amp; buf_data[(i * 32) + 31-:8]);
				end
		end
	end
	assign bus_coalescing_disable = 1&#39;b1;
	assign ldst_byteen_dc5[3:0] = (({4 {lsu_pkt_dc5[18]}} &amp; 4&#39;b0001) | ({4 {lsu_pkt_dc5[17]}} &amp; 4&#39;b0011)) | ({4 {lsu_pkt_dc5[16]}} &amp; 4&#39;b1111);
	assign {ldst_byteen_hi_dc5[3:0], ldst_byteen_lo_dc5[3:0]} = {4&#39;b0000, ldst_byteen_dc5[3:0]} &lt;&lt; lsu_addr_dc5[1:0];
	assign {store_data_hi_dc5[31:0], store_data_lo_dc5[31:0]} = {32&#39;b0, store_data_dc5[31:0]} &lt;&lt; {lsu_addr_dc5[1:0], 3&#39;b000};
	assign ldst_samedw_dc5 = lsu_addr_dc5[3] == end_addr_dc5[3];
	assign ibuf_byp = lsu_busreq_dc5 &amp; ((lsu_pkt_dc5[14] | no_word_merge_dc5) &amp; ~ibuf_valid);
	assign ibuf_wr_en = (lsu_busreq_dc5 &amp; (lsu_commit_dc5 | lsu_freeze_dc3)) &amp; ~ibuf_byp;
	assign ibuf_rst = ibuf_drain_vld &amp; ~ibuf_wr_en;
	assign ibuf_force_drain = ((((lsu_busreq_dc2 &amp; ~lsu_busreq_dc3) &amp; ~lsu_busreq_dc4) &amp; ~lsu_busreq_dc5) &amp; ibuf_valid) &amp; (lsu_pkt_dc2[14] | (ibuf_addr[31:2] != lsu_addr_dc2[31:2]));
	assign ibuf_drain_vld = ibuf_valid &amp; (((((((ibuf_wr_en | (ibuf_timer == TIMER_MAX)) &amp; ~(ibuf_merge_en &amp; ibuf_merge_in)) | ibuf_byp) | ibuf_force_drain) | ibuf_sideeffect) | ~ibuf_write) | bus_coalescing_disable);
	assign ibuf_tag_in[DEPTH_LOG2 - 1:0] = (ibuf_merge_en &amp; ibuf_merge_in ? ibuf_tag[DEPTH_LOG2 - 1:0] : (ldst_dual_dc5 ? WrPtr1_dc5 : WrPtr0_dc5));
	assign ibuf_dualtag_in[DEPTH_LOG2 - 1:0] = WrPtr0_dc5;
	assign ibuf_sz_in[1:0] = {lsu_pkt_dc5[16], lsu_pkt_dc5[17]};
	assign ibuf_addr_in[31:0] = (ldst_dual_dc5 ? end_addr_dc5[31:0] : lsu_addr_dc5[31:0]);
	assign ibuf_byteen_in[3:0] = (ibuf_merge_en &amp; ibuf_merge_in ? ibuf_byteen[3:0] | ldst_byteen_lo_dc5[3:0] : (ldst_dual_dc5 ? ldst_byteen_hi_dc5[3:0] : ldst_byteen_lo_dc5[3:0]));
	generate
		for (i = 0; i &lt; 4; i = i + 1) assign ibuf_data_in[(8 * i) + 7:8 * i] = (ibuf_merge_en &amp; ibuf_merge_in ? (ldst_byteen_lo_dc5[i] ? store_data_lo_dc5[(8 * i) + 7:8 * i] : ibuf_data[(8 * i) + 7:8 * i]) : (ldst_dual_dc5 ? store_data_hi_dc5[(8 * i) + 7:8 * i] : store_data_lo_dc5[(8 * i) + 7:8 * i]));
	endgenerate
	assign ibuf_timer_in = (ibuf_wr_en ? {TIMER_LOG2 {1&#39;sb0}} : (ibuf_timer &lt; TIMER_MAX ? ibuf_timer + 1&#39;b1 : ibuf_timer));
	assign ibuf_merge_en = ((((((lsu_busreq_dc5 &amp; lsu_commit_dc5) &amp; lsu_pkt_dc5[13]) &amp; ibuf_valid) &amp; ibuf_write) &amp; (lsu_addr_dc5[31:2] == ibuf_addr[31:2])) &amp; ~is_sideeffects_dc5) &amp; ~bus_coalescing_disable;
	assign ibuf_merge_in = ~ldst_dual_dc5;
	generate
		for (i = 0; i &lt; 4; i = i + 1) begin
			assign ibuf_byteen_out[i] = (ibuf_merge_en &amp; ~ibuf_merge_in ? ibuf_byteen[i] | ldst_byteen_lo_dc5[i] : ibuf_byteen[i]);
			assign ibuf_data_out[(8 * i) + 7:8 * i] = (ibuf_merge_en &amp; ~ibuf_merge_in ? (ldst_byteen_lo_dc5[i] ? store_data_lo_dc5[(8 * i) + 7:8 * i] : ibuf_data[(8 * i) + 7:8 * i]) : ibuf_data[(8 * i) + 7:8 * i]);
		end
	endgenerate
	rvdffsc #(.WIDTH(1)) ibuf_valid_ff(
		.din(1&#39;b1),
		.dout(ibuf_valid),
		.en(ibuf_wr_en),
		.clear(ibuf_rst),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(DEPTH_LOG2)) ibuf_tagff(
		.din(ibuf_tag_in),
		.dout(ibuf_tag),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(DEPTH_LOG2)) ibuf_dualtagff(
		.din(ibuf_dualtag_in),
		.dout(ibuf_dualtag),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_dualff(
		.din(ldst_dual_dc5),
		.dout(ibuf_dual),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_samedwff(
		.din(ldst_samedw_dc5),
		.dout(ibuf_samedw),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_nomergeff(
		.din(no_dword_merge_dc5),
		.dout(ibuf_nomerge),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_nbff(
		.din(lsu_nonblock_load_valid_dc5),
		.dout(ibuf_nb),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_sideeffectff(
		.din(is_sideeffects_dc5),
		.dout(ibuf_sideeffect),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_unsignff(
		.din(lsu_pkt_dc5[12]),
		.dout(ibuf_unsign),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) ibuf_writeff(
		.din(lsu_pkt_dc5[13]),
		.dout(ibuf_write),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(2)) ibuf_szff(
		.din(ibuf_sz_in[1:0]),
		.dout(ibuf_sz),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) ibuf_addrff(
		.din(ibuf_addr_in[31:0]),
		.dout(ibuf_addr),
		.en(ibuf_wr_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffs #(.WIDTH(4)) ibuf_byteenff(
		.din(ibuf_byteen_in[3:0]),
		.dout(ibuf_byteen),
		.en(ibuf_wr_en),
		.clk(lsu_bus_ibuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) ibuf_dataff(
		.din(ibuf_data_in[31:0]),
		.dout(ibuf_data),
		.en(ibuf_wr_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdff #(.WIDTH(TIMER_LOG2)) ibuf_timerff(
		.din(ibuf_timer_in),
		.dout(ibuf_timer),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	assign obuf_wr_wait = (((((buf_numvld_wrcmd_any[3:0] == 4&#39;b0001) &amp; (buf_numvld_cmd_any[3:0] == 4&#39;b0001)) &amp; (obuf_wr_timer != TIMER_MAX)) &amp; ~bus_coalescing_disable) &amp; ~buf_nomerge[CmdPtr0]) &amp; ~obuf_force_wr_en;
	assign obuf_wr_timer_in = (obuf_wr_en ? 3&#39;b000 : ((buf_numvld_cmd_any &gt; 4&#39;b0000) &amp; (obuf_wr_timer &lt; TIMER_MAX) ? obuf_wr_timer + 1&#39;b1 : obuf_wr_timer));
	assign obuf_force_wr_en = (((((lsu_busreq_dc2 &amp; ~lsu_busreq_dc3) &amp; ~lsu_busreq_dc4) &amp; ~lsu_busreq_dc5) &amp; ~ibuf_valid) &amp; (buf_numvld_cmd_any[3:0] == 4&#39;b0001)) &amp; (lsu_addr_dc2[31:2] != buf_addr[(CmdPtr0 * 32) + 31-:30]);
	assign ibuf_buf_byp = ((ibuf_byp &amp; (buf_numvld_pend_any[3:0] == 4&#39;b0000)) &amp; ~ldst_dual_dc5) &amp; lsu_pkt_dc5[13];
	assign obuf_wr_en = ((((lsu_bus_clk_en &amp; ((ibuf_buf_byp &amp; lsu_commit_dc5) | ((((buf_state[CmdPtr0 * 3+:3] == CMD) &amp; found_cmdptr0) &amp; ~buf_cmd_state_bus_en[CmdPtr0]) &amp; (((~((buf_dual[CmdPtr0] &amp; buf_samedw[CmdPtr0]) &amp; ~buf_write[CmdPtr0]) | found_cmdptr1) | buf_nomerge[CmdPtr0]) | obuf_force_wr_en)))) &amp; (bus_cmd_ready | ~obuf_valid)) &amp; ~obuf_wr_wait) &amp; ~bus_sideeffect_pend) &amp; ~bus_addr_match_pending;
	assign obuf_rst = bus_cmd_sent &amp; ~obuf_wr_en;
	assign obuf_write_in = (ibuf_buf_byp ? lsu_pkt_dc5[13] : buf_write[CmdPtr0]);
	assign obuf_sideeffect_in = (ibuf_buf_byp ? is_sideeffects_dc5 : buf_sideeffect[CmdPtr0]);
	assign obuf_addr_in[31:0] = (ibuf_buf_byp ? lsu_addr_dc5[31:0] : buf_addr[CmdPtr0 * 32+:32]);
	assign obuf_sz_in[1:0] = (ibuf_buf_byp ? {lsu_pkt_dc5[16], lsu_pkt_dc5[17]} : buf_sz[CmdPtr0 * 2+:2]);
	assign obuf_merge_in = obuf_merge_en;
	function automatic [3:0] sv2v_cast_4;
		input reg [3:0] inp;
		sv2v_cast_4 = inp;
	endfunction
	assign obuf_tag0_in[LSU_BUS_TAG - 1:0] = (ibuf_buf_byp ? sv2v_cast_4(WrPtr0_dc5) : sv2v_cast_4(CmdPtr0));
	assign obuf_tag1_in[LSU_BUS_TAG - 1:0] = sv2v_cast_4(CmdPtr1);
	assign obuf_cmd_done_in = ~(obuf_wr_en | obuf_rst) &amp; (obuf_cmd_done | bus_wcmd_sent);
	assign obuf_data_done_in = ~(obuf_wr_en | obuf_rst) &amp; (obuf_data_done | bus_wdata_sent);
	assign obuf_byteen0_in[7:0] = (ibuf_buf_byp ? (lsu_addr_dc5[2] ? {ldst_byteen_lo_dc5[3:0], 4&#39;b0000} : {4&#39;b0000, ldst_byteen_lo_dc5[3:0]}) : (buf_addr[(CmdPtr0 * 32) + 2] ? {buf_byteen[CmdPtr0 * 4+:4], 4&#39;b0000} : {4&#39;b0000, buf_byteen[CmdPtr0 * 4+:4]}));
	assign obuf_byteen1_in[7:0] = (buf_addr[(CmdPtr1 * 32) + 2] ? {buf_byteen[CmdPtr1 * 4+:4], 4&#39;b0000} : {4&#39;b0000, buf_byteen[CmdPtr1 * 4+:4]});
	assign obuf_data0_in[63:0] = (ibuf_buf_byp ? (lsu_addr_dc5[2] ? {store_data_lo_dc5[31:0], 32&#39;b0} : {32&#39;b0, store_data_lo_dc5[31:0]}) : (buf_addr[(CmdPtr0 * 32) + 2] ? {buf_data[CmdPtr0 * 32+:32], 32&#39;b0} : {32&#39;b0, buf_data[CmdPtr0 * 32+:32]}));
	assign obuf_data1_in[63:0] = (buf_addr[(CmdPtr1 * 32) + 2] ? {buf_data[CmdPtr1 * 32+:32], 32&#39;b0} : {32&#39;b0, buf_data[CmdPtr1 * 32+:32]});
	generate
		for (i = 0; i &lt; 8; i = i + 1) begin
			assign obuf_byteen_in[i] = obuf_byteen0_in[i] | (obuf_merge_en &amp; obuf_byteen1_in[i]);
			assign obuf_data_in[(8 * i) + 7:8 * i] = (obuf_merge_en &amp; obuf_byteen1_in[i] ? obuf_data1_in[(8 * i) + 7:8 * i] : obuf_data0_in[(8 * i) + 7:8 * i]);
		end
	endgenerate
	assign obuf_merge_en = (((((((CmdPtr0 != CmdPtr1) &amp; found_cmdptr0) &amp; found_cmdptr1) &amp; (buf_state[CmdPtr0 * 3+:3] == CMD)) &amp; (buf_state[CmdPtr1 * 3+:3] == CMD)) &amp; ~buf_cmd_state_bus_en[CmdPtr0]) &amp; ~buf_sideeffect[CmdPtr0]) &amp; (((~buf_write[CmdPtr0] &amp; buf_dual[CmdPtr0]) &amp; ~buf_dualhi[CmdPtr0]) &amp; buf_samedw[CmdPtr0]);
	rvdff #(.WIDTH(1)) obuf_wren_ff(
		.din(obuf_wr_en),
		.dout(obuf_wr_enQ),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) obuf_cmd_done_ff(
		.din(obuf_cmd_done_in),
		.dout(obuf_cmd_done),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) obuf_data_done_ff(
		.din(obuf_data_done_in),
		.dout(obuf_data_done),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdffsc #(.WIDTH(1)) obuf_valid_ff(
		.din(1&#39;b1),
		.dout(obuf_valid),
		.en(obuf_wr_en),
		.clear(obuf_rst),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(LSU_BUS_TAG)) obuf_tag0ff(
		.din(obuf_tag0_in),
		.dout(obuf_tag0),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(LSU_BUS_TAG)) obuf_tag1ff(
		.din(obuf_tag1_in),
		.dout(obuf_tag1),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) obuf_mergeff(
		.din(obuf_merge_in),
		.dout(obuf_merge),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) obuf_writeff(
		.din(obuf_write_in),
		.dout(obuf_write),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) obuf_sideeffectff(
		.din(obuf_sideeffect_in),
		.dout(obuf_sideeffect),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(2)) obuf_szff(
		.din(obuf_sz_in[1:0]),
		.dout(obuf_sz),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) obuf_addrff(
		.din(obuf_addr_in[31:0]),
		.dout(obuf_addr),
		.en(obuf_wr_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffs #(.WIDTH(8)) obuf_byteenff(
		.din(obuf_byteen_in[7:0]),
		.dout(obuf_byteen),
		.en(obuf_wr_en),
		.clk(lsu_bus_obuf_c1_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(64)) obuf_dataff(
		.din(obuf_data_in[63:0]),
		.dout(obuf_data),
		.en(obuf_wr_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdff #(.WIDTH(TIMER_LOG2)) obuf_timerff(
		.din(obuf_wr_timer_in),
		.dout(obuf_wr_timer),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	function automatic signed [2:0] sv2v_cast_3_signed;
		input reg signed [2:0] inp;
		sv2v_cast_3_signed = inp;
	endfunction
	localparam [2:0] IDLE = 3&#39;b000;
	always @(*) begin
		WrPtr0_dc3[DEPTH_LOG2 - 1:0] = {DEPTH_LOG2 {1&#39;sb0}};
		WrPtr1_dc3[DEPTH_LOG2 - 1:0] = {DEPTH_LOG2 {1&#39;sb0}};
		found_wrptr0 = 1&#39;sb0;
		found_wrptr1 = 1&#39;sb0;
		begin : sv2v_autoblock_44
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				if (~found_wrptr0) begin
					WrPtr0_dc3[DEPTH_LOG2 - 1:0] = sv2v_cast_3_signed(i);
					found_wrptr0 = (buf_state[i * 3+:3] == IDLE) &amp; ~(((ibuf_valid &amp; (ibuf_tag == sv2v_cast_3_signed(i))) | (lsu_busreq_dc4 &amp; ((WrPtr0_dc4 == sv2v_cast_3_signed(i)) | (ldst_dual_dc4 &amp; (WrPtr1_dc4 == sv2v_cast_3_signed(i)))))) | (lsu_busreq_dc5 &amp; ((WrPtr0_dc5 == sv2v_cast_3_signed(i)) | (ldst_dual_dc5 &amp; (WrPtr1_dc5 == sv2v_cast_3_signed(i))))));
				end
		end
		begin : sv2v_autoblock_45
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				if (~found_wrptr1) begin
					WrPtr1_dc3[DEPTH_LOG2 - 1:0] = sv2v_cast_3_signed(i);
					found_wrptr1 = (buf_state[i * 3+:3] == IDLE) &amp; ~((((ibuf_valid &amp; (ibuf_tag == sv2v_cast_3_signed(i))) | (lsu_busreq_dc3 &amp; (WrPtr0_dc3 == sv2v_cast_3_signed(i)))) | (lsu_busreq_dc4 &amp; ((WrPtr0_dc4 == sv2v_cast_3_signed(i)) | (ldst_dual_dc4 &amp; (WrPtr1_dc4 == sv2v_cast_3_signed(i)))))) | (lsu_busreq_dc5 &amp; ((WrPtr0_dc5 == sv2v_cast_3_signed(i)) | (ldst_dual_dc5 &amp; (WrPtr1_dc5 == sv2v_cast_3_signed(i))))));
				end
		end
	end
	generate
		for (i = 0; i &lt; DEPTH; i = i + 1) begin
			assign CmdPtr0Dec[i] = (~(|buf_age[i * DEPTH+:DEPTH]) &amp; (buf_state[i * 3+:3] == CMD)) &amp; ~buf_cmd_state_bus_en[i];
			assign CmdPtr1Dec[i] = ((~(|(buf_age[i * DEPTH+:DEPTH] &amp; ~CmdPtr0Dec)) &amp; ~CmdPtr0Dec[i]) &amp; (buf_state[i * 3+:3] == CMD)) &amp; ~buf_cmd_state_bus_en[i];
		end
	endgenerate
	assign found_cmdptr0 = |CmdPtr0Dec;
	assign found_cmdptr1 = |CmdPtr1Dec;
	function automatic [2:0] f_Enc8to3;
		input reg [7:0] Dec_value;
		reg [2:0] Enc_value;
		begin
			Enc_value[0] = ((Dec_value[1] | Dec_value[3]) | Dec_value[5]) | Dec_value[7];
			Enc_value[1] = ((Dec_value[2] | Dec_value[3]) | Dec_value[6]) | Dec_value[7];
			Enc_value[2] = ((Dec_value[4] | Dec_value[5]) | Dec_value[6]) | Dec_value[7];
			f_Enc8to3 = Enc_value[2:0];
		end
	endfunction
	function automatic [7:0] sv2v_cast_8;
		input reg [7:0] inp;
		sv2v_cast_8 = inp;
	endfunction
	assign CmdPtr0 = f_Enc8to3(sv2v_cast_8(CmdPtr0Dec[DEPTH - 1:0]));
	assign CmdPtr1 = f_Enc8to3(sv2v_cast_8(CmdPtr1Dec[DEPTH - 1:0]));
	generate
		for (i = 0; i &lt; DEPTH; i = i + 1) begin : GenAgeVec
			for (j = 0; j &lt; DEPTH; j = j + 1) begin
				assign buf_age_in[(i * DEPTH) + j] = (((buf_state[i * 3+:3] == IDLE) &amp; buf_state_en[i]) &amp; ((((buf_state[j * 3+:3] == WAIT) | ((buf_state[j * 3+:3] == CMD) &amp; ~buf_cmd_state_bus_en[j])) | ((((ibuf_drain_vld &amp; lsu_busreq_dc5) &amp; (ibuf_byp | ldst_dual_dc5)) &amp; (sv2v_cast_3_signed(i) == WrPtr0_dc5)) &amp; (sv2v_cast_3_signed(j) == ibuf_tag))) | ((((ibuf_byp &amp; lsu_busreq_dc5) &amp; ldst_dual_dc5) &amp; (sv2v_cast_3_signed(i) == WrPtr1_dc5)) &amp; (sv2v_cast_3_signed(j) == WrPtr0_dc5)))) | buf_age[(i * DEPTH) + j];
				assign buf_age[(i * DEPTH) + j] = buf_ageQ[(i * DEPTH) + j] &amp; ~((buf_state[j * 3+:3] == CMD) &amp; buf_cmd_state_bus_en[j]);
				assign buf_age_younger[(i * DEPTH) + j] = (i == j ? 1&#39;b0 : ~buf_age[(i * DEPTH) + j] &amp; (buf_state[j * 3+:3] != IDLE));
				assign buf_age_temp[(i * DEPTH) + j] = buf_age[(i * DEPTH) + j] &amp; ~(CmdPtr0 == sv2v_cast_3_signed(j));
			end
		end
	endgenerate
	localparam [2:0] DONE = 3&#39;b100;
	localparam [2:0] RESP = 3&#39;b011;
	generate
		for (i = 0; i &lt; DEPTH; i = i + 1) begin
			assign ibuf_drainvec_vld[i] = ibuf_drain_vld &amp; (i == ibuf_tag);
			assign buf_byteen_in[i * 4+:4] = (ibuf_drainvec_vld[i] ? ibuf_byteen_out[3:0] : ((ibuf_byp &amp; ldst_dual_dc5) &amp; (i == WrPtr1_dc5) ? ldst_byteen_hi_dc5[3:0] : ldst_byteen_lo_dc5[3:0]));
			assign buf_addr_in[i * 32+:32] = (ibuf_drainvec_vld[i] ? ibuf_addr[31:0] : ((ibuf_byp &amp; ldst_dual_dc5) &amp; (i == WrPtr1_dc5) ? end_addr_dc5[31:0] : lsu_addr_dc5[31:0]));
			assign buf_dual_in[i] = (ibuf_drainvec_vld[i] ? ibuf_dual : ldst_dual_dc5);
			assign buf_samedw_in[i] = (ibuf_drainvec_vld[i] ? ibuf_samedw : ldst_samedw_dc5);
			assign buf_nomerge_in[i] = (ibuf_drainvec_vld[i] ? ibuf_nomerge | ibuf_force_drain : no_dword_merge_dc5);
			assign buf_dualhi_in[i] = (ibuf_drainvec_vld[i] ? ibuf_dual : (ibuf_byp &amp; ldst_dual_dc5) &amp; (i == WrPtr1_dc5));
			assign buf_dualtag_in[i * DEPTH_LOG2+:DEPTH_LOG2] = (ibuf_drainvec_vld[i] ? ibuf_dualtag : ((ibuf_byp &amp; ldst_dual_dc5) &amp; (i == WrPtr1_dc5) ? WrPtr0_dc5 : WrPtr1_dc5));
			assign buf_nb_in[i] = (ibuf_drainvec_vld[i] ? ibuf_nb : lsu_nonblock_load_valid_dc5);
			assign buf_sideeffect_in[i] = (ibuf_drainvec_vld[i] ? ibuf_sideeffect : is_sideeffects_dc5);
			assign buf_unsign_in[i] = (ibuf_drainvec_vld[i] ? ibuf_unsign : lsu_pkt_dc5[12]);
			assign buf_sz_in[i * 2+:2] = (ibuf_drainvec_vld[i] ? ibuf_sz : {lsu_pkt_dc5[16], lsu_pkt_dc5[17]});
			assign buf_write_in[i] = (ibuf_drainvec_vld[i] ? ibuf_write : lsu_pkt_dc5[13]);
			function automatic signed [3:0] sv2v_cast_4_signed;
				input reg signed [3:0] inp;
				sv2v_cast_4_signed = inp;
			endfunction
			always @(*) begin
				buf_nxtstate[i * 3+:3] = IDLE;
				buf_state_en[i] = 1&#39;sb0;
				buf_cmd_state_bus_en[i] = 1&#39;sb0;
				buf_resp_state_bus_en[i] = 1&#39;sb0;
				buf_state_bus_en[i] = 1&#39;sb0;
				buf_wr_en[i] = 1&#39;sb0;
				buf_data_in[i * 32+:32] = {32 {1&#39;sb0}};
				buf_data_en[i] = 1&#39;sb0;
				buf_error_en[i] = 1&#39;sb0;
				buf_rst[i] = 1&#39;sb0;
				case (buf_state[i * 3+:3])
					IDLE: begin
						buf_nxtstate[i * 3+:3] = (lsu_bus_clk_en ? CMD : WAIT);
						buf_state_en[i] = ((lsu_busreq_dc5 &amp; (lsu_commit_dc5 | lsu_freeze_dc3)) &amp; ((((ibuf_byp | ldst_dual_dc5) &amp; ~ibuf_merge_en) &amp; (i == WrPtr0_dc5)) | ((ibuf_byp &amp; ldst_dual_dc5) &amp; (i == WrPtr1_dc5)))) | (ibuf_drain_vld &amp; (i == ibuf_tag));
						buf_wr_en[i] = buf_state_en[i];
						buf_data_en[i] = buf_state_en[i];
						buf_data_in[i * 32+:32] = (ibuf_drain_vld &amp; (i == ibuf_tag) ? ibuf_data_out[31:0] : store_data_lo_dc5[31:0]);
					end
					WAIT: begin
						buf_nxtstate[i * 3+:3] = CMD;
						buf_state_en[i] = lsu_bus_clk_en;
					end
					CMD: begin
						buf_nxtstate[i * 3+:3] = RESP;
						buf_cmd_state_bus_en[i] = (((obuf_tag0 == i) | (obuf_merge &amp; (obuf_tag1 == i))) &amp; obuf_valid) &amp; obuf_wr_enQ;
						buf_state_bus_en[i] = buf_cmd_state_bus_en[i];
						buf_state_en[i] = buf_state_bus_en[i] &amp; lsu_bus_clk_en;
					end
					RESP: begin
						buf_nxtstate[i * 3+:3] = (buf_write[i] &amp; ~bus_rsp_write_error ? IDLE : DONE);
						buf_resp_state_bus_en[i] = (bus_rsp_write &amp; (bus_rsp_write_tag == sv2v_cast_4_signed(i))) | (bus_rsp_read &amp; ((bus_rsp_read_tag == sv2v_cast_4_signed(i)) | ((((buf_dual[i] &amp; buf_dualhi[i]) &amp; ~buf_write[i]) &amp; buf_samedw[i]) &amp; (bus_rsp_read_tag == sv2v_cast_4(buf_dualtag[i * DEPTH_LOG2+:DEPTH_LOG2])))));
						buf_state_bus_en[i] = buf_resp_state_bus_en[i];
						buf_state_en[i] = buf_state_bus_en[i] &amp; lsu_bus_clk_en;
						buf_data_en[i] = ((buf_state_bus_en[i] &amp; ~buf_write[i]) &amp; bus_rsp_read) &amp; lsu_bus_clk_en;
						buf_error_en[i] = (buf_state_bus_en[i] &amp; lsu_bus_clk_en) &amp; ((bus_rsp_read_error &amp; (bus_rsp_read_tag == sv2v_cast_4_signed(i))) | (bus_rsp_write_error &amp; (bus_rsp_write_tag == sv2v_cast_4_signed(i))));
						buf_data_in[(i * 32) + 31-:32] = (buf_state_en[i] &amp; ~buf_error_en[i] ? (buf_addr[(i * 32) + 2] ? bus_rsp_rdata[63:32] : bus_rsp_rdata[31:0]) : bus_rsp_rdata[31:0]);
					end
					DONE: begin
						buf_nxtstate[i * 3+:3] = IDLE;
						buf_rst[i] = lsu_bus_clk_en_q &amp; ((buf_write[i] | ~buf_dual[i]) | (buf_state[buf_dualtag[i * DEPTH_LOG2+:DEPTH_LOG2] * 3+:3] == DONE));
						buf_state_en[i] = buf_rst[i];
					end
					default: begin
						buf_nxtstate[i * 3+:3] = IDLE;
						buf_state_en[i] = 1&#39;sb0;
						buf_cmd_state_bus_en[i] = 1&#39;sb0;
						buf_resp_state_bus_en[i] = 1&#39;sb0;
						buf_state_bus_en[i] = 1&#39;sb0;
						buf_wr_en[i] = 1&#39;sb0;
						buf_data_in[i * 32+:32] = {32 {1&#39;sb0}};
						buf_data_en[i] = 1&#39;sb0;
						buf_error_en[i] = 1&#39;sb0;
						buf_rst[i] = 1&#39;sb0;
					end
				endcase
			end
			function automatic [2:0] sv2v_cast_3;
				input reg [2:0] inp;
				sv2v_cast_3 = inp;
			endfunction
			assign buf_state[i * 3+:3] = sv2v_cast_3(buf_state_out[i * 3+:3]);
			rvdffs #(.WIDTH(3)) buf_state_ff(
				.din(buf_nxtstate[i * 3+:3]),
				.dout(buf_state_out[i * 3+:3]),
				.en(buf_state_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdff #(.WIDTH(DEPTH)) buf_ageff(
				.din(buf_age_in[i * DEPTH+:DEPTH]),
				.dout(buf_ageQ[i * DEPTH+:DEPTH]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(DEPTH_LOG2)) buf_dualtagff(
				.din(buf_dualtag_in[i * DEPTH_LOG2+:DEPTH_LOG2]),
				.dout(buf_dualtag[i * DEPTH_LOG2+:DEPTH_LOG2]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_dualff(
				.din(buf_dual_in[i]),
				.dout(buf_dual[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_samedwff(
				.din(buf_samedw_in[i]),
				.dout(buf_samedw[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_nomergeff(
				.din(buf_nomerge_in[i]),
				.dout(buf_nomerge[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_dualhiff(
				.din(buf_dualhi_in[i]),
				.dout(buf_dualhi[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_nbff(
				.din(buf_nb_in[i]),
				.dout(buf_nb[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_sideeffectff(
				.din(buf_sideeffect_in[i]),
				.dout(buf_sideeffect[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_unsignff(
				.din(buf_unsign_in[i]),
				.dout(buf_unsign[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(1)) buf_writeff(
				.din(buf_write_in[i]),
				.dout(buf_write[i]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffs #(.WIDTH(2)) buf_szff(
				.din(buf_sz_in[i * 2+:2]),
				.dout(buf_sz[i * 2+:2]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffe #(.WIDTH(32)) buf_addrff(
				.din(buf_addr_in[(i * 32) + 31-:32]),
				.dout(buf_addr[i * 32+:32]),
				.en(buf_wr_en[i]),
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode)
			);
			rvdffs #(.WIDTH(4)) buf_byteenff(
				.din(buf_byteen_in[(i * 4) + 3-:4]),
				.dout(buf_byteen[i * 4+:4]),
				.en(buf_wr_en[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
			rvdffe #(.WIDTH(32)) buf_dataff(
				.din(buf_data_in[(i * 32) + 31-:32]),
				.dout(buf_data[i * 32+:32]),
				.en(buf_data_en[i]),
				.clk(clk),
				.rst_l(rst_l),
				.scan_mode(scan_mode)
			);
			rvdffsc #(.WIDTH(1)) buf_errorff(
				.din(1&#39;b1),
				.dout(buf_error[i]),
				.en(buf_error_en[i]),
				.clear(buf_rst[i]),
				.clk(lsu_bus_buf_c1_clk),
				.rst_l(rst_l)
			);
		end
	endgenerate
	always @(*) begin
		buf_numvld_any[3:0] = ((((({3&#39;b000, lsu_pkt_dc1[0] &amp; ~lsu_pkt_dc1[11]} &lt;&lt; (lsu_pkt_dc1[0] &amp; ldst_dual_dc1)) + ({3&#39;b000, lsu_busreq_dc2} &lt;&lt; ldst_dual_dc2)) + ({3&#39;b000, lsu_busreq_dc3} &lt;&lt; ldst_dual_dc3)) + ({3&#39;b000, lsu_busreq_dc4} &lt;&lt; ldst_dual_dc4)) + ({3&#39;b000, lsu_busreq_dc5} &lt;&lt; ldst_dual_dc5)) + {3&#39;b000, ibuf_valid};
		buf_numvld_wrcmd_any[3:0] = 4&#39;b0000;
		buf_numvld_cmd_any[3:0] = 4&#39;b0000;
		buf_numvld_pend_any[3:0] = 4&#39;b0000;
		begin : sv2v_autoblock_46
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				begin
					buf_numvld_any[3:0] = buf_numvld_any[3:0] + {3&#39;b000, buf_state[i * 3+:3] != IDLE};
					buf_numvld_wrcmd_any[3:0] = buf_numvld_wrcmd_any[3:0] + {3&#39;b000, (buf_write[i] &amp; (buf_state[i * 3+:3] == CMD)) &amp; ~buf_cmd_state_bus_en[i]};
					buf_numvld_cmd_any[3:0] = buf_numvld_cmd_any[3:0] + {3&#39;b000, (buf_state[i * 3+:3] == CMD) &amp; ~buf_cmd_state_bus_en[i]};
					buf_numvld_pend_any[3:0] = buf_numvld_pend_any[3:0] + {3&#39;b000, (buf_state[i * 3+:3] == WAIT) | ((buf_state[i * 3+:3] == CMD) &amp; ~buf_cmd_state_bus_en[i])};
				end
		end
	end
	assign lsu_bus_buffer_pend_any = buf_numvld_pend_any != 0;
	assign lsu_bus_buffer_full_any = buf_numvld_any[3:0] &gt;= (DEPTH - 1);
	assign lsu_bus_buffer_empty_any = (~(|buf_state[3 * ((DEPTH - 1) - (DEPTH - 1))+:3 * DEPTH]) &amp; ~ibuf_valid) &amp; ~obuf_valid;
	assign FreezePtrEn = (lsu_busreq_dc3 &amp; lsu_pkt_dc3[14]) &amp; ld_freeze_dc3;
	assign ld_freeze_en = ((((((is_sideeffects_dc2 | dec_nonblock_load_freeze_dc2) | dec_tlu_non_blocking_disable) &amp; lsu_busreq_dc2) &amp; lsu_pkt_dc2[14]) &amp; ~lsu_freeze_dc3) &amp; ~flush_dc2_up) &amp; ~ld_full_hit_dc2;
	always @(*) begin
		ld_freeze_rst = flush_dc3 | (dec_tlu_cancel_e4 &amp; ld_freeze_dc3);
		begin : sv2v_autoblock_47
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				ld_freeze_rst = ld_freeze_rst | (((buf_rst[i] &amp; (sv2v_cast_3_signed(i) == FreezePtr)) &amp; ~FreezePtrEn) &amp; ld_freeze_dc3);
		end
	end
	function automatic [31:0] sv2v_cast_32;
		input reg [31:0] inp;
		sv2v_cast_32 = inp;
	endfunction
	assign ld_block_bus_data[31:0] = sv2v_cast_32({{32 {buf_dual[FreezePtr]}} &amp; buf_data[buf_dualtag[FreezePtr * DEPTH_LOG2+:DEPTH_LOG2] * 32+:32], buf_data[(FreezePtr * 32) + 31-:32]} &gt;&gt; (8 * buf_addr[(FreezePtr * 32) + 1-:2]));
	assign ld_precise_bus_error = (((((buf_error[FreezePtr] | (buf_dual[FreezePtr] &amp; buf_error[buf_dualtag[FreezePtr * DEPTH_LOG2+:DEPTH_LOG2]])) &amp; ~buf_write[FreezePtr]) &amp; buf_rst[FreezePtr]) &amp; lsu_freeze_dc3) &amp; ld_freeze_rst) &amp; ~flush_dc3;
	assign ld_bus_error_addr_dc3[31:0] = buf_addr[(FreezePtr * 32) + 31-:32];
	assign lsu_nonblock_load_valid_dc3 = (((((lsu_busreq_dc3 &amp; lsu_pkt_dc3[0]) &amp; lsu_pkt_dc3[14]) &amp; ~flush_dc3) &amp; ~dec_nonblock_load_freeze_dc3) &amp; ~lsu_freeze_dc3) &amp; ~dec_tlu_non_blocking_disable;
	assign lsu_nonblock_load_tag_dc3[DEPTH_LOG2 - 1:0] = WrPtr0_dc3[DEPTH_LOG2 - 1:0];
	assign lsu_nonblock_load_inv_dc5 = lsu_nonblock_load_valid_dc5 &amp; ~lsu_commit_dc5;
	assign lsu_nonblock_load_inv_tag_dc5[DEPTH_LOG2 - 1:0] = WrPtr0_dc5[DEPTH_LOG2 - 1:0];
	always @(*) begin
		lsu_nonblock_load_data_valid_lo = 1&#39;sb0;
		lsu_nonblock_load_data_valid_hi = 1&#39;sb0;
		lsu_nonblock_load_data_error_lo = 1&#39;sb0;
		lsu_nonblock_load_data_error_hi = 1&#39;sb0;
		lsu_nonblock_load_data_tag[DEPTH_LOG2 - 1:0] = {DEPTH_LOG2 {1&#39;sb0}};
		lsu_nonblock_load_data_lo[31:0] = {32 {1&#39;sb0}};
		lsu_nonblock_load_data_hi[31:0] = {32 {1&#39;sb0}};
		begin : sv2v_autoblock_48
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				begin
					lsu_nonblock_load_data_valid_hi = lsu_nonblock_load_data_valid_hi | ((((((lsu_bus_clk_en_q &amp; (buf_state[i * 3+:3] == DONE)) &amp; buf_rst[i]) &amp; ~dec_tlu_non_blocking_disable) &amp; buf_nb[i]) &amp; ~buf_error[i]) &amp; (buf_dual[i] &amp; buf_dualhi[i]));
					lsu_nonblock_load_data_valid_lo = lsu_nonblock_load_data_valid_lo | ((((((lsu_bus_clk_en_q &amp; (buf_state[i * 3+:3] == DONE)) &amp; buf_rst[i]) &amp; ~dec_tlu_non_blocking_disable) &amp; buf_nb[i]) &amp; ~buf_error[i]) &amp; (~buf_dual[i] | ~buf_dualhi[i]));
					lsu_nonblock_load_data_error_hi = lsu_nonblock_load_data_error_hi | ((((((lsu_bus_clk_en_q &amp; (buf_state[i * 3+:3] == DONE)) &amp; buf_rst[i]) &amp; ~dec_tlu_non_blocking_disable) &amp; buf_error[i]) &amp; buf_nb[i]) &amp; (buf_dual[i] &amp; buf_dualhi[i]));
					lsu_nonblock_load_data_error_lo = lsu_nonblock_load_data_error_lo | ((((((lsu_bus_clk_en_q &amp; (buf_state[i * 3+:3] == DONE)) &amp; buf_rst[i]) &amp; ~dec_tlu_non_blocking_disable) &amp; buf_error[i]) &amp; buf_nb[i]) &amp; (~buf_dual[i] | ~buf_dualhi[i]));
					lsu_nonblock_load_data_tag[DEPTH_LOG2 - 1:0] = lsu_nonblock_load_data_tag[DEPTH_LOG2 - 1:0] | (sv2v_cast_3_signed(i) &amp; {DEPTH_LOG2 {(((buf_state[i * 3+:3] == DONE) &amp; buf_nb[i]) &amp; buf_rst[i]) &amp; (~buf_dual[i] | ~buf_dualhi[i])}});
					lsu_nonblock_load_data_lo[31:0] = lsu_nonblock_load_data_lo[31:0] | (buf_data[(i * 32) + 31-:32] &amp; {32 {(((buf_state[i * 3+:3] == DONE) &amp; buf_nb[i]) &amp; buf_rst[i]) &amp; (~buf_dual[i] | ~buf_dualhi[i])}});
					lsu_nonblock_load_data_hi[31:0] = lsu_nonblock_load_data_hi[31:0] | (buf_data[(i * 32) + 31-:32] &amp; {32 {(((buf_state[i * 3+:3] == DONE) &amp; buf_nb[i]) &amp; buf_rst[i]) &amp; (buf_dual[i] &amp; buf_dualhi[i])}});
				end
		end
	end
	assign lsu_nonblock_addr_offset[1:0] = buf_addr[(lsu_nonblock_load_data_tag * 32) + 1-:2];
	assign lsu_nonblock_sz[1:0] = buf_sz[(lsu_nonblock_load_data_tag * 2) + 1-:2];
	assign lsu_nonblock_unsign = buf_unsign[lsu_nonblock_load_data_tag];
	assign lsu_nonblock_dual = buf_dual[lsu_nonblock_load_data_tag];
	assign lsu_nonblock_data_unalgn[31:0] = sv2v_cast_32({lsu_nonblock_load_data_hi[31:0], lsu_nonblock_load_data_lo[31:0]} &gt;&gt; (8 * lsu_nonblock_addr_offset[1:0]));
	assign lsu_nonblock_load_data_valid = lsu_nonblock_load_data_valid_lo &amp; (~lsu_nonblock_dual | lsu_nonblock_load_data_valid_hi);
	assign lsu_nonblock_load_data_error = lsu_nonblock_load_data_error_lo | (lsu_nonblock_dual &amp; lsu_nonblock_load_data_error_hi);
	assign lsu_nonblock_load_data = (((({32 {lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2&#39;b00)}} &amp; {24&#39;b000000000000000000000000, lsu_nonblock_data_unalgn[7:0]}) | ({32 {lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2&#39;b01)}} &amp; {16&#39;b0000000000000000, lsu_nonblock_data_unalgn[15:0]})) | ({32 {~lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2&#39;b00)}} &amp; {{24 {lsu_nonblock_data_unalgn[7]}}, lsu_nonblock_data_unalgn[7:0]})) | ({32 {~lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2&#39;b01)}} &amp; {{16 {lsu_nonblock_data_unalgn[15]}}, lsu_nonblock_data_unalgn[15:0]})) | ({32 {lsu_nonblock_sz[1:0] == 2&#39;b10}} &amp; lsu_nonblock_data_unalgn[31:0]);
	always @(*) begin
		bus_sideeffect_pend = (obuf_valid &amp; obuf_sideeffect) &amp; dec_tlu_sideeffect_posted_disable;
		begin : sv2v_autoblock_49
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				bus_sideeffect_pend = bus_sideeffect_pend | (((buf_state[i * 3+:3] == RESP) &amp; buf_sideeffect[i]) &amp; dec_tlu_sideeffect_posted_disable);
		end
	end
	assign lsu_imprecise_error_load_any = lsu_nonblock_load_data_error;
	function automatic signed [3:0] sv2v_cast_4_signed;
		input reg signed [3:0] inp;
		sv2v_cast_4_signed = inp;
	endfunction
	always @(*) begin
		bus_addr_match_pending = 1&#39;sb0;
		begin : sv2v_autoblock_50
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				bus_addr_match_pending = bus_addr_match_pending | (((obuf_valid &amp; (obuf_addr[31:3] == buf_addr[(i * 32) + 31-:29])) &amp; (buf_state[i * 3+:3] == RESP)) &amp; ~((obuf_tag0 == sv2v_cast_4_signed(i)) | (obuf_merge &amp; (obuf_tag1 == sv2v_cast_4_signed(i)))));
		end
	end
	reg [DEPTH_LOG2 - 1:0] lsu_imprecise_error_store_tag;
	always @(*) begin
		lsu_imprecise_error_store_any = 1&#39;sb0;
		lsu_imprecise_error_store_tag = {DEPTH_LOG2 {1&#39;sb0}};
		begin : sv2v_autoblock_51
			reg signed [31:0] i;
			for (i = 0; i &lt; DEPTH; i = i + 1)
				begin
					lsu_imprecise_error_store_any = lsu_imprecise_error_store_any | (((lsu_bus_clk_en_q &amp; (buf_state[i * 3+:3] == DONE)) &amp; buf_error[i]) &amp; buf_write[i]);
					lsu_imprecise_error_store_tag = lsu_imprecise_error_store_tag | (sv2v_cast_3_signed(i) &amp; {DEPTH_LOG2 {((buf_state[i * 3+:3] == DONE) &amp; buf_error[i]) &amp; buf_write[i]}});
				end
		end
	end
	assign lsu_imprecise_error_addr_any[31:0] = (lsu_imprecise_error_load_any ? buf_addr[lsu_nonblock_load_data_tag * 32+:32] : buf_addr[lsu_imprecise_error_store_tag * 32+:32]);
	assign bus_cmd_ready = (obuf_write ? (obuf_cmd_done | obuf_data_done ? (obuf_cmd_done ? lsu_axi_wready : lsu_axi_awready) : lsu_axi_awready &amp; lsu_axi_wready) : lsu_axi_arready);
	assign bus_wcmd_sent = lsu_axi_awvalid &amp; lsu_axi_awready;
	assign bus_wdata_sent = lsu_axi_wvalid &amp; lsu_axi_wready;
	assign bus_cmd_sent = ((obuf_cmd_done | bus_wcmd_sent) &amp; (obuf_data_done | bus_wdata_sent)) | (lsu_axi_arvalid &amp; lsu_axi_arready);
	assign bus_rsp_read = lsu_axi_rvalid_q &amp; lsu_axi_rready_q;
	assign bus_rsp_write = lsu_axi_bvalid_q &amp; lsu_axi_bready_q;
	assign bus_rsp_read_tag[LSU_BUS_TAG - 1:0] = lsu_axi_rid_q[LSU_BUS_TAG - 1:0];
	assign bus_rsp_write_tag[LSU_BUS_TAG - 1:0] = lsu_axi_bid_q[LSU_BUS_TAG - 1:0];
	assign bus_rsp_write_error = bus_rsp_write &amp; (lsu_axi_bresp_q[1:0] != 2&#39;b00);
	assign bus_rsp_read_error = bus_rsp_read &amp; (lsu_axi_rresp_q[1:0] != 2&#39;b00);
	assign bus_rsp_rdata[63:0] = lsu_axi_rdata_q[63:0];
	assign lsu_axi_awvalid = ((obuf_valid &amp; obuf_write) &amp; ~obuf_cmd_done) &amp; ~bus_addr_match_pending;
	assign lsu_axi_awid[LSU_BUS_TAG - 1:0] = sv2v_cast_4(obuf_tag0);
	assign lsu_axi_awaddr[31:0] = (obuf_sideeffect ? obuf_addr[31:0] : {obuf_addr[31:3], 3&#39;b000});
	assign lsu_axi_awsize[2:0] = (obuf_sideeffect ? {1&#39;b0, obuf_sz[1:0]} : 3&#39;b011);
	assign lsu_axi_awprot[2:0] = {3 {1&#39;sb0}};
	assign lsu_axi_awcache[3:0] = (obuf_sideeffect ? 4&#39;b0000 : 4&#39;b1111);
	assign lsu_axi_awregion[3:0] = obuf_addr[31:28];
	assign lsu_axi_awlen[7:0] = {8 {1&#39;sb0}};
	assign lsu_axi_awburst[1:0] = 2&#39;b01;
	assign lsu_axi_awqos[3:0] = {4 {1&#39;sb0}};
	assign lsu_axi_awlock = 1&#39;sb0;
	assign lsu_axi_wvalid = ((obuf_valid &amp; obuf_write) &amp; ~obuf_data_done) &amp; ~bus_addr_match_pending;
	assign lsu_axi_wstrb[7:0] = obuf_byteen[7:0] &amp; {8 {obuf_write}};
	assign lsu_axi_wdata[63:0] = obuf_data[63:0];
	assign lsu_axi_wlast = 1&#39;sb1;
	assign lsu_axi_arvalid = (obuf_valid &amp; ~obuf_write) &amp; ~bus_addr_match_pending;
	assign lsu_axi_arid[LSU_BUS_TAG - 1:0] = sv2v_cast_4(obuf_tag0);
	assign lsu_axi_araddr[31:0] = (obuf_sideeffect ? obuf_addr[31:0] : {obuf_addr[31:3], 3&#39;b000});
	assign lsu_axi_arsize[2:0] = (obuf_sideeffect ? {1&#39;b0, obuf_sz[1:0]} : 3&#39;b011);
	assign lsu_axi_arprot[2:0] = {3 {1&#39;sb0}};
	assign lsu_axi_arcache[3:0] = (obuf_sideeffect ? 4&#39;b0000 : 4&#39;b1111);
	assign lsu_axi_arregion[3:0] = obuf_addr[31:28];
	assign lsu_axi_arlen[7:0] = {8 {1&#39;sb0}};
	assign lsu_axi_arburst[1:0] = 2&#39;b01;
	assign lsu_axi_arqos[3:0] = {4 {1&#39;sb0}};
	assign lsu_axi_arlock = 1&#39;sb0;
	assign lsu_axi_bready = 1;
	assign lsu_axi_rready = 1;
	assign lsu_pmu_bus_trxn = ((lsu_axi_awvalid_q &amp; lsu_axi_awready_q) | (lsu_axi_wvalid_q &amp; lsu_axi_wready_q)) | (lsu_axi_arvalid_q &amp; lsu_axi_arready_q);
	assign lsu_pmu_bus_misaligned = lsu_busreq_dc2 &amp; ldst_dual_dc2;
	assign lsu_pmu_bus_error = (ld_bus_error_dc3 | lsu_imprecise_error_load_any) | lsu_imprecise_error_store_any;
	assign lsu_pmu_bus_busy = ((lsu_axi_awvalid_q &amp; ~lsu_axi_awready_q) | (lsu_axi_wvalid_q &amp; ~lsu_axi_wready_q)) | (lsu_axi_arvalid_q &amp; ~lsu_axi_arready_q);
	rvdff #(.WIDTH(1)) lsu_axi_awvalid_ff(
		.din(lsu_axi_awvalid),
		.dout(lsu_axi_awvalid_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_awready_ff(
		.din(lsu_axi_awready),
		.dout(lsu_axi_awready_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_wvalid_ff(
		.din(lsu_axi_wvalid),
		.dout(lsu_axi_wvalid_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_wready_ff(
		.din(lsu_axi_wready),
		.dout(lsu_axi_wready_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_arvalid_ff(
		.din(lsu_axi_arvalid),
		.dout(lsu_axi_arvalid_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_arready_ff(
		.din(lsu_axi_arready),
		.dout(lsu_axi_arready_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_bvalid_ff(
		.din(lsu_axi_bvalid),
		.dout(lsu_axi_bvalid_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_bready_ff(
		.din(lsu_axi_bready),
		.dout(lsu_axi_bready_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(2)) lsu_axi_bresp_ff(
		.din(lsu_axi_bresp[1:0]),
		.dout(lsu_axi_bresp_q[1:0]),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(LSU_BUS_TAG)) lsu_axi_bid_ff(
		.din(lsu_axi_bid[LSU_BUS_TAG - 1:0]),
		.dout(lsu_axi_bid_q[LSU_BUS_TAG - 1:0]),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(64)) lsu_axi_rdata_ff(
		.din(lsu_axi_rdata[63:0]),
		.dout(lsu_axi_rdata_q[63:0]),
		.en(lsu_axi_rvalid &amp; lsu_bus_clk_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdff #(.WIDTH(1)) lsu_axi_rvalid_ff(
		.din(lsu_axi_rvalid),
		.dout(lsu_axi_rvalid_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_axi_rready_ff(
		.din(lsu_axi_rready),
		.dout(lsu_axi_rready_q),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(2)) lsu_axi_rresp_ff(
		.din(lsu_axi_rresp[1:0]),
		.dout(lsu_axi_rresp_q[1:0]),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(LSU_BUS_TAG)) lsu_axi_rid_ff(
		.din(lsu_axi_rid[LSU_BUS_TAG - 1:0]),
		.dout(lsu_axi_rid_q[LSU_BUS_TAG - 1:0]),
		.clk(lsu_busm_clk),
		.rst_l(rst_l)
	);
	rvdffsc #(.WIDTH(1)) ld_freezeff(
		.din(1&#39;b1),
		.dout(ld_freeze_dc3),
		.en(ld_freeze_en),
		.clear(ld_freeze_rst),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(DEPTH_LOG2)) lsu_FreezePtrff(
		.din(WrPtr0_dc3),
		.dout(FreezePtr),
		.en(FreezePtrEn),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ld_bus_errorff(
		.din(ld_precise_bus_error),
		.dout(ld_bus_error_dc3),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(32)) ld_bus_dataff(
		.din(ld_block_bus_data[31:0]),
		.dout(ld_bus_data_dc3[31:0]),
		.clk(lsu_free_c2_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(DEPTH_LOG2)) lsu_WrPtr0_dc4ff(
		.din(WrPtr0_dc3),
		.dout(WrPtr0_dc4),
		.clk(lsu_c2_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(DEPTH_LOG2)) lsu_WrPtr0_dc5ff(
		.din(WrPtr0_dc4),
		.dout(WrPtr0_dc5),
		.clk(lsu_c2_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(DEPTH_LOG2)) lsu_WrPtr1_dc4ff(
		.din(WrPtr1_dc3),
		.dout(WrPtr1_dc4),
		.clk(lsu_c2_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(DEPTH_LOG2)) lsu_WrPtr1_dc5ff(
		.din(WrPtr1_dc4),
		.dout(WrPtr1_dc5),
		.clk(lsu_c2_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_busreq_dc3ff(
		.din((lsu_busreq_dc2 &amp; ~lsu_freeze_dc3) &amp; ~ld_full_hit_dc2),
		.dout(lsu_busreq_dc3),
		.clk(lsu_c2_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_busreq_dc4ff(
		.din(lsu_busreq_dc3 &amp; ~flush_dc4),
		.dout(lsu_busreq_dc4),
		.clk(lsu_c2_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_busreq_dc5ff(
		.din(lsu_busreq_dc4 &amp; ~flush_dc5),
		.dout(lsu_busreq_dc5),
		.clk(lsu_c2_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) dec_nonblock_load_freeze_dc3ff(
		.din(dec_nonblock_load_freeze_dc2),
		.dout(dec_nonblock_load_freeze_dc3),
		.clk(lsu_freeze_c2_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_nonblock_load_valid_dc4ff(
		.din(lsu_nonblock_load_valid_dc3),
		.dout(lsu_nonblock_load_valid_dc4),
		.clk(lsu_c2_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) lsu_nonblock_load_valid_dc5ff(
		.din(lsu_nonblock_load_valid_dc4),
		.dout(lsu_nonblock_load_valid_dc5),
		.clk(lsu_c2_dc5_clk),
		.rst_l(rst_l)
	);
endmodule
module lsu_bus_intf (
	clk,
	rst_l,
	scan_mode,
	dec_tlu_non_blocking_disable,
	dec_tlu_wb_coalescing_disable,
	dec_tlu_ld_miss_byp_wb_disable,
	dec_tlu_sideeffect_posted_disable,
	lsu_c1_dc3_clk,
	lsu_c1_dc4_clk,
	lsu_c1_dc5_clk,
	lsu_c2_dc3_clk,
	lsu_c2_dc4_clk,
	lsu_c2_dc5_clk,
	lsu_freeze_c1_dc2_clk,
	lsu_freeze_c1_dc3_clk,
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	lsu_bus_ibuf_c1_clk,
	lsu_bus_obuf_c1_clk,
	lsu_bus_buf_c1_clk,
	lsu_free_c2_clk,
	free_clk,
	lsu_busm_clk,
	lsu_busreq_dc2,
	lsu_pkt_dc1,
	lsu_pkt_dc2,
	lsu_pkt_dc3,
	lsu_pkt_dc4,
	lsu_pkt_dc5,
	lsu_addr_dc1,
	lsu_addr_dc2,
	lsu_addr_dc3,
	lsu_addr_dc4,
	lsu_addr_dc5,
	end_addr_dc1,
	end_addr_dc2,
	end_addr_dc3,
	end_addr_dc4,
	end_addr_dc5,
	addr_external_dc2,
	addr_external_dc3,
	addr_external_dc4,
	addr_external_dc5,
	store_data_dc2,
	store_data_dc3,
	store_data_dc4,
	store_data_dc5,
	lsu_commit_dc5,
	is_sideeffects_dc2,
	is_sideeffects_dc3,
	flush_dc2_up,
	flush_dc3,
	flush_dc4,
	flush_dc5,
	dec_tlu_cancel_e4,
	lsu_freeze_dc3,
	lsu_busreq_dc5,
	lsu_bus_buffer_pend_any,
	lsu_bus_buffer_full_any,
	lsu_bus_buffer_empty_any,
	bus_read_data_dc3,
	ld_bus_error_dc3,
	ld_bus_error_addr_dc3,
	lsu_imprecise_error_load_any,
	lsu_imprecise_error_store_any,
	lsu_imprecise_error_addr_any,
	dec_nonblock_load_freeze_dc2,
	lsu_nonblock_load_valid_dc3,
	lsu_nonblock_load_tag_dc3,
	lsu_nonblock_load_inv_dc5,
	lsu_nonblock_load_inv_tag_dc5,
	lsu_nonblock_load_data_valid,
	lsu_nonblock_load_data_error,
	lsu_nonblock_load_data_tag,
	lsu_nonblock_load_data,
	lsu_pmu_bus_trxn,
	lsu_pmu_bus_misaligned,
	lsu_pmu_bus_error,
	lsu_pmu_bus_busy,
	lsu_axi_awvalid,
	lsu_axi_awready,
	lsu_axi_awid,
	lsu_axi_awaddr,
	lsu_axi_awregion,
	lsu_axi_awlen,
	lsu_axi_awsize,
	lsu_axi_awburst,
	lsu_axi_awlock,
	lsu_axi_awcache,
	lsu_axi_awprot,
	lsu_axi_awqos,
	lsu_axi_wvalid,
	lsu_axi_wready,
	lsu_axi_wdata,
	lsu_axi_wstrb,
	lsu_axi_wlast,
	lsu_axi_bvalid,
	lsu_axi_bready,
	lsu_axi_bresp,
	lsu_axi_bid,
	lsu_axi_arvalid,
	lsu_axi_arready,
	lsu_axi_arid,
	lsu_axi_araddr,
	lsu_axi_arregion,
	lsu_axi_arlen,
	lsu_axi_arsize,
	lsu_axi_arburst,
	lsu_axi_arlock,
	lsu_axi_arcache,
	lsu_axi_arprot,
	lsu_axi_arqos,
	lsu_axi_rvalid,
	lsu_axi_rready,
	lsu_axi_rid,
	lsu_axi_rdata,
	lsu_axi_rresp,
	lsu_axi_rlast,
	lsu_bus_clk_en
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire scan_mode;
	input wire dec_tlu_non_blocking_disable;
	input wire dec_tlu_wb_coalescing_disable;
	input wire dec_tlu_ld_miss_byp_wb_disable;
	input wire dec_tlu_sideeffect_posted_disable;
	input wire lsu_c1_dc3_clk;
	input wire lsu_c1_dc4_clk;
	input wire lsu_c1_dc5_clk;
	input wire lsu_c2_dc3_clk;
	input wire lsu_c2_dc4_clk;
	input wire lsu_c2_dc5_clk;
	input wire lsu_freeze_c1_dc2_clk;
	input wire lsu_freeze_c1_dc3_clk;
	input wire lsu_freeze_c2_dc2_clk;
	input wire lsu_freeze_c2_dc3_clk;
	input wire lsu_bus_ibuf_c1_clk;
	input wire lsu_bus_obuf_c1_clk;
	input wire lsu_bus_buf_c1_clk;
	input wire lsu_free_c2_clk;
	input wire free_clk;
	input wire lsu_busm_clk;
	input wire lsu_busreq_dc2;
	input wire [18:0] lsu_pkt_dc1;
	input wire [18:0] lsu_pkt_dc2;
	input wire [18:0] lsu_pkt_dc3;
	input wire [18:0] lsu_pkt_dc4;
	input wire [18:0] lsu_pkt_dc5;
	input wire [31:0] lsu_addr_dc1;
	input wire [31:0] lsu_addr_dc2;
	input wire [31:0] lsu_addr_dc3;
	input wire [31:0] lsu_addr_dc4;
	input wire [31:0] lsu_addr_dc5;
	input wire [31:0] end_addr_dc1;
	input wire [31:0] end_addr_dc2;
	input wire [31:0] end_addr_dc3;
	input wire [31:0] end_addr_dc4;
	input wire [31:0] end_addr_dc5;
	input wire addr_external_dc2;
	input wire addr_external_dc3;
	input wire addr_external_dc4;
	input wire addr_external_dc5;
	input wire [63:0] store_data_dc2;
	input wire [63:0] store_data_dc3;
	input wire [31:0] store_data_dc4;
	input wire [31:0] store_data_dc5;
	input wire lsu_commit_dc5;
	input wire is_sideeffects_dc2;
	input wire is_sideeffects_dc3;
	input wire flush_dc2_up;
	input wire flush_dc3;
	input wire flush_dc4;
	input wire flush_dc5;
	input wire dec_tlu_cancel_e4;
	output wire lsu_freeze_dc3;
	output wire lsu_busreq_dc5;
	output wire lsu_bus_buffer_pend_any;
	output wire lsu_bus_buffer_full_any;
	output wire lsu_bus_buffer_empty_any;
	output wire [31:0] bus_read_data_dc3;
	output wire ld_bus_error_dc3;
	output wire [31:0] ld_bus_error_addr_dc3;
	output wire lsu_imprecise_error_load_any;
	output wire lsu_imprecise_error_store_any;
	output wire [31:0] lsu_imprecise_error_addr_any;
	input wire dec_nonblock_load_freeze_dc2;
	output wire lsu_nonblock_load_valid_dc3;
	output wire [2:0] lsu_nonblock_load_tag_dc3;
	output wire lsu_nonblock_load_inv_dc5;
	output wire [2:0] lsu_nonblock_load_inv_tag_dc5;
	output wire lsu_nonblock_load_data_valid;
	output wire lsu_nonblock_load_data_error;
	output wire [2:0] lsu_nonblock_load_data_tag;
	output wire [31:0] lsu_nonblock_load_data;
	output wire lsu_pmu_bus_trxn;
	output wire lsu_pmu_bus_misaligned;
	output wire lsu_pmu_bus_error;
	output wire lsu_pmu_bus_busy;
	output wire lsu_axi_awvalid;
	input wire lsu_axi_awready;
	output wire [3:0] lsu_axi_awid;
	output wire [31:0] lsu_axi_awaddr;
	output wire [3:0] lsu_axi_awregion;
	output wire [7:0] lsu_axi_awlen;
	output wire [2:0] lsu_axi_awsize;
	output wire [1:0] lsu_axi_awburst;
	output wire lsu_axi_awlock;
	output wire [3:0] lsu_axi_awcache;
	output wire [2:0] lsu_axi_awprot;
	output wire [3:0] lsu_axi_awqos;
	output wire lsu_axi_wvalid;
	input wire lsu_axi_wready;
	output wire [63:0] lsu_axi_wdata;
	output wire [7:0] lsu_axi_wstrb;
	output wire lsu_axi_wlast;
	input wire lsu_axi_bvalid;
	output wire lsu_axi_bready;
	input wire [1:0] lsu_axi_bresp;
	input wire [3:0] lsu_axi_bid;
	output wire lsu_axi_arvalid;
	input wire lsu_axi_arready;
	output wire [3:0] lsu_axi_arid;
	output wire [31:0] lsu_axi_araddr;
	output wire [3:0] lsu_axi_arregion;
	output wire [7:0] lsu_axi_arlen;
	output wire [2:0] lsu_axi_arsize;
	output wire [1:0] lsu_axi_arburst;
	output wire lsu_axi_arlock;
	output wire [3:0] lsu_axi_arcache;
	output wire [2:0] lsu_axi_arprot;
	output wire [3:0] lsu_axi_arqos;
	input wire lsu_axi_rvalid;
	output wire lsu_axi_rready;
	input wire [3:0] lsu_axi_rid;
	input wire [63:0] lsu_axi_rdata;
	input wire [1:0] lsu_axi_rresp;
	input wire lsu_axi_rlast;
	input wire lsu_bus_clk_en;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire ld_freeze_dc3;
	wire lsu_bus_clk_en_q;
	wire ldst_dual_dc1;
	wire ldst_dual_dc2;
	wire ldst_dual_dc3;
	wire ldst_dual_dc4;
	wire ldst_dual_dc5;
	wire lsu_busreq_dc3;
	wire lsu_busreq_dc4;
	wire [3:0] ldst_byteen_dc2;
	wire [3:0] ldst_byteen_dc3;
	wire [3:0] ldst_byteen_dc4;
	wire [3:0] ldst_byteen_dc5;
	wire [7:0] ldst_byteen_ext_dc2;
	wire [7:0] ldst_byteen_ext_dc3;
	wire [7:0] ldst_byteen_ext_dc4;
	wire [7:0] ldst_byteen_ext_dc5;
	wire [3:0] ldst_byteen_hi_dc2;
	wire [3:0] ldst_byteen_hi_dc3;
	wire [3:0] ldst_byteen_hi_dc4;
	wire [3:0] ldst_byteen_hi_dc5;
	wire [3:0] ldst_byteen_lo_dc2;
	wire [3:0] ldst_byteen_lo_dc3;
	wire [3:0] ldst_byteen_lo_dc4;
	wire [3:0] ldst_byteen_lo_dc5;
	wire is_sideeffects_dc4;
	wire is_sideeffects_dc5;
	wire [63:0] store_data_ext_dc3;
	wire [63:0] store_data_ext_dc4;
	wire [63:0] store_data_ext_dc5;
	wire [31:0] store_data_hi_dc3;
	wire [31:0] store_data_hi_dc4;
	wire [31:0] store_data_hi_dc5;
	wire [31:0] store_data_lo_dc3;
	wire [31:0] store_data_lo_dc4;
	wire [31:0] store_data_lo_dc5;
	wire addr_match_dw_lo_dc5_dc4;
	wire addr_match_dw_lo_dc5_dc3;
	wire addr_match_dw_lo_dc5_dc2;
	wire addr_match_word_lo_dc5_dc4;
	wire addr_match_word_lo_dc5_dc3;
	wire addr_match_word_lo_dc5_dc2;
	wire no_word_merge_dc5;
	wire no_dword_merge_dc5;
	wire ld_addr_dc3hit_lo_lo;
	wire ld_addr_dc3hit_hi_lo;
	wire ld_addr_dc3hit_lo_hi;
	wire ld_addr_dc3hit_hi_hi;
	wire ld_addr_dc4hit_lo_lo;
	wire ld_addr_dc4hit_hi_lo;
	wire ld_addr_dc4hit_lo_hi;
	wire ld_addr_dc4hit_hi_hi;
	wire ld_addr_dc5hit_lo_lo;
	wire ld_addr_dc5hit_hi_lo;
	wire ld_addr_dc5hit_lo_hi;
	wire ld_addr_dc5hit_hi_hi;
	wire [3:0] ld_byte_dc3hit_lo_lo;
	wire [3:0] ld_byte_dc3hit_hi_lo;
	wire [3:0] ld_byte_dc3hit_lo_hi;
	wire [3:0] ld_byte_dc3hit_hi_hi;
	wire [3:0] ld_byte_dc4hit_lo_lo;
	wire [3:0] ld_byte_dc4hit_hi_lo;
	wire [3:0] ld_byte_dc4hit_lo_hi;
	wire [3:0] ld_byte_dc4hit_hi_hi;
	wire [3:0] ld_byte_dc5hit_lo_lo;
	wire [3:0] ld_byte_dc5hit_hi_lo;
	wire [3:0] ld_byte_dc5hit_lo_hi;
	wire [3:0] ld_byte_dc5hit_hi_hi;
	wire [3:0] ld_byte_hit_lo;
	wire [3:0] ld_byte_dc3hit_lo;
	wire [3:0] ld_byte_dc4hit_lo;
	wire [3:0] ld_byte_dc5hit_lo;
	wire [3:0] ld_byte_hit_hi;
	wire [3:0] ld_byte_dc3hit_hi;
	wire [3:0] ld_byte_dc4hit_hi;
	wire [3:0] ld_byte_dc5hit_hi;
	wire [31:0] ld_fwddata_dc3pipe_lo;
	wire [31:0] ld_fwddata_dc4pipe_lo;
	wire [31:0] ld_fwddata_dc5pipe_lo;
	wire [31:0] ld_fwddata_dc3pipe_hi;
	wire [31:0] ld_fwddata_dc4pipe_hi;
	wire [31:0] ld_fwddata_dc5pipe_hi;
	wire [3:0] ld_byte_hit_buf_lo;
	wire [3:0] ld_byte_hit_buf_hi;
	wire [31:0] ld_fwddata_buf_lo;
	wire [31:0] ld_fwddata_buf_hi;
	wire ld_hit_rdbuf_hi;
	wire ld_hit_rdbuf_lo;
	wire [31:0] ld_fwddata_rdbuf_hi;
	wire [31:0] ld_fwddata_rdbuf_lo;
	wire [63:0] ld_fwddata_lo;
	wire [63:0] ld_fwddata_hi;
	wire [31:0] ld_fwddata_dc2;
	wire [31:0] ld_fwddata_dc3;
	wire [31:0] ld_bus_data_dc3;
	reg ld_full_hit_hi_dc2;
	reg ld_full_hit_lo_dc2;
	wire ld_hit_dc2;
	wire ld_full_hit_dc2;
	wire ld_full_hit_dc3;
	wire is_aligned_dc5;
	wire [63:32] ld_fwddata_dc2_nc;
	wire lsu_write_buffer_empty_any;
	assign lsu_write_buffer_empty_any = 1&#39;b1;
	assign ldst_byteen_dc2[3:0] = (({4 {lsu_pkt_dc2[18]}} &amp; 4&#39;b0001) | ({4 {lsu_pkt_dc2[17]}} &amp; 4&#39;b0011)) | ({4 {lsu_pkt_dc2[16]}} &amp; 4&#39;b1111);
	assign ldst_dual_dc1 = lsu_addr_dc1[2] != end_addr_dc1[2];
	assign lsu_freeze_dc3 = ld_freeze_dc3 &amp; ~(flush_dc4 | flush_dc5);
	assign is_aligned_dc5 = (lsu_pkt_dc5[16] &amp; (lsu_addr_dc5[1:0] == 2&#39;b00)) | (lsu_pkt_dc5[17] &amp; (lsu_addr_dc5[0] == 1&#39;b0));
	lsu_bus_buffer bus_buffer(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.dec_tlu_non_blocking_disable(dec_tlu_non_blocking_disable),
		.dec_tlu_wb_coalescing_disable(dec_tlu_wb_coalescing_disable),
		.dec_tlu_ld_miss_byp_wb_disable(dec_tlu_ld_miss_byp_wb_disable),
		.dec_tlu_sideeffect_posted_disable(dec_tlu_sideeffect_posted_disable),
		.lsu_c1_dc3_clk(lsu_c1_dc3_clk),
		.lsu_c1_dc4_clk(lsu_c1_dc4_clk),
		.lsu_c1_dc5_clk(lsu_c1_dc5_clk),
		.lsu_c2_dc3_clk(lsu_c2_dc3_clk),
		.lsu_c2_dc4_clk(lsu_c2_dc4_clk),
		.lsu_c2_dc5_clk(lsu_c2_dc5_clk),
		.lsu_freeze_c1_dc2_clk(lsu_freeze_c1_dc2_clk),
		.lsu_freeze_c1_dc3_clk(lsu_freeze_c1_dc3_clk),
		.lsu_freeze_c2_dc2_clk(lsu_freeze_c2_dc2_clk),
		.lsu_freeze_c2_dc3_clk(lsu_freeze_c2_dc3_clk),
		.lsu_bus_ibuf_c1_clk(lsu_bus_ibuf_c1_clk),
		.lsu_bus_obuf_c1_clk(lsu_bus_obuf_c1_clk),
		.lsu_bus_buf_c1_clk(lsu_bus_buf_c1_clk),
		.lsu_free_c2_clk(lsu_free_c2_clk),
		.lsu_busm_clk(lsu_busm_clk),
		.lsu_pkt_dc1(lsu_pkt_dc1),
		.lsu_pkt_dc2(lsu_pkt_dc2),
		.lsu_pkt_dc3(lsu_pkt_dc3),
		.lsu_pkt_dc4(lsu_pkt_dc4),
		.lsu_pkt_dc5(lsu_pkt_dc5),
		.lsu_addr_dc2(lsu_addr_dc2),
		.end_addr_dc2(end_addr_dc2),
		.lsu_addr_dc5(lsu_addr_dc5),
		.end_addr_dc5(end_addr_dc5),
		.store_data_dc5(store_data_dc5),
		.no_word_merge_dc5(no_word_merge_dc5),
		.no_dword_merge_dc5(no_dword_merge_dc5),
		.lsu_busreq_dc2(lsu_busreq_dc2),
		.lsu_busreq_dc3(lsu_busreq_dc3),
		.lsu_busreq_dc4(lsu_busreq_dc4),
		.lsu_busreq_dc5(lsu_busreq_dc5),
		.ld_full_hit_dc2(ld_full_hit_dc2),
		.flush_dc2_up(flush_dc2_up),
		.flush_dc3(flush_dc3),
		.flush_dc4(flush_dc4),
		.flush_dc5(flush_dc5),
		.lsu_freeze_dc3(lsu_freeze_dc3),
		.dec_tlu_cancel_e4(dec_tlu_cancel_e4),
		.lsu_commit_dc5(lsu_commit_dc5),
		.is_sideeffects_dc2(is_sideeffects_dc2),
		.is_sideeffects_dc5(is_sideeffects_dc5),
		.ldst_dual_dc1(ldst_dual_dc1),
		.ldst_dual_dc2(ldst_dual_dc2),
		.ldst_dual_dc3(ldst_dual_dc3),
		.ldst_dual_dc4(ldst_dual_dc4),
		.ldst_dual_dc5(ldst_dual_dc5),
		.ldst_byteen_ext_dc2(ldst_byteen_ext_dc2),
		.ld_freeze_dc3(ld_freeze_dc3),
		.lsu_bus_buffer_pend_any(lsu_bus_buffer_pend_any),
		.lsu_bus_buffer_full_any(lsu_bus_buffer_full_any),
		.lsu_bus_buffer_empty_any(lsu_bus_buffer_empty_any),
		.ld_bus_error_dc3(ld_bus_error_dc3),
		.ld_bus_error_addr_dc3(ld_bus_error_addr_dc3),
		.ld_bus_data_dc3(ld_bus_data_dc3),
		.ld_byte_hit_buf_lo(ld_byte_hit_buf_lo),
		.ld_byte_hit_buf_hi(ld_byte_hit_buf_hi),
		.ld_fwddata_buf_lo(ld_fwddata_buf_lo),
		.ld_fwddata_buf_hi(ld_fwddata_buf_hi),
		.lsu_imprecise_error_load_any(lsu_imprecise_error_load_any),
		.lsu_imprecise_error_store_any(lsu_imprecise_error_store_any),
		.lsu_imprecise_error_addr_any(lsu_imprecise_error_addr_any),
		.dec_nonblock_load_freeze_dc2(dec_nonblock_load_freeze_dc2),
		.lsu_nonblock_load_valid_dc3(lsu_nonblock_load_valid_dc3),
		.lsu_nonblock_load_tag_dc3(lsu_nonblock_load_tag_dc3),
		.lsu_nonblock_load_inv_dc5(lsu_nonblock_load_inv_dc5),
		.lsu_nonblock_load_inv_tag_dc5(lsu_nonblock_load_inv_tag_dc5),
		.lsu_nonblock_load_data_valid(lsu_nonblock_load_data_valid),
		.lsu_nonblock_load_data_error(lsu_nonblock_load_data_error),
		.lsu_nonblock_load_data_tag(lsu_nonblock_load_data_tag),
		.lsu_nonblock_load_data(lsu_nonblock_load_data),
		.lsu_pmu_bus_trxn(lsu_pmu_bus_trxn),
		.lsu_pmu_bus_misaligned(lsu_pmu_bus_misaligned),
		.lsu_pmu_bus_error(lsu_pmu_bus_error),
		.lsu_pmu_bus_busy(lsu_pmu_bus_busy),
		.lsu_axi_awvalid(lsu_axi_awvalid),
		.lsu_axi_awready(lsu_axi_awready),
		.lsu_axi_awid(lsu_axi_awid),
		.lsu_axi_awaddr(lsu_axi_awaddr),
		.lsu_axi_awregion(lsu_axi_awregion),
		.lsu_axi_awlen(lsu_axi_awlen),
		.lsu_axi_awsize(lsu_axi_awsize),
		.lsu_axi_awburst(lsu_axi_awburst),
		.lsu_axi_awlock(lsu_axi_awlock),
		.lsu_axi_awcache(lsu_axi_awcache),
		.lsu_axi_awprot(lsu_axi_awprot),
		.lsu_axi_awqos(lsu_axi_awqos),
		.lsu_axi_wvalid(lsu_axi_wvalid),
		.lsu_axi_wready(lsu_axi_wready),
		.lsu_axi_wdata(lsu_axi_wdata),
		.lsu_axi_wstrb(lsu_axi_wstrb),
		.lsu_axi_wlast(lsu_axi_wlast),
		.lsu_axi_bvalid(lsu_axi_bvalid),
		.lsu_axi_bready(lsu_axi_bready),
		.lsu_axi_bresp(lsu_axi_bresp),
		.lsu_axi_bid(lsu_axi_bid),
		.lsu_axi_arvalid(lsu_axi_arvalid),
		.lsu_axi_arready(lsu_axi_arready),
		.lsu_axi_arid(lsu_axi_arid),
		.lsu_axi_araddr(lsu_axi_araddr),
		.lsu_axi_arregion(lsu_axi_arregion),
		.lsu_axi_arlen(lsu_axi_arlen),
		.lsu_axi_arsize(lsu_axi_arsize),
		.lsu_axi_arburst(lsu_axi_arburst),
		.lsu_axi_arlock(lsu_axi_arlock),
		.lsu_axi_arcache(lsu_axi_arcache),
		.lsu_axi_arprot(lsu_axi_arprot),
		.lsu_axi_arqos(lsu_axi_arqos),
		.lsu_axi_rvalid(lsu_axi_rvalid),
		.lsu_axi_rready(lsu_axi_rready),
		.lsu_axi_rid(lsu_axi_rid),
		.lsu_axi_rdata(lsu_axi_rdata),
		.lsu_axi_rresp(lsu_axi_rresp),
		.lsu_axi_rlast(lsu_axi_rlast),
		.lsu_bus_clk_en(lsu_bus_clk_en),
		.lsu_bus_clk_en_q(lsu_bus_clk_en_q)
	);
	assign addr_match_dw_lo_dc5_dc4 = lsu_addr_dc5[31:3] == lsu_addr_dc4[31:3];
	assign addr_match_dw_lo_dc5_dc3 = lsu_addr_dc5[31:3] == lsu_addr_dc3[31:3];
	assign addr_match_dw_lo_dc5_dc2 = lsu_addr_dc5[31:3] == lsu_addr_dc2[31:3];
	assign addr_match_word_lo_dc5_dc4 = addr_match_dw_lo_dc5_dc4 &amp; ~(lsu_addr_dc5[2] ^ lsu_addr_dc4[2]);
	assign addr_match_word_lo_dc5_dc3 = addr_match_dw_lo_dc5_dc3 &amp; ~(lsu_addr_dc5[2] ^ lsu_addr_dc3[2]);
	assign addr_match_word_lo_dc5_dc2 = addr_match_dw_lo_dc5_dc2 &amp; ~(lsu_addr_dc5[2] ^ lsu_addr_dc2[2]);
	assign no_word_merge_dc5 = (lsu_busreq_dc5 &amp; ~ldst_dual_dc5) &amp; (((lsu_busreq_dc4 &amp; (lsu_pkt_dc4[14] | ~addr_match_word_lo_dc5_dc4)) | ((lsu_busreq_dc3 &amp; ~lsu_busreq_dc4) &amp; (lsu_pkt_dc3[14] | ~addr_match_word_lo_dc5_dc3))) | (((lsu_busreq_dc2 &amp; ~lsu_busreq_dc3) &amp; ~lsu_busreq_dc4) &amp; (lsu_pkt_dc2[14] | ~addr_match_word_lo_dc5_dc2)));
	assign no_dword_merge_dc5 = (lsu_busreq_dc5 &amp; ~ldst_dual_dc5) &amp; (((lsu_busreq_dc4 &amp; (lsu_pkt_dc4[14] | ~addr_match_dw_lo_dc5_dc4)) | ((lsu_busreq_dc3 &amp; ~lsu_busreq_dc4) &amp; (lsu_pkt_dc3[14] | ~addr_match_dw_lo_dc5_dc3))) | (((lsu_busreq_dc2 &amp; ~lsu_busreq_dc3) &amp; ~lsu_busreq_dc4) &amp; (lsu_pkt_dc2[14] | ~addr_match_dw_lo_dc5_dc2)));
	assign ldst_byteen_ext_dc2[7:0] = {4&#39;b0000, ldst_byteen_dc2[3:0]} &lt;&lt; lsu_addr_dc2[1:0];
	assign ldst_byteen_ext_dc3[7:0] = {4&#39;b0000, ldst_byteen_dc3[3:0]} &lt;&lt; lsu_addr_dc3[1:0];
	assign ldst_byteen_ext_dc4[7:0] = {4&#39;b0000, ldst_byteen_dc4[3:0]} &lt;&lt; lsu_addr_dc4[1:0];
	assign ldst_byteen_ext_dc5[7:0] = {4&#39;b0000, ldst_byteen_dc5[3:0]} &lt;&lt; lsu_addr_dc5[1:0];
	assign store_data_ext_dc3[63:0] = {32&#39;b0, store_data_dc3[31:0]} &lt;&lt; {lsu_addr_dc3[1:0], 3&#39;b000};
	assign store_data_ext_dc4[63:0] = {32&#39;b0, store_data_dc4[31:0]} &lt;&lt; {lsu_addr_dc4[1:0], 3&#39;b000};
	assign store_data_ext_dc5[63:0] = {32&#39;b0, store_data_dc5[31:0]} &lt;&lt; {lsu_addr_dc5[1:0], 3&#39;b000};
	assign ldst_byteen_hi_dc2[3:0] = ldst_byteen_ext_dc2[7:4];
	assign ldst_byteen_lo_dc2[3:0] = ldst_byteen_ext_dc2[3:0];
	assign ldst_byteen_hi_dc3[3:0] = ldst_byteen_ext_dc3[7:4];
	assign ldst_byteen_lo_dc3[3:0] = ldst_byteen_ext_dc3[3:0];
	assign ldst_byteen_hi_dc4[3:0] = ldst_byteen_ext_dc4[7:4];
	assign ldst_byteen_lo_dc4[3:0] = ldst_byteen_ext_dc4[3:0];
	assign ldst_byteen_hi_dc5[3:0] = ldst_byteen_ext_dc5[7:4];
	assign ldst_byteen_lo_dc5[3:0] = ldst_byteen_ext_dc5[3:0];
	assign store_data_hi_dc3[31:0] = store_data_ext_dc3[63:32];
	assign store_data_lo_dc3[31:0] = store_data_ext_dc3[31:0];
	assign store_data_hi_dc4[31:0] = store_data_ext_dc4[63:32];
	assign store_data_lo_dc4[31:0] = store_data_ext_dc4[31:0];
	assign store_data_hi_dc5[31:0] = store_data_ext_dc5[63:32];
	assign store_data_lo_dc5[31:0] = store_data_ext_dc5[31:0];
	assign ld_addr_dc3hit_lo_lo = (((lsu_addr_dc2[31:2] == lsu_addr_dc3[31:2]) &amp; lsu_pkt_dc3[0]) &amp; lsu_pkt_dc3[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc3hit_lo_hi = (((end_addr_dc2[31:2] == lsu_addr_dc3[31:2]) &amp; lsu_pkt_dc3[0]) &amp; lsu_pkt_dc3[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc3hit_hi_lo = (((lsu_addr_dc2[31:2] == end_addr_dc3[31:2]) &amp; lsu_pkt_dc3[0]) &amp; lsu_pkt_dc3[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc3hit_hi_hi = (((end_addr_dc2[31:2] == end_addr_dc3[31:2]) &amp; lsu_pkt_dc3[0]) &amp; lsu_pkt_dc3[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc4hit_lo_lo = (((lsu_addr_dc2[31:2] == lsu_addr_dc4[31:2]) &amp; lsu_pkt_dc4[0]) &amp; lsu_pkt_dc4[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc4hit_lo_hi = (((end_addr_dc2[31:2] == lsu_addr_dc4[31:2]) &amp; lsu_pkt_dc4[0]) &amp; lsu_pkt_dc4[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc4hit_hi_lo = (((lsu_addr_dc2[31:2] == end_addr_dc4[31:2]) &amp; lsu_pkt_dc4[0]) &amp; lsu_pkt_dc4[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc4hit_hi_hi = (((end_addr_dc2[31:2] == end_addr_dc4[31:2]) &amp; lsu_pkt_dc4[0]) &amp; lsu_pkt_dc4[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc5hit_lo_lo = (((lsu_addr_dc2[31:2] == lsu_addr_dc5[31:2]) &amp; lsu_pkt_dc5[0]) &amp; lsu_pkt_dc5[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc5hit_lo_hi = (((end_addr_dc2[31:2] == lsu_addr_dc5[31:2]) &amp; lsu_pkt_dc5[0]) &amp; lsu_pkt_dc5[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc5hit_hi_lo = (((lsu_addr_dc2[31:2] == end_addr_dc5[31:2]) &amp; lsu_pkt_dc5[0]) &amp; lsu_pkt_dc5[13]) &amp; lsu_busreq_dc2;
	assign ld_addr_dc5hit_hi_hi = (((end_addr_dc2[31:2] == end_addr_dc5[31:2]) &amp; lsu_pkt_dc5[0]) &amp; lsu_pkt_dc5[13]) &amp; lsu_busreq_dc2;
	generate
		genvar i;
		for (i = 0; i &lt; 4; i = i + 1) begin
			assign ld_byte_dc3hit_lo_lo[i] = (ld_addr_dc3hit_lo_lo &amp; ldst_byteen_lo_dc3[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_dc3hit_lo_hi[i] = (ld_addr_dc3hit_lo_hi &amp; ldst_byteen_lo_dc3[i]) &amp; ldst_byteen_hi_dc2[i];
			assign ld_byte_dc3hit_hi_lo[i] = (ld_addr_dc3hit_hi_lo &amp; ldst_byteen_hi_dc3[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_dc3hit_hi_hi[i] = (ld_addr_dc3hit_hi_hi &amp; ldst_byteen_hi_dc3[i]) &amp; ldst_byteen_hi_dc2[i];
			assign ld_byte_dc4hit_lo_lo[i] = (ld_addr_dc4hit_lo_lo &amp; ldst_byteen_lo_dc4[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_dc4hit_lo_hi[i] = (ld_addr_dc4hit_lo_hi &amp; ldst_byteen_lo_dc4[i]) &amp; ldst_byteen_hi_dc2[i];
			assign ld_byte_dc4hit_hi_lo[i] = (ld_addr_dc4hit_hi_lo &amp; ldst_byteen_hi_dc4[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_dc4hit_hi_hi[i] = (ld_addr_dc4hit_hi_hi &amp; ldst_byteen_hi_dc4[i]) &amp; ldst_byteen_hi_dc2[i];
			assign ld_byte_dc5hit_lo_lo[i] = (ld_addr_dc5hit_lo_lo &amp; ldst_byteen_lo_dc5[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_dc5hit_lo_hi[i] = (ld_addr_dc5hit_lo_hi &amp; ldst_byteen_lo_dc5[i]) &amp; ldst_byteen_hi_dc2[i];
			assign ld_byte_dc5hit_hi_lo[i] = (ld_addr_dc5hit_hi_lo &amp; ldst_byteen_hi_dc5[i]) &amp; ldst_byteen_lo_dc2[i];
			assign ld_byte_dc5hit_hi_hi[i] = (ld_addr_dc5hit_hi_hi &amp; ldst_byteen_hi_dc5[i]) &amp; ldst_byteen_hi_dc2[i];
			assign ld_byte_hit_lo[i] = (((((ld_byte_dc3hit_lo_lo[i] | ld_byte_dc3hit_hi_lo[i]) | ld_byte_dc4hit_lo_lo[i]) | ld_byte_dc4hit_hi_lo[i]) | ld_byte_dc5hit_lo_lo[i]) | ld_byte_dc5hit_hi_lo[i]) | ld_byte_hit_buf_lo[i];
			assign ld_byte_hit_hi[i] = (((((ld_byte_dc3hit_lo_hi[i] | ld_byte_dc3hit_hi_hi[i]) | ld_byte_dc4hit_lo_hi[i]) | ld_byte_dc4hit_hi_hi[i]) | ld_byte_dc5hit_lo_hi[i]) | ld_byte_dc5hit_hi_hi[i]) | ld_byte_hit_buf_hi[i];
			assign ld_byte_dc3hit_lo[i] = ld_byte_dc3hit_lo_lo[i] | ld_byte_dc3hit_hi_lo[i];
			assign ld_byte_dc4hit_lo[i] = ld_byte_dc4hit_lo_lo[i] | ld_byte_dc4hit_hi_lo[i];
			assign ld_byte_dc5hit_lo[i] = ld_byte_dc5hit_lo_lo[i] | ld_byte_dc5hit_hi_lo[i];
			assign ld_byte_dc3hit_hi[i] = ld_byte_dc3hit_lo_hi[i] | ld_byte_dc3hit_hi_hi[i];
			assign ld_byte_dc4hit_hi[i] = ld_byte_dc4hit_lo_hi[i] | ld_byte_dc4hit_hi_hi[i];
			assign ld_byte_dc5hit_hi[i] = ld_byte_dc5hit_lo_hi[i] | ld_byte_dc5hit_hi_hi[i];
			assign ld_fwddata_dc3pipe_lo[(8 * i) + 7:8 * i] = ({8 {ld_byte_dc3hit_lo_lo[i]}} &amp; store_data_lo_dc3[(8 * i) + 7:8 * i]) | ({8 {ld_byte_dc3hit_hi_lo[i]}} &amp; store_data_hi_dc3[(8 * i) + 7:8 * i]);
			assign ld_fwddata_dc4pipe_lo[(8 * i) + 7:8 * i] = ({8 {ld_byte_dc4hit_lo_lo[i]}} &amp; store_data_lo_dc4[(8 * i) + 7:8 * i]) | ({8 {ld_byte_dc4hit_hi_lo[i]}} &amp; store_data_hi_dc4[(8 * i) + 7:8 * i]);
			assign ld_fwddata_dc5pipe_lo[(8 * i) + 7:8 * i] = ({8 {ld_byte_dc5hit_lo_lo[i]}} &amp; store_data_lo_dc5[(8 * i) + 7:8 * i]) | ({8 {ld_byte_dc5hit_hi_lo[i]}} &amp; store_data_hi_dc5[(8 * i) + 7:8 * i]);
			assign ld_fwddata_dc3pipe_hi[(8 * i) + 7:8 * i] = ({8 {ld_byte_dc3hit_lo_hi[i]}} &amp; store_data_lo_dc3[(8 * i) + 7:8 * i]) | ({8 {ld_byte_dc3hit_hi_hi[i]}} &amp; store_data_hi_dc3[(8 * i) + 7:8 * i]);
			assign ld_fwddata_dc4pipe_hi[(8 * i) + 7:8 * i] = ({8 {ld_byte_dc4hit_lo_hi[i]}} &amp; store_data_lo_dc4[(8 * i) + 7:8 * i]) | ({8 {ld_byte_dc4hit_hi_hi[i]}} &amp; store_data_hi_dc4[(8 * i) + 7:8 * i]);
			assign ld_fwddata_dc5pipe_hi[(8 * i) + 7:8 * i] = ({8 {ld_byte_dc5hit_lo_hi[i]}} &amp; store_data_lo_dc5[(8 * i) + 7:8 * i]) | ({8 {ld_byte_dc5hit_hi_hi[i]}} &amp; store_data_hi_dc5[(8 * i) + 7:8 * i]);
			assign ld_fwddata_lo[(8 * i) + 7:8 * i] = (ld_byte_dc3hit_lo[i] ? ld_fwddata_dc3pipe_lo[(8 * i) + 7:8 * i] : (ld_byte_dc4hit_lo[i] ? ld_fwddata_dc4pipe_lo[(8 * i) + 7:8 * i] : (ld_byte_dc5hit_lo[i] ? ld_fwddata_dc5pipe_lo[(8 * i) + 7:8 * i] : ld_fwddata_buf_lo[(8 * i) + 7:8 * i])));
			assign ld_fwddata_hi[(8 * i) + 7:8 * i] = (ld_byte_dc3hit_hi[i] ? ld_fwddata_dc3pipe_hi[(8 * i) + 7:8 * i] : (ld_byte_dc4hit_hi[i] ? ld_fwddata_dc4pipe_hi[(8 * i) + 7:8 * i] : (ld_byte_dc5hit_hi[i] ? ld_fwddata_dc5pipe_hi[(8 * i) + 7:8 * i] : ld_fwddata_buf_hi[(8 * i) + 7:8 * i])));
		end
	endgenerate
	always @(*) begin
		ld_full_hit_lo_dc2 = 1&#39;b1;
		ld_full_hit_hi_dc2 = 1&#39;b1;
		begin : sv2v_autoblock_52
			reg signed [31:0] i;
			for (i = 0; i &lt; 4; i = i + 1)
				begin
					ld_full_hit_lo_dc2 = ld_full_hit_lo_dc2 &amp; (ld_byte_hit_lo[i] | ~ldst_byteen_lo_dc2[i]);
					ld_full_hit_hi_dc2 = ld_full_hit_hi_dc2 &amp; (ld_byte_hit_hi[i] | ~ldst_byteen_hi_dc2[i]);
				end
		end
	end
	assign ld_hit_dc2 = |ld_byte_hit_lo[3:0] | |ld_byte_hit_hi[3:0];
	assign ld_full_hit_dc2 = (((ld_full_hit_lo_dc2 &amp; ld_full_hit_hi_dc2) &amp; lsu_busreq_dc2) &amp; lsu_pkt_dc2[14]) &amp; ~is_sideeffects_dc2;
	assign {ld_fwddata_dc2_nc[63:32], ld_fwddata_dc2[31:0]} = {ld_fwddata_hi[31:0], ld_fwddata_lo[31:0]} &gt;&gt; (8 * lsu_addr_dc2[1:0]);
	assign bus_read_data_dc3[31:0] = (ld_full_hit_dc3 ? ld_fwddata_dc3[31:0] : ld_bus_data_dc3[31:0]);
	rvdff #(.WIDTH(1)) lsu_full_hit_dc3ff(
		.din(ld_full_hit_dc2),
		.dout(ld_full_hit_dc3),
		.clk(lsu_freeze_c2_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(32)) lsu_fwddata_dc3ff(
		.din(ld_fwddata_dc2[31:0]),
		.dout(ld_fwddata_dc3[31:0]),
		.clk(lsu_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) clken_ff(
		.din(lsu_bus_clk_en),
		.dout(lsu_bus_clk_en_q),
		.clk(free_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc2ff(
		.din(ldst_dual_dc1),
		.dout(ldst_dual_dc2),
		.clk(lsu_freeze_c1_dc2_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc3ff(
		.din(ldst_dual_dc2),
		.dout(ldst_dual_dc3),
		.clk(lsu_freeze_c1_dc3_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc4ff(
		.din(ldst_dual_dc3),
		.dout(ldst_dual_dc4),
		.clk(lsu_c1_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) ldst_dual_dc5ff(
		.din(ldst_dual_dc4),
		.dout(ldst_dual_dc5),
		.clk(lsu_c1_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) is_sideeffects_dc4ff(
		.din(is_sideeffects_dc3),
		.dout(is_sideeffects_dc4),
		.clk(lsu_c1_dc4_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) is_sideeffects_dc5ff(
		.din(is_sideeffects_dc4),
		.dout(is_sideeffects_dc5),
		.clk(lsu_c1_dc5_clk),
		.rst_l(rst_l)
	);
	rvdff #(4) lsu_byten_dc3ff(
		.rst_l(rst_l),
		.din(ldst_byteen_dc2[3:0]),
		.dout(ldst_byteen_dc3[3:0]),
		.clk(lsu_freeze_c1_dc3_clk)
	);
	rvdff #(4) lsu_byten_dc4ff(
		.rst_l(rst_l),
		.din(ldst_byteen_dc3[3:0]),
		.dout(ldst_byteen_dc4[3:0]),
		.clk(lsu_c1_dc4_clk)
	);
	rvdff #(4) lsu_byten_dc5ff(
		.rst_l(rst_l),
		.din(ldst_byteen_dc4[3:0]),
		.dout(ldst_byteen_dc5[3:0]),
		.clk(lsu_c1_dc5_clk)
	);
endmodule
module lsu_ecc (
	lsu_c2_dc4_clk,
	lsu_c1_dc4_clk,
	lsu_c1_dc5_clk,
	clk,
	rst_l,
	lsu_pkt_dc3,
	lsu_dccm_rden_dc3,
	addr_in_dccm_dc3,
	lsu_addr_dc3,
	end_addr_dc3,
	store_data_dc3,
	stbuf_data_any,
	stbuf_fwddata_hi_dc3,
	stbuf_fwddata_lo_dc3,
	stbuf_fwdbyteen_hi_dc3,
	stbuf_fwdbyteen_lo_dc3,
	dccm_data_hi_dc3,
	dccm_data_lo_dc3,
	dccm_data_ecc_hi_dc3,
	dccm_data_ecc_lo_dc3,
	dec_tlu_core_ecc_disable,
	store_ecc_datafn_hi_dc3,
	store_ecc_datafn_lo_dc3,
	stbuf_ecc_any,
	single_ecc_error_hi_dc3,
	single_ecc_error_lo_dc3,
	lsu_single_ecc_error_dc3,
	lsu_double_ecc_error_dc3,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire lsu_c2_dc4_clk;
	input wire lsu_c1_dc4_clk;
	input wire lsu_c1_dc5_clk;
	input wire clk;
	input wire rst_l;
	input wire [18:0] lsu_pkt_dc3;
	input wire lsu_dccm_rden_dc3;
	input wire addr_in_dccm_dc3;
	input wire [15:0] lsu_addr_dc3;
	input wire [15:0] end_addr_dc3;
	input wire [63:0] store_data_dc3;
	input wire [31:0] stbuf_data_any;
	input wire [31:0] stbuf_fwddata_hi_dc3;
	input wire [31:0] stbuf_fwddata_lo_dc3;
	input wire [3:0] stbuf_fwdbyteen_hi_dc3;
	input wire [3:0] stbuf_fwdbyteen_lo_dc3;
	input wire [31:0] dccm_data_hi_dc3;
	input wire [31:0] dccm_data_lo_dc3;
	input wire [6:0] dccm_data_ecc_hi_dc3;
	input wire [6:0] dccm_data_ecc_lo_dc3;
	input wire dec_tlu_core_ecc_disable;
	output wire [31:0] store_ecc_datafn_hi_dc3;
	output wire [31:0] store_ecc_datafn_lo_dc3;
	output wire [6:0] stbuf_ecc_any;
	output wire single_ecc_error_hi_dc3;
	output wire single_ecc_error_lo_dc3;
	output wire lsu_single_ecc_error_dc3;
	output wire lsu_double_ecc_error_dc3;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DCCM_ENABLE = 1&#39;b1;
	wire [DCCM_DATA_WIDTH - 1:0] sec_data_hi_dc3;
	wire [DCCM_DATA_WIDTH - 1:0] sec_data_lo_dc3;
	wire double_ecc_error_hi_dc3;
	wire double_ecc_error_lo_dc3;
	wire ldst_dual_dc3;
	wire is_ldst_dc3;
	wire is_ldst_hi_dc3;
	wire is_ldst_lo_dc3;
	wire [7:0] ldst_byteen_dc3;
	wire [7:0] store_byteen_dc3;
	wire [7:0] store_byteen_ext_dc3;
	wire [DCCM_BYTE_WIDTH - 1:0] store_byteen_hi_dc3;
	wire [DCCM_BYTE_WIDTH - 1:0] store_byteen_lo_dc3;
	wire [163:0] store_data_ext_dc3;
	wire [DCCM_DATA_WIDTH - 1:0] store_data_hi_dc3;
	wire [DCCM_DATA_WIDTH - 1:0] store_data_lo_dc3;
	wire [6:0] ecc_out_hi_nc;
	wire [6:0] ecc_out_lo_nc;
	assign ldst_dual_dc3 = lsu_addr_dc3[2] != end_addr_dc3[2];
	assign is_ldst_dc3 = ((lsu_pkt_dc3[0] &amp; (lsu_pkt_dc3[14] | lsu_pkt_dc3[13])) &amp; addr_in_dccm_dc3) &amp; lsu_dccm_rden_dc3;
	assign is_ldst_lo_dc3 = is_ldst_dc3 &amp; ~dec_tlu_core_ecc_disable;
	assign is_ldst_hi_dc3 = (is_ldst_dc3 &amp; ldst_dual_dc3) &amp; ~dec_tlu_core_ecc_disable;
	assign ldst_byteen_dc3[7:0] = ((({8 {lsu_pkt_dc3[18]}} &amp; 8&#39;b00000001) | ({8 {lsu_pkt_dc3[17]}} &amp; 8&#39;b00000011)) | ({8 {lsu_pkt_dc3[16]}} &amp; 8&#39;b00001111)) | ({8 {lsu_pkt_dc3[15]}} &amp; 8&#39;b11111111);
	assign store_byteen_dc3[7:0] = ldst_byteen_dc3[7:0] &amp; {8 {lsu_pkt_dc3[13]}};
	assign store_byteen_ext_dc3[7:0] = store_byteen_dc3[7:0] &lt;&lt; lsu_addr_dc3[1:0];
	assign store_byteen_hi_dc3[DCCM_BYTE_WIDTH - 1:0] = store_byteen_ext_dc3[7:4];
	assign store_byteen_lo_dc3[DCCM_BYTE_WIDTH - 1:0] = store_byteen_ext_dc3[3:0];
	assign store_data_ext_dc3[63:0] = store_data_dc3[63:0] &lt;&lt; {lsu_addr_dc3[1:0], 3&#39;b000};
	assign store_data_hi_dc3[DCCM_DATA_WIDTH - 1:0] = store_data_ext_dc3[63:32];
	assign store_data_lo_dc3[DCCM_DATA_WIDTH - 1:0] = store_data_ext_dc3[31:0];
	generate
		genvar i;
		for (i = 0; i &lt; DCCM_BYTE_WIDTH; i = i + 1) begin
			assign store_ecc_datafn_hi_dc3[(8 * i) + 7:8 * i] = (store_byteen_hi_dc3[i] ? store_data_hi_dc3[(8 * i) + 7:8 * i] : (stbuf_fwdbyteen_hi_dc3[i] ? stbuf_fwddata_hi_dc3[(8 * i) + 7:8 * i] : sec_data_hi_dc3[(8 * i) + 7:8 * i]));
			assign store_ecc_datafn_lo_dc3[(8 * i) + 7:8 * i] = (store_byteen_lo_dc3[i] ? store_data_lo_dc3[(8 * i) + 7:8 * i] : (stbuf_fwdbyteen_lo_dc3[i] ? stbuf_fwddata_lo_dc3[(8 * i) + 7:8 * i] : sec_data_lo_dc3[(8 * i) + 7:8 * i]));
		end
	endgenerate
	generate
		if (DCCM_ENABLE == 1) begin : Gen_dccm_enable
			rvecc_decode lsu_ecc_decode_hi(
				.en(is_ldst_hi_dc3),
				.sed_ded(1&#39;b0),
				.din(dccm_data_hi_dc3[DCCM_DATA_WIDTH - 1:0]),
				.ecc_in(dccm_data_ecc_hi_dc3[DCCM_ECC_WIDTH - 1:0]),
				.dout(sec_data_hi_dc3[DCCM_DATA_WIDTH - 1:0]),
				.ecc_out(ecc_out_hi_nc[6:0]),
				.single_ecc_error(single_ecc_error_hi_dc3),
				.double_ecc_error(double_ecc_error_hi_dc3)
			);
			rvecc_decode lsu_ecc_decode_lo(
				.en(is_ldst_lo_dc3),
				.sed_ded(1&#39;b0),
				.din(dccm_data_lo_dc3[DCCM_DATA_WIDTH - 1:0]),
				.ecc_in(dccm_data_ecc_lo_dc3[DCCM_ECC_WIDTH - 1:0]),
				.dout(sec_data_lo_dc3[DCCM_DATA_WIDTH - 1:0]),
				.ecc_out(ecc_out_lo_nc[6:0]),
				.single_ecc_error(single_ecc_error_lo_dc3),
				.double_ecc_error(double_ecc_error_lo_dc3)
			);
			rvecc_encode lsu_ecc_encode(
				.din(stbuf_data_any[DCCM_DATA_WIDTH - 1:0]),
				.ecc_out(stbuf_ecc_any[DCCM_ECC_WIDTH - 1:0])
			);
		end
		else begin : Gen_dccm_disable
			assign sec_data_hi_dc3[DCCM_DATA_WIDTH - 1:0] = {DCCM_DATA_WIDTH {1&#39;sb0}};
			assign sec_data_lo_dc3[DCCM_DATA_WIDTH - 1:0] = {DCCM_DATA_WIDTH {1&#39;sb0}};
			assign single_ecc_error_hi_dc3 = 1&#39;sb0;
			assign double_ecc_error_hi_dc3 = 1&#39;sb0;
			assign single_ecc_error_lo_dc3 = 1&#39;sb0;
			assign double_ecc_error_lo_dc3 = 1&#39;sb0;
			assign stbuf_ecc_any[DCCM_ECC_WIDTH - 1:0] = {DCCM_ECC_WIDTH {1&#39;sb0}};
		end
	endgenerate
	assign lsu_single_ecc_error_dc3 = single_ecc_error_hi_dc3 | single_ecc_error_lo_dc3;
	assign lsu_double_ecc_error_dc3 = double_ecc_error_hi_dc3 | double_ecc_error_lo_dc3;
endmodule
module lsu_dccm_mem (
	clk,
	rst_l,
	lsu_freeze_dc3,
	clk_override,
	dccm_wren,
	dccm_rden,
	dccm_wr_addr,
	dccm_rd_addr_lo,
	dccm_rd_addr_hi,
	dccm_wr_data,
	dccm_rd_data_lo,
	dccm_rd_data_hi,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire rst_l;
	input wire lsu_freeze_dc3;
	input wire clk_override;
	input wire dccm_wren;
	input wire dccm_rden;
	input wire [15:0] dccm_wr_addr;
	input wire [15:0] dccm_rd_addr_lo;
	input wire [15:0] dccm_rd_addr_hi;
	input wire [38:0] dccm_wr_data;
	output wire [38:0] dccm_rd_data_lo;
	output wire [38:0] dccm_rd_data_hi;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DCCM_WIDTH_BITS = 2;
	localparam DCCM_INDEX_BITS = (DCCM_BITS - DCCM_BANK_BITS) - DCCM_WIDTH_BITS;
	wire [DCCM_NUM_BANKS - 1:0] wren_bank;
	wire [DCCM_NUM_BANKS - 1:0] rden_bank;
	wire [(DCCM_NUM_BANKS * (((DCCM_BITS - 1) - (DCCM_BANK_BITS + 2)) + 1)) + (DCCM_BANK_BITS + 1):DCCM_BANK_BITS + 2] addr_bank;
	wire [DCCM_BITS - 1:DCCM_BANK_BITS + DCCM_WIDTH_BITS] rd_addr_even;
	wire [DCCM_BITS - 1:DCCM_BANK_BITS + DCCM_WIDTH_BITS] rd_addr_odd;
	wire rd_unaligned;
	wire [(DCCM_NUM_BANKS * DCCM_FDATA_WIDTH) - 1:0] dccm_bank_dout;
	wire [DCCM_FDATA_WIDTH - 1:0] wrdata;
	wire [DCCM_NUM_BANKS - 1:0] wren_bank_q;
	wire [DCCM_NUM_BANKS - 1:0] rden_bank_q;
	wire [(DCCM_NUM_BANKS * (((DCCM_BITS - 1) - (DCCM_BANK_BITS + 2)) + 1)) + (DCCM_BANK_BITS + 1):DCCM_BANK_BITS + 2] addr_bank_q;
	wire [DCCM_FDATA_WIDTH - 1:0] dccm_wr_data_q;
	wire [(DCCM_WIDTH_BITS + DCCM_BANK_BITS) - 1:DCCM_WIDTH_BITS] dccm_rd_addr_lo_q;
	wire [(DCCM_WIDTH_BITS + DCCM_BANK_BITS) - 1:DCCM_WIDTH_BITS] dccm_rd_addr_hi_q;
	wire [DCCM_NUM_BANKS - 1:0] dccm_clk;
	wire [DCCM_NUM_BANKS - 1:0] dccm_clken;
	assign rd_unaligned = dccm_rd_addr_lo[DCCM_WIDTH_BITS+:DCCM_BANK_BITS] != dccm_rd_addr_hi[DCCM_WIDTH_BITS+:DCCM_BANK_BITS];
	assign dccm_rd_data_lo[DCCM_FDATA_WIDTH - 1:0] = dccm_bank_dout[(dccm_rd_addr_lo_q[DCCM_WIDTH_BITS+:DCCM_BANK_BITS] * DCCM_FDATA_WIDTH) + (DCCM_FDATA_WIDTH - 1)-:DCCM_FDATA_WIDTH];
	assign dccm_rd_data_hi[DCCM_FDATA_WIDTH - 1:0] = dccm_bank_dout[(dccm_rd_addr_hi_q[DCCM_WIDTH_BITS+:DCCM_BANK_BITS] * DCCM_FDATA_WIDTH) + (DCCM_FDATA_WIDTH - 1)-:DCCM_FDATA_WIDTH];
	generate
		genvar i;
		for (i = 0; i &lt; DCCM_NUM_BANKS; i = i + 1) begin : mem_bank
			assign wren_bank[i] = dccm_wren &amp; (dccm_wr_addr[2+:DCCM_BANK_BITS] == i);
			assign rden_bank[i] = dccm_rden &amp; ((dccm_rd_addr_hi[2+:DCCM_BANK_BITS] == i) | (dccm_rd_addr_lo[2+:DCCM_BANK_BITS] == i));
			assign addr_bank[(i * (((DCCM_BITS - 1) - (DCCM_BANK_BITS + 2)) + 1)) + (DCCM_BANK_BITS + DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] = (wren_bank[i] ? dccm_wr_addr[DCCM_BANK_BITS + DCCM_WIDTH_BITS+:DCCM_INDEX_BITS] : ((dccm_rd_addr_hi[2+:DCCM_BANK_BITS] == i) &amp; rd_unaligned ? dccm_rd_addr_hi[DCCM_BANK_BITS + DCCM_WIDTH_BITS+:DCCM_INDEX_BITS] : dccm_rd_addr_lo[DCCM_BANK_BITS + DCCM_WIDTH_BITS+:DCCM_INDEX_BITS]));
			assign dccm_clken[i] = ((wren_bank[i] | rden_bank[i]) | clk_override) &amp; ~lsu_freeze_dc3;
			rvclkhdr lsu_dccm_cgc(
				.en(dccm_clken[i]),
				.l1clk(dccm_clk[i]),
				.clk(clk),
				.scan_mode(scan_mode)
			);
			ram_2048x39 dccm_bank(
				.CLK(dccm_clk[i]),
				.WE(wren_bank[i]),
				.ADR(addr_bank[(DCCM_BANK_BITS + 2) + (i * (((DCCM_BITS - 1) - (DCCM_BANK_BITS + 2)) + 1))+:((DCCM_BITS - 1) - (DCCM_BANK_BITS + 2)) + 1]),
				.D(dccm_wr_data[DCCM_FDATA_WIDTH - 1:0]),
				.Q(dccm_bank_dout[(i * DCCM_FDATA_WIDTH) + (DCCM_FDATA_WIDTH - 1)-:DCCM_FDATA_WIDTH])
			);
		end
	endgenerate
	rvdffs #(DCCM_BANK_BITS) rd_addr_lo_ff(
		.clk(clk),
		.rst_l(rst_l),
		.din(dccm_rd_addr_lo[DCCM_WIDTH_BITS+:DCCM_BANK_BITS]),
		.dout(dccm_rd_addr_lo_q[DCCM_WIDTH_BITS+:DCCM_BANK_BITS]),
		.en(~lsu_freeze_dc3)
	);
	rvdffs #(DCCM_BANK_BITS) rd_addr_hi_ff(
		.clk(clk),
		.rst_l(rst_l),
		.din(dccm_rd_addr_hi[DCCM_WIDTH_BITS+:DCCM_BANK_BITS]),
		.dout(dccm_rd_addr_hi_q[DCCM_WIDTH_BITS+:DCCM_BANK_BITS]),
		.en(~lsu_freeze_dc3)
	);
endmodule
module lsu_dccm_ctl (
	lsu_freeze_c2_dc2_clk,
	lsu_freeze_c2_dc3_clk,
	lsu_dccm_c1_dc3_clk,
	lsu_pic_c1_dc3_clken,
	rst_l,
	clk,
	lsu_freeze_dc3,
	lsu_pkt_dc3,
	lsu_pkt_dc1,
	addr_in_dccm_dc1,
	addr_in_pic_dc1,
	addr_in_pic_dc3,
	lsu_addr_dc1,
	end_addr_dc1,
	lsu_addr_dc3,
	stbuf_reqvld_any,
	stbuf_addr_in_pic_any,
	stbuf_addr_any,
	stbuf_data_any,
	stbuf_ecc_any,
	stbuf_fwddata_hi_dc3,
	stbuf_fwddata_lo_dc3,
	stbuf_fwdbyteen_hi_dc3,
	stbuf_fwdbyteen_lo_dc3,
	lsu_double_ecc_error_dc3,
	store_ecc_datafn_hi_dc3,
	store_ecc_datafn_lo_dc3,
	dccm_data_hi_dc3,
	dccm_data_lo_dc3,
	dccm_data_ecc_hi_dc3,
	dccm_data_ecc_lo_dc3,
	lsu_ld_data_dc3,
	lsu_ld_data_corr_dc3,
	picm_mask_data_dc3,
	lsu_stbuf_commit_any,
	lsu_dccm_rden_dc3,
	dccm_dma_rvalid,
	dccm_dma_ecc_error,
	dccm_dma_rdata,
	dccm_wren,
	dccm_rden,
	dccm_wr_addr,
	dccm_rd_addr_lo,
	dccm_rd_addr_hi,
	dccm_wr_data,
	dccm_rd_data_lo,
	dccm_rd_data_hi,
	picm_wren,
	picm_rden,
	picm_mken,
	picm_addr,
	picm_wr_data,
	picm_rd_data,
	scan_mode
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire lsu_freeze_c2_dc2_clk;
	input wire lsu_freeze_c2_dc3_clk;
	input wire lsu_dccm_c1_dc3_clk;
	input wire lsu_pic_c1_dc3_clken;
	input wire rst_l;
	input wire clk;
	input wire lsu_freeze_dc3;
	input wire [18:0] lsu_pkt_dc3;
	input wire [18:0] lsu_pkt_dc1;
	input wire addr_in_dccm_dc1;
	input wire addr_in_pic_dc1;
	input wire addr_in_pic_dc3;
	input wire [31:0] lsu_addr_dc1;
	input wire [15:0] end_addr_dc1;
	input wire [15:0] lsu_addr_dc3;
	input wire stbuf_reqvld_any;
	input wire stbuf_addr_in_pic_any;
	input wire [15:0] stbuf_addr_any;
	input wire [31:0] stbuf_data_any;
	input wire [6:0] stbuf_ecc_any;
	input wire [31:0] stbuf_fwddata_hi_dc3;
	input wire [31:0] stbuf_fwddata_lo_dc3;
	input wire [3:0] stbuf_fwdbyteen_hi_dc3;
	input wire [3:0] stbuf_fwdbyteen_lo_dc3;
	input wire lsu_double_ecc_error_dc3;
	input wire [31:0] store_ecc_datafn_hi_dc3;
	input wire [31:0] store_ecc_datafn_lo_dc3;
	output wire [31:0] dccm_data_hi_dc3;
	output wire [31:0] dccm_data_lo_dc3;
	output wire [6:0] dccm_data_ecc_hi_dc3;
	output wire [6:0] dccm_data_ecc_lo_dc3;
	output wire [31:0] lsu_ld_data_dc3;
	output wire [31:0] lsu_ld_data_corr_dc3;
	output wire [31:0] picm_mask_data_dc3;
	output wire lsu_stbuf_commit_any;
	output wire lsu_dccm_rden_dc3;
	output wire dccm_dma_rvalid;
	output wire dccm_dma_ecc_error;
	output wire [63:0] dccm_dma_rdata;
	output wire dccm_wren;
	output wire dccm_rden;
	output wire [15:0] dccm_wr_addr;
	output wire [15:0] dccm_rd_addr_lo;
	output wire [15:0] dccm_rd_addr_hi;
	output wire [38:0] dccm_wr_data;
	input wire [38:0] dccm_rd_data_lo;
	input wire [38:0] dccm_rd_data_hi;
	output wire picm_wren;
	output wire picm_rden;
	output wire picm_mken;
	output wire [31:0] picm_addr;
	output wire [31:0] picm_wr_data;
	input wire [31:0] picm_rd_data;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	localparam DCCM_ENABLE = 1&#39;b1;
	localparam DCCM_WIDTH_BITS = 2;
	localparam PIC_BITS = 15;
	wire lsu_dccm_rden_dc1;
	wire lsu_dccm_rden_dc2;
	wire [DCCM_DATA_WIDTH - 1:0] dccm_data_hi_dc2;
	wire [DCCM_DATA_WIDTH - 1:0] dccm_data_lo_dc2;
	wire [DCCM_ECC_WIDTH - 1:0] dccm_data_ecc_hi_dc2;
	wire [DCCM_ECC_WIDTH - 1:0] dccm_data_ecc_lo_dc2;
	wire [63:0] dccm_dout_dc3;
	wire [63:0] dccm_corr_dout_dc3;
	wire [63:0] stbuf_fwddata_dc3;
	wire [7:0] stbuf_fwdbyteen_dc3;
	wire [63:0] lsu_rdata_dc3;
	wire [63:0] lsu_rdata_corr_dc3;
	wire [63:0] picm_rd_data_dc3;
	wire [31:0] picm_rd_data_lo_dc3;
	wire [63:32] lsu_ld_data_dc3_nc;
	wire [63:32] lsu_ld_data_corr_dc3_nc;
	assign dccm_dma_rvalid = (lsu_pkt_dc3[0] &amp; lsu_pkt_dc3[14]) &amp; lsu_pkt_dc3[11];
	assign dccm_dma_ecc_error = lsu_double_ecc_error_dc3;
	assign dccm_dma_rdata[63:0] = lsu_rdata_corr_dc3[63:0];
	assign {lsu_ld_data_dc3_nc[63:32], lsu_ld_data_dc3[31:0]} = lsu_rdata_dc3[63:0] &gt;&gt; (8 * lsu_addr_dc3[1:0]);
	assign {lsu_ld_data_corr_dc3_nc[63:32], lsu_ld_data_corr_dc3[31:0]} = lsu_rdata_corr_dc3[63:0] &gt;&gt; (8 * lsu_addr_dc3[1:0]);
	assign dccm_dout_dc3[63:0] = {dccm_data_hi_dc3[DCCM_DATA_WIDTH - 1:0], dccm_data_lo_dc3[DCCM_DATA_WIDTH - 1:0]};
	assign dccm_corr_dout_dc3[63:0] = {store_ecc_datafn_hi_dc3[DCCM_DATA_WIDTH - 1:0], store_ecc_datafn_lo_dc3[DCCM_DATA_WIDTH - 1:0]};
	assign stbuf_fwddata_dc3[63:0] = {stbuf_fwddata_hi_dc3[DCCM_DATA_WIDTH - 1:0], stbuf_fwddata_lo_dc3[DCCM_DATA_WIDTH - 1:0]};
	assign stbuf_fwdbyteen_dc3[7:0] = {stbuf_fwdbyteen_hi_dc3[DCCM_BYTE_WIDTH - 1:0], stbuf_fwdbyteen_lo_dc3[DCCM_BYTE_WIDTH - 1:0]};
	generate
		genvar i;
		for (i = 0; i &lt; 8; i = i + 1) begin : GenLoop
			assign lsu_rdata_dc3[(8 * i) + 7:8 * i] = (stbuf_fwdbyteen_dc3[i] ? stbuf_fwddata_dc3[(8 * i) + 7:8 * i] : (addr_in_pic_dc3 ? picm_rd_data_dc3[(8 * i) + 7:8 * i] : dccm_dout_dc3[(8 * i) + 7:8 * i]));
			assign lsu_rdata_corr_dc3[(8 * i) + 7:8 * i] = (stbuf_fwdbyteen_dc3[i] ? stbuf_fwddata_dc3[(8 * i) + 7:8 * i] : (addr_in_pic_dc3 ? picm_rd_data_dc3[(8 * i) + 7:8 * i] : dccm_corr_dout_dc3[(8 * i) + 7:8 * i]));
		end
	endgenerate
	assign lsu_stbuf_commit_any = (stbuf_reqvld_any &amp; ~lsu_freeze_dc3) &amp; ((~((lsu_dccm_rden_dc1 | picm_rden) | picm_mken) | ((picm_rden | picm_mken) &amp; ~stbuf_addr_in_pic_any)) | (lsu_dccm_rden_dc1 &amp; (stbuf_addr_in_pic_any | ~((stbuf_addr_any[DCCM_WIDTH_BITS+:DCCM_BANK_BITS] == lsu_addr_dc1[DCCM_WIDTH_BITS+:DCCM_BANK_BITS]) | (stbuf_addr_any[DCCM_WIDTH_BITS+:DCCM_BANK_BITS] == end_addr_dc1[DCCM_WIDTH_BITS+:DCCM_BANK_BITS])))));
	assign lsu_dccm_rden_dc1 = (lsu_pkt_dc1[0] &amp; (lsu_pkt_dc1[14] | (lsu_pkt_dc1[13] &amp; (~(lsu_pkt_dc1[16] | lsu_pkt_dc1[15]) | (lsu_addr_dc1[1:0] != 2&#39;b00))))) &amp; addr_in_dccm_dc1;
	assign dccm_wren = lsu_stbuf_commit_any &amp; ~stbuf_addr_in_pic_any;
	assign dccm_rden = lsu_dccm_rden_dc1 &amp; addr_in_dccm_dc1;
	assign dccm_wr_addr[DCCM_BITS - 1:0] = stbuf_addr_any[DCCM_BITS - 1:0];
	assign dccm_rd_addr_lo[DCCM_BITS - 1:0] = lsu_addr_dc1[DCCM_BITS - 1:0];
	assign dccm_rd_addr_hi[DCCM_BITS - 1:0] = end_addr_dc1[DCCM_BITS - 1:0];
	assign dccm_wr_data[DCCM_FDATA_WIDTH - 1:0] = {stbuf_ecc_any[DCCM_ECC_WIDTH - 1:0], stbuf_data_any[DCCM_DATA_WIDTH - 1:0]};
	assign dccm_data_lo_dc2[DCCM_DATA_WIDTH - 1:0] = dccm_rd_data_lo[DCCM_DATA_WIDTH - 1:0];
	assign dccm_data_hi_dc2[DCCM_DATA_WIDTH - 1:0] = dccm_rd_data_hi[DCCM_DATA_WIDTH - 1:0];
	assign dccm_data_ecc_lo_dc2[DCCM_ECC_WIDTH - 1:0] = dccm_rd_data_lo[DCCM_FDATA_WIDTH - 1:DCCM_DATA_WIDTH];
	assign dccm_data_ecc_hi_dc2[DCCM_ECC_WIDTH - 1:0] = dccm_rd_data_hi[DCCM_FDATA_WIDTH - 1:DCCM_DATA_WIDTH];
	assign picm_wren = lsu_stbuf_commit_any &amp; stbuf_addr_in_pic_any;
	assign picm_rden = (lsu_pkt_dc1[0] &amp; lsu_pkt_dc1[14]) &amp; addr_in_pic_dc1;
	assign picm_mken = (lsu_pkt_dc1[0] &amp; lsu_pkt_dc1[13]) &amp; addr_in_pic_dc1;
	assign picm_addr[31:0] = (picm_rden | picm_mken ? 32&#39;hf00c0000 | {17&#39;b00000000000000000, lsu_addr_dc1[14:0]} : 32&#39;hf00c0000 | {{32 - PIC_BITS {1&#39;b0}}, stbuf_addr_any[14:0]});
	assign picm_wr_data[31:0] = stbuf_data_any[31:0];
	assign picm_mask_data_dc3[31:0] = picm_rd_data_lo_dc3[31:0];
	assign picm_rd_data_dc3[63:0] = {picm_rd_data_lo_dc3[31:0], picm_rd_data_lo_dc3[31:0]};
	rvdffe #(32) picm_data_ff(
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode),
		.din(picm_rd_data[31:0]),
		.dout(picm_rd_data_lo_dc3[31:0]),
		.en(lsu_pic_c1_dc3_clken)
	);
	generate
		if (DCCM_ENABLE == 1) begin : Gen_dccm_enable
			rvdff #(1) dccm_rden_dc2ff(
				.rst_l(rst_l),
				.din(lsu_dccm_rden_dc1),
				.dout(lsu_dccm_rden_dc2),
				.clk(lsu_freeze_c2_dc2_clk)
			);
			rvdff #(1) dccm_rden_dc3ff(
				.rst_l(rst_l),
				.din(lsu_dccm_rden_dc2),
				.dout(lsu_dccm_rden_dc3),
				.clk(lsu_freeze_c2_dc3_clk)
			);
			rvdff #(DCCM_DATA_WIDTH) dccm_data_hi_ff(
				.rst_l(rst_l),
				.din(dccm_data_hi_dc2[DCCM_DATA_WIDTH - 1:0]),
				.dout(dccm_data_hi_dc3[DCCM_DATA_WIDTH - 1:0]),
				.clk(lsu_dccm_c1_dc3_clk)
			);
			rvdff #(DCCM_DATA_WIDTH) dccm_data_lo_ff(
				.rst_l(rst_l),
				.din(dccm_data_lo_dc2[DCCM_DATA_WIDTH - 1:0]),
				.dout(dccm_data_lo_dc3[DCCM_DATA_WIDTH - 1:0]),
				.clk(lsu_dccm_c1_dc3_clk)
			);
			rvdff #(DCCM_ECC_WIDTH) dccm_data_ecc_hi_ff(
				.rst_l(rst_l),
				.din(dccm_data_ecc_hi_dc2[DCCM_ECC_WIDTH - 1:0]),
				.dout(dccm_data_ecc_hi_dc3[DCCM_ECC_WIDTH - 1:0]),
				.clk(lsu_dccm_c1_dc3_clk)
			);
			rvdff #(DCCM_ECC_WIDTH) dccm_data_ecc_lo_ff(
				.rst_l(rst_l),
				.din(dccm_data_ecc_lo_dc2[DCCM_ECC_WIDTH - 1:0]),
				.dout(dccm_data_ecc_lo_dc3[DCCM_ECC_WIDTH - 1:0]),
				.clk(lsu_dccm_c1_dc3_clk)
			);
		end
		else begin : Gen_dccm_disable
			assign lsu_dccm_rden_dc2 = 1&#39;sb0;
			assign lsu_dccm_rden_dc3 = 1&#39;sb0;
			assign dccm_data_hi_dc3[DCCM_DATA_WIDTH - 1:0] = {DCCM_DATA_WIDTH {1&#39;sb0}};
			assign dccm_data_lo_dc3[DCCM_DATA_WIDTH - 1:0] = {DCCM_DATA_WIDTH {1&#39;sb0}};
			assign dccm_data_ecc_hi_dc3[DCCM_ECC_WIDTH - 1:0] = {DCCM_ECC_WIDTH {1&#39;sb0}};
			assign dccm_data_ecc_lo_dc3[DCCM_ECC_WIDTH - 1:0] = {DCCM_ECC_WIDTH {1&#39;sb0}};
		end
	endgenerate
endmodule
module lsu_trigger (
	clk,
	lsu_free_c2_clk,
	rst_l,
	trigger_pkt_any,
	lsu_pkt_dc3,
	lsu_addr_dc3,
	lsu_result_dc3,
	store_data_dc3,
	lsu_trigger_match_dc3
);
	localparam [3:0] NULL = 4&#39;b0000;
	localparam [3:0] MUL = 4&#39;b0001;
	localparam [3:0] LOAD = 4&#39;b0010;
	localparam [3:0] STORE = 4&#39;b0011;
	localparam [3:0] ALU = 4&#39;b0100;
	localparam [3:0] CSRREAD = 4&#39;b0101;
	localparam [3:0] CSRWRITE = 4&#39;b0110;
	localparam [3:0] CSRRW = 4&#39;b0111;
	localparam [3:0] EBREAK = 4&#39;b1000;
	localparam [3:0] ECALL = 4&#39;b1001;
	localparam [3:0] FENCE = 4&#39;b1010;
	localparam [3:0] FENCEI = 4&#39;b1011;
	localparam [3:0] MRET = 4&#39;b1100;
	localparam [3:0] CONDBR = 4&#39;b1101;
	localparam [3:0] JAL = 4&#39;b1110;
	input wire clk;
	input wire lsu_free_c2_clk;
	input wire rst_l;
	input wire [151:0] trigger_pkt_any;
	input wire [18:0] lsu_pkt_dc3;
	input wire [31:0] lsu_addr_dc3;
	input wire [31:0] lsu_result_dc3;
	input wire [31:0] store_data_dc3;
	output wire [3:0] lsu_trigger_match_dc3;
	wire [127:0] lsu_match_data;
	wire [3:0] lsu_trigger_data_match;
	wire [31:0] store_data_trigger_dc3;
	assign store_data_trigger_dc3[31:0] = {{16 {lsu_pkt_dc3[16]}} &amp; store_data_dc3[31:16], {8 {lsu_pkt_dc3[17] | lsu_pkt_dc3[16]}} &amp; store_data_dc3[15:8], store_data_dc3[7:0]};
	generate
		genvar i;
		for (i = 0; i &lt; 4; i = i + 1) begin
			assign lsu_match_data[(i * 32) + 31-:32] = ({32 {~trigger_pkt_any[(i * 38) + 37]}} &amp; lsu_addr_dc3[31:0]) | ({32 {trigger_pkt_any[(i * 38) + 37] &amp; trigger_pkt_any[(i * 38) + 35]}} &amp; store_data_trigger_dc3[31:0]);
			rvmaskandmatch trigger_match(
				.mask(trigger_pkt_any[(i * 38) + 31-:32]),
				.data(lsu_match_data[(i * 32) + 31-:32]),
				.masken(trigger_pkt_any[(i * 38) + 36]),
				.match(lsu_trigger_data_match[i])
			);
			assign lsu_trigger_match_dc3[i] = ((lsu_pkt_dc3[0] &amp; ~lsu_pkt_dc3[11]) &amp; ((trigger_pkt_any[(i * 38) + 35] &amp; lsu_pkt_dc3[13]) | ((trigger_pkt_any[(i * 38) + 34] &amp; lsu_pkt_dc3[14]) &amp; ~trigger_pkt_any[(i * 38) + 37]))) &amp; lsu_trigger_data_match[i];
		end
	endgenerate
endmodule
module dbg (
	dbg_cmd_addr,
	dbg_cmd_wrdata,
	dbg_cmd_valid,
	dbg_cmd_write,
	dbg_cmd_type,
	dbg_cmd_size,
	dbg_core_rst_l,
	core_dbg_rddata,
	core_dbg_cmd_done,
	core_dbg_cmd_fail,
	dbg_dma_bubble,
	dma_dbg_ready,
	dbg_halt_req,
	dbg_resume_req,
	dec_tlu_debug_mode,
	dec_tlu_dbg_halted,
	dec_tlu_mpc_halted_only,
	dec_tlu_resume_ack,
	dmi_reg_en,
	dmi_reg_addr,
	dmi_reg_wr_en,
	dmi_reg_wdata,
	dmi_reg_rdata,
	sb_axi_awvalid,
	sb_axi_awready,
	sb_axi_awid,
	sb_axi_awaddr,
	sb_axi_awregion,
	sb_axi_awlen,
	sb_axi_awsize,
	sb_axi_awburst,
	sb_axi_awlock,
	sb_axi_awcache,
	sb_axi_awprot,
	sb_axi_awqos,
	sb_axi_wvalid,
	sb_axi_wready,
	sb_axi_wdata,
	sb_axi_wstrb,
	sb_axi_wlast,
	sb_axi_bvalid,
	sb_axi_bready,
	sb_axi_bresp,
	sb_axi_bid,
	sb_axi_arvalid,
	sb_axi_arready,
	sb_axi_arid,
	sb_axi_araddr,
	sb_axi_arregion,
	sb_axi_arlen,
	sb_axi_arsize,
	sb_axi_arburst,
	sb_axi_arlock,
	sb_axi_arcache,
	sb_axi_arprot,
	sb_axi_arqos,
	sb_axi_rvalid,
	sb_axi_rready,
	sb_axi_rid,
	sb_axi_rdata,
	sb_axi_rresp,
	sb_axi_rlast,
	dbg_bus_clk_en,
	clk,
	free_clk,
	rst_l,
	clk_override,
	scan_mode
);
	output wire [31:0] dbg_cmd_addr;
	output wire [31:0] dbg_cmd_wrdata;
	output wire dbg_cmd_valid;
	output wire dbg_cmd_write;
	output wire [1:0] dbg_cmd_type;
	output wire [1:0] dbg_cmd_size;
	output wire dbg_core_rst_l;
	input wire [31:0] core_dbg_rddata;
	input wire core_dbg_cmd_done;
	input wire core_dbg_cmd_fail;
	output wire dbg_dma_bubble;
	input wire dma_dbg_ready;
	output reg dbg_halt_req;
	output reg dbg_resume_req;
	input wire dec_tlu_debug_mode;
	input wire dec_tlu_dbg_halted;
	input wire dec_tlu_mpc_halted_only;
	input wire dec_tlu_resume_ack;
	input wire dmi_reg_en;
	input wire [6:0] dmi_reg_addr;
	input wire dmi_reg_wr_en;
	input wire [31:0] dmi_reg_wdata;
	output wire [31:0] dmi_reg_rdata;
	output wire sb_axi_awvalid;
	input wire sb_axi_awready;
	output wire [0:0] sb_axi_awid;
	output wire [31:0] sb_axi_awaddr;
	output wire [3:0] sb_axi_awregion;
	output wire [7:0] sb_axi_awlen;
	output wire [2:0] sb_axi_awsize;
	output wire [1:0] sb_axi_awburst;
	output wire sb_axi_awlock;
	output wire [3:0] sb_axi_awcache;
	output wire [2:0] sb_axi_awprot;
	output wire [3:0] sb_axi_awqos;
	output wire sb_axi_wvalid;
	input wire sb_axi_wready;
	output wire [63:0] sb_axi_wdata;
	output wire [7:0] sb_axi_wstrb;
	output wire sb_axi_wlast;
	input wire sb_axi_bvalid;
	output wire sb_axi_bready;
	input wire [1:0] sb_axi_bresp;
	input wire [0:0] sb_axi_bid;
	output wire sb_axi_arvalid;
	input wire sb_axi_arready;
	output wire [0:0] sb_axi_arid;
	output wire [31:0] sb_axi_araddr;
	output wire [3:0] sb_axi_arregion;
	output wire [7:0] sb_axi_arlen;
	output wire [2:0] sb_axi_arsize;
	output wire [1:0] sb_axi_arburst;
	output wire sb_axi_arlock;
	output wire [3:0] sb_axi_arcache;
	output wire [2:0] sb_axi_arprot;
	output wire [3:0] sb_axi_arqos;
	input wire sb_axi_rvalid;
	output wire sb_axi_rready;
	input wire [0:0] sb_axi_rid;
	input wire [63:0] sb_axi_rdata;
	input wire [1:0] sb_axi_rresp;
	input wire sb_axi_rlast;
	input wire dbg_bus_clk_en;
	input wire clk;
	input wire free_clk;
	input wire rst_l;
	input wire clk_override;
	input wire scan_mode;
	localparam TOTAL_INT = 9;
	localparam DCCM_BITS = 16;
	localparam DCCM_BANK_BITS = 3;
	localparam DCCM_NUM_BANKS = 8;
	localparam DCCM_DATA_WIDTH = 32;
	localparam DCCM_FDATA_WIDTH = 39;
	localparam DCCM_BYTE_WIDTH = 4;
	localparam DCCM_ECC_WIDTH = 7;
	localparam LSU_RDBUF_DEPTH = 8;
	localparam DMA_BUF_DEPTH = 4;
	localparam LSU_STBUF_DEPTH = 8;
	localparam LSU_SB_BITS = 16;
	localparam DEC_INSTBUF_DEPTH = 4;
	localparam ICCM_SIZE = 512;
	localparam ICCM_BITS = 19;
	localparam ICCM_NUM_BANKS = 8;
	localparam ICCM_BANK_BITS = 3;
	localparam ICCM_INDEX_BITS = 14;
	localparam ICCM_BANK_HI = 4;
	localparam ICACHE_TAG_HIGH = 12;
	localparam ICACHE_TAG_LOW = 6;
	localparam ICACHE_IC_DEPTH = 8;
	localparam ICACHE_TAG_DEPTH = 64;
	localparam LSU_BUS_TAG = 4;
	localparam DMA_BUS_TAG = 1;
	localparam SB_BUS_TAG = 1;
	localparam IFU_BUS_TAG = 3;
	wire [2:0] dbg_state;
	reg [2:0] dbg_nxtstate;
	reg dbg_state_en;
	wire [31:0] dmstatus_reg;
	wire [31:0] dmcontrol_reg;
	wire [31:0] command_reg;
	wire [31:0] abstractcs_reg;
	wire [31:0] haltsum0_reg;
	wire [31:0] data0_reg;
	wire [31:0] data1_reg;
	wire [31:0] data0_din;
	wire data0_reg_wren;
	wire data0_reg_wren0;
	wire data0_reg_wren1;
	wire [31:0] data1_din;
	wire data1_reg_wren;
	wire data1_reg_wren0;
	wire data1_reg_wren1;
	reg abstractcs_busy_wren;
	reg abstractcs_busy_din;
	wire [2:0] abstractcs_error_din;
	wire abstractcs_error_sel0;
	wire abstractcs_error_sel1;
	wire abstractcs_error_sel2;
	wire abstractcs_error_sel3;
	wire abstractcs_error_sel4;
	wire abstractcs_error_sel5;
	wire abstractcs_error_selor;
	wire dmstatus_dmerr_wren;
	wire dmstatus_resumeack_wren;
	wire dmstatus_resumeack_din;
	wire dmstatus_havereset_wren;
	wire dmstatus_havereset_rst;
	wire dmstatus_resumeack;
	wire dmstatus_halted;
	wire dmstatus_havereset;
	wire dmcontrol_wren;
	wire dmcontrol_wren_Q;
	wire command_wren;
	wire [31:0] dmi_reg_rdata_din;
	wire [3:0] sb_state;
	reg [3:0] sb_nxtstate;
	reg sb_state_en;
	wire sbcs_wren;
	reg sbcs_sbbusy_wren;
	reg sbcs_sbbusy_din;
	wire sbcs_sbbusyerror_wren;
	wire sbcs_sbbusyerror_din;
	reg sbcs_sberror_wren;
	reg [2:0] sbcs_sberror_din;
	wire sbcs_unaligned;
	wire sbcs_illegal_size;
	wire sbdata0_reg_wren0;
	wire sbdata0_reg_wren1;
	wire sbdata0_reg_wren;
	wire [31:0] sbdata0_din;
	wire sbdata1_reg_wren0;
	wire sbdata1_reg_wren1;
	wire sbdata1_reg_wren;
	wire [31:0] sbdata1_din;
	wire sbaddress0_reg_wren0;
	reg sbaddress0_reg_wren1;
	wire sbaddress0_reg_wren;
	wire [31:0] sbaddress0_reg_din;
	wire [3:0] sbaddress0_incr;
	wire sbreadonaddr_access;
	wire sbreadondata_access;
	wire sbdata0wr_access;
	wire sb_axi_awvalid_q;
	wire sb_axi_awready_q;
	wire sb_axi_wvalid_q;
	wire sb_axi_wready_q;
	wire sb_axi_arvalid_q;
	wire sb_axi_arready_q;
	wire sb_axi_bvalid_q;
	wire sb_axi_bready_q;
	wire sb_axi_rvalid_q;
	wire sb_axi_rready_q;
	wire [1:0] sb_axi_bresp_q;
	wire [1:0] sb_axi_rresp_q;
	wire [63:0] sb_axi_rdata_q;
	wire [63:0] sb_bus_rdata;
	wire [31:0] sbcs_reg;
	wire [31:0] sbaddress0_reg;
	wire [31:0] sbdata0_reg;
	wire [31:0] sbdata1_reg;
	wire dbg_dm_rst_l;
	wire dbg_free_clken;
	wire dbg_free_clk;
	wire sb_free_clken;
	wire sb_free_clk;
	wire bus_clken;
	wire bus_clk;
	localparam [2:0] IDLE = 3&#39;b000;
	assign dbg_free_clken = (((dmi_reg_en | (dbg_state != IDLE)) | dbg_state_en) | dec_tlu_dbg_halted) | clk_override;
	localparam [3:0] SBIDLE = 4&#39;h0;
	assign sb_free_clken = ((dmi_reg_en | sb_state_en) | (sb_state != SBIDLE)) | clk_override;
	assign bus_clken = (((((sb_axi_awvalid | sb_axi_wvalid) | sb_axi_arvalid) | sb_axi_bvalid) | sb_axi_rvalid) | clk_override) &amp; dbg_bus_clk_en;
	rvoclkhdr dbg_free_cgc(
		.en(dbg_free_clken),
		.l1clk(dbg_free_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvoclkhdr sb_free_cgc(
		.en(sb_free_clken),
		.l1clk(sb_free_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr bus_cgc(
		.en(bus_clken),
		.l1clk(bus_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	assign dbg_dm_rst_l = rst_l &amp; (dmcontrol_reg[0] | scan_mode);
	assign dbg_core_rst_l = ~dmcontrol_reg[1];
	assign sbcs_reg[31:29] = 3&#39;b001;
	assign sbcs_reg[28:23] = {6 {1&#39;sb0}};
	assign sbcs_reg[11:5] = 7&#39;h20;
	assign sbcs_reg[4:0] = 5&#39;b01111;
	assign sbcs_wren = (((dmi_reg_addr == 7&#39;h38) &amp; dmi_reg_en) &amp; dmi_reg_wr_en) &amp; (sb_state == SBIDLE);
	assign sbcs_sbbusyerror_wren = (sbcs_wren &amp; dmi_reg_wdata[22]) | (((sb_state != SBIDLE) &amp; dmi_reg_en) &amp; (((dmi_reg_addr == 7&#39;h39) | (dmi_reg_addr == 7&#39;h3c)) | (dmi_reg_addr == 7&#39;h3d)));
	assign sbcs_sbbusyerror_din = ~(sbcs_wren &amp; dmi_reg_wdata[22]);
	rvdffs #(1) sbcs_sbbusyerror_reg(
		.din(sbcs_sbbusyerror_din),
		.dout(sbcs_reg[22]),
		.en(sbcs_sbbusyerror_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(1) sbcs_sbbusy_reg(
		.din(sbcs_sbbusy_din),
		.dout(sbcs_reg[21]),
		.en(sbcs_sbbusy_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(1) sbcs_sbreadonaddr_reg(
		.din(dmi_reg_wdata[20]),
		.dout(sbcs_reg[20]),
		.en(sbcs_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(5) sbcs_misc_reg(
		.din(dmi_reg_wdata[19:15]),
		.dout(sbcs_reg[19:15]),
		.en(sbcs_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(3) sbcs_error_reg(
		.din(sbcs_sberror_din[2:0]),
		.dout(sbcs_reg[14:12]),
		.en(sbcs_sberror_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	assign sbcs_unaligned = (((sbcs_reg[19:17] == 3&#39;b001) &amp; sbaddress0_reg[0]) | ((sbcs_reg[19:17] == 3&#39;b010) &amp; |sbaddress0_reg[1:0])) | ((sbcs_reg[19:17] == 3&#39;b011) &amp; |sbaddress0_reg[2:0]);
	assign sbcs_illegal_size = sbcs_reg[19];
	assign sbaddress0_incr[3:0] = ((({4 {sbcs_reg[19:17] == 3&#39;b000}} &amp; 4&#39;b0001) | ({4 {sbcs_reg[19:17] == 3&#39;b001}} &amp; 4&#39;b0010)) | ({4 {sbcs_reg[19:17] == 3&#39;b010}} &amp; 4&#39;b0100)) | ({4 {sbcs_reg[19:17] == 3&#39;b100}} &amp; 4&#39;b1000);
	assign sbdata0_reg_wren0 = (dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h3c);
	localparam [3:0] RSP_RD = 4&#39;h7;
	assign sbdata0_reg_wren1 = ((sb_state == RSP_RD) &amp; sb_state_en) &amp; ~sbcs_sberror_wren;
	assign sbdata0_reg_wren = sbdata0_reg_wren0 | sbdata0_reg_wren1;
	assign sbdata1_reg_wren0 = (dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h3d);
	assign sbdata1_reg_wren1 = ((sb_state == RSP_RD) &amp; sb_state_en) &amp; ~sbcs_sberror_wren;
	assign sbdata1_reg_wren = sbdata1_reg_wren0 | sbdata1_reg_wren1;
	assign sbdata0_din[31:0] = ({32 {sbdata0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) | ({32 {sbdata0_reg_wren1}} &amp; sb_bus_rdata[31:0]);
	assign sbdata1_din[31:0] = ({32 {sbdata1_reg_wren0}} &amp; dmi_reg_wdata[31:0]) | ({32 {sbdata1_reg_wren1}} &amp; sb_bus_rdata[63:32]);
	rvdffe #(32) dbg_sbdata0_reg(
		.clk(clk),
		.scan_mode(scan_mode),
		.din(sbdata0_din[31:0]),
		.dout(sbdata0_reg[31:0]),
		.en(sbdata0_reg_wren),
		.rst_l(dbg_dm_rst_l)
	);
	rvdffe #(32) dbg_sbdata1_reg(
		.clk(clk),
		.scan_mode(scan_mode),
		.din(sbdata1_din[31:0]),
		.dout(sbdata1_reg[31:0]),
		.en(sbdata1_reg_wren),
		.rst_l(dbg_dm_rst_l)
	);
	assign sbaddress0_reg_wren0 = (dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h39);
	assign sbaddress0_reg_wren = sbaddress0_reg_wren0 | sbaddress0_reg_wren1;
	assign sbaddress0_reg_din[31:0] = ({32 {sbaddress0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) | ({32 {sbaddress0_reg_wren1}} &amp; (sbaddress0_reg[31:0] + {28&#39;b0000000000000000000000000000, sbaddress0_incr[3:0]}));
	rvdffe #(32) dbg_sbaddress0_reg(
		.clk(clk),
		.scan_mode(scan_mode),
		.din(sbaddress0_reg_din[31:0]),
		.dout(sbaddress0_reg[31:0]),
		.en(sbaddress0_reg_wren),
		.rst_l(dbg_dm_rst_l)
	);
	assign sbreadonaddr_access = ((dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h39)) &amp; sbcs_reg[20];
	assign sbreadondata_access = ((dmi_reg_en &amp; ~dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h3c)) &amp; sbcs_reg[15];
	assign sbdata0wr_access = (dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h3c);
	assign dmcontrol_wren = ((dmi_reg_addr == 7&#39;h10) &amp; dmi_reg_en) &amp; dmi_reg_wr_en;
	assign dmcontrol_reg[27:2] = {26 {1&#39;sb0}};
	rvdffs #(5) dmcontrolff(
		.din({dmi_reg_wdata[31:28], dmi_reg_wdata[1]}),
		.dout({dmcontrol_reg[31:28], dmcontrol_reg[1]}),
		.en(dmcontrol_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	rvdffs #(1) dmcontrol_dmactive_ff(
		.din(dmi_reg_wdata[0]),
		.dout(dmcontrol_reg[0]),
		.en(dmcontrol_wren),
		.rst_l(rst_l),
		.clk(dbg_free_clk)
	);
	rvdff #(1) dmcontrol_wrenff(
		.din(dmcontrol_wren),
		.dout(dmcontrol_wren_Q),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	assign dmstatus_reg[31:20] = {12 {1&#39;sb0}};
	assign dmstatus_reg[19:18] = {2 {dmstatus_havereset}};
	assign dmstatus_reg[15:10] = {6 {1&#39;sb0}};
	assign dmstatus_reg[7] = 1&#39;sb1;
	assign dmstatus_reg[6:4] = {3 {1&#39;sb0}};
	assign dmstatus_reg[17:16] = {2 {dmstatus_resumeack}};
	assign dmstatus_reg[9:8] = {2 {dmstatus_halted}};
	assign dmstatus_reg[3:0] = 4&#39;h2;
	localparam [2:0] RESUMING = 3&#39;b110;
	assign dmstatus_resumeack_wren = ((dbg_state == RESUMING) &amp; dec_tlu_resume_ack) | (dmstatus_resumeack &amp; ~dmcontrol_reg[30]);
	assign dmstatus_resumeack_din = (dbg_state == RESUMING) &amp; dec_tlu_resume_ack;
	assign dmstatus_havereset_wren = (((dmi_reg_addr == 7&#39;h10) &amp; dmi_reg_wdata[1]) &amp; dmi_reg_en) &amp; dmi_reg_wr_en;
	assign dmstatus_havereset_rst = (((dmi_reg_addr == 7&#39;h10) &amp; dmi_reg_wdata[28]) &amp; dmi_reg_en) &amp; dmi_reg_wr_en;
	rvdffs #(1) dmstatus_resumeack_reg(
		.din(dmstatus_resumeack_din),
		.dout(dmstatus_resumeack),
		.en(dmstatus_resumeack_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	rvdff #(1) dmstatus_halted_reg(
		.din(dec_tlu_dbg_halted &amp; ~dec_tlu_mpc_halted_only),
		.dout(dmstatus_halted),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	rvdffsc #(1) dmstatus_havereset_reg(
		.din(1&#39;b1),
		.dout(dmstatus_havereset),
		.en(dmstatus_havereset_wren),
		.clear(dmstatus_havereset_rst),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	assign haltsum0_reg[31:1] = {31 {1&#39;sb0}};
	assign haltsum0_reg[0] = dmstatus_halted;
	assign abstractcs_reg[31:13] = {19 {1&#39;sb0}};
	assign abstractcs_reg[11] = 1&#39;sb0;
	assign abstractcs_reg[7:4] = {4 {1&#39;sb0}};
	assign abstractcs_reg[3:0] = 4&#39;h2;
	assign abstractcs_error_sel0 = (abstractcs_reg[12] &amp; dmi_reg_en) &amp; ((dmi_reg_wr_en &amp; ((dmi_reg_addr == 7&#39;h16) | (dmi_reg_addr == 7&#39;h17))) | (dmi_reg_addr == 7&#39;h04));
	assign abstractcs_error_sel1 = ((dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h17)) &amp; ~((dmi_reg_wdata[31:24] == 8&#39;b00000000) | (dmi_reg_wdata[31:24] == 8&#39;h02));
	assign abstractcs_error_sel2 = core_dbg_cmd_done &amp; core_dbg_cmd_fail;
	localparam [2:0] HALTED = 3&#39;b010;
	assign abstractcs_error_sel3 = ((dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h17)) &amp; (dbg_state != HALTED);
	assign abstractcs_error_sel4 = (((dmi_reg_addr == 7&#39;h17) &amp; dmi_reg_en) &amp; dmi_reg_wr_en) &amp; (((((dmi_reg_wdata[22:20] == 3&#39;b001) &amp; data1_reg[0]) | ((dmi_reg_wdata[22:20] == 3&#39;b010) &amp; |data1_reg[1:0])) | dmi_reg_wdata[22]) | (dmi_reg_wdata[22:20] == 3&#39;b011));
	assign abstractcs_error_sel5 = ((dmi_reg_addr == 7&#39;h16) &amp; dmi_reg_en) &amp; dmi_reg_wr_en;
	assign abstractcs_error_selor = ((((abstractcs_error_sel0 | abstractcs_error_sel1) | abstractcs_error_sel2) | abstractcs_error_sel3) | abstractcs_error_sel4) | abstractcs_error_sel5;
	assign abstractcs_error_din[2:0] = (((((({3 {abstractcs_error_sel0}} &amp; 3&#39;b001) | ({3 {abstractcs_error_sel1}} &amp; 3&#39;b010)) | ({3 {abstractcs_error_sel2}} &amp; 3&#39;b011)) | ({3 {abstractcs_error_sel3}} &amp; 3&#39;b100)) | ({3 {abstractcs_error_sel4}} &amp; 3&#39;b111)) | (({3 {abstractcs_error_sel5}} &amp; ~dmi_reg_wdata[10:8]) &amp; abstractcs_reg[10:8])) | ({3 {~abstractcs_error_selor}} &amp; abstractcs_reg[10:8]);
	rvdffs #(1) dmabstractcs_busy_reg(
		.din(abstractcs_busy_din),
		.dout(abstractcs_reg[12]),
		.en(abstractcs_busy_wren),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	rvdff #(3) dmabstractcs_error_reg(
		.din(abstractcs_error_din[2:0]),
		.dout(abstractcs_reg[10:8]),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	assign command_wren = (((dmi_reg_addr == 7&#39;h17) &amp; dmi_reg_en) &amp; dmi_reg_wr_en) &amp; (dbg_state == HALTED);
	rvdffe #(32) dmcommand_reg(
		.clk(clk),
		.scan_mode(scan_mode),
		.din(dmi_reg_wdata[31:0]),
		.dout(command_reg[31:0]),
		.en(command_wren),
		.rst_l(dbg_dm_rst_l)
	);
	assign data0_reg_wren0 = ((dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h04)) &amp; (dbg_state == HALTED);
	localparam [2:0] CMD_WAIT = 3&#39;b100;
	assign data0_reg_wren1 = (core_dbg_cmd_done &amp; (dbg_state == CMD_WAIT)) &amp; ~command_reg[16];
	assign data0_reg_wren = data0_reg_wren0 | data0_reg_wren1;
	assign data0_din[31:0] = ({32 {data0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) | ({32 {data0_reg_wren1}} &amp; core_dbg_rddata[31:0]);
	rvdffe #(32) dbg_data0_reg(
		.clk(clk),
		.scan_mode(scan_mode),
		.din(data0_din[31:0]),
		.dout(data0_reg[31:0]),
		.en(data0_reg_wren),
		.rst_l(dbg_dm_rst_l)
	);
	assign data1_reg_wren0 = ((dmi_reg_en &amp; dmi_reg_wr_en) &amp; (dmi_reg_addr == 7&#39;h05)) &amp; (dbg_state == HALTED);
	assign data1_reg_wren1 = 1&#39;b0;
	assign data1_reg_wren = data1_reg_wren0 | data1_reg_wren1;
	assign data1_din[31:0] = {32 {data1_reg_wren0}} &amp; dmi_reg_wdata[31:0];
	rvdffe #(32) dbg_data1_reg(
		.clk(clk),
		.scan_mode(scan_mode),
		.din(data1_din[31:0]),
		.dout(data1_reg[31:0]),
		.en(data1_reg_wren),
		.rst_l(dbg_dm_rst_l)
	);
	localparam [2:0] CMD_DONE = 3&#39;b101;
	localparam [2:0] CMD_START = 3&#39;b011;
	localparam [2:0] HALTING = 3&#39;b001;
	always @(*) begin
		dbg_nxtstate = IDLE;
		dbg_state_en = 1&#39;b0;
		abstractcs_busy_wren = 1&#39;b0;
		abstractcs_busy_din = 1&#39;b0;
		dbg_halt_req = dmcontrol_wren_Q &amp; dmcontrol_reg[31];
		dbg_resume_req = 1&#39;b0;
		case (dbg_state)
			IDLE: begin
				dbg_nxtstate = (dmstatus_reg[9] | dec_tlu_mpc_halted_only ? HALTED : HALTING);
				dbg_state_en = (((dmcontrol_reg[31] &amp; ~dec_tlu_debug_mode) | dmstatus_reg[9]) | dec_tlu_mpc_halted_only) &amp; ~dmcontrol_reg[1];
				dbg_halt_req = dmcontrol_reg[31];
			end
			HALTING: begin
				dbg_nxtstate = HALTED;
				dbg_state_en = dmstatus_reg[9];
			end
			HALTED: begin
				dbg_nxtstate = (dmstatus_reg[9] &amp; ~dmcontrol_reg[1] ? (dmcontrol_reg[30] &amp; ~dmcontrol_reg[31] ? RESUMING : CMD_START) : (dmcontrol_reg[31] ? HALTING : IDLE));
				dbg_state_en = (((((dmstatus_reg[9] &amp; dmcontrol_reg[30]) &amp; ~dmcontrol_reg[31]) &amp; dmcontrol_wren_Q) | command_wren) | dmcontrol_reg[1]) | ~(dmstatus_reg[9] | dec_tlu_mpc_halted_only);
				abstractcs_busy_wren = dbg_state_en &amp; (dbg_nxtstate == CMD_START);
				abstractcs_busy_din = 1&#39;b1;
				dbg_resume_req = dbg_state_en &amp; (dbg_nxtstate == RESUMING);
			end
			CMD_START: begin
				dbg_nxtstate = (|abstractcs_reg[10:8] ? CMD_DONE : CMD_WAIT);
				dbg_state_en = dbg_cmd_valid | |abstractcs_reg[10:8];
			end
			CMD_WAIT: begin
				dbg_nxtstate = CMD_DONE;
				dbg_state_en = core_dbg_cmd_done;
			end
			CMD_DONE: begin
				dbg_nxtstate = HALTED;
				dbg_state_en = 1&#39;b1;
				abstractcs_busy_wren = dbg_state_en;
				abstractcs_busy_din = 1&#39;b0;
			end
			RESUMING: begin
				dbg_nxtstate = IDLE;
				dbg_state_en = dmstatus_reg[17];
			end
			default: begin
				dbg_nxtstate = IDLE;
				dbg_state_en = 1&#39;b0;
				abstractcs_busy_wren = 1&#39;b0;
				abstractcs_busy_din = 1&#39;b0;
				dbg_halt_req = 1&#39;b0;
				dbg_resume_req = 1&#39;b0;
			end
		endcase
	end
	assign dmi_reg_rdata_din[31:0] = (((((((((({32 {dmi_reg_addr == 7&#39;h04}} &amp; data0_reg[31:0]) | ({32 {dmi_reg_addr == 7&#39;h05}} &amp; data1_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h10}} &amp; dmcontrol_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h11}} &amp; dmstatus_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h16}} &amp; abstractcs_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h17}} &amp; command_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h40}} &amp; haltsum0_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h38}} &amp; sbcs_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h39}} &amp; sbaddress0_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h3c}} &amp; sbdata0_reg[31:0])) | ({32 {dmi_reg_addr == 7&#39;h3d}} &amp; sbdata1_reg[31:0]);
	rvdffs #(3) dbg_state_reg(
		.din(dbg_nxtstate),
		.dout(dbg_state),
		.en(dbg_state_en),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	rvdffs #(32) dmi_rddata_reg(
		.din(dmi_reg_rdata_din),
		.dout(dmi_reg_rdata),
		.en(dmi_reg_en),
		.rst_l(dbg_dm_rst_l),
		.clk(dbg_free_clk)
	);
	assign dbg_cmd_addr[31:0] = (command_reg[31:24] == 8&#39;h02 ? {data1_reg[31:2], 2&#39;b00} : {20&#39;b00000000000000000000, command_reg[11:0]});
	assign dbg_cmd_wrdata[31:0] = data0_reg[31:0];
	assign dbg_cmd_valid = ((dbg_state == CMD_START) &amp; ~(|abstractcs_reg[10:8])) &amp; dma_dbg_ready;
	assign dbg_cmd_write = command_reg[16];
	assign dbg_cmd_type[1:0] = (command_reg[31:24] == 8&#39;h02 ? 2&#39;b10 : {1&#39;b0, command_reg[15:12] == 4&#39;b0000});
	assign dbg_cmd_size[1:0] = command_reg[21:20];
	assign dbg_dma_bubble = ((dbg_state == CMD_START) &amp; ~(|abstractcs_reg[10:8])) | (dbg_state == CMD_WAIT);
	localparam [3:0] CMD_RD = 4&#39;h3;
	localparam [3:0] CMD_WR = 4&#39;h4;
	localparam [3:0] CMD_WR_ADDR = 4&#39;h5;
	localparam [3:0] CMD_WR_DATA = 4&#39;h6;
	localparam [3:0] DONE = 4&#39;h9;
	localparam [3:0] RSP_WR = 4&#39;h8;
	localparam [3:0] WAIT_RD = 4&#39;h1;
	localparam [3:0] WAIT_WR = 4&#39;h2;
	always @(*) begin
		sb_nxtstate = SBIDLE;
		sb_state_en = 1&#39;b0;
		sbcs_sbbusy_wren = 1&#39;b0;
		sbcs_sbbusy_din = 1&#39;b0;
		sbcs_sberror_wren = 1&#39;b0;
		sbcs_sberror_din[2:0] = 3&#39;b000;
		sbaddress0_reg_wren1 = 1&#39;b0;
		case (sb_state)
			SBIDLE: begin
				sb_nxtstate = (sbdata0wr_access ? WAIT_WR : WAIT_RD);
				sb_state_en = (sbdata0wr_access | sbreadondata_access) | sbreadonaddr_access;
				sbcs_sbbusy_wren = sb_state_en;
				sbcs_sbbusy_din = 1&#39;b1;
				sbcs_sberror_wren = sbcs_wren &amp; |dmi_reg_wdata[14:12];
				sbcs_sberror_din[2:0] = ~dmi_reg_wdata[14:12] &amp; sbcs_reg[14:12];
			end
			WAIT_RD: begin
				sb_nxtstate = (sbcs_unaligned | sbcs_illegal_size ? DONE : CMD_RD);
				sb_state_en = (dbg_bus_clk_en | sbcs_unaligned) | sbcs_illegal_size;
				sbcs_sberror_wren = sbcs_unaligned | sbcs_illegal_size;
				sbcs_sberror_din[2:0] = (sbcs_unaligned ? 3&#39;b011 : 3&#39;b100);
			end
			WAIT_WR: begin
				sb_nxtstate = (sbcs_unaligned | sbcs_illegal_size ? DONE : CMD_WR);
				sb_state_en = (dbg_bus_clk_en | sbcs_unaligned) | sbcs_illegal_size;
				sbcs_sberror_wren = sbcs_unaligned | sbcs_illegal_size;
				sbcs_sberror_din[2:0] = (sbcs_unaligned ? 3&#39;b011 : 3&#39;b100);
			end
			CMD_RD: begin
				sb_nxtstate = RSP_RD;
				sb_state_en = (sb_axi_arvalid_q &amp; sb_axi_arready_q) &amp; dbg_bus_clk_en;
			end
			CMD_WR: begin
				sb_nxtstate = (sb_axi_awready_q &amp; sb_axi_wready_q ? RSP_WR : (sb_axi_awready_q ? CMD_WR_DATA : CMD_WR_ADDR));
				sb_state_en = ((sb_axi_awvalid_q &amp; sb_axi_awready_q) | (sb_axi_wvalid_q &amp; sb_axi_wready_q)) &amp; dbg_bus_clk_en;
			end
			CMD_WR_ADDR: begin
				sb_nxtstate = RSP_WR;
				sb_state_en = (sb_axi_awvalid_q &amp; sb_axi_awready_q) &amp; dbg_bus_clk_en;
			end
			CMD_WR_DATA: begin
				sb_nxtstate = RSP_WR;
				sb_state_en = (sb_axi_wvalid_q &amp; sb_axi_wready_q) &amp; dbg_bus_clk_en;
			end
			RSP_RD: begin
				sb_nxtstate = DONE;
				sb_state_en = (sb_axi_rvalid_q &amp; sb_axi_rready_q) &amp; dbg_bus_clk_en;
				sbcs_sberror_wren = sb_state_en &amp; sb_axi_rresp_q[1];
				sbcs_sberror_din[2:0] = 3&#39;b010;
			end
			RSP_WR: begin
				sb_nxtstate = DONE;
				sb_state_en = (sb_axi_bvalid_q &amp; sb_axi_bready_q) &amp; dbg_bus_clk_en;
				sbcs_sberror_wren = sb_state_en &amp; sb_axi_bresp_q[1];
				sbcs_sberror_din[2:0] = 3&#39;b010;
			end
			DONE: begin
				sb_nxtstate = SBIDLE;
				sb_state_en = 1&#39;b1;
				sbcs_sbbusy_wren = 1&#39;b1;
				sbcs_sbbusy_din = 1&#39;b0;
				sbaddress0_reg_wren1 = sbcs_reg[16];
			end
			default: begin
				sb_nxtstate = SBIDLE;
				sb_state_en = 1&#39;b0;
				sbcs_sbbusy_wren = 1&#39;b0;
				sbcs_sbbusy_din = 1&#39;b0;
				sbcs_sberror_wren = 1&#39;b0;
				sbcs_sberror_din[2:0] = 3&#39;b000;
				sbaddress0_reg_wren1 = 1&#39;b0;
			end
		endcase
	end
	rvdffs #(4) sb_state_reg(
		.din(sb_nxtstate),
		.dout(sb_state),
		.en(sb_state_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_awvalid_ff(
		.din(sb_axi_awvalid),
		.dout(sb_axi_awvalid_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_awready_ff(
		.din(sb_axi_awready),
		.dout(sb_axi_awready_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_wvalid_ff(
		.din(sb_axi_wvalid),
		.dout(sb_axi_wvalid_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_wready_ff(
		.din(sb_axi_wready),
		.dout(sb_axi_wready_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_arvalid_ff(
		.din(sb_axi_arvalid),
		.dout(sb_axi_arvalid_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_arready_ff(
		.din(sb_axi_arready),
		.dout(sb_axi_arready_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_bvalid_ff(
		.din(sb_axi_bvalid),
		.dout(sb_axi_bvalid_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_bready_ff(
		.din(sb_axi_bready),
		.dout(sb_axi_bready_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdff #(.WIDTH(2)) axi_bresp_ff(
		.din(sb_axi_bresp[1:0]),
		.dout(sb_axi_bresp_q[1:0]),
		.rst_l(dbg_dm_rst_l),
		.clk(bus_clk)
	);
	rvdffs #(.WIDTH(1)) axi_rvalid_ff(
		.din(sb_axi_rvalid),
		.dout(sb_axi_rvalid_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdffs #(.WIDTH(1)) axi_rready_ff(
		.din(sb_axi_rready),
		.dout(sb_axi_rready_q),
		.en(dbg_bus_clk_en),
		.rst_l(dbg_dm_rst_l),
		.clk(sb_free_clk)
	);
	rvdff #(.WIDTH(2)) axi_rresp_ff(
		.din(sb_axi_rresp[1:0]),
		.dout(sb_axi_rresp_q[1:0]),
		.rst_l(dbg_dm_rst_l),
		.clk(bus_clk)
	);
	rvdffe #(.WIDTH(64)) axi_rdata_ff(
		.din(sb_axi_rdata[63:0]),
		.dout(sb_axi_rdata_q[63:0]),
		.rst_l(dbg_dm_rst_l),
		.en(bus_clken),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	assign sb_axi_awvalid = ((sb_state == CMD_WR) | (sb_state == CMD_WR_ADDR)) &amp; ~(sb_axi_awvalid_q &amp; sb_axi_awready_q);
	assign sb_axi_awaddr[31:0] = sbaddress0_reg[31:0];
	assign sb_axi_awid[SB_BUS_TAG - 1:0] = {SB_BUS_TAG {1&#39;sb0}};
	assign sb_axi_awsize[2:0] = sbcs_reg[19:17];
	assign sb_axi_awprot[2:0] = {3 {1&#39;sb0}};
	assign sb_axi_awcache[3:0] = 4&#39;b1111;
	assign sb_axi_awregion[3:0] = sbaddress0_reg[31:28];
	assign sb_axi_awlen[7:0] = {8 {1&#39;sb0}};
	assign sb_axi_awburst[1:0] = 2&#39;b01;
	assign sb_axi_awqos[3:0] = {4 {1&#39;sb0}};
	assign sb_axi_awlock = 1&#39;sb0;
	assign sb_axi_wvalid = ((sb_state == CMD_WR) | (sb_state == CMD_WR_DATA)) &amp; ~(sb_axi_wvalid_q &amp; sb_axi_wready_q);
	assign sb_axi_wdata[63:0] = ((({64 {sbcs_reg[19:17] == 3&#39;h0}} &amp; {8 {sbdata0_reg[7:0]}}) | ({64 {sbcs_reg[19:17] == 3&#39;h1}} &amp; {4 {sbdata0_reg[15:0]}})) | ({64 {sbcs_reg[19:17] == 3&#39;h2}} &amp; {2 {sbdata0_reg[31:0]}})) | ({64 {sbcs_reg[19:17] == 3&#39;h3}} &amp; {sbdata1_reg[31:0], sbdata0_reg[31:0]});
	assign sb_axi_wstrb[7:0] = ((({8 {sbcs_reg[19:17] == 3&#39;h0}} &amp; (8&#39;h01 &lt;&lt; sbaddress0_reg[2:0])) | ({8 {sbcs_reg[19:17] == 3&#39;h1}} &amp; (8&#39;h03 &lt;&lt; {sbaddress0_reg[2:1], 1&#39;b0}))) | ({8 {sbcs_reg[19:17] == 3&#39;h2}} &amp; (8&#39;h0f &lt;&lt; {sbaddress0_reg[2], 2&#39;b00}))) | ({8 {sbcs_reg[19:17] == 3&#39;h3}} &amp; 8&#39;hff);
	assign sb_axi_wlast = 1&#39;sb1;
	assign sb_axi_arvalid = (sb_state == CMD_RD) &amp; ~(sb_axi_arvalid_q &amp; sb_axi_arready_q);
	assign sb_axi_araddr[31:0] = {sbaddress0_reg[31:3], 3&#39;b000};
	assign sb_axi_arid[SB_BUS_TAG - 1:0] = {SB_BUS_TAG {1&#39;sb0}};
	assign sb_axi_arsize[2:0] = 3&#39;b011;
	assign sb_axi_arprot[2:0] = {3 {1&#39;sb0}};
	assign sb_axi_arcache[3:0] = 4&#39;b0000;
	assign sb_axi_arregion[3:0] = sbaddress0_reg[31:28];
	assign sb_axi_arlen[7:0] = {8 {1&#39;sb0}};
	assign sb_axi_arburst[1:0] = 2&#39;b01;
	assign sb_axi_arqos[3:0] = {4 {1&#39;sb0}};
	assign sb_axi_arlock = 1&#39;sb0;
	assign sb_axi_bready = 1&#39;b1;
	assign sb_axi_rready = 1&#39;b1;
	assign sb_bus_rdata[63:0] = ((({64 {sbcs_reg[19:17] == 3&#39;h0}} &amp; ((sb_axi_rdata_q[63:0] &gt;&gt; (8 * sbaddress0_reg[2:0])) &amp; 64&#39;hff)) | ({64 {sbcs_reg[19:17] == 3&#39;h1}} &amp; ((sb_axi_rdata_q[63:0] &gt;&gt; (16 * sbaddress0_reg[2:1])) &amp; 64&#39;hffff))) | ({64 {sbcs_reg[19:17] == 3&#39;h2}} &amp; ((sb_axi_rdata_q[63:0] &gt;&gt; (32 * sbaddress0_reg[2])) &amp; 64&#39;hffffffff))) | ({64 {sbcs_reg[19:17] == 3&#39;h3}} &amp; sb_axi_rdata_q[63:0]);
endmodule
module dmi_wrapper (
	scan_mode,
	trst_n,
	tck,
	tms,
	tdi,
	tdo,
	tdoEnable,
	core_rst_n,
	core_clk,
	jtag_id,
	rd_data,
	reg_wr_data,
	reg_wr_addr,
	reg_en,
	reg_wr_en,
	dmi_hard_reset
);
	input scan_mode;
	input trst_n;
	input tck;
	input tms;
	input tdi;
	output tdo;
	output tdoEnable;
	input core_rst_n;
	input core_clk;
	input [31:1] jtag_id;
	input [31:0] rd_data;
	output [31:0] reg_wr_data;
	output [6:0] reg_wr_addr;
	output reg_en;
	output reg_wr_en;
	output dmi_hard_reset;
	wire rd_en;
	wire wr_en;
	wire dmireset;
	rvjtag_tap i_jtag_tap(
		.trst(trst_n),
		.tck(tck),
		.tms(tms),
		.tdi(tdi),
		.tdo(tdo),
		.tdoEnable(tdoEnable),
		.wr_data(reg_wr_data),
		.wr_addr(reg_wr_addr),
		.rd_en(rd_en),
		.wr_en(wr_en),
		.rd_data(rd_data),
		.rd_status(2&#39;b00),
		.idle(3&#39;h0),
		.dmi_stat(2&#39;b00),
		.version(4&#39;h1),
		.jtag_id(jtag_id),
		.dmi_hard_reset(dmi_hard_reset),
		.dmi_reset(dmireset)
	);
	dmi_jtag_to_core_sync i_dmi_jtag_to_core_sync(
		.wr_en(wr_en),
		.rd_en(rd_en),
		.rst_n(core_rst_n),
		.clk(core_clk),
		.reg_en(reg_en),
		.reg_wr_en(reg_wr_en)
	);
endmodule
module dmi_jtag_to_core_sync (
	rd_en,
	wr_en,
	rst_n,
	clk,
	reg_en,
	reg_wr_en
);
	input rd_en;
	input wr_en;
	input rst_n;
	input clk;
	output reg_en;
	output reg_wr_en;
	wire c_rd_en;
	wire c_wr_en;
	assign reg_en = c_wr_en | c_rd_en;
	assign reg_wr_en = c_wr_en;
	reg [2:0] rden;
	reg [2:0] wren;
	always @(posedge clk or negedge rst_n)
		if (!rst_n) begin
			rden &lt;= 3&#39;b000;
			wren &lt;= 3&#39;b000;
		end
		else begin
			rden &lt;= {rden[1:0], rd_en};
			wren &lt;= {wren[1:0], wr_en};
		end
	assign c_rd_en = rden[1] &amp; ~rden[2];
	assign c_wr_en = wren[1] &amp; ~wren[2];
endmodule
module rvjtag_tap (
	trst,
	tck,
	tms,
	tdi,
	tdo,
	tdoEnable,
	wr_data,
	wr_addr,
	wr_en,
	rd_en,
	rd_data,
	rd_status,
	dmi_reset,
	dmi_hard_reset,
	idle,
	dmi_stat,
	jtag_id,
	version
);
	parameter AWIDTH = 7;
	input trst;
	input tck;
	input tms;
	input tdi;
	output reg tdo;
	output tdoEnable;
	output [31:0] wr_data;
	output [AWIDTH - 1:0] wr_addr;
	output wr_en;
	output rd_en;
	input [31:0] rd_data;
	input [1:0] rd_status;
	output reg dmi_reset;
	output reg dmi_hard_reset;
	input [2:0] idle;
	input [1:0] dmi_stat;
	input [31:1] jtag_id;
	input [3:0] version;
	localparam USER_DR_LENGTH = AWIDTH + 34;
	reg [USER_DR_LENGTH - 1:0] sr;
	reg [USER_DR_LENGTH - 1:0] nsr;
	reg [USER_DR_LENGTH - 1:0] dr;
	reg [3:0] state;
	reg [3:0] nstate;
	reg [4:0] ir;
	wire jtag_reset;
	wire shift_dr;
	wire pause_dr;
	wire update_dr;
	wire capture_dr;
	wire shift_ir;
	wire pause_ir;
	wire update_ir;
	wire capture_ir;
	wire [1:0] dr_en;
	wire devid_sel;
	wire [5:0] abits;
	assign abits = AWIDTH[5:0];
	localparam TEST_LOGIC_RESET_STATE = 0;
	localparam RUN_TEST_IDLE_STATE = 1;
	localparam SELECT_DR_SCAN_STATE = 2;
	localparam CAPTURE_DR_STATE = 3;
	localparam SHIFT_DR_STATE = 4;
	localparam EXIT1_DR_STATE = 5;
	localparam PAUSE_DR_STATE = 6;
	localparam EXIT2_DR_STATE = 7;
	localparam UPDATE_DR_STATE = 8;
	localparam SELECT_IR_SCAN_STATE = 9;
	localparam CAPTURE_IR_STATE = 10;
	localparam SHIFT_IR_STATE = 11;
	localparam EXIT1_IR_STATE = 12;
	localparam PAUSE_IR_STATE = 13;
	localparam EXIT2_IR_STATE = 14;
	localparam UPDATE_IR_STATE = 15;
	always @(*) begin
		nstate = state;
		case (state)
			TEST_LOGIC_RESET_STATE: nstate = (tms ? TEST_LOGIC_RESET_STATE : RUN_TEST_IDLE_STATE);
			RUN_TEST_IDLE_STATE: nstate = (tms ? SELECT_DR_SCAN_STATE : RUN_TEST_IDLE_STATE);
			SELECT_DR_SCAN_STATE: nstate = (tms ? SELECT_IR_SCAN_STATE : CAPTURE_DR_STATE);
			CAPTURE_DR_STATE: nstate = (tms ? EXIT1_DR_STATE : SHIFT_DR_STATE);
			SHIFT_DR_STATE: nstate = (tms ? EXIT1_DR_STATE : SHIFT_DR_STATE);
			EXIT1_DR_STATE: nstate = (tms ? UPDATE_DR_STATE : PAUSE_DR_STATE);
			PAUSE_DR_STATE: nstate = (tms ? EXIT2_DR_STATE : PAUSE_DR_STATE);
			EXIT2_DR_STATE: nstate = (tms ? UPDATE_DR_STATE : SHIFT_DR_STATE);
			UPDATE_DR_STATE: nstate = (tms ? SELECT_DR_SCAN_STATE : RUN_TEST_IDLE_STATE);
			SELECT_IR_SCAN_STATE: nstate = (tms ? TEST_LOGIC_RESET_STATE : CAPTURE_IR_STATE);
			CAPTURE_IR_STATE: nstate = (tms ? EXIT1_IR_STATE : SHIFT_IR_STATE);
			SHIFT_IR_STATE: nstate = (tms ? EXIT1_IR_STATE : SHIFT_IR_STATE);
			EXIT1_IR_STATE: nstate = (tms ? UPDATE_IR_STATE : PAUSE_IR_STATE);
			PAUSE_IR_STATE: nstate = (tms ? EXIT2_IR_STATE : PAUSE_IR_STATE);
			EXIT2_IR_STATE: nstate = (tms ? UPDATE_IR_STATE : SHIFT_IR_STATE);
			UPDATE_IR_STATE: nstate = (tms ? SELECT_DR_SCAN_STATE : RUN_TEST_IDLE_STATE);
			default: nstate = TEST_LOGIC_RESET_STATE;
		endcase
	end
	always @(posedge tck or negedge trst)
		if (!trst)
			state &lt;= TEST_LOGIC_RESET_STATE;
		else
			state &lt;= nstate;
	assign jtag_reset = state == TEST_LOGIC_RESET_STATE;
	assign shift_dr = state == SHIFT_DR_STATE;
	assign pause_dr = state == PAUSE_DR_STATE;
	assign update_dr = state == UPDATE_DR_STATE;
	assign capture_dr = state == CAPTURE_DR_STATE;
	assign shift_ir = state == SHIFT_IR_STATE;
	assign pause_ir = state == PAUSE_IR_STATE;
	assign update_ir = state == UPDATE_IR_STATE;
	assign capture_ir = state == CAPTURE_IR_STATE;
	assign tdoEnable = shift_dr | shift_ir;
	always @(negedge tck or negedge trst)
		if (!trst)
			ir &lt;= 5&#39;b00001;
		else if (jtag_reset)
			ir &lt;= 5&#39;b00001;
		else if (update_ir)
			ir &lt;= (sr[4:0] == {5 {1&#39;sb0}} ? 5&#39;h1f : sr[4:0]);
	assign devid_sel = ir == 5&#39;b00001;
	assign dr_en[0] = ir == 5&#39;b10000;
	assign dr_en[1] = ir == 5&#39;b10001;
	always @(posedge tck or negedge trst)
		if (!trst)
			sr &lt;= {(USER_DR_LENGTH &gt;= 1 ? USER_DR_LENGTH : 2 - USER_DR_LENGTH) {1&#39;sb0}};
		else
			sr &lt;= nsr;
	always @(*) begin
		nsr = sr;
		case (1)
			shift_dr:
				case (1)
					dr_en[1]: nsr = {tdi, sr[USER_DR_LENGTH - 1:1]};
					dr_en[0], devid_sel: nsr = {{USER_DR_LENGTH - 32 {1&#39;b0}}, tdi, sr[31:1]};
					default: nsr = {{USER_DR_LENGTH - 1 {1&#39;b0}}, tdi};
				endcase
			capture_dr:
				case (1)
					dr_en[0]: nsr = {{USER_DR_LENGTH - 15 {1&#39;b0}}, idle, dmi_stat, abits, version};
					dr_en[1]: nsr = {{AWIDTH {1&#39;b0}}, rd_data, rd_status};
					devid_sel: nsr = {{USER_DR_LENGTH - 32 {1&#39;b0}}, jtag_id, 1&#39;b1};
				endcase
			shift_ir: nsr = {{USER_DR_LENGTH - 5 {1&#39;b0}}, tdi, sr[4:1]};
			capture_ir: nsr = {{USER_DR_LENGTH - 1 {1&#39;b0}}, 1&#39;b1};
		endcase
	end
	always @(negedge tck) tdo &lt;= sr[0];
	always @(posedge tck or negedge trst)
		if (!trst) begin
			dmi_hard_reset &lt;= 1&#39;b0;
			dmi_reset &lt;= 1&#39;b0;
		end
		else if (update_dr &amp; dr_en[0]) begin
			dmi_hard_reset &lt;= sr[17];
			dmi_reset &lt;= sr[16];
		end
		else begin
			dmi_hard_reset &lt;= 1&#39;b0;
			dmi_reset &lt;= 1&#39;b0;
		end
	always @(posedge tck or negedge trst)
		if (!trst)
			dr &lt;= {(USER_DR_LENGTH &gt;= 1 ? USER_DR_LENGTH : 2 - USER_DR_LENGTH) {1&#39;sb0}};
		else if (update_dr &amp; dr_en[1])
			dr &lt;= sr;
		else
			dr &lt;= {dr[USER_DR_LENGTH - 1:2], 2&#39;b00};
	assign {wr_addr, wr_data, wr_en, rd_en} = dr;
endmodule
module rvdff (
	din,
	clk,
	rst_l,
	dout
);
	parameter WIDTH = 1;
	input wire [WIDTH - 1:0] din;
	input wire clk;
	input wire rst_l;
	output reg [WIDTH - 1:0] dout;
	always @(posedge clk or negedge rst_l)
		if (rst_l == 0)
			dout[WIDTH - 1:0] &lt;= 0;
		else
			dout[WIDTH - 1:0] &lt;= din[WIDTH - 1:0];
endmodule
module rvdffs (
	din,
	en,
	clk,
	rst_l,
	dout
);
	parameter WIDTH = 1;
	input wire [WIDTH - 1:0] din;
	input wire en;
	input wire clk;
	input wire rst_l;
	output wire [WIDTH - 1:0] dout;
	rvdff #(WIDTH) dffs(
		.din((en ? din[WIDTH - 1:0] : dout[WIDTH - 1:0])),
		.clk(clk),
		.rst_l(rst_l),
		.dout(dout)
	);
endmodule
module rvdffsc (
	din,
	en,
	clear,
	clk,
	rst_l,
	dout
);
	parameter WIDTH = 1;
	input wire [WIDTH - 1:0] din;
	input wire en;
	input wire clear;
	input wire clk;
	input wire rst_l;
	output wire [WIDTH - 1:0] dout;
	wire [WIDTH - 1:0] din_new;
	assign din_new = {WIDTH {~clear}} &amp; (en ? din[WIDTH - 1:0] : dout[WIDTH - 1:0]);
	rvdff #(WIDTH) dffsc(
		.din(din_new[WIDTH - 1:0]),
		.clk(clk),
		.rst_l(rst_l),
		.dout(dout)
	);
endmodule
module clockhdr (
	TE,
	E,
	CP,
	Q
);
	input wire TE;
	input wire E;
	input wire CP;
	output Q;
	reg en_ff;
	wire enable;
	assign enable = E | TE;
	always @(CP or enable)
		if (!CP)
			en_ff = enable;
	assign Q = CP &amp; en_ff;
endmodule
module rvclkhdr (
	en,
	clk,
	scan_mode,
	l1clk
);
	input wire en;
	input wire clk;
	input wire scan_mode;
	output wire l1clk;
	wire TE;
	assign TE = scan_mode;
	clockhdr clkhdr(
		.TE(TE),
		.E(en),
		.CP(clk),
		.Q(l1clk)
	);
endmodule
module rvoclkhdr (
	en,
	clk,
	scan_mode,
	l1clk
);
	input wire en;
	input wire clk;
	input wire scan_mode;
	output wire l1clk;
	wire TE;
	assign TE = scan_mode;
	clockhdr clkhdr(
		.TE(TE),
		.E(en),
		.CP(clk),
		.Q(l1clk)
	);
endmodule
module rvdffe (
	din,
	en,
	clk,
	rst_l,
	scan_mode,
	dout
);
	parameter WIDTH = 1;
	input wire [WIDTH - 1:0] din;
	input wire en;
	input wire clk;
	input wire rst_l;
	input wire scan_mode;
	output wire [WIDTH - 1:0] dout;
	wire l1clk;
	generate
		if (WIDTH &gt;= 8) begin : genblock
			rvclkhdr clkhdr(
				.en(en),
				.clk(clk),
				.scan_mode(scan_mode),
				.l1clk(l1clk)
			);
			rvdff #(WIDTH) dff(
				.din(din),
				.rst_l(rst_l),
				.dout(dout),
				.clk(l1clk)
			);
		end
		else ThisModuleDoesNotExist __sv2v_elab_error(&#34;%m: rvdffe width must be &gt;= 8&#34;);
	endgenerate
endmodule
module rvsyncss (
	clk,
	rst_l,
	din,
	dout
);
	parameter WIDTH = 251;
	input wire clk;
	input wire rst_l;
	input wire [WIDTH - 1:0] din;
	output wire [WIDTH - 1:0] dout;
	wire [WIDTH - 1:0] din_ff1;
	rvdff #(WIDTH) sync_ff1(
		.clk(clk),
		.rst_l(rst_l),
		.din(din[WIDTH - 1:0]),
		.dout(din_ff1[WIDTH - 1:0])
	);
	rvdff #(WIDTH) sync_ff2(
		.clk(clk),
		.rst_l(rst_l),
		.din(din_ff1[WIDTH - 1:0]),
		.dout(dout[WIDTH - 1:0])
	);
endmodule
module rvlsadder (
	rs1,
	offset,
	dout
);
	input wire [31:0] rs1;
	input wire [11:0] offset;
	output wire [31:0] dout;
	wire cout;
	wire sign;
	wire [31:12] rs1_inc;
	wire [31:12] rs1_dec;
	assign {cout, dout[11:0]} = {1&#39;b0, rs1[11:0]} + {1&#39;b0, offset[11:0]};
	assign rs1_inc[31:12] = rs1[31:12] + 1;
	assign rs1_dec[31:12] = rs1[31:12] - 1;
	assign sign = offset[11];
	assign dout[31:12] = (({20 {sign ~^ cout}} &amp; rs1[31:12]) | ({20 {~sign &amp; cout}} &amp; rs1_inc[31:12])) | ({20 {sign &amp; ~cout}} &amp; rs1_dec[31:12]);
endmodule
module rvbradder (
	pc,
	offset,
	dout
);
	input [31:1] pc;
	input [12:1] offset;
	output [31:1] dout;
	wire cout;
	wire sign;
	wire [31:13] pc_inc;
	wire [31:13] pc_dec;
	assign {cout, dout[12:1]} = {1&#39;b0, pc[12:1]} + {1&#39;b0, offset[12:1]};
	assign pc_inc[31:13] = pc[31:13] + 1;
	assign pc_dec[31:13] = pc[31:13] - 1;
	assign sign = offset[12];
	assign dout[31:13] = (({19 {sign ~^ cout}} &amp; pc[31:13]) | ({19 {~sign &amp; cout}} &amp; pc_inc[31:13])) | ({19 {sign &amp; ~cout}} &amp; pc_dec[31:13]);
endmodule
module rvtwoscomp (
	din,
	dout
);
	parameter WIDTH = 32;
	input wire [WIDTH - 1:0] din;
	output wire [WIDTH - 1:0] dout;
	wire [WIDTH - 1:1] dout_temp;
	genvar i;
	generate
		for (i = 1; i &lt; WIDTH; i = i + 1) begin : flip_after_first_one
			assign dout_temp[i] = (|din[i - 1:0] ? ~din[i] : din[i]);
		end
	endgenerate
	assign dout[WIDTH - 1:0] = {dout_temp[WIDTH - 1:1], din[0]};
endmodule
module rvfindfirst1 (
	din,
	dout
);
	parameter WIDTH = 32;
	parameter SHIFT = $clog2(WIDTH);
	input wire [WIDTH - 1:0] din;
	output reg [SHIFT - 1:0] dout;
	reg done;
	always @(*) begin
		dout[SHIFT - 1:0] = {SHIFT {1&#39;b0}};
		done = 1&#39;b0;
		begin : sv2v_autoblock_53
			reg signed [31:0] i;
			for (i = WIDTH - 1; i &gt; 0; i = i - 1)
				begin : find_first_one
					done = done | din[i];
					dout[SHIFT - 1:0] = dout[SHIFT - 1:0] + (done ? 1&#39;b0 : 1&#39;b1);
				end
		end
	end
endmodule
module rvfindfirst1hot (
	din,
	dout
);
	parameter WIDTH = 32;
	input wire [WIDTH - 1:0] din;
	output reg [WIDTH - 1:0] dout;
	reg done;
	always @(*) begin
		dout[WIDTH - 1:0] = {WIDTH {1&#39;b0}};
		done = 1&#39;b0;
		begin : sv2v_autoblock_54
			reg signed [31:0] i;
			for (i = 0; i &lt; WIDTH; i = i + 1)
				begin : find_first_one
					dout[i] = ~done &amp; din[i];
					done = done | din[i];
				end
		end
	end
endmodule
module rvmaskandmatch (
	mask,
	data,
	masken,
	match
);
	parameter WIDTH = 32;
	input wire [WIDTH - 1:0] mask;
	input wire [WIDTH - 1:0] data;
	input wire masken;
	output wire match;
	wire [WIDTH - 1:0] matchvec;
	wire masken_or_fullmask;
	assign masken_or_fullmask = masken &amp; ~(&amp;mask[WIDTH - 1:0]);
	assign matchvec[0] = masken_or_fullmask | (mask[0] == data[0]);
	genvar i;
	generate
		for (i = 1; i &lt; WIDTH; i = i + 1) begin : match_after_first_zero
			assign matchvec[i] = (&amp;mask[i - 1:0] &amp; masken_or_fullmask ? 1&#39;b1 : mask[i] == data[i]);
		end
	endgenerate
	assign match = &amp;matchvec[WIDTH - 1:0];
endmodule
module rvbtb_tag_hash (
	pc,
	hash
);
	input wire [31:1] pc;
	output wire [8:0] hash;
	assign hash = pc[23:15] ^ pc[14:6];
endmodule
module rvbtb_addr_hash (
	pc,
	hash
);
	input wire [31:1] pc;
	output wire [5:4] hash;
	assign hash[5:4] = (pc[5:4] ^ pc[7:6]) ^ pc[9:8];
endmodule
module rvbtb_ghr_hash (
	hashin,
	ghr,
	hash
);
	input wire [5:4] hashin;
	input wire [4:0] ghr;
	output wire [7:4] hash;
	assign hash[7:4] = {ghr[3:2] ^ {ghr[4], 1&#39;b0}, hashin[5:4] ^ ghr[1:0]};
endmodule
module rvrangecheck (
	addr,
	in_range,
	in_region
);
	parameter CCM_SADR = 32&#39;h0;
	parameter CCM_SIZE = 128;
	input wire [31:0] addr;
	output wire in_range;
	output wire in_region;
	localparam REGION_BITS = 4;
	localparam MASK_BITS = 10 + $clog2(CCM_SIZE);
	wire [31:0] start_addr;
	wire [3:0] region;
	assign start_addr[31:0] = CCM_SADR;
	assign region[REGION_BITS - 1:0] = start_addr[31:32 - REGION_BITS];
	assign in_region = addr[31:32 - REGION_BITS] == region[REGION_BITS - 1:0];
	generate
		if (CCM_SIZE == 48) assign in_range = (addr[31:MASK_BITS] == start_addr[31:MASK_BITS]) &amp; ~(&amp;addr[MASK_BITS - 1:MASK_BITS - 2]);
		else assign in_range = addr[31:MASK_BITS] == start_addr[31:MASK_BITS];
	endgenerate
endmodule
module rveven_paritygen (
	data_in,
	parity_out
);
	parameter WIDTH = 16;
	input wire [WIDTH - 1:0] data_in;
	output wire parity_out;
	assign parity_out = ^data_in[WIDTH - 1:0];
endmodule
module rveven_paritycheck (
	data_in,
	parity_in,
	parity_err
);
	parameter WIDTH = 16;
	input wire [WIDTH - 1:0] data_in;
	input wire parity_in;
	output wire parity_err;
	assign parity_err = ^data_in[WIDTH - 1:0] ^ parity_in;
endmodule
module rvecc_encode (
	din,
	ecc_out
);
	input [31:0] din;
	output [6:0] ecc_out;
	wire [5:0] ecc_out_temp;
	assign ecc_out_temp[0] = ((((((((((((((((din[0] ^ din[1]) ^ din[3]) ^ din[4]) ^ din[6]) ^ din[8]) ^ din[10]) ^ din[11]) ^ din[13]) ^ din[15]) ^ din[17]) ^ din[19]) ^ din[21]) ^ din[23]) ^ din[25]) ^ din[26]) ^ din[28]) ^ din[30];
	assign ecc_out_temp[1] = ((((((((((((((((din[0] ^ din[2]) ^ din[3]) ^ din[5]) ^ din[6]) ^ din[9]) ^ din[10]) ^ din[12]) ^ din[13]) ^ din[16]) ^ din[17]) ^ din[20]) ^ din[21]) ^ din[24]) ^ din[25]) ^ din[27]) ^ din[28]) ^ din[31];
	assign ecc_out_temp[2] = ((((((((((((((((din[1] ^ din[2]) ^ din[3]) ^ din[7]) ^ din[8]) ^ din[9]) ^ din[10]) ^ din[14]) ^ din[15]) ^ din[16]) ^ din[17]) ^ din[22]) ^ din[23]) ^ din[24]) ^ din[25]) ^ din[29]) ^ din[30]) ^ din[31];
	assign ecc_out_temp[3] = (((((((((((((din[4] ^ din[5]) ^ din[6]) ^ din[7]) ^ din[8]) ^ din[9]) ^ din[10]) ^ din[18]) ^ din[19]) ^ din[20]) ^ din[21]) ^ din[22]) ^ din[23]) ^ din[24]) ^ din[25];
	assign ecc_out_temp[4] = (((((((((((((din[11] ^ din[12]) ^ din[13]) ^ din[14]) ^ din[15]) ^ din[16]) ^ din[17]) ^ din[18]) ^ din[19]) ^ din[20]) ^ din[21]) ^ din[22]) ^ din[23]) ^ din[24]) ^ din[25];
	assign ecc_out_temp[5] = ((((din[26] ^ din[27]) ^ din[28]) ^ din[29]) ^ din[30]) ^ din[31];
	assign ecc_out[6:0] = {^din[31:0] ^ ^ecc_out_temp[5:0], ecc_out_temp[5:0]};
endmodule
module rvecc_decode (
	en,
	din,
	ecc_in,
	sed_ded,
	dout,
	ecc_out,
	single_ecc_error,
	double_ecc_error
);
	input en;
	input [31:0] din;
	input [6:0] ecc_in;
	input sed_ded;
	output [31:0] dout;
	output [6:0] ecc_out;
	output single_ecc_error;
	output double_ecc_error;
	wire [6:0] ecc_check;
	wire [38:0] error_mask;
	wire [38:0] din_plus_parity;
	wire [38:0] dout_plus_parity;
	assign ecc_check[0] = (((((((((((((((((ecc_in[0] ^ din[0]) ^ din[1]) ^ din[3]) ^ din[4]) ^ din[6]) ^ din[8]) ^ din[10]) ^ din[11]) ^ din[13]) ^ din[15]) ^ din[17]) ^ din[19]) ^ din[21]) ^ din[23]) ^ din[25]) ^ din[26]) ^ din[28]) ^ din[30];
	assign ecc_check[1] = (((((((((((((((((ecc_in[1] ^ din[0]) ^ din[2]) ^ din[3]) ^ din[5]) ^ din[6]) ^ din[9]) ^ din[10]) ^ din[12]) ^ din[13]) ^ din[16]) ^ din[17]) ^ din[20]) ^ din[21]) ^ din[24]) ^ din[25]) ^ din[27]) ^ din[28]) ^ din[31];
	assign ecc_check[2] = (((((((((((((((((ecc_in[2] ^ din[1]) ^ din[2]) ^ din[3]) ^ din[7]) ^ din[8]) ^ din[9]) ^ din[10]) ^ din[14]) ^ din[15]) ^ din[16]) ^ din[17]) ^ din[22]) ^ din[23]) ^ din[24]) ^ din[25]) ^ din[29]) ^ din[30]) ^ din[31];
	assign ecc_check[3] = ((((((((((((((ecc_in[3] ^ din[4]) ^ din[5]) ^ din[6]) ^ din[7]) ^ din[8]) ^ din[9]) ^ din[10]) ^ din[18]) ^ din[19]) ^ din[20]) ^ din[21]) ^ din[22]) ^ din[23]) ^ din[24]) ^ din[25];
	assign ecc_check[4] = ((((((((((((((ecc_in[4] ^ din[11]) ^ din[12]) ^ din[13]) ^ din[14]) ^ din[15]) ^ din[16]) ^ din[17]) ^ din[18]) ^ din[19]) ^ din[20]) ^ din[21]) ^ din[22]) ^ din[23]) ^ din[24]) ^ din[25];
	assign ecc_check[5] = (((((ecc_in[5] ^ din[26]) ^ din[27]) ^ din[28]) ^ din[29]) ^ din[30]) ^ din[31];
	assign ecc_check[6] = (^din[31:0] ^ ^ecc_in[6:0]) &amp; ~sed_ded;
	assign single_ecc_error = (en &amp; (ecc_check[6:0] != 0)) &amp; ecc_check[6];
	assign double_ecc_error = (en &amp; (ecc_check[6:0] != 0)) &amp; ~ecc_check[6];
	generate
		genvar i;
		for (i = 1; i &lt; 40; i = i + 1) assign error_mask[i - 1] = ecc_check[5:0] == i;
	endgenerate
	assign din_plus_parity[38:0] = {ecc_in[6], din[31:26], ecc_in[5], din[25:11], ecc_in[4], din[10:4], ecc_in[3], din[3:1], ecc_in[2], din[0], ecc_in[1:0]};
	assign dout_plus_parity[38:0] = (single_ecc_error ? error_mask[38:0] ^ din_plus_parity[38:0] : din_plus_parity[38:0]);
	assign dout[31:0] = {dout_plus_parity[37:32], dout_plus_parity[30:16], dout_plus_parity[14:8], dout_plus_parity[6:4], dout_plus_parity[2]};
	assign ecc_out[6:0] = {dout_plus_parity[38] ^ (ecc_check[6:0] == 7&#39;b1000000), dout_plus_parity[31], dout_plus_parity[15], dout_plus_parity[7], dout_plus_parity[3], dout_plus_parity[1:0]};
endmodule
module ram_32768x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [14:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [32767:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_16384x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [13:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [16383:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_8192x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [12:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [8191:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_4096x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [11:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [4095:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_3072x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [11:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [3071:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_2048x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [10:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [2047:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1536x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [10:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [1535:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1024x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [1023:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_768x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [767:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_512x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [8:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [511:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_256x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [7:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [255:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_128x39 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [6:0] ADR;
	input wire [38:0] D;
	output reg [38:0] Q;
	input wire WE;
	reg [38:0] ram_core [127:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {39 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1024x20 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [19:0] D;
	output reg [19:0] Q;
	input wire WE;
	reg [19:0] ram_core [1023:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {20 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_512x20 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [8:0] ADR;
	input wire [19:0] D;
	output reg [19:0] Q;
	input wire WE;
	reg [19:0] ram_core [511:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {20 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_256x20 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [7:0] ADR;
	input wire [19:0] D;
	output reg [19:0] Q;
	input wire WE;
	reg [19:0] ram_core [255:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {20 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_128x20 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [6:0] ADR;
	input wire [19:0] D;
	output reg [19:0] Q;
	input wire WE;
	reg [19:0] ram_core [127:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {20 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_64x20 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [5:0] ADR;
	input wire [19:0] D;
	output reg [19:0] Q;
	input wire WE;
	reg [19:0] ram_core [63:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {20 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_4096x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [11:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [4095:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_2048x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [10:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [2047:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1024x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [1023:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_512x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [8:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [511:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_256x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [7:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [255:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_128x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [6:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [127:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_64x34 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [5:0] ADR;
	input wire [33:0] D;
	output reg [33:0] Q;
	input wire WE;
	reg [33:0] ram_core [63:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {34 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_4096x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [11:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [4095:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_2048x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [10:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [2047:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1024x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [1023:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_512x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [8:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [511:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_256x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [7:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [255:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_128x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [6:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [127:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_64x42 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [5:0] ADR;
	input wire [41:0] D;
	output reg [41:0] Q;
	input wire WE;
	reg [41:0] ram_core [63:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {42 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1024x21 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [20:0] D;
	output reg [20:0] Q;
	input wire WE;
	reg [20:0] ram_core [1023:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {21 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_512x21 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [8:0] ADR;
	input wire [20:0] D;
	output reg [20:0] Q;
	input wire WE;
	reg [20:0] ram_core [511:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {21 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_256x21 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [7:0] ADR;
	input wire [20:0] D;
	output reg [20:0] Q;
	input wire WE;
	reg [20:0] ram_core [255:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {21 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_128x21 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [6:0] ADR;
	input wire [20:0] D;
	output reg [20:0] Q;
	input wire WE;
	reg [20:0] ram_core [127:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {21 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_64x21 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [5:0] ADR;
	input wire [20:0] D;
	output reg [20:0] Q;
	input wire WE;
	reg [20:0] ram_core [63:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {21 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_1024x25 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [9:0] ADR;
	input wire [24:0] D;
	output reg [24:0] Q;
	input wire WE;
	reg [24:0] ram_core [1023:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {25 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_512x25 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [8:0] ADR;
	input wire [24:0] D;
	output reg [24:0] Q;
	input wire WE;
	reg [24:0] ram_core [511:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {25 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_256x25 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [7:0] ADR;
	input wire [24:0] D;
	output reg [24:0] Q;
	input wire WE;
	reg [24:0] ram_core [255:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {25 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_128x25 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [6:0] ADR;
	input wire [24:0] D;
	output reg [24:0] Q;
	input wire WE;
	reg [24:0] ram_core [127:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {25 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ram_64x25 (
	CLK,
	ADR,
	D,
	Q,
	WE
);
	input wire CLK;
	input wire [5:0] ADR;
	input wire [24:0] D;
	output reg [24:0] Q;
	input wire WE;
	reg [24:0] ram_core [63:0];
	always @(posedge CLK)
		if (WE) begin
			ram_core[ADR] &lt;= D;
			Q &lt;= {25 {1&#39;sbx}};
		end
		else
			Q &lt;= ram_core[ADR];
endmodule
module ahb_to_axi4 (
	clk,
	rst_l,
	scan_mode,
	bus_clk_en,
	clk_override,
	axi_awvalid,
	axi_awready,
	axi_awid,
	axi_awaddr,
	axi_awsize,
	axi_awprot,
	axi_awlen,
	axi_awburst,
	axi_wvalid,
	axi_wready,
	axi_wdata,
	axi_wstrb,
	axi_wlast,
	axi_bvalid,
	axi_bready,
	axi_bresp,
	axi_bid,
	axi_arvalid,
	axi_arready,
	axi_arid,
	axi_araddr,
	axi_arsize,
	axi_arprot,
	axi_arlen,
	axi_arburst,
	axi_rvalid,
	axi_rready,
	axi_rid,
	axi_rdata,
	axi_rresp,
	ahb_haddr,
	ahb_hburst,
	ahb_hmastlock,
	ahb_hprot,
	ahb_hsize,
	ahb_htrans,
	ahb_hwrite,
	ahb_hwdata,
	ahb_hsel,
	ahb_hreadyin,
	ahb_hrdata,
	ahb_hreadyout,
	ahb_hresp
);
	parameter TAG = 1;
	input clk;
	input rst_l;
	input scan_mode;
	input bus_clk_en;
	input clk_override;
	output wire axi_awvalid;
	input wire axi_awready;
	output wire [TAG - 1:0] axi_awid;
	output wire [31:0] axi_awaddr;
	output wire [2:0] axi_awsize;
	output wire [2:0] axi_awprot;
	output wire [7:0] axi_awlen;
	output wire [1:0] axi_awburst;
	output wire axi_wvalid;
	input wire axi_wready;
	output wire [63:0] axi_wdata;
	output wire [7:0] axi_wstrb;
	output wire axi_wlast;
	input wire axi_bvalid;
	output wire axi_bready;
	input wire [1:0] axi_bresp;
	input wire [TAG - 1:0] axi_bid;
	output wire axi_arvalid;
	input wire axi_arready;
	output wire [TAG - 1:0] axi_arid;
	output wire [31:0] axi_araddr;
	output wire [2:0] axi_arsize;
	output wire [2:0] axi_arprot;
	output wire [7:0] axi_arlen;
	output wire [1:0] axi_arburst;
	input wire axi_rvalid;
	output wire axi_rready;
	input wire [TAG - 1:0] axi_rid;
	input wire [63:0] axi_rdata;
	input wire [1:0] axi_rresp;
	input wire [31:0] ahb_haddr;
	input wire [2:0] ahb_hburst;
	input wire ahb_hmastlock;
	input wire [3:0] ahb_hprot;
	input wire [2:0] ahb_hsize;
	input wire [1:0] ahb_htrans;
	input wire ahb_hwrite;
	input wire [63:0] ahb_hwdata;
	input wire ahb_hsel;
	input wire ahb_hreadyin;
	output wire [63:0] ahb_hrdata;
	output wire ahb_hreadyout;
	output wire ahb_hresp;
	wire [7:0] master_wstrb;
	wire [1:0] buf_state;
	reg [1:0] buf_nxtstate;
	reg buf_state_en;
	reg buf_read_error_in;
	wire buf_read_error;
	wire [63:0] buf_rdata;
	wire ahb_hready;
	wire ahb_hready_q;
	wire [1:0] ahb_htrans_in;
	wire [1:0] ahb_htrans_q;
	wire [2:0] ahb_hsize_q;
	wire ahb_hwrite_q;
	wire [31:0] ahb_haddr_q;
	wire [63:0] ahb_hwdata_q;
	wire ahb_hresp_q;
	wire ahb_addr_in_dccm;
	wire ahb_addr_in_iccm;
	wire ahb_addr_in_pic;
	wire ahb_addr_in_dccm_region_nc;
	wire ahb_addr_in_iccm_region_nc;
	wire ahb_addr_in_pic_region_nc;
	reg buf_rdata_en;
	wire ahb_bus_addr_clk_en;
	wire buf_rdata_clk_en;
	wire ahb_clk;
	wire ahb_addr_clk;
	wire buf_rdata_clk;
	reg cmdbuf_wr_en;
	wire cmdbuf_rst;
	wire cmdbuf_full;
	wire cmdbuf_vld;
	wire cmdbuf_write;
	wire [1:0] cmdbuf_size;
	wire [7:0] cmdbuf_wstrb;
	wire [31:0] cmdbuf_addr;
	wire [63:0] cmdbuf_wdata;
	wire bus_clk;
	localparam [1:0] IDLE = 2&#39;b00;
	localparam [1:0] PEND = 2&#39;b11;
	localparam [1:0] RD = 2&#39;b10;
	localparam [1:0] WR = 2&#39;b01;
	always @(*) begin
		buf_nxtstate = IDLE;
		buf_state_en = 1&#39;b0;
		buf_rdata_en = 1&#39;b0;
		buf_read_error_in = 1&#39;b0;
		cmdbuf_wr_en = 1&#39;b0;
		case (buf_state)
			IDLE: begin
				buf_nxtstate = (ahb_hwrite ? WR : RD);
				buf_state_en = (ahb_hready &amp; ahb_htrans[1]) &amp; ahb_hsel;
			end
			WR: begin
				buf_nxtstate = ((ahb_hresp | (ahb_htrans[1:0] == 2&#39;b00)) | ~ahb_hsel ? IDLE : (ahb_hwrite ? WR : RD));
				buf_state_en = ~cmdbuf_full | ahb_hresp;
				cmdbuf_wr_en = ~cmdbuf_full &amp; ~(ahb_hresp | ((ahb_htrans[1:0] == 2&#39;b01) &amp; ahb_hsel));
			end
			RD: begin
				buf_nxtstate = (ahb_hresp ? IDLE : PEND);
				buf_state_en = ~cmdbuf_full | ahb_hresp;
				cmdbuf_wr_en = ~ahb_hresp &amp; ~cmdbuf_full;
			end
			PEND: begin
				buf_nxtstate = IDLE;
				buf_state_en = axi_rvalid &amp; ~cmdbuf_write;
				buf_rdata_en = buf_state_en;
				buf_read_error_in = buf_state_en &amp; |axi_rresp[1:0];
			end
		endcase
	end
	rvdffs #(2) state_reg(
		.rst_l(rst_l),
		.din(buf_nxtstate),
		.dout(buf_state),
		.en(buf_state_en),
		.clk(ahb_clk)
	);
	assign master_wstrb[7:0] = ((({8 {ahb_hsize_q[2:0] == 3&#39;b000}} &amp; (8&#39;b00000001 &lt;&lt; ahb_haddr_q[2:0])) | ({8 {ahb_hsize_q[2:0] == 3&#39;b001}} &amp; (8&#39;b00000011 &lt;&lt; ahb_haddr_q[2:0]))) | ({8 {ahb_hsize_q[2:0] == 3&#39;b010}} &amp; (8&#39;b00001111 &lt;&lt; ahb_haddr_q[2:0]))) | ({8 {ahb_hsize_q[2:0] == 3&#39;b011}} &amp; 8&#39;b11111111);
	assign ahb_hreadyout = (ahb_hresp ? ahb_hresp_q &amp; ~ahb_hready_q : ((~cmdbuf_full | (buf_state == IDLE)) &amp; ~((buf_state == RD) | (buf_state == PEND))) &amp; ~buf_read_error);
	assign ahb_hready = ahb_hreadyout &amp; ahb_hreadyin;
	assign ahb_htrans_in[1:0] = {2 {ahb_hsel}} &amp; ahb_htrans[1:0];
	assign ahb_hrdata[63:0] = buf_rdata[63:0];
	assign ahb_hresp = ((((ahb_htrans_q[1:0] != 2&#39;b00) &amp; (buf_state != IDLE)) &amp; ((((~(ahb_addr_in_dccm | ahb_addr_in_iccm) | ((ahb_addr_in_iccm | (ahb_addr_in_dccm &amp; ahb_hwrite_q)) &amp; ~((ahb_hsize_q[1:0] == 2&#39;b10) | (ahb_hsize_q[1:0] == 2&#39;b11)))) | ((ahb_hsize_q[2:0] == 3&#39;h1) &amp; ahb_haddr_q[0])) | ((ahb_hsize_q[2:0] == 3&#39;h2) &amp; |ahb_haddr_q[1:0])) | ((ahb_hsize_q[2:0] == 3&#39;h3) &amp; |ahb_haddr_q[2:0]))) | buf_read_error) | (ahb_hresp_q &amp; ~ahb_hready_q);
	rvdff #(.WIDTH(64)) buf_rdata_ff(
		.din(axi_rdata[63:0]),
		.dout(buf_rdata[63:0]),
		.clk(buf_rdata_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) buf_read_error_ff(
		.din(buf_read_error_in),
		.dout(buf_read_error),
		.clk(ahb_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) hresp_ff(
		.din(ahb_hresp),
		.dout(ahb_hresp_q),
		.clk(ahb_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) hready_ff(
		.din(ahb_hready),
		.dout(ahb_hready_q),
		.clk(ahb_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(2)) htrans_ff(
		.din(ahb_htrans_in[1:0]),
		.dout(ahb_htrans_q[1:0]),
		.clk(ahb_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(3)) hsize_ff(
		.din(ahb_hsize[2:0]),
		.dout(ahb_hsize_q[2:0]),
		.clk(ahb_addr_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) hwrite_ff(
		.din(ahb_hwrite),
		.dout(ahb_hwrite_q),
		.clk(ahb_addr_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(32)) haddr_ff(
		.din(ahb_haddr[31:0]),
		.dout(ahb_haddr_q[31:0]),
		.clk(ahb_addr_clk),
		.rst_l(rst_l)
	);
	assign ahb_bus_addr_clk_en = bus_clk_en &amp; (ahb_hready &amp; ahb_htrans[1]);
	assign buf_rdata_clk_en = bus_clk_en &amp; buf_rdata_en;
	rvclkhdr ahb_cgc(
		.en(bus_clk_en),
		.l1clk(ahb_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr ahb_addr_cgc(
		.en(ahb_bus_addr_clk_en),
		.l1clk(ahb_addr_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr buf_rdata_cgc(
		.en(buf_rdata_clk_en),
		.l1clk(buf_rdata_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvrangecheck #(
		.CCM_SADR(32&#39;hf0040000),
		.CCM_SIZE(64)
	) addr_dccm_rangecheck(
		.addr(ahb_haddr_q[31:0]),
		.in_range(ahb_addr_in_dccm),
		.in_region(ahb_addr_in_dccm_region_nc)
	);
	assign ahb_addr_in_iccm = 1&#39;sb0;
	assign ahb_addr_in_iccm_region_nc = 1&#39;sb0;
	rvrangecheck #(
		.CCM_SADR(32&#39;hf00c0000),
		.CCM_SIZE(32)
	) addr_pic_rangecheck(
		.addr(ahb_haddr_q[31:0]),
		.in_range(ahb_addr_in_pic),
		.in_region(ahb_addr_in_pic_region_nc)
	);
	assign cmdbuf_rst = (((axi_awvalid &amp; axi_awready) | (axi_arvalid &amp; axi_arready)) &amp; ~cmdbuf_wr_en) | (ahb_hresp &amp; ~cmdbuf_write);
	assign cmdbuf_full = cmdbuf_vld &amp; ~((axi_awvalid &amp; axi_awready) | (axi_arvalid &amp; axi_arready));
	rvdffsc #(.WIDTH(1)) cmdbuf_vldff(
		.din(1&#39;b1),
		.dout(cmdbuf_vld),
		.en(cmdbuf_wr_en),
		.clear(cmdbuf_rst),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) cmdbuf_writeff(
		.din(ahb_hwrite_q),
		.dout(cmdbuf_write),
		.en(cmdbuf_wr_en),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(2)) cmdbuf_sizeff(
		.din(ahb_hsize_q[1:0]),
		.dout(cmdbuf_size[1:0]),
		.en(cmdbuf_wr_en),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(8)) cmdbuf_wstrbff(
		.din(master_wstrb[7:0]),
		.dout(cmdbuf_wstrb[7:0]),
		.en(cmdbuf_wr_en),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) cmdbuf_addrff(
		.din(ahb_haddr_q[31:0]),
		.dout(cmdbuf_addr[31:0]),
		.en(cmdbuf_wr_en),
		.clk(bus_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffe #(.WIDTH(64)) cmdbuf_wdataff(
		.din(ahb_hwdata[63:0]),
		.dout(cmdbuf_wdata[63:0]),
		.en(cmdbuf_wr_en),
		.clk(bus_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	assign axi_awvalid = cmdbuf_vld &amp; cmdbuf_write;
	assign axi_awid[TAG - 1:0] = {(TAG &gt;= 1 ? TAG : 2 - TAG) {1&#39;sb0}};
	assign axi_awaddr[31:0] = cmdbuf_addr[31:0];
	assign axi_awsize[2:0] = {1&#39;b0, cmdbuf_size[1:0]};
	assign axi_awprot[2:0] = 3&#39;b000;
	assign axi_awlen[7:0] = {8 {1&#39;sb0}};
	assign axi_awburst[1:0] = 2&#39;b01;
	assign axi_wvalid = cmdbuf_vld &amp; cmdbuf_write;
	assign axi_wdata[63:0] = cmdbuf_wdata[63:0];
	assign axi_wstrb[7:0] = cmdbuf_wstrb[7:0];
	assign axi_wlast = 1&#39;b1;
	assign axi_bready = 1&#39;b1;
	assign axi_arvalid = cmdbuf_vld &amp; ~cmdbuf_write;
	assign axi_arid[TAG - 1:0] = {(TAG &gt;= 1 ? TAG : 2 - TAG) {1&#39;sb0}};
	assign axi_araddr[31:0] = cmdbuf_addr[31:0];
	assign axi_arsize[2:0] = {1&#39;b0, cmdbuf_size[1:0]};
	assign axi_arprot = 3&#39;b000;
	assign axi_arlen[7:0] = {8 {1&#39;sb0}};
	assign axi_arburst[1:0] = 2&#39;b01;
	assign axi_rready = 1&#39;b1;
	rvclkhdr bus_cgc(
		.en(bus_clk_en),
		.l1clk(bus_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
endmodule
module axi4_to_ahb (
	clk,
	rst_l,
	scan_mode,
	bus_clk_en,
	clk_override,
	axi_awvalid,
	axi_awready,
	axi_awid,
	axi_awaddr,
	axi_awsize,
	axi_awprot,
	axi_wvalid,
	axi_wready,
	axi_wdata,
	axi_wstrb,
	axi_wlast,
	axi_bvalid,
	axi_bready,
	axi_bresp,
	axi_bid,
	axi_arvalid,
	axi_arready,
	axi_arid,
	axi_araddr,
	axi_arsize,
	axi_arprot,
	axi_rvalid,
	axi_rready,
	axi_rid,
	axi_rdata,
	axi_rresp,
	axi_rlast,
	ahb_haddr,
	ahb_hburst,
	ahb_hmastlock,
	ahb_hprot,
	ahb_hsize,
	ahb_htrans,
	ahb_hwrite,
	ahb_hwdata,
	ahb_hrdata,
	ahb_hready,
	ahb_hresp
);
	parameter TAG = 1;
	input clk;
	input rst_l;
	input scan_mode;
	input bus_clk_en;
	input clk_override;
	input wire axi_awvalid;
	output wire axi_awready;
	input wire [TAG - 1:0] axi_awid;
	input wire [31:0] axi_awaddr;
	input wire [2:0] axi_awsize;
	input wire [2:0] axi_awprot;
	input wire axi_wvalid;
	output wire axi_wready;
	input wire [63:0] axi_wdata;
	input wire [7:0] axi_wstrb;
	input wire axi_wlast;
	output wire axi_bvalid;
	input wire axi_bready;
	output wire [1:0] axi_bresp;
	output wire [TAG - 1:0] axi_bid;
	input wire axi_arvalid;
	output wire axi_arready;
	input wire [TAG - 1:0] axi_arid;
	input wire [31:0] axi_araddr;
	input wire [2:0] axi_arsize;
	input wire [2:0] axi_arprot;
	output wire axi_rvalid;
	input wire axi_rready;
	output wire [TAG - 1:0] axi_rid;
	output wire [63:0] axi_rdata;
	output wire [1:0] axi_rresp;
	output wire axi_rlast;
	output wire [31:0] ahb_haddr;
	output wire [2:0] ahb_hburst;
	output wire ahb_hmastlock;
	output wire [3:0] ahb_hprot;
	output wire [2:0] ahb_hsize;
	output reg [1:0] ahb_htrans;
	output wire ahb_hwrite;
	output wire [63:0] ahb_hwdata;
	input wire [63:0] ahb_hrdata;
	input wire ahb_hready;
	input wire ahb_hresp;
	localparam ID = 1;
	localparam PRTY = 1;
	wire [2:0] buf_state;
	reg [2:0] buf_nxtstate;
	wire slave_valid;
	wire slave_ready;
	wire [TAG - 1:0] slave_tag;
	wire [63:0] slave_rdata;
	wire [3:0] slave_opc;
	wire wrbuf_en;
	wire wrbuf_data_en;
	wire wrbuf_cmd_sent;
	wire wrbuf_rst;
	wire wrbuf_vld;
	wire wrbuf_data_vld;
	wire [TAG - 1:0] wrbuf_tag;
	wire [2:0] wrbuf_size;
	wire [31:0] wrbuf_addr;
	wire [63:0] wrbuf_data;
	wire [7:0] wrbuf_byteen;
	wire bus_write_clk_en;
	wire bus_clk;
	wire bus_write_clk;
	wire master_valid;
	reg master_ready;
	wire [TAG - 1:0] master_tag;
	wire [31:0] master_addr;
	wire [63:0] master_wdata;
	wire [2:0] master_size;
	wire [2:0] master_opc;
	wire [31:0] buf_addr;
	wire [1:0] buf_size;
	wire buf_write;
	wire [7:0] buf_byteen;
	wire buf_aligned;
	wire [63:0] buf_data;
	wire [TAG - 1:0] buf_tag;
	wire buf_rst;
	wire [TAG - 1:0] buf_tag_in;
	wire [31:0] buf_addr_in;
	wire [7:0] buf_byteen_in;
	wire [63:0] buf_data_in;
	reg buf_write_in;
	wire buf_aligned_in;
	wire [2:0] buf_size_in;
	reg buf_state_en;
	reg buf_wr_en;
	reg buf_data_wr_en;
	reg slvbuf_error_en;
	wire wr_cmd_vld;
	wire cmd_done_rst;
	reg cmd_done;
	wire cmd_doneQ;
	reg trxn_done;
	reg [2:0] buf_cmd_byte_ptr;
	wire [2:0] buf_cmd_byte_ptrQ;
	wire [2:0] buf_cmd_nxtbyte_ptr;
	reg buf_cmd_byte_ptr_en;
	wire found;
	reg slave_valid_pre;
	wire ahb_hready_q;
	wire ahb_hresp_q;
	wire [1:0] ahb_htrans_q;
	wire ahb_hwrite_q;
	wire [63:0] ahb_hrdata_q;
	wire slvbuf_write;
	wire slvbuf_error;
	wire [TAG - 1:0] slvbuf_tag;
	reg slvbuf_error_in;
	reg slvbuf_wr_en;
	reg bypass_en;
	reg rd_bypass_idle;
	wire last_addr_en;
	wire [31:0] last_bus_addr;
	wire buf_clken;
	wire slvbuf_clken;
	wire ahbm_addr_clken;
	wire ahbm_data_clken;
	wire buf_clk;
	wire slvbuf_clk;
	wire ahbm_clk;
	wire ahbm_addr_clk;
	wire ahbm_data_clk;
	function automatic [1:0] get_write_size;
		input reg [7:0] byteen;
		reg [1:0] size;
		begin
			size[1:0] = ((2&#39;b11 &amp; {2 {byteen[7:0] == 8&#39;hff}}) | (2&#39;b10 &amp; {2 {(byteen[7:0] == 8&#39;hf0) | (byteen[7:0] == 8&#39;h0f)}})) | (2&#39;b01 &amp; {2 {(((byteen[7:0] == 8&#39;hc0) | (byteen[7:0] == 8&#39;h30)) | (byteen[7:0] == 8&#39;h0c)) | (byteen[7:0] == 8&#39;h03)}});
			get_write_size = size[1:0];
		end
	endfunction
	function automatic [2:0] get_write_addr;
		input reg [7:0] byteen;
		reg [2:0] addr;
		begin
			addr[2:0] = (((3&#39;h0 &amp; {3 {((byteen[7:0] == 8&#39;hff) | (byteen[7:0] == 8&#39;h0f)) | (byteen[7:0] == 8&#39;h03)}}) | (3&#39;h2 &amp; {3 {byteen[7:0] == 8&#39;h0c}})) | (3&#39;h4 &amp; {3 {(byteen[7:0] == 8&#39;hf0) | (byteen[7:0] == 8&#39;h03)}})) | (3&#39;h6 &amp; {3 {byteen[7:0] == 8&#39;hc0}});
			get_write_addr = addr[2:0];
		end
	endfunction
	function automatic signed [2:0] sv2v_cast_3_signed;
		input reg signed [2:0] inp;
		sv2v_cast_3_signed = inp;
	endfunction
	function automatic [2:0] get_nxtbyte_ptr;
		input reg [2:0] current_byte_ptr;
		input reg [7:0] byteen;
		input reg get_next;
		reg [2:0] start_ptr;
		reg found;
		begin
			found = 1&#39;sb0;
			start_ptr[2:0] = (get_next ? current_byte_ptr[2:0] + 3&#39;b001 : current_byte_ptr[2:0]);
			begin : sv2v_autoblock_55
				reg signed [31:0] j;
				for (j = 0; j &lt; 8; j = j + 1)
					if (~found) begin
						get_nxtbyte_ptr[2:0] = sv2v_cast_3_signed(j);
						found = found | (byteen[j] &amp; (sv2v_cast_3_signed(j) &gt;= start_ptr[2:0]));
					end
			end
		end
	endfunction
	assign wrbuf_en = (axi_awvalid &amp; axi_awready) &amp; master_ready;
	assign wrbuf_data_en = (axi_wvalid &amp; axi_wready) &amp; master_ready;
	assign wrbuf_cmd_sent = (master_valid &amp; master_ready) &amp; (master_opc[2:1] == 2&#39;b01);
	assign wrbuf_rst = wrbuf_cmd_sent &amp; ~wrbuf_en;
	assign axi_awready = ~(wrbuf_vld &amp; ~wrbuf_cmd_sent) &amp; master_ready;
	assign axi_wready = ~(wrbuf_data_vld &amp; ~wrbuf_cmd_sent) &amp; master_ready;
	assign axi_arready = ~(wrbuf_vld &amp; wrbuf_data_vld) &amp; master_ready;
	assign axi_rlast = 1&#39;b1;
	assign wr_cmd_vld = wrbuf_vld &amp; wrbuf_data_vld;
	assign master_valid = wr_cmd_vld | axi_arvalid;
	assign master_tag[TAG - 1:0] = (wr_cmd_vld ? wrbuf_tag[TAG - 1:0] : axi_arid[TAG - 1:0]);
	assign master_opc[2:0] = (wr_cmd_vld ? 3&#39;b011 : 3&#39;b000);
	assign master_addr[31:0] = (wr_cmd_vld ? wrbuf_addr[31:0] : axi_araddr[31:0]);
	assign master_size[2:0] = (wr_cmd_vld ? wrbuf_size[2:0] : axi_arsize[2:0]);
	assign master_wdata[63:0] = wrbuf_data[63:0];
	assign axi_bvalid = (slave_valid &amp; slave_ready) &amp; slave_opc[3];
	assign axi_bresp[1:0] = (slave_opc[0] ? 2&#39;b10 : (slave_opc[1] ? 2&#39;b11 : 2&#39;b00));
	assign axi_bid[TAG - 1:0] = slave_tag[TAG - 1:0];
	assign axi_rvalid = (slave_valid &amp; slave_ready) &amp; (slave_opc[3:2] == 2&#39;b00);
	assign axi_rresp[1:0] = (slave_opc[0] ? 2&#39;b10 : (slave_opc[1] ? 2&#39;b11 : 2&#39;b00));
	assign axi_rid[TAG - 1:0] = slave_tag[TAG - 1:0];
	assign axi_rdata[63:0] = slave_rdata[63:0];
	assign slave_ready = axi_bready &amp; axi_rready;
	assign bus_write_clk_en = bus_clk_en &amp; ((axi_awvalid &amp; axi_awready) | (axi_wvalid &amp; axi_wready));
	rvclkhdr bus_cgc(
		.en(bus_clk_en),
		.l1clk(bus_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr bus_write_cgc(
		.en(bus_write_clk_en),
		.l1clk(bus_write_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	localparam [2:0] CMD_RD = 3&#39;b001;
	localparam [2:0] CMD_WR = 3&#39;b010;
	localparam [2:0] DATA_RD = 3&#39;b011;
	localparam [2:0] DATA_WR = 3&#39;b100;
	localparam [2:0] DONE = 3&#39;b101;
	localparam [2:0] IDLE = 3&#39;b000;
	localparam [2:0] STREAM_ERR_RD = 3&#39;b111;
	localparam [2:0] STREAM_RD = 3&#39;b110;
	always @(*) begin
		buf_nxtstate = IDLE;
		buf_state_en = 1&#39;b0;
		buf_wr_en = 1&#39;b0;
		buf_data_wr_en = 1&#39;b0;
		slvbuf_error_in = 1&#39;b0;
		slvbuf_error_en = 1&#39;b0;
		buf_write_in = 1&#39;b0;
		cmd_done = 1&#39;b0;
		trxn_done = 1&#39;b0;
		buf_cmd_byte_ptr_en = 1&#39;b0;
		buf_cmd_byte_ptr[2:0] = {3 {1&#39;sb0}};
		slave_valid_pre = 1&#39;b0;
		master_ready = 1&#39;b0;
		ahb_htrans[1:0] = 2&#39;b00;
		slvbuf_wr_en = 1&#39;b0;
		bypass_en = 1&#39;b0;
		rd_bypass_idle = 1&#39;b0;
		case (buf_state)
			IDLE: begin
				master_ready = 1&#39;b1;
				buf_write_in = master_opc[2:1] == 2&#39;b01;
				buf_nxtstate = (buf_write_in ? CMD_WR : CMD_RD);
				buf_state_en = master_valid &amp; master_ready;
				buf_wr_en = buf_state_en;
				buf_data_wr_en = buf_state_en &amp; (buf_nxtstate == CMD_WR);
				buf_cmd_byte_ptr_en = buf_state_en;
				buf_cmd_byte_ptr[2:0] = (buf_write_in ? get_nxtbyte_ptr(3&#39;b000, buf_byteen_in[7:0], 1&#39;b0) : master_addr[2:0]);
				bypass_en = buf_state_en;
				rd_bypass_idle = bypass_en &amp; (buf_nxtstate == CMD_RD);
				ahb_htrans[1:0] = {2 {bypass_en}} &amp; 2&#39;b10;
			end
			CMD_RD: begin
				buf_nxtstate = (master_valid &amp; (master_opc[2:0] == 3&#39;b000) ? STREAM_RD : DATA_RD);
				buf_state_en = (ahb_hready_q &amp; (ahb_htrans_q[1:0] != 2&#39;b00)) &amp; ~ahb_hwrite_q;
				cmd_done = buf_state_en &amp; ~master_valid;
				slvbuf_wr_en = buf_state_en;
				master_ready = buf_state_en &amp; (buf_nxtstate == STREAM_RD);
				buf_wr_en = master_ready;
				bypass_en = master_ready &amp; master_valid;
				buf_cmd_byte_ptr[2:0] = (bypass_en ? master_addr[2:0] : buf_addr[2:0]);
				ahb_htrans[1:0] = 2&#39;b10 &amp; {2 {~buf_state_en | bypass_en}};
			end
			STREAM_RD: begin
				master_ready = (ahb_hready_q &amp; ~ahb_hresp_q) &amp; ~(master_valid &amp; (master_opc[2:1] == 2&#39;b01));
				buf_wr_en = (master_valid &amp; master_ready) &amp; (master_opc[2:0] == 3&#39;b000);
				buf_nxtstate = (ahb_hresp_q ? STREAM_ERR_RD : (buf_wr_en ? STREAM_RD : DATA_RD));
				buf_state_en = ahb_hready_q | ahb_hresp_q;
				buf_data_wr_en = buf_state_en;
				slvbuf_error_in = ahb_hresp_q;
				slvbuf_error_en = buf_state_en;
				slave_valid_pre = buf_state_en &amp; ~ahb_hresp_q;
				cmd_done = buf_state_en &amp; ~master_valid;
				bypass_en = ((master_ready &amp; master_valid) &amp; (buf_nxtstate == STREAM_RD)) &amp; buf_state_en;
				buf_cmd_byte_ptr[2:0] = (bypass_en ? master_addr[2:0] : buf_addr[2:0]);
				ahb_htrans[1:0] = 2&#39;b10 &amp; {2 {~((buf_nxtstate != STREAM_RD) &amp; buf_state_en)}};
				slvbuf_wr_en = buf_wr_en;
			end
			STREAM_ERR_RD: begin
				buf_nxtstate = DATA_RD;
				buf_state_en = (ahb_hready_q &amp; (ahb_htrans_q[1:0] != 2&#39;b00)) &amp; ~ahb_hwrite_q;
				slave_valid_pre = buf_state_en;
				slvbuf_wr_en = buf_state_en;
				buf_cmd_byte_ptr[2:0] = buf_addr[2:0];
				ahb_htrans[1:0] = 2&#39;b10 &amp; {2 {~buf_state_en}};
			end
			DATA_RD: begin
				buf_nxtstate = DONE;
				buf_state_en = ahb_hready_q | ahb_hresp_q;
				buf_data_wr_en = buf_state_en;
				slvbuf_error_in = ahb_hresp_q;
				slvbuf_error_en = buf_state_en;
				slvbuf_wr_en = buf_state_en;
			end
			CMD_WR: begin
				buf_nxtstate = DATA_WR;
				trxn_done = (ahb_hready_q &amp; ahb_hwrite_q) &amp; (ahb_htrans_q[1:0] != 2&#39;b00);
				buf_state_en = trxn_done;
				buf_cmd_byte_ptr_en = buf_state_en;
				slvbuf_wr_en = buf_state_en;
				buf_cmd_byte_ptr = (trxn_done ? get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0], buf_byteen[7:0], 1&#39;b1) : buf_cmd_byte_ptrQ);
				cmd_done = trxn_done &amp; ((buf_aligned | (buf_cmd_byte_ptrQ == 3&#39;b111)) | (buf_byteen[get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0], buf_byteen[7:0], 1&#39;b1)] == 1&#39;b0));
				ahb_htrans[1:0] = {2 {~(cmd_done | cmd_doneQ)}} &amp; 2&#39;b10;
			end
			DATA_WR: begin
				buf_state_en = (cmd_doneQ &amp; ahb_hready_q) | ahb_hresp_q;
				master_ready = (buf_state_en &amp; ~ahb_hresp_q) &amp; slave_ready;
				buf_nxtstate = (ahb_hresp_q | ~slave_ready ? DONE : (master_valid &amp; master_ready ? (master_opc[2:1] == 2&#39;b01 ? CMD_WR : CMD_RD) : IDLE));
				slvbuf_error_in = ahb_hresp_q;
				slvbuf_error_en = buf_state_en;
				buf_write_in = master_opc[2:1] == 2&#39;b01;
				buf_wr_en = buf_state_en &amp; ((buf_nxtstate == CMD_WR) | (buf_nxtstate == CMD_RD));
				buf_data_wr_en = buf_wr_en;
				cmd_done = ahb_hresp_q | ((ahb_hready_q &amp; (ahb_htrans_q[1:0] != 2&#39;b00)) &amp; ((buf_cmd_byte_ptrQ == 3&#39;b111) | (buf_byteen[get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0], buf_byteen[7:0], 1&#39;b1)] == 1&#39;b0)));
				bypass_en = (buf_state_en &amp; buf_write_in) &amp; (buf_nxtstate == CMD_WR);
				ahb_htrans[1:0] = {2 {~(cmd_done | cmd_doneQ) | bypass_en}} &amp; 2&#39;b10;
				slave_valid_pre = buf_state_en &amp; (buf_nxtstate != DONE);
				trxn_done = (ahb_hready_q &amp; ahb_hwrite_q) &amp; (ahb_htrans_q[1:0] != 2&#39;b00);
				buf_cmd_byte_ptr_en = trxn_done | bypass_en;
				buf_cmd_byte_ptr = (bypass_en ? get_nxtbyte_ptr(3&#39;b000, buf_byteen_in[7:0], 1&#39;b0) : (trxn_done ? get_nxtbyte_ptr(buf_cmd_byte_ptrQ[2:0], buf_byteen[7:0], 1&#39;b1) : buf_cmd_byte_ptrQ));
			end
			DONE: begin
				buf_nxtstate = IDLE;
				buf_state_en = slave_ready;
				slvbuf_error_en = 1&#39;b1;
				slave_valid_pre = 1&#39;b1;
			end
		endcase
	end
	assign buf_rst = 1&#39;b0;
	assign cmd_done_rst = slave_valid_pre;
	assign buf_addr_in[2:0] = (buf_aligned_in &amp; (master_opc[2:1] == 2&#39;b01) ? get_write_addr(wrbuf_byteen[7:0]) : master_addr[2:0]);
	assign buf_addr_in[31:3] = master_addr[31:3];
	assign buf_tag_in[TAG - 1:0] = master_tag[TAG - 1:0];
	assign buf_byteen_in[7:0] = wrbuf_byteen[7:0];
	assign buf_data_in[63:0] = (buf_state == DATA_RD ? ahb_hrdata_q[63:0] : master_wdata[63:0]);
	assign buf_size_in[1:0] = ((buf_aligned_in &amp; (master_size[1:0] == 2&#39;b11)) &amp; (master_opc[2:1] == 2&#39;b01) ? get_write_size(wrbuf_byteen[7:0]) : master_size[1:0]);
	assign buf_aligned_in = ((((master_opc[2:0] == 3&#39;b000) | (master_size[1:0] == 2&#39;b00)) | (master_size[1:0] == 2&#39;b01)) | (master_size[1:0] == 2&#39;b10)) | ((master_size[1:0] == 2&#39;b11) &amp; (((((((wrbuf_byteen[7:0] == 8&#39;h03) | (wrbuf_byteen[7:0] == 8&#39;h0c)) | (wrbuf_byteen[7:0] == 8&#39;h30)) | (wrbuf_byteen[7:0] == 8&#39;hc0)) | (wrbuf_byteen[7:0] == 8&#39;h0f)) | (wrbuf_byteen[7:0] == 8&#39;hf0)) | (wrbuf_byteen[7:0] == 8&#39;hff)));
	assign ahb_haddr[31:0] = (bypass_en ? {master_addr[31:3], buf_cmd_byte_ptr[2:0]} : {buf_addr[31:3], buf_cmd_byte_ptr[2:0]});
	assign ahb_hsize[2:0] = (bypass_en ? {1&#39;b0, {2 {buf_aligned_in}} &amp; buf_size_in[1:0]} : {1&#39;b0, {2 {buf_aligned}} &amp; buf_size[1:0]});
	assign ahb_hburst[2:0] = 3&#39;b000;
	assign ahb_hmastlock = 1&#39;b0;
	assign ahb_hprot[3:0] = {3&#39;b001, ~axi_arprot[2]};
	assign ahb_hwrite = (bypass_en ? master_opc[2:1] == 2&#39;b01 : buf_write);
	assign ahb_hwdata[63:0] = buf_data[63:0];
	assign slave_valid = slave_valid_pre;
	assign slave_opc[3:2] = (slvbuf_write ? 2&#39;b11 : 2&#39;b00);
	assign slave_opc[1:0] = {2 {slvbuf_error}} &amp; 2&#39;b10;
	assign slave_rdata[63:0] = (slvbuf_error ? {2 {last_bus_addr[31:0]}} : (buf_state == DONE ? buf_data[63:0] : ahb_hrdata_q[63:0]));
	assign slave_tag[TAG - 1:0] = slvbuf_tag[TAG - 1:0];
	assign last_addr_en = ((ahb_htrans[1:0] != 2&#39;b00) &amp; ahb_hready) &amp; ahb_hwrite;
	rvdffsc #(.WIDTH(1)) wrbuf_vldff(
		.din(1&#39;b1),
		.dout(wrbuf_vld),
		.en(wrbuf_en),
		.clear(wrbuf_rst),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffsc #(.WIDTH(1)) wrbuf_data_vldff(
		.din(1&#39;b1),
		.dout(wrbuf_data_vld),
		.en(wrbuf_data_en),
		.clear(wrbuf_rst),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(TAG)) wrbuf_tagff(
		.din(axi_awid[TAG - 1:0]),
		.dout(wrbuf_tag[TAG - 1:0]),
		.en(wrbuf_en),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(3)) wrbuf_sizeff(
		.din(axi_awsize[2:0]),
		.dout(wrbuf_size[2:0]),
		.en(wrbuf_en),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) wrbuf_addrff(
		.din(axi_awaddr[31:0]),
		.dout(wrbuf_addr[31:0]),
		.en(wrbuf_en),
		.clk(bus_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffe #(.WIDTH(64)) wrbuf_dataff(
		.din(axi_wdata[63:0]),
		.dout(wrbuf_data[63:0]),
		.en(wrbuf_data_en),
		.clk(bus_clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffs #(.WIDTH(8)) wrbuf_byteenff(
		.din(axi_wstrb[7:0]),
		.dout(wrbuf_byteen[7:0]),
		.en(wrbuf_data_en),
		.clk(bus_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(32)) last_bus_addrff(
		.din(ahb_haddr[31:0]),
		.dout(last_bus_addr[31:0]),
		.en(last_addr_en),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdffsc #(.WIDTH(3)) buf_state_ff(
		.din(buf_nxtstate),
		.dout(buf_state),
		.en(buf_state_en),
		.clear(buf_rst),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) buf_writeff(
		.din(buf_write_in),
		.dout(buf_write),
		.en(buf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(TAG)) buf_tagff(
		.din(buf_tag_in[TAG - 1:0]),
		.dout(buf_tag[TAG - 1:0]),
		.en(buf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(32)) buf_addrff(
		.din(buf_addr_in[31:0]),
		.dout(buf_addr[31:0]),
		.en(buf_wr_en &amp; bus_clk_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffs #(.WIDTH(2)) buf_sizeff(
		.din(buf_size_in[1:0]),
		.dout(buf_size[1:0]),
		.en(buf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) buf_alignedff(
		.din(buf_aligned_in),
		.dout(buf_aligned),
		.en(buf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(8)) buf_byteenff(
		.din(buf_byteen_in[7:0]),
		.dout(buf_byteen[7:0]),
		.en(buf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffe #(.WIDTH(64)) buf_dataff(
		.din(buf_data_in[63:0]),
		.dout(buf_data[63:0]),
		.en(buf_data_wr_en &amp; bus_clk_en),
		.clk(clk),
		.rst_l(rst_l),
		.scan_mode(scan_mode)
	);
	rvdffs #(.WIDTH(1)) slvbuf_writeff(
		.din(buf_write),
		.dout(slvbuf_write),
		.en(slvbuf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(TAG)) slvbuf_tagff(
		.din(buf_tag[TAG - 1:0]),
		.dout(slvbuf_tag[TAG - 1:0]),
		.en(slvbuf_wr_en),
		.clk(buf_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(1)) slvbuf_errorff(
		.din(slvbuf_error_in),
		.dout(slvbuf_error),
		.en(slvbuf_error_en),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdffsc #(.WIDTH(1)) buf_cmd_doneff(
		.din(1&#39;b1),
		.en(cmd_done),
		.dout(cmd_doneQ),
		.clear(cmd_done_rst),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdffs #(.WIDTH(3)) buf_cmd_byte_ptrff(
		.din(buf_cmd_byte_ptr[2:0]),
		.dout(buf_cmd_byte_ptrQ[2:0]),
		.en(buf_cmd_byte_ptr_en),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) hready_ff(
		.din(ahb_hready),
		.dout(ahb_hready_q),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(2)) htrans_ff(
		.din(ahb_htrans[1:0]),
		.dout(ahb_htrans_q[1:0]),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) hwrite_ff(
		.din(ahb_hwrite),
		.dout(ahb_hwrite_q),
		.clk(ahbm_addr_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(1)) hresp_ff(
		.din(ahb_hresp),
		.dout(ahb_hresp_q),
		.clk(ahbm_clk),
		.rst_l(rst_l)
	);
	rvdff #(.WIDTH(64)) hrdata_ff(
		.din(ahb_hrdata[63:0]),
		.dout(ahb_hrdata_q[63:0]),
		.clk(ahbm_data_clk),
		.rst_l(rst_l)
	);
	assign buf_clken = bus_clk_en &amp; ((buf_wr_en | slvbuf_wr_en) | clk_override);
	assign ahbm_addr_clken = bus_clk_en &amp; ((ahb_hready &amp; ahb_htrans[1]) | clk_override);
	assign ahbm_data_clken = bus_clk_en &amp; ((buf_state != IDLE) | clk_override);
	rvclkhdr buf_cgc(
		.en(buf_clken),
		.l1clk(buf_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr ahbm_cgc(
		.en(bus_clk_en),
		.l1clk(ahbm_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr ahbm_addr_cgc(
		.en(ahbm_addr_clken),
		.l1clk(ahbm_addr_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
	rvclkhdr ahbm_data_cgc(
		.en(ahbm_data_clken),
		.l1clk(ahbm_data_clk),
		.clk(clk),
		.scan_mode(scan_mode)
	);
endmodule

</pre>
</body>