{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683394118698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683394118698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 22:58:38 2023 " "Processing started: Sat May 06 22:58:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683394118698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683394118698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683394118698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683394119168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683394119168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file all_components/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-bhv " "Found design unit 1: clock-bhv" {  } { { "all_components/clock.vhd" "" { Text "D:/SEM_4/ee309/final/all_components/clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "all_components/clock.vhd" "" { Text "D:/SEM_4/ee309/final/all_components/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683394127620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components.vhd 90 44 " "Found 90 design units, including 44 entities, in source file all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_components " "Found design unit 1: all_components" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 L_shift-Shift1 " "Found design unit 2: L_shift-Shift1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 390 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SE7-SE7 " "Found design unit 3: SE7-SE7" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 417 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_3to1_16-Behavioral " "Found design unit 4: mux_3to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 445 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Decoder-behave " "Found design unit 5: Decoder-behave" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 instr_memory-memory_comp " "Found design unit 6: instr_memory-memory_comp" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux_2to1_3-Behavioral " "Found design unit 7: mux_2to1_3-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 697 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux_2to1_8-Behavioral " "Found design unit 8: mux_2to1_8-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 mux_4to1_1-Behavioral " "Found design unit 9: mux_4to1_1-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 750 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 mux_2to1_16-Behavioral " "Found design unit 10: mux_2to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 mux_5to1_16-Behavioral " "Found design unit 11: mux_5to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 mux_6to1_16-Behavioral " "Found design unit 12: mux_6to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 863 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Adder-add " "Found design unit 13: Adder-add" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 897 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU-alu " "Found design unit 14: ALU-alu" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 935 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 reg_carry-sim " "Found design unit 15: reg_carry-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 complementor-Behavioral " "Found design unit 16: complementor-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 counter1-count_inst " "Found design unit 17: counter1-count_inst" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 data_memory-memory_comp " "Found design unit 18: data_memory-memory_comp" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1286 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 Decrement-struct " "Found design unit 19: Decrement-struct" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1329 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 Gates " "Found design unit 20: Gates" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 INVERTER-Equations " "Found design unit 21: INVERTER-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 AND_2-Equations " "Found design unit 22: AND_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 NAND_2-Equations " "Found design unit 23: NAND_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1410 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 OR_2-Equations " "Found design unit 24: OR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 NOR_2-Equations " "Found design unit 25: NOR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1432 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 XOR_2-Equations " "Found design unit 26: XOR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1444 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 XNOR_2-Equations " "Found design unit 27: XNOR_2-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1455 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 HALF_ADDER-Equations " "Found design unit 28: HALF_ADDER-Equations" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 increment-struct " "Found design unit 29: increment-struct" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 LLI-LLI " "Found design unit 30: LLI-LLI" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1516 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 mux_2x1_16-viru_god " "Found design unit 31: mux_2x1_16-viru_god" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1535 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 mux_4to1_3-Behavioral " "Found design unit 32: mux_4to1_3-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 mux_4to1_16-Behavioral " "Found design unit 33: mux_4to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1589 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 mux_8to1_16-Behavioral " "Found design unit 34: mux_8to1_16-Behavioral" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1613 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 reg_a-sim " "Found design unit 35: reg_a-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "36 reg_b-sim " "Found design unit 36: reg_b-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1691 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "37 reg_c1-sim " "Found design unit 37: reg_c1-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1728 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "38 reg_d-sim " "Found design unit 38: reg_d-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1765 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "39 reg_e-sim " "Found design unit 39: reg_e-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1803 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "40 reg_file_1-behave " "Found design unit 40: reg_file_1-behave" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1840 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "41 SE6-SE6 " "Found design unit 41: SE6-SE6" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1909 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "42 SE9-SE9 " "Found design unit 42: SE9-SE9" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1939 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "43 SE10-Sign " "Found design unit 43: SE10-Sign" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1966 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "44 shifter_6_7-Shift1 " "Found design unit 44: shifter_6_7-Shift1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1998 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "45 shift_9_10-Shift9 " "Found design unit 45: shift_9_10-Shift9" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2023 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "46 reg_z-sim " "Found design unit 46: reg_z-sim" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2049 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "1 L_shift " "Found entity 1: L_shift" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE7 " "Found entity 2: SE7" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_3to1_16 " "Found entity 3: mux_3to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder " "Found entity 4: Decoder" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "5 instr_memory " "Found entity 5: instr_memory" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_2to1_3 " "Found entity 6: mux_2to1_3" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_2to1_8 " "Found entity 7: mux_2to1_8" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_4to1_1 " "Found entity 8: mux_4to1_1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_2to1_16 " "Found entity 9: mux_2to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_5to1_16 " "Found entity 10: mux_5to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_6to1_16 " "Found entity 11: mux_6to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "12 Adder " "Found entity 12: Adder" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU " "Found entity 13: ALU" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "14 reg_carry " "Found entity 14: reg_carry" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "15 complementor " "Found entity 15: complementor" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "16 Counter1 " "Found entity 16: Counter1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "17 data_memory " "Found entity 17: data_memory" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "18 Decrement " "Found entity 18: Decrement" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "19 INVERTER " "Found entity 19: INVERTER" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "20 AND_2 " "Found entity 20: AND_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "21 NAND_2 " "Found entity 21: NAND_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "22 OR_2 " "Found entity 22: OR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "23 NOR_2 " "Found entity 23: NOR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "24 XOR_2 " "Found entity 24: XOR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "25 XNOR_2 " "Found entity 25: XNOR_2" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "26 HALF_ADDER " "Found entity 26: HALF_ADDER" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "27 increment " "Found entity 27: increment" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "28 LLI " "Found entity 28: LLI" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "29 mux_2x1_16 " "Found entity 29: mux_2x1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "30 mux_4to1_3 " "Found entity 30: mux_4to1_3" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "31 mux_4to1_16 " "Found entity 31: mux_4to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "32 mux_8to1_16 " "Found entity 32: mux_8to1_16" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "33 reg_a " "Found entity 33: reg_a" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "34 reg_b " "Found entity 34: reg_b" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "35 reg_c1 " "Found entity 35: reg_c1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "36 reg_d " "Found entity 36: reg_d" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "37 reg_e " "Found entity 37: reg_e" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "38 reg_file_1 " "Found entity 38: reg_file_1" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1829 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "39 SE6 " "Found entity 39: SE6" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1900 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "40 SE9 " "Found entity 40: SE9" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "41 SE10 " "Found entity 41: SE10" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1958 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "42 shifter_6_7 " "Found entity 42: shifter_6_7" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1989 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "43 shift_9_10 " "Found entity 43: shift_9_10" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "44 reg_z " "Found entity 44: reg_z" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683394127620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behave " "Found design unit 1: main-behave" {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394127620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683394127620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683394127667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SE_in4 main.vhd(27) " "VHDL Signal Declaration warning at main.vhd(27): used implicit default value for signal \"SE_in4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683394127667 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_out main.vhd(31) " "VHDL Signal Declaration warning at main.vhd(31): used implicit default value for signal \"C_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683394127667 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_out main.vhd(31) " "VHDL Signal Declaration warning at main.vhd(31): used implicit default value for signal \"Z_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683394127667 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M17_out main.vhd(31) " "Verilog HDL or VHDL warning at main.vhd(31): object \"M17_out\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683394127667 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SE_in5 main.vhd(39) " "VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal \"SE_in5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/SEM_4/ee309/final/main.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1683394127667 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a reg_a:P1 " "Elaborating entity \"reg_a\" for hierarchy \"reg_a:P1\"" {  } { { "main.vhd" "P1" { Text "D:/SEM_4/ee309/final/main.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rega_input all_components.vhd(1657) " "VHDL Process Statement warning at all_components.vhd(1657): signal \"rega_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127667 "|main|reg_a:P1"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipeline1 = 0\" all_components.vhd(1657) " "VHDL Report Statement at all_components.vhd(1657): \"pipeline1 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1657 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127667 "|main|reg_a:P1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_b reg_b:P2 " "Elaborating entity \"reg_b\" for hierarchy \"reg_b:P2\"" {  } { { "main.vhd" "P2" { Text "D:/SEM_4/ee309/final/main.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rega_input all_components.vhd(1697) " "VHDL Process Statement warning at all_components.vhd(1697): signal \"rega_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127667 "|main|reg_b:P2"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipeline2 = 0\" all_components.vhd(1697) " "VHDL Report Statement at all_components.vhd(1697): \"pipeline2 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1697 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127667 "|main|reg_b:P2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_c1 reg_c1:P3 " "Elaborating entity \"reg_c1\" for hierarchy \"reg_c1:P3\"" {  } { { "main.vhd" "P3" { Text "D:/SEM_4/ee309/final/main.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rega_input all_components.vhd(1734) " "VHDL Process Statement warning at all_components.vhd(1734): signal \"rega_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|reg_c1:P3"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipeline3 = 0\" all_components.vhd(1734) " "VHDL Report Statement at all_components.vhd(1734): \"pipeline3 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1734 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127683 "|main|reg_c1:P3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_d reg_d:P4 " "Elaborating entity \"reg_d\" for hierarchy \"reg_d:P4\"" {  } { { "main.vhd" "P4" { Text "D:/SEM_4/ee309/final/main.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rega_input all_components.vhd(1771) " "VHDL Process Statement warning at all_components.vhd(1771): signal \"rega_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|reg_d:P4"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipeline4 = 0\" all_components.vhd(1771) " "VHDL Report Statement at all_components.vhd(1771): \"pipeline4 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1771 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127683 "|main|reg_d:P4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_e reg_e:P5 " "Elaborating entity \"reg_e\" for hierarchy \"reg_e:P5\"" {  } { { "main.vhd" "P5" { Text "D:/SEM_4/ee309/final/main.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rega_input all_components.vhd(1809) " "VHDL Process Statement warning at all_components.vhd(1809): signal \"rega_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1809 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|reg_e:P5"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"pipeline5 = 0\" all_components.vhd(1809) " "VHDL Report Statement at all_components.vhd(1809): \"pipeline5 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1809 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127683 "|main|reg_e:P5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:Data_Memory1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:Data_Memory1\"" {  } { { "main.vhd" "Data_Memory1" { Text "D:/SEM_4/ee309/final/main.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementor complementor:C1 " "Elaborating entity \"complementor\" for hierarchy \"complementor:C1\"" {  } { { "main.vhd" "C1" { Text "D:/SEM_4/ee309/final/main.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "check all_components.vhd(1221) " "VHDL Process Statement warning at all_components.vhd(1221): signal \"check\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|complementor:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:Instruction_memory " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:Instruction_memory\"" {  } { { "main.vhd" "Instruction_memory" { Text "D:/SEM_4/ee309/final/main.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder1\"" {  } { { "main.vhd" "decoder1" { Text "D:/SEM_4/ee309/final/main.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Instruction = 0\" all_components.vhd(481) " "VHDL Report Statement at all_components.vhd(481): \"Instruction = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 481 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127683 "|main|Decoder:decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment increment:Incrementer1 " "Elaborating entity \"increment\" for hierarchy \"increment:Incrementer1\"" {  } { { "main.vhd" "Incrementer1" { Text "D:/SEM_4/ee309/final/main.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a all_components.vhd(1489) " "VHDL Signal Declaration warning at all_components.vhd(1489): used explicit default value for signal \"a\" because signal was never assigned a value" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1489 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1683394127683 "|main|increment:Incrementer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a all_components.vhd(1494) " "VHDL Process Statement warning at all_components.vhd(1494): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|increment:Incrementer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in all_components.vhd(1494) " "VHDL Process Statement warning at all_components.vhd(1494): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|increment:Incrementer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in all_components.vhd(1496) " "VHDL Process Statement warning at all_components.vhd(1496): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|increment:Incrementer1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter1 Counter1:Counter2 " "Elaborating entity \"Counter1\" for hierarchy \"Counter1:Counter2\"" {  } { { "main.vhd" "Counter2" { Text "D:/SEM_4/ee309/final/main.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrement Decrement:Decrementer " "Elaborating entity \"Decrement\" for hierarchy \"Decrement:Decrementer\"" {  } { { "main.vhd" "Decrementer" { Text "D:/SEM_4/ee309/final/main.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Adder1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:Adder1\"" {  } { { "main.vhd" "Adder1" { Text "D:/SEM_4/ee309/final/main.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "main.vhd" "ALU1" { Text "D:/SEM_4/ee309/final/main.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127683 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz all_components.vhd(956) " "VHDL Process Statement warning at all_components.vhd(956): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 956 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in all_components.vhd(957) " "VHDL Process Statement warning at all_components.vhd(957): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 957 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz all_components.vhd(962) " "VHDL Process Statement warning at all_components.vhd(962): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 962 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_in all_components.vhd(963) " "VHDL Process Statement warning at all_components.vhd(963): signal \"zero_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 963 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(972) " "VHDL Process Statement warning at all_components.vhd(972): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 972 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "negative_b all_components.vhd(980) " "VHDL Process Statement warning at all_components.vhd(980): signal \"negative_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 980 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(982) " "VHDL Process Statement warning at all_components.vhd(982): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(991) " "VHDL Process Statement warning at all_components.vhd(991): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 991 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz all_components.vhd(1000) " "VHDL Process Statement warning at all_components.vhd(1000): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1000 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in all_components.vhd(1001) " "VHDL Process Statement warning at all_components.vhd(1001): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1001 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1004) " "VHDL Process Statement warning at all_components.vhd(1004): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1004 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1011) " "VHDL Process Statement warning at all_components.vhd(1011): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1011 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_neg all_components.vhd(1016) " "VHDL Process Statement warning at all_components.vhd(1016): signal \"carry_when_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1016 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_pos all_components.vhd(1016) " "VHDL Process Statement warning at all_components.vhd(1016): signal \"carry_when_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1016 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127683 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1018) " "VHDL Process Statement warning at all_components.vhd(1018): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz all_components.vhd(1025) " "VHDL Process Statement warning at all_components.vhd(1025): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1025 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_in all_components.vhd(1026) " "VHDL Process Statement warning at all_components.vhd(1026): signal \"zero_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1026 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1029) " "VHDL Process Statement warning at all_components.vhd(1029): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1029 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1036) " "VHDL Process Statement warning at all_components.vhd(1036): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_neg all_components.vhd(1041) " "VHDL Process Statement warning at all_components.vhd(1041): signal \"carry_when_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1041 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_pos all_components.vhd(1041) " "VHDL Process Statement warning at all_components.vhd(1041): signal \"carry_when_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1041 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1044) " "VHDL Process Statement warning at all_components.vhd(1044): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1044 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cz all_components.vhd(1051) " "VHDL Process Statement warning at all_components.vhd(1051): signal \"cz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in all_components.vhd(1052) " "VHDL Process Statement warning at all_components.vhd(1052): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1052 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in all_components.vhd(1054) " "VHDL Process Statement warning at all_components.vhd(1054): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1054 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1054) " "VHDL Process Statement warning at all_components.vhd(1054): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1054 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in all_components.vhd(1061) " "VHDL Process Statement warning at all_components.vhd(1061): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1061 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1061) " "VHDL Process Statement warning at all_components.vhd(1061): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1061 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_neg all_components.vhd(1066) " "VHDL Process Statement warning at all_components.vhd(1066): signal \"carry_when_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_pos all_components.vhd(1066) " "VHDL Process Statement warning at all_components.vhd(1066): signal \"carry_when_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1069) " "VHDL Process Statement warning at all_components.vhd(1069): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1069 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1077) " "VHDL Process Statement warning at all_components.vhd(1077): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1084) " "VHDL Process Statement warning at all_components.vhd(1084): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1084 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_neg all_components.vhd(1089) " "VHDL Process Statement warning at all_components.vhd(1089): signal \"carry_when_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1089 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_pos all_components.vhd(1089) " "VHDL Process Statement warning at all_components.vhd(1089): signal \"carry_when_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1089 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1092) " "VHDL Process Statement warning at all_components.vhd(1092): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1108) " "VHDL Process Statement warning at all_components.vhd(1108): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1118) " "VHDL Process Statement warning at all_components.vhd(1118): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1125) " "VHDL Process Statement warning at all_components.vhd(1125): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_neg all_components.vhd(1130) " "VHDL Process Statement warning at all_components.vhd(1130): signal \"carry_when_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_when_pos all_components.vhd(1130) " "VHDL Process Statement warning at all_components.vhd(1130): signal \"carry_when_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_sig all_components.vhd(1132) " "VHDL Process Statement warning at all_components.vhd(1132): signal \"alu_out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sig all_components.vhd(951) " "VHDL Process Statement warning at all_components.vhd(951): inferring latch(es) for signal or variable \"alu_out_sig\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero all_components.vhd(951) " "VHDL Process Statement warning at all_components.vhd(951): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry all_components.vhd(951) " "VHDL Process Statement warning at all_components.vhd(951): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_when_pos all_components.vhd(951) " "VHDL Process Statement warning at all_components.vhd(951): inferring latch(es) for signal or variable \"carry_when_pos\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_when_neg all_components.vhd(951) " "VHDL Process Statement warning at all_components.vhd(951): inferring latch(es) for signal or variable \"carry_when_neg\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_when_neg all_components.vhd(951) " "Inferred latch for \"carry_when_neg\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_when_pos all_components.vhd(951) " "Inferred latch for \"carry_when_pos\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry all_components.vhd(951) " "Inferred latch for \"carry\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero all_components.vhd(951) " "Inferred latch for \"zero\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[0\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[0\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[1\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[1\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[2\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[2\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[3\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[3\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[4\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[4\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[5\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[5\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[6\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[6\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[7\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[7\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[8\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[8\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[9\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[9\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[10\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[10\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[11\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[11\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[12\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[12\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[13\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[13\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[14\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[14\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[15\] all_components.vhd(951) " "Inferred latch for \"alu_out_sig\[15\]\" at all_components.vhd(951)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 951 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_carry reg_carry:C " "Elaborating entity \"reg_carry\" for hierarchy \"reg_carry:C\"" {  } { { "main.vhd" "C" { Text "D:/SEM_4/ee309/final/main.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode all_components.vhd(1168) " "VHDL Process Statement warning at all_components.vhd(1168): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_carry:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset all_components.vhd(1170) " "VHDL Process Statement warning at all_components.vhd(1170): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_carry:C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output all_components.vhd(1173) " "VHDL Process Statement warning at all_components.vhd(1173): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_carry:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_z reg_z:Z " "Elaborating entity \"reg_z\" for hierarchy \"reg_z:Z\"" {  } { { "main.vhd" "Z" { Text "D:/SEM_4/ee309/final/main.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode all_components.vhd(2055) " "VHDL Process Statement warning at all_components.vhd(2055): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_z:Z"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset all_components.vhd(2057) " "VHDL Process Statement warning at all_components.vhd(2057): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2057 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_z:Z"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output all_components.vhd(2060) " "VHDL Process Statement warning at all_components.vhd(2060): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 2060 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_z:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_shift L_shift:Shifter " "Elaborating entity \"L_shift\" for hierarchy \"L_shift:Shifter\"" {  } { { "main.vhd" "Shifter" { Text "D:/SEM_4/ee309/final/main.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_1 reg_file_1:Register_file " "Elaborating entity \"reg_file_1\" for hierarchy \"reg_file_1:Register_file\"" {  } { { "main.vhd" "Register_file" { Text "D:/SEM_4/ee309/final/main.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers all_components.vhd(1850) " "VHDL Process Statement warning at all_components.vhd(1850): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers all_components.vhd(1877) " "VHDL Process Statement warning at all_components.vhd(1877): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1877 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"PC = 0\" all_components.vhd(1877) " "VHDL Report Statement at all_components.vhd(1877): \"PC = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1877 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers all_components.vhd(1878) " "VHDL Process Statement warning at all_components.vhd(1878): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1878 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"R1 = 0\" all_components.vhd(1878) " "VHDL Report Statement at all_components.vhd(1878): \"R1 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1878 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers all_components.vhd(1879) " "VHDL Process Statement warning at all_components.vhd(1879): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1879 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"R2 = 0\" all_components.vhd(1879) " "VHDL Report Statement at all_components.vhd(1879): \"R2 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1879 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers all_components.vhd(1880) " "VHDL Process Statement warning at all_components.vhd(1880): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1880 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"R3 = 0\" all_components.vhd(1880) " "VHDL Report Statement at all_components.vhd(1880): \"R3 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1880 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers all_components.vhd(1883) " "VHDL Process Statement warning at all_components.vhd(1883): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"R5 = 0\" all_components.vhd(1883) " "VHDL Report Statement at all_components.vhd(1883): \"R5 = 0\" (NOTE)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 1883 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Design Software" 0 -1 1683394127698 "|main|reg_file_1:Register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 SE6:SE1_6bit " "Elaborating entity \"SE6\" for hierarchy \"SE6:SE1_6bit\"" {  } { { "main.vhd" "SE1_6bit" { Text "D:/SEM_4/ee309/final/main.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 SE7:SE2_9bit " "Elaborating entity \"SE7\" for hierarchy \"SE7:SE2_9bit\"" {  } { { "main.vhd" "SE2_9bit" { Text "D:/SEM_4/ee309/final/main.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 SE9:SE3_7bit " "Elaborating entity \"SE9\" for hierarchy \"SE9:SE3_7bit\"" {  } { { "main.vhd" "SE3_7bit" { Text "D:/SEM_4/ee309/final/main.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 SE10:SE6_10bit " "Elaborating entity \"SE10\" for hierarchy \"SE10:SE6_10bit\"" {  } { { "main.vhd" "SE6_10bit" { Text "D:/SEM_4/ee309/final/main.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_9_10 shift_9_10:S1 " "Elaborating entity \"shift_9_10\" for hierarchy \"shift_9_10:S1\"" {  } { { "main.vhd" "S1" { Text "D:/SEM_4/ee309/final/main.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_6_7 shifter_6_7:S2 " "Elaborating entity \"shifter_6_7\" for hierarchy \"shifter_6_7:S2\"" {  } { { "main.vhd" "S2" { Text "D:/SEM_4/ee309/final/main.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_16 mux_4to1_16:M9 " "Elaborating entity \"mux_4to1_16\" for hierarchy \"mux_4to1_16:M9\"" {  } { { "main.vhd" "M9" { Text "D:/SEM_4/ee309/final/main.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5to1_16 mux_5to1_16:M12 " "Elaborating entity \"mux_5to1_16\" for hierarchy \"mux_5to1_16:M12\"" {  } { { "main.vhd" "M12" { Text "D:/SEM_4/ee309/final/main.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y all_components.vhd(840) " "VHDL Process Statement warning at all_components.vhd(840): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] all_components.vhd(840) " "Inferred latch for \"y\[0\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] all_components.vhd(840) " "Inferred latch for \"y\[1\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] all_components.vhd(840) " "Inferred latch for \"y\[2\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] all_components.vhd(840) " "Inferred latch for \"y\[3\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] all_components.vhd(840) " "Inferred latch for \"y\[4\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] all_components.vhd(840) " "Inferred latch for \"y\[5\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] all_components.vhd(840) " "Inferred latch for \"y\[6\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] all_components.vhd(840) " "Inferred latch for \"y\[7\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] all_components.vhd(840) " "Inferred latch for \"y\[8\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] all_components.vhd(840) " "Inferred latch for \"y\[9\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] all_components.vhd(840) " "Inferred latch for \"y\[10\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] all_components.vhd(840) " "Inferred latch for \"y\[11\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] all_components.vhd(840) " "Inferred latch for \"y\[12\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] all_components.vhd(840) " "Inferred latch for \"y\[13\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] all_components.vhd(840) " "Inferred latch for \"y\[14\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] all_components.vhd(840) " "Inferred latch for \"y\[15\]\" at all_components.vhd(840)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 840 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127698 "|main|mux_5to1_16:M12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_3 mux_2to1_3:M15 " "Elaborating entity \"mux_2to1_3\" for hierarchy \"mux_2to1_3:M15\"" {  } { { "main.vhd" "M15" { Text "D:/SEM_4/ee309/final/main.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_8 mux_2to1_8:M1 " "Elaborating entity \"mux_2to1_8\" for hierarchy \"mux_2to1_8:M1\"" {  } { { "main.vhd" "M1" { Text "D:/SEM_4/ee309/final/main.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_16 mux_2to1_16:M2 " "Elaborating entity \"mux_2to1_16\" for hierarchy \"mux_2to1_16:M2\"" {  } { { "main.vhd" "M2" { Text "D:/SEM_4/ee309/final/main.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6to1_16 mux_6to1_16:M13 " "Elaborating entity \"mux_6to1_16\" for hierarchy \"mux_6to1_16:M13\"" {  } { { "main.vhd" "M13" { Text "D:/SEM_4/ee309/final/main.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y all_components.vhd(865) " "VHDL Process Statement warning at all_components.vhd(865): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] all_components.vhd(865) " "Inferred latch for \"y\[0\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] all_components.vhd(865) " "Inferred latch for \"y\[1\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] all_components.vhd(865) " "Inferred latch for \"y\[2\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] all_components.vhd(865) " "Inferred latch for \"y\[3\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] all_components.vhd(865) " "Inferred latch for \"y\[4\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] all_components.vhd(865) " "Inferred latch for \"y\[5\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] all_components.vhd(865) " "Inferred latch for \"y\[6\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] all_components.vhd(865) " "Inferred latch for \"y\[7\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] all_components.vhd(865) " "Inferred latch for \"y\[8\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] all_components.vhd(865) " "Inferred latch for \"y\[9\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] all_components.vhd(865) " "Inferred latch for \"y\[10\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] all_components.vhd(865) " "Inferred latch for \"y\[11\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] all_components.vhd(865) " "Inferred latch for \"y\[12\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] all_components.vhd(865) " "Inferred latch for \"y\[13\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] all_components.vhd(865) " "Inferred latch for \"y\[14\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] all_components.vhd(865) " "Inferred latch for \"y\[15\]\" at all_components.vhd(865)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 865 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_6to1_16:M13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1_16 mux_3to1_16:M3 " "Elaborating entity \"mux_3to1_16\" for hierarchy \"mux_3to1_16:M3\"" {  } { { "main.vhd" "M3" { Text "D:/SEM_4/ee309/final/main.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y all_components.vhd(447) " "VHDL Process Statement warning at all_components.vhd(447): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] all_components.vhd(447) " "Inferred latch for \"y\[0\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] all_components.vhd(447) " "Inferred latch for \"y\[1\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] all_components.vhd(447) " "Inferred latch for \"y\[2\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] all_components.vhd(447) " "Inferred latch for \"y\[3\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] all_components.vhd(447) " "Inferred latch for \"y\[4\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] all_components.vhd(447) " "Inferred latch for \"y\[5\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] all_components.vhd(447) " "Inferred latch for \"y\[6\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] all_components.vhd(447) " "Inferred latch for \"y\[7\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] all_components.vhd(447) " "Inferred latch for \"y\[8\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] all_components.vhd(447) " "Inferred latch for \"y\[9\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] all_components.vhd(447) " "Inferred latch for \"y\[10\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] all_components.vhd(447) " "Inferred latch for \"y\[11\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] all_components.vhd(447) " "Inferred latch for \"y\[12\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] all_components.vhd(447) " "Inferred latch for \"y\[13\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] all_components.vhd(447) " "Inferred latch for \"y\[14\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] all_components.vhd(447) " "Inferred latch for \"y\[15\]\" at all_components.vhd(447)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 447 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_3to1_16:M3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_3 mux_4to1_3:M10 " "Elaborating entity \"mux_4to1_3\" for hierarchy \"mux_4to1_3:M10\"" {  } { { "main.vhd" "M10" { Text "D:/SEM_4/ee309/final/main.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_1 mux_4to1_1:M17 " "Elaborating entity \"mux_4to1_1\" for hierarchy \"mux_4to1_1:M17\"" {  } { { "main.vhd" "M17" { Text "D:/SEM_4/ee309/final/main.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683394127714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y all_components.vhd(752) " "VHDL Process Statement warning at all_components.vhd(752): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 752 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_4to1_1:M17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] all_components.vhd(752) " "Inferred latch for \"y\[0\]\" at all_components.vhd(752)" {  } { { "all_components.vhd" "" { Text "D:/SEM_4/ee309/final/all_components.vhd" 752 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683394127714 "|main|mux_4to1_1:M17"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683394127933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 22:58:47 2023 " "Processing ended: Sat May 06 22:58:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683394127933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683394127933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683394127933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683394127933 ""}
