<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 537b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11069.26 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5472.89 --|
|-- Mem Ch  2: Reads (MB/s):    67.55 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    26.06 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    67.55 --||-- NODE 1 Mem Read (MB/s) : 11069.26 --|
|-- NODE 0 Mem Write(MB/s) :    26.06 --||-- NODE 1 Mem Write(MB/s) :  5472.89 --|
|-- NODE 0 P. Write (T/s):      31139 --||-- NODE 1 P. Write (T/s):     203475 --|
|-- NODE 0 Memory (MB/s):       93.61 --||-- NODE 1 Memory (MB/s):    16542.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11136.81                --|
            |--                System Write Throughput(MB/s):       5498.95                --|
            |--               System Memory Throughput(MB/s):      16635.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 54b3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8640          48     925 K  1745 K   1644     372     180  
 1      83 M         0      17 M   105 M    539 K     0     692 K
-----------------------------------------------------------------------
 *      83 M        48      18 M   107 M    540 K   372     692 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 105.48        
Core2: 23.94        Core3: 105.98        
Core4: 21.72        Core5: 98.82        
Core6: 24.18        Core7: 105.77        
Core8: 22.55        Core9: 54.66        
Core10: 28.46        Core11: 100.71        
Core12: 20.91        Core13: 95.13        
Core14: 25.65        Core15: 88.94        
Core16: 29.27        Core17: 100.25        
Core18: 23.93        Core19: 95.69        
Core20: 22.64        Core21: 104.54        
Core22: 21.70        Core23: 104.77        
Core24: 10.22        Core25: 102.17        
Core26: 21.32        Core27: 100.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 99.78
DDR read Latency(ns)
Socket0: 44513.73
Socket1: 245.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.35        Core1: 101.78        
Core2: 19.30        Core3: 105.78        
Core4: 19.05        Core5: 100.71        
Core6: 20.54        Core7: 103.16        
Core8: 22.76        Core9: 52.79        
Core10: 22.83        Core11: 101.55        
Core12: 29.32        Core13: 98.08        
Core14: 27.77        Core15: 93.35        
Core16: 22.07        Core17: 102.89        
Core18: 27.81        Core19: 98.70        
Core20: 20.47        Core21: 100.76        
Core22: 19.30        Core23: 107.65        
Core24: 22.81        Core25: 104.88        
Core26: 10.40        Core27: 105.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.64
Socket1: 101.24
DDR read Latency(ns)
Socket0: 46786.88
Socket1: 246.40
irq_total: 153792.488271711
cpu_total: 21.16
cpu_0: 1.33
cpu_1: 45.81
cpu_2: 0.40
cpu_3: 49.07
cpu_4: 0.33
cpu_5: 48.60
cpu_6: 0.47
cpu_7: 41.95
cpu_8: 0.86
cpu_9: 13.63
cpu_10: 0.47
cpu_11: 49.67
cpu_12: 0.27
cpu_13: 37.70
cpu_14: 0.53
cpu_15: 51.26
cpu_16: 0.73
cpu_17: 45.35
cpu_18: 0.53
cpu_19: 44.68
cpu_20: 0.47
cpu_21: 38.16
cpu_22: 0.20
cpu_23: 31.38
cpu_24: 0.53
cpu_25: 43.02
cpu_26: 0.53
cpu_27: 44.35
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6238679
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6238679
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5344854790
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5344854790
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5342417840
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5342417840
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 592687
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 592687
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 592680
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 592680
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6617033
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6617033
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 94525
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 94525
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 94529
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 94529


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.21        Core1: 102.57        
Core2: 24.70        Core3: 104.78        
Core4: 20.84        Core5: 100.11        
Core6: 23.60        Core7: 96.00        
Core8: 29.45        Core9: 56.50        
Core10: 27.96        Core11: 92.30        
Core12: 27.08        Core13: 88.43        
Core14: 27.14        Core15: 91.89        
Core16: 28.48        Core17: 93.18        
Core18: 29.05        Core19: 89.53        
Core20: 30.77        Core21: 92.49        
Core22: 27.72        Core23: 112.91        
Core24: 24.29        Core25: 94.55        
Core26: 26.64        Core27: 95.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.81
Socket1: 95.45
DDR read Latency(ns)
Socket0: 51927.38
Socket1: 246.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.20        Core1: 99.81        
Core2: 21.26        Core3: 101.27        
Core4: 19.25        Core5: 99.54        
Core6: 19.79        Core7: 94.80        
Core8: 19.95        Core9: 45.81        
Core10: 22.86        Core11: 88.09        
Core12: 21.52        Core13: 84.97        
Core14: 23.65        Core15: 91.90        
Core16: 32.10        Core17: 89.22        
Core18: 28.93        Core19: 84.83        
Core20: 23.96        Core21: 94.94        
Core22: 22.25        Core23: 110.20        
Core24: 23.22        Core25: 96.18        
Core26: 23.43        Core27: 90.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 92.81
DDR read Latency(ns)
Socket0: 44904.79
Socket1: 246.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 99.73        
Core2: 25.71        Core3: 99.62        
Core4: 21.71        Core5: 96.74        
Core6: 10.09        Core7: 85.35        
Core8: 20.18        Core9: 53.42        
Core10: 21.30        Core11: 79.50        
Core12: 20.15        Core13: 76.30        
Core14: 22.11        Core15: 88.59        
Core16: 21.79        Core17: 81.25        
Core18: 28.54        Core19: 74.46        
Core20: 18.40        Core21: 98.53        
Core22: 24.53        Core23: 106.17        
Core24: 22.13        Core25: 95.66        
Core26: 20.40        Core27: 81.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 86.91
DDR read Latency(ns)
Socket0: 44986.23
Socket1: 246.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.73        Core1: 100.83        
Core2: 9.96        Core3: 101.20        
Core4: 20.15        Core5: 97.83        
Core6: 20.88        Core7: 86.92        
Core8: 22.91        Core9: 52.28        
Core10: 21.19        Core11: 86.55        
Core12: 18.92        Core13: 79.96        
Core14: 21.17        Core15: 83.64        
Core16: 30.73        Core17: 83.54        
Core18: 28.07        Core19: 83.24        
Core20: 23.17        Core21: 96.54        
Core22: 28.15        Core23: 91.95        
Core24: 24.79        Core25: 99.39        
Core26: 24.66        Core27: 82.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.06
Socket1: 88.81
DDR read Latency(ns)
Socket0: 44606.76
Socket1: 247.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22299
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412373798; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412389410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206201512; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206201512; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206296927; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206296927; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005280245; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4014295; Consumed Joules: 245.01; Watts: 40.80; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688368; Consumed DRAM Joules: 10.53; DRAM Watts: 1.75
S1P0; QPIClocks: 14412526634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412537770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206368304; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206368304; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206282806; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206282806; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005321498; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5736874; Consumed Joules: 350.15; Watts: 58.31; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1713266; Consumed DRAM Joules: 26.21; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5852
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.84   0.01    0.61     346 K    973 K    0.64    0.12    0.00    0.01     4928        5        4     71
   1    1     0.04   0.14   0.31    0.80      21 M     26 M    0.20    0.21    0.05    0.06     2464     4126      128     59
   2    0     0.00   1.17   0.00    0.60      54 K    160 K    0.66    0.32    0.00    0.00     2016        4        2     69
   3    1     0.05   0.09   0.54    1.07      30 M     37 M    0.18    0.19    0.06    0.07     3808     6421       21     59
   4    0     0.00   0.54   0.00    0.60      29 K     96 K    0.70    0.29    0.00    0.01      504        3        0     70
   5    1     0.06   0.13   0.48    1.01      27 M     34 M    0.19    0.22    0.04    0.06     6552     5734       16     59
   6    0     0.00   0.47   0.00    0.60      28 K    112 K    0.75    0.29    0.00    0.01      672        3        1     69
   7    1     0.05   0.17   0.31    0.82      20 M     24 M    0.18    0.21    0.04    0.05     1288     4061       17     59
   8    0     0.01   1.05   0.01    1.02      28 K    229 K    0.88    0.59    0.00    0.00     4368        7        0     69
   9    1     0.06   0.59   0.10    0.62    1695 K   2620 K    0.35    0.46    0.00    0.00      112      236       27     59
  10    0     0.00   0.56   0.00    0.60      16 K     87 K    0.82    0.33    0.00    0.01      616        2        2     69
  11    1     0.08   0.15   0.52    1.05      24 M     30 M    0.21    0.25    0.03    0.04     4032     4594       16     57
  12    0     0.01   1.05   0.01    0.99      31 K    228 K    0.86    0.60    0.00    0.00     5488        7        0     70
  13    1     0.09   0.14   0.67    1.17      27 M     35 M    0.23    0.27    0.03    0.04      280     5876       12     57
  14    0     0.01   1.04   0.01    0.98      48 K    273 K    0.82    0.56    0.00    0.00     3304        6        1     70
  15    1     0.08   0.16   0.53    1.06      24 M     31 M    0.23    0.28    0.03    0.04     4032     5467       10     57
  16    0     0.01   1.53   0.01    0.75      49 K    166 K    0.70    0.41    0.00    0.00     1120        1        2     70
  17    1     0.05   0.10   0.50    1.02      26 M     33 M    0.21    0.24    0.05    0.07     3136     5235       41     58
  18    0     0.01   1.02   0.01    1.06      38 K    269 K    0.86    0.56    0.00    0.00     3640        6        2     71
  19    1     0.06   0.15   0.42    0.95      23 M     30 M    0.21    0.25    0.04    0.05     3472     4650       16     59
  20    0     0.00   0.54   0.00    0.60      27 K     89 K    0.70    0.44    0.00    0.01     2184        5        0     71
  21    1     0.07   0.33   0.22    0.66      12 M     15 M    0.20    0.28    0.02    0.02      224     2171       12     60
  22    0     0.00   0.46   0.00    0.60      23 K     80 K    0.71    0.23    0.00    0.01      560        2        0     71
  23    1     0.04   0.11   0.41    0.94      22 M     28 M    0.19    0.22    0.05    0.06     3416     4931       15     60
  24    0     0.00   0.47   0.00    0.60      21 K     82 K    0.73    0.27    0.00    0.01      224        1        1     71
  25    1     0.06   0.14   0.45    0.99      21 M     27 M    0.20    0.26    0.03    0.04     3640     4647       11     59
  26    0     0.00   0.55   0.00    0.60      21 K     76 K    0.72    0.31    0.00    0.01      672        1        1     70
  27    1     0.07   0.12   0.58    1.10      26 M     34 M    0.22    0.26    0.04    0.05     2632     5668       12     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.95   0.01    0.78     764 K   2927 K    0.74    0.40    0.00    0.00    30296       53       15     62
 SKT    1     0.06   0.15   0.43    0.98     311 M    391 M    0.20    0.24    0.04    0.04    39088    63817      354     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.22    0.98     312 M    394 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9548 M ; Active cycles:   61 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.32 %

 C1 core residency: 28.84 %; C3 core residency: 0.75 %; C6 core residency: 48.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5003 M   5005 M   |    5%     5%   
 SKT    1     4926 M   4926 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.30     0.12     204.66       8.80         178.91
 SKT   1    55.20    27.49     291.64      21.87         464.28
---------------------------------------------------------------------------------------------------------------
       *    55.49    27.62     496.30      30.67         463.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a28
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11012.49 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5501.48 --|
|-- Mem Ch  2: Reads (MB/s):    73.72 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    29.22 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    73.72 --||-- NODE 1 Mem Read (MB/s) : 11012.49 --|
|-- NODE 0 Mem Write(MB/s) :    29.22 --||-- NODE 1 Mem Write(MB/s) :  5501.48 --|
|-- NODE 0 P. Write (T/s):      31148 --||-- NODE 1 P. Write (T/s):     201304 --|
|-- NODE 0 Memory (MB/s):      102.94 --||-- NODE 1 Memory (MB/s):    16513.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11086.22                --|
            |--                System Write Throughput(MB/s):       5530.70                --|
            |--               System Memory Throughput(MB/s):      16616.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b60
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8880         108    2583 K   886 K    252       0      72  
 1      83 M         0      16 M   104 M    548 K     0     649 K
-----------------------------------------------------------------------
 *      83 M       108      19 M   105 M    548 K     0     649 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.89        Core1: 99.70        
Core2: 22.87        Core3: 101.73        
Core4: 21.77        Core5: 88.90        
Core6: 26.01        Core7: 85.93        
Core8: 23.25        Core9: 46.33        
Core10: 18.99        Core11: 82.57        
Core12: 23.20        Core13: 84.10        
Core14: 9.88        Core15: 81.83        
Core16: 21.13        Core17: 92.82        
Core18: 20.18        Core19: 83.63        
Core20: 22.37        Core21: 89.14        
Core22: 20.04        Core23: 79.65        
Core24: 28.95        Core25: 108.29        
Core26: 22.01        Core27: 98.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 89.18
DDR read Latency(ns)
Socket0: 36962.42
Socket1: 244.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.67        Core1: 104.34        
Core2: 29.15        Core3: 105.11        
Core4: 19.27        Core5: 98.86        
Core6: 26.01        Core7: 95.39        
Core8: 20.98        Core9: 46.21        
Core10: 21.68        Core11: 94.61        
Core12: 20.53        Core13: 91.88        
Core14: 9.75        Core15: 95.82        
Core16: 21.24        Core17: 97.10        
Core18: 18.43        Core19: 101.57        
Core20: 24.09        Core21: 91.63        
Core22: 20.91        Core23: 99.44        
Core24: 20.13        Core25: 110.29        
Core26: 20.34        Core27: 95.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 98.01
DDR read Latency(ns)
Socket0: 38613.48
Socket1: 246.82
irq_total: 146286.188096011
cpu_total: 21.54
cpu_0: 1.20
cpu_1: 52.82
cpu_2: 0.27
cpu_3: 56.35
cpu_4: 0.33
cpu_5: 45.25
cpu_6: 0.66
cpu_7: 50.17
cpu_8: 0.93
cpu_9: 12.23
cpu_10: 0.80
cpu_11: 37.41
cpu_12: 0.73
cpu_13: 35.35
cpu_14: 1.06
cpu_15: 48.57
cpu_16: 0.33
cpu_17: 50.10
cpu_18: 0.27
cpu_19: 46.25
cpu_20: 0.40
cpu_21: 32.89
cpu_22: 0.27
cpu_23: 46.45
cpu_24: 0.20
cpu_25: 33.29
cpu_26: 0.27
cpu_27: 48.17
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5313783295
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5313783295
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 589503
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 589503
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6654859
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6654859
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 95073
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 95073
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5315911821
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5315911821
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6274843
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6274843
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 95069
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 95069
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 589478
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 589478


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.34        Core1: 103.27        
Core2: 20.79        Core3: 100.24        
Core4: 20.48        Core5: 101.30        
Core6: 25.35        Core7: 96.24        
Core8: 22.49        Core9: 43.86        
Core10: 20.00        Core11: 97.07        
Core12: 24.75        Core13: 91.90        
Core14: 9.78        Core15: 89.71        
Core16: 20.72        Core17: 96.64        
Core18: 19.71        Core19: 100.05        
Core20: 30.15        Core21: 89.51        
Core22: 19.78        Core23: 96.13        
Core24: 21.84        Core25: 114.20        
Core26: 25.97        Core27: 94.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.16
Socket1: 96.64
DDR read Latency(ns)
Socket0: 34199.68
Socket1: 246.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 101.79        
Core2: 24.41        Core3: 103.98        
Core4: 22.21        Core5: 98.83        
Core6: 27.92        Core7: 91.76        
Core8: 20.98        Core9: 47.59        
Core10: 27.99        Core11: 93.05        
Core12: 32.29        Core13: 90.07        
Core14: 32.49        Core15: 89.89        
Core16: 29.58        Core17: 91.17        
Core18: 30.74        Core19: 92.64        
Core20: 30.45        Core21: 88.84        
Core22: 23.34        Core23: 91.96        
Core24: 29.15        Core25: 116.04        
Core26: 29.26        Core27: 95.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.03
Socket1: 94.59
DDR read Latency(ns)
Socket0: 42433.24
Socket1: 247.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 77.98        
Core2: 19.30        Core3: 96.85        
Core4: 28.14        Core5: 93.37        
Core6: 23.70        Core7: 73.64        
Core8: 31.04        Core9: 46.25        
Core10: 29.57        Core11: 73.92        
Core12: 22.65        Core13: 81.79        
Core14: 19.18        Core15: 92.74        
Core16: 27.79        Core17: 93.35        
Core18: 10.17        Core19: 77.24        
Core20: 17.48        Core21: 82.30        
Core22: 21.43        Core23: 95.46        
Core24: 20.22        Core25: 100.34        
Core26: 21.92        Core27: 94.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.57
Socket1: 85.48
DDR read Latency(ns)
Socket0: 41531.90
Socket1: 246.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.38        Core1: 80.21        
Core2: 25.48        Core3: 96.18        
Core4: 20.58        Core5: 98.32        
Core6: 24.13        Core7: 78.03        
Core8: 24.71        Core9: 43.75        
Core10: 23.62        Core11: 74.21        
Core12: 9.68        Core13: 80.21        
Core14: 22.81        Core15: 97.29        
Core16: 30.92        Core17: 85.62        
Core18: 21.31        Core19: 75.36        
Core20: 22.98        Core21: 85.23        
Core22: 21.22        Core23: 101.02        
Core24: 23.44        Core25: 100.68        
Core26: 32.24        Core27: 84.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.18
Socket1: 85.53
DDR read Latency(ns)
Socket0: 36425.54
Socket1: 246.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24007
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416678634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416692322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208353571; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208353571; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208455794; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208455794; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007084060; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4029944; Consumed Joules: 245.97; Watts: 40.95; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 691958; Consumed DRAM Joules: 10.59; DRAM Watts: 1.76
S1P0; QPIClocks: 14416871154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416878370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208552320; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208552320; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208458694; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208458694; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007179520; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5737605; Consumed Joules: 350.20; Watts: 58.31; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1709499; Consumed DRAM Joules: 26.16; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5efe
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     296 K    890 K    0.67    0.10    0.01    0.02     3192        3        2     71
   1    1     0.05   0.08   0.60    1.11      32 M     40 M    0.18    0.20    0.07    0.08     4648     6839       15     59
   2    0     0.00   0.63   0.00    0.60      40 K    139 K    0.71    0.32    0.00    0.01     1456        2        0     69
   3    1     0.02   0.06   0.36    0.88      26 M     31 M    0.16    0.17    0.12    0.14      672     5459       11     60
   4    0     0.01   1.59   0.00    0.70      40 K    128 K    0.68    0.41    0.00    0.00     1456        3        1     70
   5    1     0.05   0.14   0.38    0.91      25 M     30 M    0.18    0.20    0.05    0.06      728     5014       89     60
   6    0     0.00   0.58   0.00    0.60      21 K     85 K    0.75    0.32    0.00    0.01      504        3        0     70
   7    1     0.08   0.17   0.49    1.01      23 M     30 M    0.21    0.25    0.03    0.04     3024     4680       46     59
   8    0     0.00   0.63   0.00    0.60      36 K    110 K    0.67    0.35    0.00    0.01     1064        1        1     69
   9    1     0.06   0.57   0.10    0.61    1684 K   2946 K    0.43    0.50    0.00    0.00       56      178       14     59
  10    0     0.00   0.45   0.00    0.60      27 K     82 K    0.66    0.24    0.00    0.01      672        2        1     69
  11    1     0.08   0.16   0.50    1.02      23 M     30 M    0.22    0.25    0.03    0.04     3360     4411       11     59
  12    0     0.00   0.54   0.00    0.60      28 K     78 K    0.64    0.31    0.00    0.01      392        2        0     70
  13    1     0.10   0.21   0.49    1.01      21 M     27 M    0.23    0.30    0.02    0.03     2296     4301       13     58
  14    0     0.00   1.28   0.00    0.62      23 K     66 K    0.65    0.28    0.00    0.00      840        3        0     70
  15    1     0.06   0.12   0.49    1.03      24 M     31 M    0.22    0.25    0.04    0.05     4480     5862       19     58
  16    0     0.00   0.82   0.00    0.60      23 K     82 K    0.72    0.30    0.00    0.00     1232        2        0     70
  17    1     0.07   0.13   0.57    1.09      26 M     34 M    0.22    0.25    0.04    0.05     3192     5545       53     59
  18    0     0.00   0.39   0.00    0.60      11 K     55 K    0.79    0.24    0.00    0.01      784        3        0     71
  19    1     0.05   0.10   0.52    1.04      26 M     33 M    0.20    0.24    0.05    0.07     4032     5550       12     60
  20    0     0.00   0.40   0.00    0.60      60 K    149 K    0.60    0.25    0.01    0.01     2744        4        3     70
  21    1     0.10   0.20   0.46    0.99      21 M     27 M    0.23    0.30    0.02    0.03     2184     3927        8     60
  22    0     0.00   0.59   0.00    0.60      26 K     96 K    0.73    0.35    0.00    0.01     2408        5        1     71
  23    1     0.06   0.24   0.24    0.71      14 M     18 M    0.19    0.26    0.03    0.03     1344     3126       12     61
  24    0     0.00   0.49   0.00    0.60      22 K     85 K    0.74    0.32    0.00    0.01     1736        3        0     71
  25    1     0.04   0.14   0.28    0.83      16 M     20 M    0.19    0.22    0.04    0.05     2688     3437       12     60
  26    0     0.04   1.14   0.03    1.13      70 K    687 K    0.90    0.64    0.00    0.00    13104       18        0     71
  27    1     0.07   0.13   0.54    1.06      24 M     31 M    0.22    0.26    0.04    0.05     4144     5006       10     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.91   0.00    0.78     729 K   2739 K    0.73    0.41    0.00    0.00    31584       54        7     62
 SKT    1     0.06   0.15   0.43    0.98     310 M    390 M    0.21    0.24    0.03    0.04    36848    63335      325     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.22    0.98     311 M    393 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9567 M ; Active cycles:   61 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.25 %

 C1 core residency: 27.21 %; C3 core residency: 1.07 %; C6 core residency: 49.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5038 M   5043 M   |    5%     5%   
 SKT    1     4944 M   4943 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.14     204.88       8.89         202.73
 SKT   1    55.13    27.56     288.22      21.82         462.55
---------------------------------------------------------------------------------------------------------------
       *    55.49    27.71     493.11      30.70         462.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60d8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10801.14 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5600.59 --|
|-- Mem Ch  2: Reads (MB/s):    70.71 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    29.18 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    70.71 --||-- NODE 1 Mem Read (MB/s) : 10801.14 --|
|-- NODE 0 Mem Write(MB/s) :    29.18 --||-- NODE 1 Mem Write(MB/s) :  5600.59 --|
|-- NODE 0 P. Write (T/s):      31138 --||-- NODE 1 P. Write (T/s):     192643 --|
|-- NODE 0 Memory (MB/s):       99.89 --||-- NODE 1 Memory (MB/s):    16401.73 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10871.85                --|
            |--                System Write Throughput(MB/s):       5629.76                --|
            |--               System Memory Throughput(MB/s):      16501.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 620e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      16 K       324    1180 K   389 K    252       0      36  
 1      83 M       336      16 M   105 M    503 K     0     684 K
-----------------------------------------------------------------------
 *      83 M       660      17 M   105 M    503 K     0     684 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.24        Core1: 96.75        
Core2: 24.00        Core3: 105.11        
Core4: 24.26        Core5: 102.01        
Core6: 22.26        Core7: 86.67        
Core8: 23.11        Core9: 42.53        
Core10: 23.15        Core11: 87.52        
Core12: 22.62        Core13: 83.85        
Core14: 24.20        Core15: 87.34        
Core16: 29.88        Core17: 88.13        
Core18: 29.62        Core19: 83.39        
Core20: 23.41        Core21: 104.97        
Core22: 23.06        Core23: 89.07        
Core24: 33.28        Core25: 97.39        
Core26: 21.35        Core27: 86.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.96
Socket1: 89.71
DDR read Latency(ns)
Socket0: 37304.31
Socket1: 245.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.37        Core1: 97.36        
Core2: 20.46        Core3: 112.47        
Core4: 23.15        Core5: 104.08        
Core6: 22.62        Core7: 89.33        
Core8: 19.67        Core9: 45.32        
Core10: 24.30        Core11: 88.19        
Core12: 22.01        Core13: 82.83        
Core14: 24.28        Core15: 89.49        
Core16: 23.38        Core17: 95.28        
Core18: 23.50        Core19: 97.12        
Core20: 9.70        Core21: 96.82        
Core22: 21.09        Core23: 95.38        
Core24: 22.07        Core25: 98.37        
Core26: 20.78        Core27: 98.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.17
Socket1: 93.87
DDR read Latency(ns)
Socket0: 42402.40
Socket1: 247.22
irq_total: 138332.784316226
cpu_total: 21.05
cpu_0: 1.66
cpu_1: 33.89
cpu_2: 0.33
cpu_3: 45.98
cpu_4: 0.53
cpu_5: 50.10
cpu_6: 0.47
cpu_7: 48.90
cpu_8: 0.47
cpu_9: 20.00
cpu_10: 0.47
cpu_11: 49.44
cpu_12: 0.27
cpu_13: 33.89
cpu_14: 0.27
cpu_15: 50.50
cpu_16: 0.47
cpu_17: 48.24
cpu_18: 0.66
cpu_19: 44.65
cpu_20: 0.40
cpu_21: 17.67
cpu_22: 0.27
cpu_23: 42.33
cpu_24: 0.40
cpu_25: 46.05
cpu_26: 0.47
cpu_27: 50.76
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6028286
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6028286
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5443255137
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5443255137
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 603887
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 603887
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5445860580
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5445860580
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6393905
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6393905
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 91337
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 91337
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 603866
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 603866
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 91341
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 91341


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 96.03        
Core2: 20.77        Core3: 106.59        
Core4: 25.75        Core5: 98.30        
Core6: 19.48        Core7: 93.35        
Core8: 28.87        Core9: 42.00        
Core10: 20.41        Core11: 78.49        
Core12: 26.61        Core13: 72.49        
Core14: 22.99        Core15: 99.32        
Core16: 21.95        Core17: 90.60        
Core18: 9.81        Core19: 76.19        
Core20: 21.09        Core21: 112.20        
Core22: 21.03        Core23: 90.09        
Core24: 22.03        Core25: 86.55        
Core26: 23.42        Core27: 80.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.31
Socket1: 87.59
DDR read Latency(ns)
Socket0: 33916.03
Socket1: 246.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 98.42        
Core2: 18.78        Core3: 107.99        
Core4: 18.49        Core5: 101.42        
Core6: 23.08        Core7: 92.46        
Core8: 31.50        Core9: 42.75        
Core10: 23.12        Core11: 86.30        
Core12: 24.52        Core13: 80.64        
Core14: 21.89        Core15: 98.25        
Core16: 27.23        Core17: 78.55        
Core18: 23.51        Core19: 85.79        
Core20: 23.53        Core21: 111.09        
Core22: 22.61        Core23: 94.94        
Core24: 9.92        Core25: 80.18        
Core26: 19.27        Core27: 84.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 89.23
DDR read Latency(ns)
Socket0: 38467.92
Socket1: 246.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.22        Core1: 97.40        
Core2: 30.66        Core3: 107.04        
Core4: 20.38        Core5: 102.19        
Core6: 20.10        Core7: 95.98        
Core8: 31.44        Core9: 47.30        
Core10: 28.03        Core11: 83.92        
Core12: 27.71        Core13: 80.51        
Core14: 30.90        Core15: 91.96        
Core16: 23.56        Core17: 90.16        
Core18: 30.66        Core19: 85.92        
Core20: 29.56        Core21: 95.74        
Core22: 31.81        Core23: 92.15        
Core24: 34.38        Core25: 88.86        
Core26: 33.80        Core27: 85.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 90.70
DDR read Latency(ns)
Socket0: 48276.60
Socket1: 246.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.77        Core1: 97.81        
Core2: 23.68        Core3: 101.31        
Core4: 23.99        Core5: 103.58        
Core6: 19.96        Core7: 90.92        
Core8: 22.07        Core9: 48.21        
Core10: 23.62        Core11: 93.32        
Core12: 30.49        Core13: 87.30        
Core14: 23.48        Core15: 88.95        
Core16: 27.08        Core17: 96.96        
Core18: 25.99        Core19: 90.83        
Core20: 21.80        Core21: 109.76        
Core22: 21.38        Core23: 90.10        
Core24: 10.08        Core25: 102.37        
Core26: 23.36        Core27: 87.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.48
Socket1: 93.18
DDR read Latency(ns)
Socket0: 40921.05
Socket1: 247.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25718
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415466266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415480510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207747160; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207747160; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207839463; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207839463; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006547764; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4023146; Consumed Joules: 245.55; Watts: 40.88; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688692; Consumed DRAM Joules: 10.54; DRAM Watts: 1.75
S1P0; QPIClocks: 14415571634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415576478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207885248; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207885248; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207797994; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207797994; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006576902; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5682365; Consumed Joules: 346.82; Watts: 57.75; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1713438; Consumed DRAM Joules: 26.22; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65ab
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     294 K    856 K    0.66    0.09    0.01    0.02     3920        5        1     71
   1    1     0.06   0.12   0.47    0.99      24 M     31 M    0.20    0.23    0.04    0.05     3360     4682       71     60
   2    0     0.00   0.61   0.00    0.60      34 K    106 K    0.68    0.32    0.00    0.01      896        2        1     69
   3    1     0.03   0.07   0.45    0.98      27 M     33 M    0.17    0.18    0.09    0.10     3528     5533       14     60
   4    0     0.00   1.17   0.00    0.60      30 K     89 K    0.66    0.31    0.00    0.00      672        2        1     70
   5    1     0.06   0.09   0.59    1.09      31 M     38 M    0.18    0.21    0.06    0.07     3696     6367       14     60
   6    0     0.00   0.56   0.00    0.60      43 K    123 K    0.65    0.33    0.00    0.01     1848        8        0     70
   7    1     0.07   0.14   0.49    1.01      22 M     28 M    0.21    0.25    0.03    0.04     2408     4278       62     59
   8    0     0.00   0.36   0.00    0.60      22 K     63 K    0.65    0.21    0.01    0.01      392        3        0     69
   9    1     0.11   0.67   0.17    0.65    3036 K   5168 K    0.41    0.51    0.00    0.00      504      206       31     60
  10    0     0.00   0.50   0.00    0.60      33 K    102 K    0.68    0.31    0.00    0.01     1008        3        0     69
  11    1     0.06   0.10   0.59    1.11      26 M     34 M    0.21    0.25    0.05    0.06     3808     5017       13     58
  12    0     0.00   0.56   0.00    0.60      66 K    131 K    0.49    0.28    0.01    0.01     3192        4        2     70
  13    1     0.06   0.23   0.24    0.71      15 M     19 M    0.21    0.25    0.03    0.03     2856     2959       24     58
  14    0     0.00   0.57   0.00    0.60      20 K     77 K    0.74    0.30    0.00    0.01      672        2        0     70
  15    1     0.08   0.12   0.68    1.17      27 M     35 M    0.23    0.27    0.03    0.04     5376     6394       11     58
  16    0     0.01   1.06   0.01    0.99      30 K    225 K    0.86    0.60    0.00    0.00     3472        5        0     70
  17    1     0.07   0.12   0.56    1.08      24 M     31 M    0.23    0.26    0.04    0.05     3304     5258       64     59
  18    0     0.00   0.53   0.00    0.60      15 K     76 K    0.80    0.28    0.00    0.01      560        2        0     70
  19    1     0.05   0.10   0.46    0.99      24 M     30 M    0.19    0.23    0.05    0.07      168     4856       19     61
  20    0     0.01   1.04   0.01    0.95      31 K    238 K    0.87    0.59    0.00    0.00     4200        6        1     71
  21    1     0.04   0.17   0.25    0.75      15 M     18 M    0.20    0.21    0.03    0.04     2800     2785       24     61
  22    0     0.00   0.60   0.00    0.60      26 K    103 K    0.74    0.33    0.00    0.01      728        1        0     71
  23    1     0.07   0.16   0.44    0.98      19 M     25 M    0.21    0.26    0.03    0.04     2128     4100       14     61
  24    0     0.02   1.12   0.02    1.08      41 K    365 K    0.89    0.63    0.00    0.00     7448        9        1     71
  25    1     0.07   0.12   0.56    1.09      24 M     32 M    0.23    0.25    0.04    0.05     3360     5263       13     60
  26    0     0.00   1.18   0.00    0.60      24 K    105 K    0.77    0.38    0.00    0.00     2072        2        0     70
  27    1     0.06   0.13   0.47    1.00      22 M     28 M    0.21    0.25    0.04    0.05      112     4400       13     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.87   0.00    0.77     716 K   2666 K    0.73    0.41    0.00    0.00    31080       54        6     62
 SKT    1     0.06   0.14   0.46    1.00     309 M    391 M    0.21    0.24    0.04    0.04    37408    62098      387     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.14   0.23    1.00     310 M    394 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9366 M ; Active cycles:   65 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.20 %

 C1 core residency: 27.52 %; C3 core residency: 1.00 %; C6 core residency: 48.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5048 M   5054 M   |    5%     5%   
 SKT    1     4960 M   4960 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.15     206.56       8.90         191.92
 SKT   1    55.14    27.87     295.09      21.99         463.60
---------------------------------------------------------------------------------------------------------------
       *    55.49    28.02     501.65      30.89         463.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6791
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11037.17 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5478.82 --|
|-- Mem Ch  2: Reads (MB/s):    73.37 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.68 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    73.37 --||-- NODE 1 Mem Read (MB/s) : 11037.17 --|
|-- NODE 0 Mem Write(MB/s) :    27.68 --||-- NODE 1 Mem Write(MB/s) :  5478.82 --|
|-- NODE 0 P. Write (T/s):      31145 --||-- NODE 1 P. Write (T/s):     202644 --|
|-- NODE 0 Memory (MB/s):      101.05 --||-- NODE 1 Memory (MB/s):    16515.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11110.54                --|
            |--                System Write Throughput(MB/s):       5506.50                --|
            |--               System Memory Throughput(MB/s):      16617.04                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68be
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      16 K        48     891 K   564 K      0       0     600  
 1      85 M         0      18 M   108 M    511 K     0     643 K
-----------------------------------------------------------------------
 *      85 M        48      19 M   108 M    511 K     0     643 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 99.67        
Core2: 23.89        Core3: 97.92        
Core4: 25.85        Core5: 92.81        
Core6: 9.57        Core7: 100.88        
Core8: 19.10        Core9: 47.74        
Core10: 28.14        Core11: 90.68        
Core12: 19.85        Core13: 87.96        
Core14: 23.07        Core15: 90.84        
Core16: 21.51        Core17: 93.09        
Core18: 29.96        Core19: 101.85        
Core20: 32.35        Core21: 96.26        
Core22: 28.18        Core23: 94.81        
Core24: 32.04        Core25: 100.21        
Core26: 31.98        Core27: 105.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.43
Socket1: 94.78
DDR read Latency(ns)
Socket0: 40199.87
Socket1: 244.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.09        Core1: 101.65        
Core2: 20.24        Core3: 95.91        
Core4: 19.65        Core5: 92.90        
Core6: 29.82        Core7: 95.32        
Core8: 20.03        Core9: 50.37        
Core10: 9.43        Core11: 86.96        
Core12: 21.20        Core13: 88.29        
Core14: 23.25        Core15: 92.67        
Core16: 21.60        Core17: 92.55        
Core18: 21.04        Core19: 90.97        
Core20: 21.63        Core21: 97.89        
Core22: 33.49        Core23: 93.71        
Core24: 23.97        Core25: 104.02        
Core26: 25.52        Core27: 90.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.15
Socket1: 92.64
DDR read Latency(ns)
Socket0: 37558.70
Socket1: 246.97
irq_total: 138135.437360374
cpu_total: 20.79
cpu_0: 1.26
cpu_1: 42.62
cpu_2: 0.40
cpu_3: 52.39
cpu_4: 0.40
cpu_5: 43.42
cpu_6: 0.73
cpu_7: 46.74
cpu_8: 0.73
cpu_9: 18.88
cpu_10: 0.47
cpu_11: 45.21
cpu_12: 0.53
cpu_13: 50.73
cpu_14: 0.66
cpu_15: 49.60
cpu_16: 0.47
cpu_17: 40.82
cpu_18: 0.20
cpu_19: 40.36
cpu_20: 0.47
cpu_21: 42.09
cpu_22: 0.40
cpu_23: 37.10
cpu_24: 0.47
cpu_25: 27.99
cpu_26: 0.27
cpu_27: 36.97
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6833766
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6833766
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 592695
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 592695
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6443065
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6443065
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 97622
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 97622
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 592703
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 592703
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5342633000
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5342633000
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5344929779
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5344929779
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 97625
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 97625


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.87        Core1: 99.11        
Core2: 21.83        Core3: 100.94        
Core4: 21.09        Core5: 98.75        
Core6: 28.14        Core7: 88.26        
Core8: 21.45        Core9: 47.80        
Core10: 21.10        Core11: 81.72        
Core12: 21.55        Core13: 81.34        
Core14: 20.91        Core15: 85.55        
Core16: 9.84        Core17: 84.16        
Core18: 21.69        Core19: 87.75        
Core20: 21.22        Core21: 89.70        
Core22: 20.96        Core23: 109.25        
Core24: 21.76        Core25: 110.93        
Core26: 28.53        Core27: 84.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.41
Socket1: 89.49
DDR read Latency(ns)
Socket0: 33885.84
Socket1: 246.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.57        Core1: 96.15        
Core2: 20.47        Core3: 96.65        
Core4: 24.87        Core5: 95.07        
Core6: 19.47        Core7: 85.06        
Core8: 25.01        Core9: 47.45        
Core10: 24.81        Core11: 78.97        
Core12: 18.68        Core13: 84.61        
Core14: 20.85        Core15: 83.72        
Core16: 9.58        Core17: 100.25        
Core18: 21.57        Core19: 73.95        
Core20: 21.39        Core21: 77.24        
Core22: 20.01        Core23: 94.25        
Core24: 20.94        Core25: 113.35        
Core26: 23.43        Core27: 79.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.20
Socket1: 85.76
DDR read Latency(ns)
Socket0: 37508.76
Socket1: 247.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.70        Core1: 96.29        
Core2: 26.46        Core3: 98.07        
Core4: 29.41        Core5: 91.95        
Core6: 30.09        Core7: 91.53        
Core8: 27.40        Core9: 40.71        
Core10: 24.62        Core11: 73.26        
Core12: 26.88        Core13: 94.18        
Core14: 23.09        Core15: 81.83        
Core16: 23.41        Core17: 107.64        
Core18: 21.79        Core19: 101.98        
Core20: 30.79        Core21: 76.23        
Core22: 23.35        Core23: 78.40        
Core24: 27.15        Core25: 86.00        
Core26: 24.51        Core27: 101.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 87.48
DDR read Latency(ns)
Socket0: 41173.20
Socket1: 247.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 96.61        
Core2: 31.37        Core3: 103.40        
Core4: 21.00        Core5: 89.53        
Core6: 21.19        Core7: 94.43        
Core8: 18.48        Core9: 47.49        
Core10: 31.66        Core11: 85.58        
Core12: 35.59        Core13: 100.25        
Core14: 31.94        Core15: 87.38        
Core16: 43.44        Core17: 88.41        
Core18: 36.07        Core19: 103.02        
Core20: 33.50        Core21: 89.31        
Core22: 24.42        Core23: 108.87        
Core24: 25.62        Core25: 90.83        
Core26: 30.84        Core27: 101.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.52
Socket1: 92.62
DDR read Latency(ns)
Socket0: 45724.69
Socket1: 245.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27426
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411880438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411904322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205956317; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205956317; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206050565; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206050565; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005059809; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4018749; Consumed Joules: 245.28; Watts: 40.86; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 690585; Consumed DRAM Joules: 10.57; DRAM Watts: 1.76
S1P0; QPIClocks: 14411985882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411991266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206101771; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206101771; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206011886; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206011886; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005949698; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5545400; Consumed Joules: 338.46; Watts: 56.38; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1709527; Consumed DRAM Joules: 26.16; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c5c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.50   0.01    0.60     317 K    954 K    0.67    0.09    0.01    0.02     3080        3        2     70
   1    1     0.05   0.10   0.53    1.07      31 M     39 M    0.19    0.20    0.06    0.08     4424     6190       14     60
   2    0     0.01   1.04   0.01    0.91      64 K    282 K    0.77    0.56    0.00    0.00     4032        7        3     69
   3    1     0.05   0.14   0.36    0.88      25 M     30 M    0.19    0.20    0.05    0.06     2632     4967       51     59
   4    0     0.00   0.62   0.00    0.60      28 K     90 K    0.68    0.33    0.00    0.01      616        3        0     70
   5    1     0.11   0.15   0.73    1.19      36 M     46 M    0.22    0.24    0.03    0.04     3304     7265       21     60
   6    0     0.00   0.62   0.00    0.60      33 K    111 K    0.70    0.35    0.00    0.01      896        6        0     70
   7    1     0.07   0.12   0.54    1.07      28 M     35 M    0.21    0.26    0.04    0.05     4200     6085       67     59
   8    0     0.01   1.06   0.01    0.98      30 K    224 K    0.86    0.60    0.00    0.00     4536        5        1     69
   9    1     0.09   0.58   0.15    0.61    2686 K   4734 K    0.43    0.50    0.00    0.01      336      207       23     60
  10    0     0.00   0.67   0.00    0.60      36 K    111 K    0.67    0.38    0.00    0.01     1288        3        0     68
  11    1     0.07   0.29   0.25    0.76      14 M     18 M    0.22    0.27    0.02    0.03     3360     2226       20     59
  12    0     0.01   1.06   0.01    0.99      43 K    241 K    0.82    0.59    0.00    0.00     4088        7        0     70
  13    1     0.08   0.23   0.37    0.91      17 M     23 M    0.24    0.28    0.02    0.03     4648     3506       23     59
  14    0     0.00   0.61   0.00    0.60      40 K    107 K    0.62    0.34    0.00    0.01     1904        2        1     70
  15    1     0.08   0.12   0.61    1.13      28 M     36 M    0.24    0.28    0.04    0.05     4704     6675       17     59
  16    0     0.00   0.64   0.00    0.60      34 K    115 K    0.70    0.33    0.00    0.01     1624        2        1     70
  17    1     0.04   0.08   0.43    0.94      27 M     34 M    0.19    0.25    0.08    0.10     3808     5915       13     60
  18    0     0.00   0.45   0.00    0.60      22 K     88 K    0.74    0.25    0.00    0.01      168        1        0     70
  19    1     0.08   0.15   0.51    1.04      25 M     33 M    0.23    0.27    0.03    0.04     1344     5146       22     61
  20    0     0.00   1.04   0.00    0.60      31 K     99 K    0.69    0.27    0.00    0.00     1232        1        1     71
  21    1     0.04   0.25   0.18    0.67      11 M     14 M    0.22    0.24    0.03    0.03     2240     1947       15     62
  22    0     0.00   0.47   0.00    0.60      27 K     92 K    0.71    0.29    0.00    0.01      840        2        0     71
  23    1     0.04   0.17   0.25    0.79      16 M     20 M    0.19    0.23    0.04    0.05      280     3433       24     62
  24    0     0.00   0.56   0.00    0.60      20 K     71 K    0.71    0.28    0.00    0.01      728        1        0     71
  25    1     0.04   0.25   0.14    0.62      11 M     13 M    0.17    0.22    0.03    0.04      168     2072       19     60
  26    0     0.01   1.08   0.01    0.99      24 K    207 K    0.88    0.61    0.00    0.00     7616       14        0     70
  27    1     0.06   0.12   0.54    1.08      26 M     34 M    0.23    0.27    0.04    0.05     4592     5633       40     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.85   0.00    0.76     755 K   2798 K    0.73    0.40    0.00    0.01    32648       57        9     62
 SKT    1     0.06   0.16   0.40    0.96     304 M    387 M    0.21    0.25    0.03    0.04    40040    61267      369     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.17   0.20    0.96     305 M    390 M    0.22    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9573 M ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.07 %

 C1 core residency: 29.52 %; C3 core residency: 1.33 %; C6 core residency: 48.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.22 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4989 M   4997 M   |    5%     5%   
 SKT    1     4897 M   4896 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.13     205.61       8.85         184.68
 SKT   1    54.05    28.27     281.93      21.78         439.15
---------------------------------------------------------------------------------------------------------------
       *    54.39    28.40     487.54      30.63         438.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e46
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11015.83 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5495.55 --|
|-- Mem Ch  2: Reads (MB/s):    69.35 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    25.83 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    69.35 --||-- NODE 1 Mem Read (MB/s) : 11015.83 --|
|-- NODE 0 Mem Write(MB/s) :    25.83 --||-- NODE 1 Mem Write(MB/s) :  5495.55 --|
|-- NODE 0 P. Write (T/s):      31149 --||-- NODE 1 P. Write (T/s):     200418 --|
|-- NODE 0 Memory (MB/s):       95.19 --||-- NODE 1 Memory (MB/s):    16511.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11085.18                --|
            |--                System Write Throughput(MB/s):       5521.38                --|
            |--               System Memory Throughput(MB/s):      16606.56                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f76
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9108          48    1246 K   779 K     12       0     672  
 1      86 M        12      17 M   105 M    534 K    12     620 K
-----------------------------------------------------------------------
 *      86 M        60      18 M   105 M    534 K    12     620 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.95        Core1: 103.74        
Core2: 29.87        Core3: 95.68        
Core4: 29.27        Core5: 98.09        
Core6: 23.35        Core7: 72.31        
Core8: 32.79        Core9: 44.36        
Core10: 28.37        Core11: 81.28        
Core12: 30.26        Core13: 69.90        
Core14: 31.23        Core15: 102.53        
Core16: 31.02        Core17: 73.50        
Core18: 28.93        Core19: 75.94        
Core20: 37.80        Core21: 92.16        
Core22: 32.79        Core23: 87.26        
Core24: 26.27        Core25: 82.58        
Core26: 29.42        Core27: 70.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.53
Socket1: 81.79
DDR read Latency(ns)
Socket0: 48307.28
Socket1: 244.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 92.06        
Core2: 26.84        Core3: 92.14        
Core4: 22.08        Core5: 90.81        
Core6: 23.67        Core7: 90.68        
Core8: 32.63        Core9: 44.09        
Core10: 20.44        Core11: 69.79        
Core12: 24.20        Core13: 64.50        
Core14: 27.52        Core15: 94.39        
Core16: 21.37        Core17: 63.49        
Core18: 22.71        Core19: 81.47        
Core20: 19.04        Core21: 62.18        
Core22: 10.59        Core23: 106.25        
Core24: 18.99        Core25: 76.51        
Core26: 24.10        Core27: 87.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.09
Socket1: 78.58
DDR read Latency(ns)
Socket0: 41249.73
Socket1: 244.96
irq_total: 143248.372161793
cpu_total: 20.57
cpu_0: 1.20
cpu_1: 44.88
cpu_2: 0.33
cpu_3: 46.61
cpu_4: 0.53
cpu_5: 50.27
cpu_6: 0.27
cpu_7: 39.56
cpu_8: 0.20
cpu_9: 17.95
cpu_10: 0.53
cpu_11: 38.63
cpu_12: 0.20
cpu_13: 47.87
cpu_14: 0.60
cpu_15: 43.68
cpu_16: 0.53
cpu_17: 43.35
cpu_18: 0.33
cpu_19: 46.14
cpu_20: 0.27
cpu_21: 39.30
cpu_22: 0.73
cpu_23: 31.38
cpu_24: 0.33
cpu_25: 39.76
cpu_26: 0.93
cpu_27: 39.76
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 600797
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 600797
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5415639100
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5415639100
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 92368
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 92368
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5417996157
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5417996157
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6465936
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6465936
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6096341
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6096341
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 92370
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 92370
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 600803
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 600803


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.17        Core1: 101.45        
Core2: 19.75        Core3: 92.97        
Core4: 20.37        Core5: 94.01        
Core6: 27.33        Core7: 74.26        
Core8: 21.93        Core9: 43.37        
Core10: 23.73        Core11: 81.69        
Core12: 22.83        Core13: 63.83        
Core14: 21.58        Core15: 100.98        
Core16: 23.61        Core17: 67.68        
Core18: 19.81        Core19: 65.00        
Core20: 19.17        Core21: 79.02        
Core22: 11.04        Core23: 104.67        
Core24: 19.46        Core25: 81.94        
Core26: 22.15        Core27: 72.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 79.01
DDR read Latency(ns)
Socket0: 36614.56
Socket1: 245.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.05        Core1: 101.22        
Core2: 23.61        Core3: 96.22        
Core4: 19.59        Core5: 97.42        
Core6: 22.30        Core7: 76.58        
Core8: 19.51        Core9: 44.92        
Core10: 20.43        Core11: 80.96        
Core12: 23.73        Core13: 77.92        
Core14: 26.00        Core15: 103.51        
Core16: 22.96        Core17: 80.68        
Core18: 19.00        Core19: 82.74        
Core20: 21.36        Core21: 87.75        
Core22: 10.42        Core23: 94.75        
Core24: 21.63        Core25: 82.91        
Core26: 22.41        Core27: 83.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.21
Socket1: 85.84
DDR read Latency(ns)
Socket0: 40542.70
Socket1: 246.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.24        Core1: 96.03        
Core2: 36.21        Core3: 95.61        
Core4: 24.74        Core5: 97.74        
Core6: 23.36        Core7: 88.98        
Core8: 18.85        Core9: 43.46        
Core10: 28.54        Core11: 89.80        
Core12: 21.23        Core13: 73.92        
Core14: 27.67        Core15: 102.35        
Core16: 22.07        Core17: 77.39        
Core18: 19.94        Core19: 70.02        
Core20: 22.71        Core21: 70.38        
Core22: 20.17        Core23: 102.86        
Core24: 10.20        Core25: 81.78        
Core26: 22.23        Core27: 90.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.97
Socket1: 84.08
DDR read Latency(ns)
Socket0: 39947.44
Socket1: 246.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 93.54        
Core2: 27.10        Core3: 97.15        
Core4: 30.32        Core5: 92.32        
Core6: 35.38        Core7: 92.08        
Core8: 32.05        Core9: 43.90        
Core10: 22.70        Core11: 93.76        
Core12: 21.70        Core13: 72.99        
Core14: 22.24        Core15: 96.65        
Core16: 29.36        Core17: 69.78        
Core18: 35.19        Core19: 63.27        
Core20: 24.18        Core21: 69.87        
Core22: 33.31        Core23: 110.00        
Core24: 33.05        Core25: 71.77        
Core26: 38.00        Core27: 94.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 81.25
DDR read Latency(ns)
Socket0: 43867.37
Socket1: 245.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29144
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413708158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413720554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206864680; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206864680; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206952421; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206952421; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005836138; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4021281; Consumed Joules: 245.44; Watts: 40.87; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 690181; Consumed DRAM Joules: 10.56; DRAM Watts: 1.76
S1P0; QPIClocks: 14413871582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413880302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207044560; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207044560; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206953730; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206953730; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006471892; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5523545; Consumed Joules: 337.13; Watts: 56.13; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1709819; Consumed DRAM Joules: 26.16; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 730a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     313 K    936 K    0.67    0.10    0.01    0.02     4760        3        1     71
   1    1     0.03   0.09   0.40    0.93      26 M     32 M    0.17    0.19    0.08    0.09     2688     5339       10     61
   2    0     0.00   0.46   0.00    0.60      36 K    112 K    0.68    0.26    0.00    0.01     1064        1        2     69
   3    1     0.07   0.12   0.56    1.09      29 M     36 M    0.19    0.23    0.04    0.05     2968     5745       18     59
   4    0     0.00   0.57   0.00    0.60      27 K     99 K    0.72    0.27    0.00    0.01     2856        4        1     70
   5    1     0.07   0.13   0.51    1.03      28 M     34 M    0.19    0.21    0.04    0.05     1400     5642       15     60
   6    0     0.01   1.00   0.01    0.95      48 K    266 K    0.82    0.56    0.00    0.00     3864        8        0     70
   7    1     0.09   0.18   0.51    1.04      22 M     29 M    0.22    0.27    0.02    0.03     3528     4535       53     59
   8    0     0.01   1.04   0.01    0.98      38 K    238 K    0.84    0.58    0.00    0.00     4032        7        0     69
   9    1     0.10   0.66   0.16    0.66    2664 K   4628 K    0.42    0.48    0.00    0.00      392      174       28     60
  10    0     0.00   0.56   0.00    0.60      17 K     82 K    0.79    0.33    0.00    0.01      280        1        0     69
  11    1     0.06   0.14   0.43    0.96      22 M     27 M    0.21    0.24    0.04    0.05     2520     3768       15     59
  12    0     0.00   0.59   0.00    0.60      24 K     90 K    0.73    0.35    0.00    0.01      392        1        1     70
  13    1     0.06   0.13   0.48    1.02      23 M     29 M    0.21    0.25    0.04    0.05     1792     4840       13     60
  14    0     0.02   1.11   0.02    1.03      50 K    376 K    0.87    0.63    0.00    0.00     7952       10        1     70
  15    1     0.05   0.12   0.43    0.96      24 M     30 M    0.19    0.23    0.05    0.06     3304     5694       16     60
  16    0     0.00   0.59   0.00    0.60      22 K     75 K    0.70    0.35    0.00    0.01      896        2        0     71
  17    1     0.02   0.07   0.38    0.88      25 M     30 M    0.17    0.22    0.10    0.13     2464     5411       11     61
  18    0     0.00   0.56   0.00    0.60      33 K    100 K    0.66    0.35    0.00    0.01     1064        2        0     71
  19    1     0.08   0.17   0.45    0.97      22 M     28 M    0.21    0.26    0.03    0.04     2464     4465       12     62
  20    0     0.00   0.41   0.00    0.60      25 K     74 K    0.66    0.25    0.00    0.01      728        2        0     70
  21    1     0.07   0.20   0.34    0.85      17 M     22 M    0.21    0.27    0.03    0.03     3304     3428       13     62
  22    0     0.00   0.50   0.00    0.60      28 K    103 K    0.73    0.30    0.00    0.01      616        4        1     71
  23    1     0.04   0.12   0.35    0.88      21 M     27 M    0.19    0.23    0.05    0.07     3080     4711       22     61
  24    0     0.00   0.46   0.00    0.61      30 K     92 K    0.67    0.27    0.00    0.01      728        3        2     71
  25    1     0.05   0.12   0.38    0.93      21 M     27 M    0.19    0.22    0.05    0.06     3864     4637       17     60
  26    0     0.00   0.51   0.00    0.60      30 K     91 K    0.66    0.28    0.00    0.01     1960        3        2     71
  27    1     0.08   0.17   0.47    1.00      22 M     28 M    0.22    0.26    0.03    0.04     2576     4485       14     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.80   0.00    0.77     726 K   2741 K    0.73    0.40    0.00    0.01    31192       51       10     62
 SKT    1     0.06   0.15   0.42    0.96     312 M    390 M    0.20    0.24    0.04    0.04    36344    62874      257     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.16   0.21    0.95     313 M    393 M    0.20    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9355 M ; Active cycles:   59 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.03 %

 C1 core residency: 26.42 %; C3 core residency: 0.40 %; C6 core residency: 51.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5061 M   5067 M   |    5%     5%   
 SKT    1     4970 M   4970 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.13     204.66       8.81         170.70
 SKT   1    55.38    27.43     283.36      21.77         464.81
---------------------------------------------------------------------------------------------------------------
       *    55.72    27.57     488.02      30.58         464.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74f3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10932.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5536.96 --|
|-- Mem Ch  2: Reads (MB/s):    69.64 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.22 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    69.64 --||-- NODE 1 Mem Read (MB/s) : 10932.81 --|
|-- NODE 0 Mem Write(MB/s) :    27.22 --||-- NODE 1 Mem Write(MB/s) :  5536.96 --|
|-- NODE 0 P. Write (T/s):      31165 --||-- NODE 1 P. Write (T/s):     198067 --|
|-- NODE 0 Memory (MB/s):       96.86 --||-- NODE 1 Memory (MB/s):    16469.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11002.45                --|
            |--                System Write Throughput(MB/s):       5564.18                --|
            |--               System Memory Throughput(MB/s):      16566.63                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 762d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8640          12    1142 K   627 K    912      72     108  
 1      86 M        12      20 M   111 M    538 K    12     735 K
-----------------------------------------------------------------------
 *      86 M        24      21 M   112 M    539 K    84     735 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 93.01        
Core2: 21.41        Core3: 91.32        
Core4: 20.94        Core5: 101.56        
Core6: 21.65        Core7: 88.80        
Core8: 26.14        Core9: 49.93        
Core10: 19.29        Core11: 69.02        
Core12: 23.90        Core13: 67.29        
Core14: 29.34        Core15: 94.24        
Core16: 22.48        Core17: 102.39        
Core18: 20.50        Core19: 66.42        
Core20: 23.40        Core21: 106.31        
Core22: 10.16        Core23: 70.24        
Core24: 20.19        Core25: 95.03        
Core26: 21.43        Core27: 69.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.12
Socket1: 80.58
DDR read Latency(ns)
Socket0: 38914.19
Socket1: 244.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.35        Core1: 91.17        
Core2: 21.38        Core3: 98.46        
Core4: 20.85        Core5: 103.45        
Core6: 26.98        Core7: 75.85        
Core8: 32.18        Core9: 47.26        
Core10: 29.64        Core11: 66.62        
Core12: 30.22        Core13: 64.15        
Core14: 30.74        Core15: 74.05        
Core16: 32.06        Core17: 98.93        
Core18: 29.46        Core19: 59.15        
Core20: 26.66        Core21: 102.50        
Core22: 32.43        Core23: 95.85        
Core24: 29.91        Core25: 105.28        
Core26: 29.28        Core27: 68.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.22
Socket1: 78.70
DDR read Latency(ns)
Socket0: 47593.03
Socket1: 245.54
irq_total: 148718.859986087
cpu_total: 20.73
cpu_0: 1.40
cpu_1: 38.83
cpu_2: 0.27
cpu_3: 50.13
cpu_4: 0.80
cpu_5: 44.88
cpu_6: 0.66
cpu_7: 52.79
cpu_8: 0.27
cpu_9: 16.49
cpu_10: 0.66
cpu_11: 54.19
cpu_12: 0.33
cpu_13: 49.73
cpu_14: 0.47
cpu_15: 46.28
cpu_16: 0.53
cpu_17: 21.34
cpu_18: 0.47
cpu_19: 50.73
cpu_20: 0.27
cpu_21: 21.61
cpu_22: 0.60
cpu_23: 38.70
cpu_24: 0.27
cpu_25: 36.84
cpu_26: 0.27
cpu_27: 50.60
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5522922958
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5522922958
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 98885
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 98885
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6525992
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6525992
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 612741
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 612741
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5525694608
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5525694608
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 612705
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 612705
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 98878
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 98878
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6921962
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6921962


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 87.89        
Core2: 22.08        Core3: 95.97        
Core4: 26.33        Core5: 99.82        
Core6: 21.49        Core7: 72.00        
Core8: 22.45        Core9: 44.02        
Core10: 24.80        Core11: 70.18        
Core12: 21.83        Core13: 72.50        
Core14: 57.02        Core15: 70.91        
Core16: 23.33        Core17: 97.79        
Core18: 85.44        Core19: 66.45        
Core20: 23.94        Core21: 96.17        
Core22: 10.13        Core23: 95.98        
Core24: 19.96        Core25: 93.29        
Core26: 18.07        Core27: 71.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.76
Socket1: 79.06
DDR read Latency(ns)
Socket0: 37442.64
Socket1: 246.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.03        Core1: 92.00        
Core2: 10.04        Core3: 95.68        
Core4: 18.21        Core5: 102.49        
Core6: 19.99        Core7: 75.11        
Core8: 20.35        Core9: 46.79        
Core10: 22.45        Core11: 73.87        
Core12: 29.94        Core13: 71.28        
Core14: 23.30        Core15: 73.82        
Core16: 22.43        Core17: 99.77        
Core18: 22.69        Core19: 67.54        
Core20: 21.99        Core21: 103.03        
Core22: 23.42        Core23: 86.88        
Core24: 23.95        Core25: 98.97        
Core26: 21.20        Core27: 76.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 81.29
DDR read Latency(ns)
Socket0: 40045.79
Socket1: 247.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 96.26        
Core2: 19.80        Core3: 94.37        
Core4: 20.42        Core5: 101.69        
Core6: 9.81        Core7: 85.94        
Core8: 18.55        Core9: 46.84        
Core10: 20.64        Core11: 85.78        
Core12: 20.52        Core13: 82.56        
Core14: 22.18        Core15: 85.82        
Core16: 27.26        Core17: 99.73        
Core18: 26.51        Core19: 78.35        
Core20: 20.08        Core21: 104.33        
Core22: 28.79        Core23: 81.27        
Core24: 21.98        Core25: 104.82        
Core26: 23.37        Core27: 87.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.78
Socket1: 87.99
DDR read Latency(ns)
Socket0: 39720.72
Socket1: 247.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.74        Core1: 93.10        
Core2: 23.52        Core3: 91.42        
Core4: 9.22        Core5: 98.88        
Core6: 23.02        Core7: 80.68        
Core8: 19.59        Core9: 44.98        
Core10: 23.57        Core11: 71.50        
Core12: 22.30        Core13: 70.38        
Core14: 25.33        Core15: 84.20        
Core16: 23.15        Core17: 97.97        
Core18: 23.14        Core19: 66.68        
Core20: 24.44        Core21: 100.26        
Core22: 31.07        Core23: 73.68        
Core24: 24.45        Core25: 94.70        
Core26: 24.27        Core27: 71.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 79.96
DDR read Latency(ns)
Socket0: 39435.11
Socket1: 246.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30869
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412701610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412718634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206366238; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206366238; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206455152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206455152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005421671; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4026138; Consumed Joules: 245.74; Watts: 40.92; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 691177; Consumed DRAM Joules: 10.58; DRAM Watts: 1.76
S1P0; QPIClocks: 14412875310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412882022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206546892; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206546892; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206456461; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206456461; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006760399; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5609133; Consumed Joules: 342.35; Watts: 57.01; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1707372; Consumed DRAM Joules: 26.12; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79c1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.59   0.01    0.60     325 K    979 K    0.67    0.13    0.00    0.01     4144        4        2     70
   1    1     0.06   0.22   0.29    0.76      18 M     23 M    0.20    0.25    0.03    0.04      224     3333       58     60
   2    0     0.00   0.66   0.00    0.60      51 K    145 K    0.65    0.31    0.00    0.01     2072        2        2     69
   3    1     0.08   0.12   0.68    1.14      36 M     46 M    0.21    0.22    0.04    0.06     6440     7302       17     60
   4    0     0.00   1.44   0.00    0.61      39 K    108 K    0.63    0.31    0.00    0.00     1456        5        0     70
   5    1     0.06   0.10   0.62    1.12      37 M     44 M    0.18    0.20    0.06    0.08     3192     7439       16     61
   6    0     0.00   0.54   0.00    0.60      31 K     93 K    0.66    0.29    0.00    0.01      952        8        0     70
   7    1     0.11   0.17   0.61    1.11      27 M     35 M    0.24    0.29    0.03    0.03     2296     5370       38     60
   8    0     0.00   0.53   0.00    0.60      27 K     89 K    0.69    0.28    0.00    0.01     1064        3        1     69
   9    1     0.11   0.70   0.15    0.67    2762 K   4977 K    0.44    0.45    0.00    0.00     1456      303       50     59
  10    0     0.01   1.08   0.01    1.06      41 K    231 K    0.82    0.60    0.00    0.00     4144        6        1     68
  11    1     0.08   0.14   0.53    1.06      24 M     32 M    0.23    0.29    0.03    0.04      672     4515       11     60
  12    0     0.00   0.50   0.00    0.60      19 K     73 K    0.73    0.27    0.00    0.01      448        0        1     70
  13    1     0.08   0.14   0.55    1.08      26 M     34 M    0.23    0.28    0.03    0.04     3920     5378       18     59
  14    0     0.00   0.46   0.00    0.60    6673       55 K    0.88    0.30    0.00    0.01      392        0        0     70
  15    1     0.06   0.34   0.16    0.62    9883 K     12 M    0.21    0.25    0.02    0.02      224     1854       19     60
  16    0     0.00   0.47   0.00    0.60      20 K     82 K    0.75    0.28    0.00    0.01     1064        1        0     70
  17    1     0.03   0.12   0.21    0.79      14 M     18 M    0.22    0.21    0.05    0.07     3920     2851       27     60
  18    0     0.01   1.05   0.01    0.95      47 K    256 K    0.82    0.58    0.00    0.00     5264        7        2     71
  19    1     0.08   0.14   0.56    1.08      26 M     33 M    0.22    0.29    0.03    0.04     5376     5594       18     61
  20    0     0.00   0.59   0.00    0.60      22 K     72 K    0.69    0.27    0.00    0.01      392        2        0     70
  21    1     0.04   0.28   0.14    0.61    9653 K     11 M    0.17    0.22    0.02    0.03     2128     1743       21     62
  22    0     0.01   1.02   0.01    0.96      46 K    276 K    0.83    0.58    0.00    0.00     5712        8        1     71
  23    1     0.04   0.14   0.29    0.79      20 M     25 M    0.21    0.23    0.05    0.06     1904     4408       70     62
  24    0     0.00   0.68   0.00    0.60      29 K     97 K    0.69    0.34    0.00    0.01     1232        2        1     71
  25    1     0.06   0.12   0.49    1.02      26 M     33 M    0.22    0.24    0.04    0.06     1960     5678       11     60
  26    0     0.00   0.53   0.00    0.60      27 K     82 K    0.67    0.29    0.00    0.01      336        0        2     70
  27    1     0.07   0.11   0.58    1.10      26 M     34 M    0.23    0.27    0.04    0.05     4816     5623       16     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.85   0.00    0.74     737 K   2644 K    0.72    0.38    0.00    0.01    28672       48       13     63
 SKT    1     0.07   0.16   0.42    0.98     306 M    391 M    0.22    0.25    0.03    0.04    38528    61391      390     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.17   0.21    0.98     307 M    394 M    0.22    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9829 M ; Active cycles:   59 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.54 %

 C1 core residency: 27.22 %; C3 core residency: 1.81 %; C6 core residency: 49.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5011 M   5009 M   |    5%     5%   
 SKT    1     4916 M   4916 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.13     204.95       8.85         180.28
 SKT   1    54.49    28.27     288.11      21.92         442.33
---------------------------------------------------------------------------------------------------------------
       *    54.82    28.40     493.06      30.77         442.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ba1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10956.70 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5509.31 --|
|-- Mem Ch  2: Reads (MB/s):    70.45 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    29.93 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    70.45 --||-- NODE 1 Mem Read (MB/s) : 10956.70 --|
|-- NODE 0 Mem Write(MB/s) :    29.93 --||-- NODE 1 Mem Write(MB/s) :  5509.31 --|
|-- NODE 0 P. Write (T/s):      31152 --||-- NODE 1 P. Write (T/s):     196747 --|
|-- NODE 0 Memory (MB/s):      100.38 --||-- NODE 1 Memory (MB/s):    16466.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11027.14                --|
            |--                System Write Throughput(MB/s):       5539.24                --|
            |--               System Memory Throughput(MB/s):      16566.38                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7cd9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9948          84    1004 K  1524 K    360       0      36  
 1      83 M        12      16 M   103 M    524 K     0     691 K
-----------------------------------------------------------------------
 *      83 M        96      17 M   104 M    525 K     0     691 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.95        Core1: 106.40        
Core2: 23.65        Core3: 107.75        
Core4: 19.53        Core5: 90.24        
Core6: 21.97        Core7: 91.61        
Core8: 24.45        Core9: 45.72        
Core10: 34.52        Core11: 89.67        
Core12: 19.57        Core13: 89.13        
Core14: 23.07        Core15: 97.87        
Core16: 22.03        Core17: 95.60        
Core18: 27.59        Core19: 100.30        
Core20: 22.07        Core21: 102.43        
Core22: 20.68        Core23: 91.37        
Core24: 21.54        Core25: 97.45        
Core26: 25.11        Core27: 101.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.20
Socket1: 96.08
DDR read Latency(ns)
Socket0: 38031.45
Socket1: 245.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.55        Core1: 108.60        
Core2: 20.37        Core3: 110.13        
Core4: 10.52        Core5: 96.30        
Core6: 23.56        Core7: 95.62        
Core8: 21.88        Core9: 45.37        
Core10: 19.33        Core11: 95.69        
Core12: 18.64        Core13: 95.69        
Core14: 18.95        Core15: 95.55        
Core16: 30.91        Core17: 99.69        
Core18: 25.61        Core19: 99.58        
Core20: 21.60        Core21: 102.65        
Core22: 27.88        Core23: 96.81        
Core24: 22.85        Core25: 98.33        
Core26: 19.79        Core27: 104.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 99.19
DDR read Latency(ns)
Socket0: 42937.49
Socket1: 246.35
irq_total: 140012.853949605
cpu_total: 21.86
cpu_0: 1.40
cpu_1: 45.61
cpu_2: 0.33
cpu_3: 49.07
cpu_4: 0.60
cpu_5: 48.87
cpu_6: 0.40
cpu_7: 42.22
cpu_8: 0.27
cpu_9: 13.16
cpu_10: 0.40
cpu_11: 54.72
cpu_12: 0.40
cpu_13: 38.96
cpu_14: 0.66
cpu_15: 47.21
cpu_16: 0.66
cpu_17: 46.74
cpu_18: 0.27
cpu_19: 46.01
cpu_20: 0.40
cpu_21: 46.54
cpu_22: 0.27
cpu_23: 47.67
cpu_24: 0.40
cpu_25: 36.24
cpu_26: 0.60
cpu_27: 41.95
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6411446
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6411446
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 91592
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 91592
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5301264226
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5301264226
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 587853
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 587853
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6044891
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6044891
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 587865
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 587865
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 91589
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 91589
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5299018273
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5299018273


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.98        Core1: 107.40        
Core2: 25.04        Core3: 106.00        
Core4: 21.73        Core5: 94.48        
Core6: 23.43        Core7: 96.92        
Core8: 19.53        Core9: 46.01        
Core10: 27.28        Core11: 96.23        
Core12: 21.17        Core13: 92.23        
Core14: 27.83        Core15: 100.21        
Core16: 30.84        Core17: 101.34        
Core18: 30.91        Core19: 98.40        
Core20: 33.27        Core21: 103.24        
Core22: 30.08        Core23: 98.10        
Core24: 29.37        Core25: 96.59        
Core26: 30.36        Core27: 99.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.49
Socket1: 98.82
DDR read Latency(ns)
Socket0: 43389.30
Socket1: 247.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.09        Core1: 102.11        
Core2: 21.73        Core3: 101.97        
Core4: 20.69        Core5: 96.87        
Core6: 23.90        Core7: 92.46        
Core8: 22.41        Core9: 46.96        
Core10: 10.12        Core11: 81.63        
Core12: 20.62        Core13: 78.40        
Core14: 20.83        Core15: 88.30        
Core16: 20.96        Core17: 93.18        
Core18: 23.98        Core19: 86.76        
Core20: 29.94        Core21: 86.61        
Core22: 19.77        Core23: 82.27        
Core24: 21.06        Core25: 98.12        
Core26: 27.16        Core27: 88.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.13
Socket1: 89.14
DDR read Latency(ns)
Socket0: 40305.95
Socket1: 247.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.65        Core1: 100.50        
Core2: 24.48        Core3: 100.63        
Core4: 17.89        Core5: 96.97        
Core6: 26.82        Core7: 91.30        
Core8: 20.49        Core9: 42.96        
Core10: 18.60        Core11: 74.03        
Core12: 19.29        Core13: 74.81        
Core14: 9.65        Core15: 96.71        
Core16: 20.36        Core17: 95.04        
Core18: 23.78        Core19: 78.73        
Core20: 20.93        Core21: 78.53        
Core22: 23.56        Core23: 76.47        
Core24: 26.92        Core25: 94.00        
Core26: 21.00        Core27: 89.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.85
Socket1: 85.93
DDR read Latency(ns)
Socket0: 39739.37
Socket1: 246.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 100.02        
Core2: 26.22        Core3: 98.64        
Core4: 23.11        Core5: 92.36        
Core6: 29.87        Core7: 88.57        
Core8: 22.12        Core9: 39.55        
Core10: 31.59        Core11: 76.10        
Core12: 22.19        Core13: 72.47        
Core14: 9.45        Core15: 84.09        
Core16: 23.91        Core17: 85.44        
Core18: 22.55        Core19: 78.80        
Core20: 23.59        Core21: 75.16        
Core22: 23.57        Core23: 75.03        
Core24: 24.15        Core25: 95.93        
Core26: 21.95        Core27: 104.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.10
Socket1: 83.76
DDR read Latency(ns)
Socket0: 40406.59
Socket1: 247.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000
 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32577
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412903914; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412913530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206463935; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206463935; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206550206; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206550206; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005502322; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4023489; Consumed Joules: 245.57; Watts: 40.89; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 690127; Consumed DRAM Joules: 10.56; DRAM Watts: 1.76
S1P0; QPIClocks: 14413063258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413067366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206631742; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206631742; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206546457; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206546457; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007426813; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5642494; Consumed Joules: 344.39; Watts: 57.35; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1706196; Consumed DRAM Joules: 26.10; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.78   0.02    0.76     302 K   1047 K    0.71    0.28    0.00    0.01     8232        8        1     71
   1    1     0.04   0.08   0.54    1.06      31 M     37 M    0.17    0.19    0.07    0.09     3472     6312       41     59
   2    0     0.00   0.63   0.00    0.60      31 K    109 K    0.72    0.34    0.00    0.01     1344        2        0     69
   3    1     0.04   0.09   0.51    1.03      30 M     36 M    0.17    0.19    0.07    0.08     3136     6100       19     59
   4    0     0.01   1.06   0.01    0.98      34 K    227 K    0.85    0.60    0.00    0.00     4424        7        0     70
   5    1     0.09   0.33   0.28    0.75      17 M     22 M    0.20    0.24    0.02    0.02     1568     3268       24     60
   6    0     0.00   0.58   0.00    0.60      33 K     97 K    0.66    0.33    0.00    0.01      784        4        0     70
   7    1     0.07   0.14   0.52    1.03      24 M     31 M    0.23    0.21    0.03    0.04     3024     4881      126     60
   8    0     0.00   0.59   0.00    0.60      57 K    114 K    0.50    0.27    0.00    0.01     2016        2        2     69
   9    1     0.06   0.57   0.11    0.61    1739 K   2857 K    0.39    0.51    0.00    0.00      112      196       20     60
  10    0     0.00   0.53   0.00    0.60      30 K     89 K    0.66    0.31    0.00    0.01     1064        2        1     68
  11    1     0.08   0.12   0.68    1.17      27 M     35 M    0.23    0.28    0.03    0.04     2968     5043       12     59
  12    0     0.00   1.23   0.00    0.60      46 K    146 K    0.68    0.41    0.00    0.00     2296        2        2     70
  13    1     0.09   0.13   0.68    1.17      27 M     36 M    0.24    0.27    0.03    0.04     3920     5511       15     59
  14    0     0.00   0.49   0.00    0.60      27 K     81 K    0.67    0.31    0.00    0.01      616        2        0     70
  15    1     0.08   0.16   0.53    1.05      24 M     31 M    0.21    0.27    0.03    0.04     3248     5143       10     59
  16    0     0.00   0.39   0.00    0.60      14 K     62 K    0.77    0.26    0.00    0.01      336        1        0     71
  17    1     0.05   0.09   0.58    1.11      26 M     33 M    0.21    0.22    0.05    0.06     4256     5315       40     59
  18    0     0.00   0.61   0.00    0.60      16 K     79 K    0.79    0.30    0.00    0.01     1064        4        0     71
  19    1     0.05   0.09   0.49    1.01      26 M     32 M    0.19    0.23    0.06    0.07     3416     5639       14     61
  20    0     0.00   0.38   0.00    0.60      13 K     58 K    0.76    0.23    0.00    0.01      392        1        0     70
  21    1     0.05   0.08   0.55    1.08      25 M     31 M    0.20    0.24    0.05    0.07     4872     5423       12     60
  22    0     0.00   0.51   0.00    0.60      20 K     86 K    0.76    0.31    0.00    0.01     1400        5        1     71
  23    1     0.06   0.12   0.50    1.03      24 M     30 M    0.21    0.24    0.04    0.05     3976     5086       16     61
  24    0     0.02   1.08   0.02    1.04      53 K    409 K    0.87    0.62    0.00    0.00     6048       10        2     71
  25    1     0.06   0.34   0.17    0.62    9625 K     12 M    0.21    0.29    0.02    0.02      504     1769        9     61
  26    0     0.00   0.60   0.00    0.60      28 K     96 K    0.71    0.33    0.00    0.01     1568        3        0     70
  27    1     0.03   0.26   0.13    0.60    9105 K     11 M    0.18    0.21    0.03    0.03      280     1748       20     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.86   0.00    0.77     709 K   2705 K    0.74    0.41    0.00    0.00    31584       53        7     62
 SKT    1     0.06   0.14   0.45    1.01     306 M    386 M    0.21    0.24    0.04    0.04    38752    61434      378     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.23    1.00     307 M    389 M    0.21    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9198 M ; Active cycles:   63 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.50 %

 C1 core residency: 29.12 %; C3 core residency: 0.89 %; C6 core residency: 47.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5000 M   5007 M   |    5%     5%   
 SKT    1     4916 M   4916 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.34     0.14     204.83       8.80         184.99
 SKT   1    54.83    27.66     291.56      21.86         463.72
---------------------------------------------------------------------------------------------------------------
       *    55.17    27.80     496.39      30.65         463.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 381
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10930.32 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5532.92 --|
|-- Mem Ch  2: Reads (MB/s):    72.86 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.55 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    72.86 --||-- NODE 1 Mem Read (MB/s) : 10930.32 --|
|-- NODE 0 Mem Write(MB/s) :    27.55 --||-- NODE 1 Mem Write(MB/s) :  5532.92 --|
|-- NODE 0 P. Write (T/s):      31147 --||-- NODE 1 P. Write (T/s):     197354 --|
|-- NODE 0 Memory (MB/s):      100.41 --||-- NODE 1 Memory (MB/s):    16463.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11003.18                --|
            |--                System Write Throughput(MB/s):       5560.47                --|
            |--               System Memory Throughput(MB/s):      16563.65                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4df
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8148          84    2352 K  2388 K     36       0      36  
 1      85 M         0      18 M   105 M    452 K     0     634 K
-----------------------------------------------------------------------
 *      85 M        84      21 M   107 M    452 K     0     634 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 102.83        
Core2: 30.74        Core3: 104.62        
Core4: 20.28        Core5: 100.62        
Core6: 19.86        Core7: 97.34        
Core8: 21.49        Core9: 55.32        
Core10: 20.07        Core11: 94.47        
Core12: 27.76        Core13: 94.91        
Core14: 29.50        Core15: 98.67        
Core16: 20.68        Core17: 94.75        
Core18: 28.22        Core19: 100.65        
Core20: 22.85        Core21: 96.87        
Core22: 19.39        Core23: 98.68        
Core24: 22.69        Core25: 103.73        
Core26: 10.02        Core27: 96.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 98.53
DDR read Latency(ns)
Socket0: 38979.84
Socket1: 246.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.15        Core1: 103.07        
Core2: 20.78        Core3: 102.80        
Core4: 22.46        Core5: 99.49        
Core6: 19.53        Core7: 97.21        
Core8: 20.93        Core9: 52.66        
Core10: 28.25        Core11: 95.18        
Core12: 21.87        Core13: 96.49        
Core14: 20.29        Core15: 98.76        
Core16: 22.75        Core17: 102.98        
Core18: 22.44        Core19: 98.28        
Core20: 23.45        Core21: 94.58        
Core22: 18.28        Core23: 97.66        
Core24: 22.25        Core25: 104.11        
Core26: 9.97        Core27: 92.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.12
Socket1: 98.19
DDR read Latency(ns)
Socket0: 39189.14
Socket1: 246.68
irq_total: 139339.56557829
cpu_total: 21.15
cpu_0: 1.26
cpu_1: 43.19
cpu_2: 0.33
cpu_3: 46.11
cpu_4: 0.27
cpu_5: 45.78
cpu_6: 0.27
cpu_7: 52.56
cpu_8: 0.47
cpu_9: 9.50
cpu_10: 0.53
cpu_11: 46.58
cpu_12: 0.27
cpu_13: 48.50
cpu_14: 0.60
cpu_15: 45.18
cpu_16: 0.40
cpu_17: 43.52
cpu_18: 0.40
cpu_19: 42.26
cpu_20: 0.27
cpu_21: 36.21
cpu_22: 0.40
cpu_23: 45.45
cpu_24: 0.47
cpu_25: 31.30
cpu_26: 1.20
cpu_27: 48.57
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5339738097
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5339738097
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5738571
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 5738571
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 81979
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 81979
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5410169
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 5410169
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 592120
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 592120
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 81972
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 81972
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5336953904
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5336953904
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 592073
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 592073


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.34        Core1: 97.13        
Core2: 23.06        Core3: 100.99        
Core4: 20.47        Core5: 96.61        
Core6: 22.28        Core7: 89.25        
Core8: 21.57        Core9: 46.68        
Core10: 24.86        Core11: 87.71        
Core12: 21.09        Core13: 86.87        
Core14: 22.84        Core15: 93.68        
Core16: 21.46        Core17: 103.68        
Core18: 22.25        Core19: 94.38        
Core20: 23.91        Core21: 98.38        
Core22: 19.36        Core23: 92.69        
Core24: 21.18        Core25: 104.22        
Core26: 21.50        Core27: 84.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 93.53
DDR read Latency(ns)
Socket0: 35823.33
Socket1: 246.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 95.84        
Core2: 30.41        Core3: 102.94        
Core4: 32.04        Core5: 97.82        
Core6: 28.76        Core7: 75.55        
Core8: 28.31        Core9: 48.43        
Core10: 29.31        Core11: 97.67        
Core12: 28.06        Core13: 84.89        
Core14: 30.17        Core15: 72.97        
Core16: 31.00        Core17: 73.89        
Core18: 26.93        Core19: 103.96        
Core20: 31.09        Core21: 96.68        
Core22: 22.72        Core23: 97.13        
Core24: 26.62        Core25: 97.79        
Core26: 29.96        Core27: 72.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.82
Socket1: 87.20
DDR read Latency(ns)
Socket0: 44319.45
Socket1: 246.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.33        Core1: 99.33        
Core2: 22.09        Core3: 105.73        
Core4: 18.52        Core5: 96.29        
Core6: 22.24        Core7: 89.06        
Core8: 25.09        Core9: 50.01        
Core10: 19.81        Core11: 75.42        
Core12: 22.48        Core13: 70.71        
Core14: 21.99        Core15: 72.23        
Core16: 20.07        Core17: 71.94        
Core18: 19.27        Core19: 79.66        
Core20: 24.98        Core21: 85.51        
Core22: 19.06        Core23: 97.62        
Core24: 20.78        Core25: 94.56        
Core26: 9.62        Core27: 85.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.82
Socket1: 84.40
DDR read Latency(ns)
Socket0: 37844.60
Socket1: 246.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.55        Core1: 102.61        
Core2: 22.37        Core3: 105.22        
Core4: 24.48        Core5: 93.49        
Core6: 19.57        Core7: 89.57        
Core8: 22.14        Core9: 53.01        
Core10: 22.18        Core11: 80.61        
Core12: 22.97        Core13: 75.40        
Core14: 29.91        Core15: 81.44        
Core16: 21.92        Core17: 85.43        
Core18: 25.78        Core19: 86.77        
Core20: 25.34        Core21: 84.54        
Core22: 19.77        Core23: 96.85        
Core24: 10.20        Core25: 94.21        
Core26: 22.24        Core27: 85.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.52
Socket1: 87.88
DDR read Latency(ns)
Socket0: 38962.00
Socket1: 247.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1869
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411466310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411477338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205741034; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205741034; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205826245; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205826245; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004884982; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017148; Consumed Joules: 245.19; Watts: 40.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 687195; Consumed DRAM Joules: 10.51; DRAM Watts: 1.75
S1P0; QPIClocks: 14411587130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411590230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205880257; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205880257; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205799674; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205799674; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004858861; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5674843; Consumed Joules: 346.36; Watts: 57.69; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1711776; Consumed DRAM Joules: 26.19; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 88f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.93   0.01    0.63     341 K    944 K    0.64    0.14    0.00    0.01     5432        5        4     71
   1    1     0.04   0.11   0.37    0.89      23 M     29 M    0.19    0.20    0.06    0.07     4704     4640       40     61
   2    0     0.00   0.71   0.00    0.60      51 K    137 K    0.63    0.33    0.00    0.01     1960        2        0     69
   3    1     0.04   0.09   0.47    0.99      29 M     35 M    0.17    0.19    0.07    0.09     3192     6077       39     60
   4    0     0.01   1.59   0.00    0.71      40 K    127 K    0.68    0.40    0.00    0.00     1288        2        2     70
   5    1     0.07   0.17   0.40    0.92      23 M     28 M    0.20    0.22    0.03    0.04     2408     4480       18     61
   6    0     0.00   0.67   0.00    0.60      26 K     87 K    0.70    0.28    0.00    0.01     1288        2        0     70
   7    1     0.08   0.14   0.62    1.13      26 M     33 M    0.22    0.25    0.03    0.04     4592     5491       11     59
   8    0     0.00   0.82   0.00    0.60      36 K    116 K    0.69    0.37    0.00    0.01      392        2        1     69
   9    1     0.06   0.69   0.09    0.64    1460 K   2278 K    0.36    0.37    0.00    0.00      168      216       34     60
  10    0     0.00   1.02   0.00    0.60      29 K    101 K    0.71    0.32    0.00    0.00     1680        2        0     68
  11    1     0.06   0.12   0.56    1.08      26 M     33 M    0.21    0.25    0.04    0.05     1680     4795       13     59
  12    0     0.01   1.05   0.01    1.07      21 K    222 K    0.90    0.61    0.00    0.00     4480        6        0     70
  13    1     0.07   0.16   0.46    1.01      20 M     25 M    0.23    0.28    0.03    0.04      616     3906       12     59
  14    0     0.00   0.66   0.00    0.60      19 K     83 K    0.77    0.40    0.00    0.01      784        1        0     70
  15    1     0.05   0.10   0.51    1.03      25 M     32 M    0.20    0.23    0.05    0.07     3808     5913       10     59
  16    0     0.02   1.12   0.02    1.04      49 K    380 K    0.87    0.63    0.00    0.00     6832       12        0     70
  17    1     0.05   0.10   0.47    1.00      24 M     31 M    0.21    0.22    0.05    0.06     4200     4967        8     60
  18    0     0.00   0.61   0.00    0.60      17 K     80 K    0.78    0.34    0.00    0.01      224        1        0     71
  19    1     0.04   0.10   0.45    0.97      24 M     30 M    0.19    0.22    0.06    0.07     2968     5311       14     61
  20    0     0.01   1.07   0.01    0.99      29 K    232 K    0.87    0.60    0.00    0.00     3192        6        0     71
  21    1     0.07   0.21   0.33    0.84      16 M     21 M    0.22    0.27    0.02    0.03     2520     3218        9     62
  22    0     0.00   0.60   0.00    0.60      21 K     76 K    0.72    0.36    0.00    0.01      616        2        0     71
  23    1     0.06   0.11   0.52    1.05      24 M     30 M    0.21    0.24    0.04    0.05     2744     5290       56     62
  24    0     0.00   0.58   0.00    0.60      24 K     85 K    0.71    0.33    0.00    0.01      896        4        0     71
  25    1     0.05   0.18   0.25    0.77      14 M     18 M    0.19    0.23    0.03    0.04      168     3119       24     61
  26    0     0.00   0.52   0.00    0.60      24 K     75 K    0.67    0.30    0.00    0.01     2408        8        0     70
  27    1     0.08   0.13   0.58    1.10      26 M     33 M    0.22    0.26    0.03    0.04     3584     5281       26     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.99   0.01    0.77     733 K   2751 K    0.73    0.42    0.00    0.00    31472       55        6     62
 SKT    1     0.06   0.14   0.43    0.99     308 M    386 M    0.20    0.24    0.04    0.05    37352    62704      314     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.22    0.98     309 M    389 M    0.21    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 8920 M ; Active cycles:   61 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.23 %

 C1 core residency: 27.94 %; C3 core residency: 1.29 %; C6 core residency: 48.55 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.80 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5011 M   5014 M   |    5%     5%   
 SKT    1     4916 M   4916 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.13     204.59       8.75         176.53
 SKT   1    54.93    27.54     288.98      21.80         464.57
---------------------------------------------------------------------------------------------------------------
       *    55.27    27.67     493.58      30.54         463.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a68
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10709.15 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5655.35 --|
|-- Mem Ch  2: Reads (MB/s):    80.27 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    29.87 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    80.27 --||-- NODE 1 Mem Read (MB/s) : 10709.15 --|
|-- NODE 0 Mem Write(MB/s) :    29.87 --||-- NODE 1 Mem Write(MB/s) :  5655.35 --|
|-- NODE 0 P. Write (T/s):      31157 --||-- NODE 1 P. Write (T/s):     188056 --|
|-- NODE 0 Memory (MB/s):      110.14 --||-- NODE 1 Memory (MB/s):    16364.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10789.42                --|
            |--                System Write Throughput(MB/s):       5685.22                --|
            |--               System Memory Throughput(MB/s):      16474.64                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: ba0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8592         444    5162 K   457 K    528       0      36  
 1      89 M        36      25 M   112 M    512 K     0     660 K
-----------------------------------------------------------------------
 *      89 M       480      30 M   112 M    513 K     0     660 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.88        Core1: 95.75        
Core2: 25.23        Core3: 95.56        
Core4: 23.15        Core5: 89.02        
Core6: 23.44        Core7: 59.23        
Core8: 20.20        Core9: 43.87        
Core10: 10.34        Core11: 59.64        
Core12: 21.26        Core13: 96.22        
Core14: 17.67        Core15: 97.65        
Core16: 20.45        Core17: 64.96        
Core18: 21.73        Core19: 57.36        
Core20: 30.62        Core21: 81.40        
Core22: 22.33        Core23: 93.29        
Core24: 30.34        Core25: 98.97        
Core26: 20.39        Core27: 57.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 74.00
DDR read Latency(ns)
Socket0: 36282.08
Socket1: 243.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.96        Core1: 95.61        
Core2: 20.56        Core3: 92.00        
Core4: 21.91        Core5: 88.51        
Core6: 22.01        Core7: 60.19        
Core8: 21.77        Core9: 44.67        
Core10: 19.85        Core11: 82.42        
Core12: 23.37        Core13: 86.37        
Core14: 9.93        Core15: 102.03        
Core16: 20.04        Core17: 58.54        
Core18: 22.76        Core19: 60.98        
Core20: 26.63        Core21: 80.36        
Core22: 23.53        Core23: 84.07        
Core24: 32.59        Core25: 103.07        
Core26: 23.14        Core27: 59.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 75.82
DDR read Latency(ns)
Socket0: 35249.94
Socket1: 244.74
irq_total: 149711.467453294
cpu_total: 20.68
cpu_0: 1.33
cpu_1: 35.04
cpu_2: 0.53
cpu_3: 54.52
cpu_4: 0.47
cpu_5: 49.00
cpu_6: 0.53
cpu_7: 52.39
cpu_8: 0.47
cpu_9: 22.01
cpu_10: 0.66
cpu_11: 48.74
cpu_12: 0.40
cpu_13: 21.81
cpu_14: 0.40
cpu_15: 40.56
cpu_16: 0.27
cpu_17: 49.67
cpu_18: 0.27
cpu_19: 46.94
cpu_20: 0.27
cpu_21: 31.05
cpu_22: 0.20
cpu_23: 48.34
cpu_24: 0.20
cpu_25: 29.19
cpu_26: 0.27
cpu_27: 43.22
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 637499
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 637499
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5748681108
enp4s0f0_tx_bytes_phy: 4
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5748681112
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 102484
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 102484
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 102483
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 102483
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 637467
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 637467
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5746418154
enp4s0f0_tx_bytes: 4
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5746418158
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6763886
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6763886
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7173853
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7173853


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.15        Core1: 96.03        
Core2: 21.44        Core3: 93.07        
Core4: 21.88        Core5: 87.93        
Core6: 23.76        Core7: 68.87        
Core8: 20.98        Core9: 42.36        
Core10: 28.47        Core11: 65.17        
Core12: 21.46        Core13: 93.38        
Core14: 23.26        Core15: 96.03        
Core16: 21.74        Core17: 61.98        
Core18: 10.28        Core19: 63.85        
Core20: 23.95        Core21: 80.56        
Core22: 23.18        Core23: 89.40        
Core24: 19.39        Core25: 79.03        
Core26: 21.07        Core27: 65.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 75.16
DDR read Latency(ns)
Socket0: 33140.48
Socket1: 244.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.52        Core1: 95.20        
Core2: 23.57        Core3: 92.60        
Core4: 22.89        Core5: 93.93        
Core6: 28.24        Core7: 88.19        
Core8: 24.93        Core9: 48.88        
Core10: 26.64        Core11: 75.07        
Core12: 21.11        Core13: 101.42        
Core14: 23.05        Core15: 100.51        
Core16: 27.72        Core17: 75.90        
Core18: 28.33        Core19: 76.33        
Core20: 29.68        Core21: 85.00        
Core22: 28.55        Core23: 75.27        
Core24: 30.53        Core25: 95.04        
Core26: 31.91        Core27: 79.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.08
Socket1: 83.88
DDR read Latency(ns)
Socket0: 41590.29
Socket1: 246.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.87        Core1: 95.88        
Core2: 20.84        Core3: 93.67        
Core4: 18.32        Core5: 92.37        
Core6: 9.92        Core7: 65.66        
Core8: 18.93        Core9: 44.30        
Core10: 32.96        Core11: 65.67        
Core12: 26.78        Core13: 95.63        
Core14: 21.76        Core15: 94.43        
Core16: 25.30        Core17: 58.70        
Core18: 20.05        Core19: 57.50        
Core20: 21.27        Core21: 82.94        
Core22: 23.78        Core23: 91.44        
Core24: 23.25        Core25: 103.41        
Core26: 30.38        Core27: 57.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 74.92
DDR read Latency(ns)
Socket0: 38099.43
Socket1: 243.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.29        Core1: 92.53        
Core2: 26.93        Core3: 95.12        
Core4: 25.00        Core5: 93.90        
Core6: 35.89        Core7: 73.30        
Core8: 25.38        Core9: 45.32        
Core10: 34.97        Core11: 63.83        
Core12: 22.36        Core13: 98.50        
Core14: 31.38        Core15: 61.44        
Core16: 22.28        Core17: 77.14        
Core18: 20.80        Core19: 64.23        
Core20: 23.10        Core21: 82.29        
Core22: 32.27        Core23: 84.86        
Core24: 21.40        Core25: 99.99        
Core26: 10.73        Core27: 73.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.86
Socket1: 77.09
DDR read Latency(ns)
Socket0: 34373.98
Socket1: 244.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3591
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411981106; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412005998; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206013870; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206013870; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206114086; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206114086; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005132156; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4017478; Consumed Joules: 245.21; Watts: 40.83; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 693678; Consumed DRAM Joules: 10.61; DRAM Watts: 1.77
S1P0; QPIClocks: 14412184922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412190974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206204414; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206204414; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206114628; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206114628; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006193683; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5631600; Consumed Joules: 343.73; Watts: 57.24; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1709739; Consumed DRAM Joules: 26.16; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f43
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.68   0.01    0.69     356 K   1047 K    0.66    0.23    0.00    0.01     8064        6        5     71
   1    1     0.05   0.20   0.23    0.68      16 M     21 M    0.20    0.22    0.04    0.05     2128     2980       66     61
   2    0     0.00   0.53   0.00    0.60      39 K    115 K    0.66    0.26    0.00    0.01     1848        3        0     69
   3    1     0.07   0.09   0.72    1.17      39 M     49 M    0.20    0.23    0.06    0.07     6776     8306       17     59
   4    0     0.00   0.62   0.00    0.60      45 K    129 K    0.65    0.34    0.00    0.01     1400        3        1     70
   5    1     0.09   0.15   0.59    1.08      30 M     38 M    0.20    0.24    0.03    0.04     3304     6022       13     60
   6    0     0.00   1.14   0.00    0.60      38 K    102 K    0.62    0.29    0.00    0.00     1344        4        1     70
   7    1     0.06   0.09   0.66    1.16      29 M     37 M    0.20    0.25    0.05    0.06     3024     6497       13     59
   8    0     0.01   1.21   0.01    0.94      41 K    255 K    0.84    0.59    0.00    0.00     4480        8        1     69
   9    1     0.12   0.66   0.18    0.65    3352 K   5979 K    0.44    0.48    0.00    0.01      448      242       29     60
  10    0     0.00   1.11   0.00    0.60      25 K     88 K    0.71    0.32    0.00    0.00     1176        3        0     69
  11    1     0.08   0.16   0.51    1.02      24 M     30 M    0.22    0.26    0.03    0.04     2184     4303       14     60
  12    0     0.01   1.08   0.01    0.94      31 K    222 K    0.86    0.61    0.00    0.00     3864        5        0     70
  13    1     0.04   0.30   0.14    0.61    9317 K     11 M    0.19    0.23    0.02    0.03     2240     1764       42     60
  14    0     0.00   0.61   0.00    0.60      20 K     81 K    0.75    0.35    0.00    0.01      336        1        0     70
  15    1     0.05   0.33   0.14    0.62    8859 K     10 M    0.18    0.22    0.02    0.02     3248     1745       19     60
  16    0     0.01   1.10   0.01    1.09      24 K    199 K    0.88    0.62    0.00    0.00     5152        6        1     70
  17    1     0.06   0.10   0.62    1.13      28 M     36 M    0.23    0.26    0.05    0.06     3192     5959       52     60
  18    0     0.00   0.60   0.00    0.60    7527       53 K    0.86    0.36    0.00    0.01      224        0        1     71
  19    1     0.06   0.10   0.57    1.09      27 M     35 M    0.22    0.27    0.05    0.06     3472     6160       17     61
  20    0     0.00   0.61   0.00    0.60      24 K     77 K    0.69    0.32    0.00    0.01      840        3        1     71
  21    1     0.09   0.38   0.24    0.71      11 M     15 M    0.26    0.31    0.01    0.02      336     2001        5     61
  22    0     0.00   1.50   0.00    0.65      29 K     94 K    0.69    0.34    0.00    0.00     1624        1        1     71
  23    1     0.07   0.12   0.64    1.15      27 M     36 M    0.24    0.27    0.04    0.05     2408     5831      148     61
  24    0     0.00   0.51   0.00    0.60      25 K     80 K    0.68    0.30    0.00    0.01      840        1        0     71
  25    1     0.04   0.14   0.29    0.82      18 M     22 M    0.18    0.22    0.05    0.06      728     3785       18     61
  26    0     0.00   0.42   0.00    0.60      15 K     58 K    0.74    0.24    0.00    0.01     1120        4        1     70
  27    1     0.06   0.09   0.60    1.12      27 M     35 M    0.23    0.26    0.05    0.06     3192     5965       16     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.93   0.00    0.76     725 K   2607 K    0.72    0.40    0.00    0.00    32312       48       12     62
 SKT    1     0.07   0.15   0.44    1.00     303 M    387 M    0.22    0.26    0.03    0.04    36680    61560      469     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.16   0.22    0.99     304 M    390 M    0.22    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9938 M ; Active cycles:   61 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.22 %

 C1 core residency: 28.60 %; C3 core residency: 0.58 %; C6 core residency: 48.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 4.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4999 M   5000 M   |    5%     5%   
 SKT    1     4897 M   4897 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.38     0.15     204.28       8.81         182.91
 SKT   1    53.77    28.26     290.88      21.86         441.34
---------------------------------------------------------------------------------------------------------------
       *    54.15    28.41     495.16      30.67         440.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1143
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10941.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5534.60 --|
|-- Mem Ch  2: Reads (MB/s):    70.01 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    28.50 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    70.01 --||-- NODE 1 Mem Read (MB/s) : 10941.48 --|
|-- NODE 0 Mem Write(MB/s) :    28.50 --||-- NODE 1 Mem Write(MB/s) :  5534.60 --|
|-- NODE 0 P. Write (T/s):      31147 --||-- NODE 1 P. Write (T/s):     196459 --|
|-- NODE 0 Memory (MB/s):       98.51 --||-- NODE 1 Memory (MB/s):    16476.08 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11011.49                --|
            |--                System Write Throughput(MB/s):       5563.10                --|
            |--               System Memory Throughput(MB/s):      16574.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 127a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      16 K       384    1336 K   602 K    528       0     108  
 1      86 M       324      19 M   107 M    499 K     0     650 K
-----------------------------------------------------------------------
 *      86 M       708      20 M   108 M    500 K     0     651 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 95.73        
Core2: 29.70        Core3: 99.01        
Core4: 20.22        Core5: 98.30        
Core6: 23.33        Core7: 86.92        
Core8: 21.81        Core9: 48.43        
Core10: 24.54        Core11: 82.68        
Core12: 9.50        Core13: 75.92        
Core14: 29.39        Core15: 78.24        
Core16: 19.46        Core17: 91.74        
Core18: 22.27        Core19: 77.53        
Core20: 24.67        Core21: 72.58        
Core22: 21.71        Core23: 78.08        
Core24: 27.68        Core25: 111.28        
Core26: 25.41        Core27: 97.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.71
Socket1: 85.52
DDR read Latency(ns)
Socket0: 36001.21
Socket1: 245.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.21        Core1: 93.02        
Core2: 21.13        Core3: 98.81        
Core4: 20.82        Core5: 101.34        
Core6: 22.00        Core7: 81.47        
Core8: 28.99        Core9: 43.98        
Core10: 20.10        Core11: 80.82        
Core12: 27.92        Core13: 80.35        
Core14: 19.49        Core15: 76.93        
Core16: 21.52        Core17: 95.67        
Core18: 22.32        Core19: 69.42        
Core20: 25.79        Core21: 80.68        
Core22: 20.68        Core23: 84.71        
Core24: 20.42        Core25: 109.28        
Core26: 26.02        Core27: 83.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.72
Socket1: 84.75
DDR read Latency(ns)
Socket0: 37176.19
Socket1: 246.75
irq_total: 140909.533161335
cpu_total: 20.75
cpu_0: 1.33
cpu_1: 41.95
cpu_2: 0.53
cpu_3: 41.95
cpu_4: 0.73
cpu_5: 48.80
cpu_6: 0.40
cpu_7: 44.28
cpu_8: 0.20
cpu_9: 18.82
cpu_10: 0.47
cpu_11: 49.14
cpu_12: 0.47
cpu_13: 47.07
cpu_14: 0.40
cpu_15: 49.80
cpu_16: 0.60
cpu_17: 35.44
cpu_18: 0.20
cpu_19: 50.60
cpu_20: 0.27
cpu_21: 34.64
cpu_22: 0.40
cpu_23: 44.02
cpu_24: 0.47
cpu_25: 27.13
cpu_26: 0.53
cpu_27: 40.56
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 5469675022
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 5469675022
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 5467055388
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 5467055388
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 95901
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 95901
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 606507
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 606507
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6713197
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6713197
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 95903
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 95903
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 606528
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 606528
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6329531
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6329531


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.08        Core1: 98.15        
Core2: 10.70        Core3: 82.06        
Core4: 20.35        Core5: 101.24        
Core6: 25.26        Core7: 89.20        
Core8: 20.25        Core9: 45.57        
Core10: 18.66        Core11: 104.99        
Core12: 21.63        Core13: 94.89        
Core14: 20.28        Core15: 76.97        
Core16: 21.67        Core17: 74.63        
Core18: 21.49        Core19: 84.80        
Core20: 26.05        Core21: 100.11        
Core22: 22.23        Core23: 75.47        
Core24: 23.30        Core25: 107.67        
Core26: 19.09        Core27: 107.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 88.24
DDR read Latency(ns)
Socket0: 35415.30
Socket1: 246.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.71        Core1: 96.95        
Core2: 22.99        Core3: 88.98        
Core4: 20.11        Core5: 104.36        
Core6: 19.41        Core7: 96.71        
Core8: 20.27        Core9: 45.16        
Core10: 21.36        Core11: 109.35        
Core12: 26.64        Core13: 75.30        
Core14: 16.80        Core15: 79.00        
Core16: 29.27        Core17: 73.67        
Core18: 20.18        Core19: 99.56        
Core20: 22.96        Core21: 74.02        
Core22: 22.17        Core23: 72.40        
Core24: 22.15        Core25: 106.02        
Core26: 19.41        Core27: 113.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 85.96
DDR read Latency(ns)
Socket0: 38881.94
Socket1: 247.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.93        Core1: 100.01        
Core2: 31.78        Core3: 94.51        
Core4: 26.53        Core5: 102.97        
Core6: 30.21        Core7: 101.28        
Core8: 33.51        Core9: 46.05        
Core10: 28.04        Core11: 73.86        
Core12: 30.60        Core13: 70.80        
Core14: 21.06        Core15: 73.33        
Core16: 27.91        Core17: 70.87        
Core18: 31.78        Core19: 97.18        
Core20: 28.75        Core21: 82.65        
Core22: 29.65        Core23: 74.67        
Core24: 27.36        Core25: 107.36        
Core26: 29.73        Core27: 115.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.50
Socket1: 84.61
DDR read Latency(ns)
Socket0: 46822.33
Socket1: 246.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 98.32        
Core2: 25.20        Core3: 97.36        
Core4: 9.89        Core5: 104.99        
Core6: 20.33        Core7: 104.17        
Core8: 19.85        Core9: 46.73        
Core10: 22.27        Core11: 88.54        
Core12: 22.38        Core13: 81.19        
Core14: 30.11        Core15: 87.28        
Core16: 21.26        Core17: 78.97        
Core18: 20.38        Core19: 99.81        
Core20: 23.07        Core21: 78.43        
Core22: 24.09        Core23: 79.07        
Core24: 27.51        Core25: 111.85        
Core26: 23.11        Core27: 119.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 89.67
DDR read Latency(ns)
Socket0: 41484.17
Socket1: 247.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5382
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413232670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413244822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206627944; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206627944; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206721973; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206721973; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005634533; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4016410; Consumed Joules: 245.14; Watts: 40.82; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688878; Consumed DRAM Joules: 10.54; DRAM Watts: 1.76
S1P0; QPIClocks: 14413388654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413393370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206793395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206793395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206705842; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206705842; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007629913; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5723199; Consumed Joules: 349.32; Watts: 58.17; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1714324; Consumed DRAM Joules: 26.23; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1640
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     298 K    923 K    0.68    0.10    0.01    0.02     3920        4        2     71
   1    1     0.04   0.11   0.33    0.83      22 M     27 M    0.19    0.21    0.06    0.07     1624     4311        6     61
   2    0     0.00   1.00   0.00    0.60      51 K    134 K    0.62    0.29    0.00    0.00     1120        2        1     70
   3    1     0.06   0.11   0.52    1.06      28 M     34 M    0.19    0.21    0.05    0.06     4816     5892       16     60
   4    0     0.00   0.46   0.00    0.60      29 K     83 K    0.64    0.27    0.00    0.01      672        2        1     70
   5    1     0.08   0.13   0.59    1.11      30 M     37 M    0.19    0.22    0.04    0.05     4424     6174       20     61
   6    0     0.00   0.68   0.00    0.60      34 K     97 K    0.65    0.35    0.00    0.01     1288        4        1     70
   7    1     0.07   0.17   0.44    0.97      22 M     28 M    0.21    0.24    0.03    0.04      392     4571       14     60
   8    0     0.00   0.39   0.00    0.60      20 K     70 K    0.71    0.24    0.00    0.01     1008        4        0     69
   9    1     0.09   0.60   0.14    0.62    2488 K   4152 K    0.40    0.50    0.00    0.00      392      227       33     61
  10    0     0.00   1.05   0.00    0.60      26 K    101 K    0.74    0.30    0.00    0.00     1176        1        1     69
  11    1     0.05   0.10   0.46    0.99      23 M     29 M    0.19    0.22    0.05    0.06     2856     4494       18     59
  12    0     0.00   0.57   0.00    0.60      38 K     91 K    0.58    0.30    0.00    0.01     3136        6        1     70
  13    1     0.07   0.12   0.56    1.08      26 M     33 M    0.22    0.26    0.04    0.05     2800     5347       20     59
  14    0     0.00   0.47   0.00    0.60      17 K     65 K    0.74    0.30    0.00    0.01      336        1        0     70
  15    1     0.05   0.10   0.47    1.00      24 M     30 M    0.19    0.23    0.05    0.07     4200     5794       15     59
  16    0     0.02   1.12   0.02    1.04      72 K    396 K    0.82    0.62    0.00    0.00     6832       10        1     71
  17    1     0.06   0.12   0.49    1.02      24 M     31 M    0.21    0.23    0.04    0.05     3360     4890       57     59
  18    0     0.00   0.57   0.00    0.60      11 K     68 K    0.83    0.33    0.00    0.01      840        1        0     70
  19    1     0.06   0.13   0.47    1.00      23 M     30 M    0.21    0.23    0.04    0.05     3976     5075       14     60
  20    0     0.01   1.05   0.01    0.97      34 K    237 K    0.85    0.61    0.00    0.00     3640        6        0     71
  21    1     0.07   0.25   0.30    0.79      14 M     18 M    0.22    0.29    0.02    0.02      224     2784        9     60
  22    0     0.00   0.53   0.00    0.60      20 K     78 K    0.74    0.34    0.00    0.01     1064        2        0     71
  23    1     0.09   0.17   0.55    1.07      22 M     29 M    0.23    0.28    0.02    0.03     4816     4557      133     60
  24    0     0.01   1.05   0.01    0.94      46 K    267 K    0.83    0.59    0.00    0.00     5096        6        0     71
  25    1     0.04   0.09   0.43    0.98      23 M     29 M    0.18    0.21    0.06    0.07     3416     5092       16     60
  26    0     0.00   1.15   0.00    0.60      35 K     93 K    0.62    0.32    0.00    0.00     1064        2        0     70
  27    1     0.05   0.12   0.39    0.92      21 M     26 M    0.19    0.22    0.04    0.06     1176     4503       19     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.88   0.00    0.76     737 K   2711 K    0.73    0.41    0.00    0.00    31192       51        7     62
 SKT    1     0.06   0.14   0.44    0.98     311 M    391 M    0.20    0.24    0.04    0.04    38472    63711      390     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.15   0.22    0.98     312 M    394 M    0.21    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired: 9314 M ; Active cycles:   62 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.70 %

 C1 core residency: 27.78 %; C3 core residency: 1.01 %; C6 core residency: 48.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.74 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5032 M   5033 M   |    5%     5%   
 SKT    1     4940 M   4940 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.35     0.14     204.89       8.80         203.74
 SKT   1    55.35    27.37     290.10      21.83         468.03
---------------------------------------------------------------------------------------------------------------
       *    55.70    27.51     495.00      30.62         467.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
