{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf " "Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/11.1sp2/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 28 09:30:23 2015 " "Info: Processing started: Sat Feb 28 09:30:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga " "Info: Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Info (20032): Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Info (332165): Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Info (332165): Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK " "Info (332110): create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK CLOCK" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\} \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK " "Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.216 " "Info (332146): Worst-case setup slack is -4.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216      -115.794 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -4.216      -115.794 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725       -38.663 CMOS_PCLK  " "Info (332119):    -1.725       -38.663 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.842         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     1.842         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.248         0.000 CLOCK  " "Info (332119):    15.248         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.393 " "Info (332146): Worst-case hold slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393        -5.783 CMOS_PCLK  " "Info (332119):    -1.393        -5.783 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.345         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.429         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 CLOCK  " "Info (332119):     0.453         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.181 " "Info (332146): Worst-case recovery slack is -0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -5.965 CMOS_PCLK  " "Info (332119):    -0.181        -5.965 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.303         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     2.303         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.246         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     4.246         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.082 " "Info (332146): Worst-case removal slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082         0.000 CMOS_PCLK  " "Info (332119):     0.082         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.544         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     2.544         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     2.718         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 CMOS_PCLK  " "Info (332119):    -3.000       -52.071 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     4.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.744         0.000 CLOCK  " "Info (332119):     9.744         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    19.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.717 " "Info (332146): Worst-case setup slack is -3.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.717      -100.907 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -3.717      -100.907 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -33.669 CMOS_PCLK  " "Info (332119):    -1.460       -33.669 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.429         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     2.429         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.586         0.000 CLOCK  " "Info (332119):    15.586         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.191 " "Info (332146): Worst-case hold slack is -1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191        -4.879 CMOS_PCLK  " "Info (332119):    -1.191        -4.879 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.330         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 CLOCK  " "Info (332119):     0.401         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.401         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.197 " "Info (332146): Worst-case recovery slack is -0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -6.493 CMOS_PCLK  " "Info (332119):    -0.197        -6.493 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.939         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     2.939         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.515         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     4.515         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.143 " "Info (332146): Worst-case removal slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143         0.000 CMOS_PCLK  " "Info (332119):     0.143         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.310         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     2.310         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     2.445         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 CMOS_PCLK  " "Info (332119):    -3.000       -52.071 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     4.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.753         0.000 CLOCK  " "Info (332119):     9.753         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    19.715         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]\}\] -hold 0.110" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -rise_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLOCK\}\] -fall_to \[get_clocks \{CLOCK\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.508 " "Info (332146): Worst-case setup slack is -1.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508       -40.368 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    -1.508       -40.368 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -0.216 CMOS_PCLK  " "Info (332119):    -0.191        -0.216 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.539         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     6.539         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.933         0.000 CLOCK  " "Info (332119):    17.933         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.875 " "Info (332146): Worst-case hold slack is -0.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875        -3.881 CMOS_PCLK  " "Info (332119):    -0.875        -3.881 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.106         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     0.153         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLOCK  " "Info (332119):     0.187         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.499 " "Info (332146): Worst-case recovery slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CMOS_PCLK  " "Info (332119):     0.499         0.000 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.430         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     6.430         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.327         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     7.327         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.171 " "Info (332146): Worst-case removal slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171        -5.643 CMOS_PCLK  " "Info (332119):    -0.171        -5.643 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):     1.113         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     1.188         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -45.820 CMOS_PCLK  " "Info (332119):    -3.000       -45.820 CMOS_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.736         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     4.736         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262         0.000 CLOCK  " "Info (332119):     9.262         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\]  " "Info (332119):    19.734         0.000 u_system_ctrl\|u_sdram_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Info: Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 28 09:30:30 2015 " "Info: Processing ended: Sat Feb 28 09:30:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
