<div id="pf2b" class="pf w0 h0" data-page-no="2b"><div class="pc pc2b w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2b.png"/><div class="t m0 x49 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 2-8.<span class="_ _1a"> </span>Timer modules</div><div class="t m0 x45 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc1 sc0 ls0 ws0">Timer/PWM module (TPM)<span class="_ _30"> </span><span class="fc0">•<span class="_ _11"> </span>Selectable TPM clock mode</span></div><div class="t m0 x1e h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Prescaler divide-by 1, 2, 4, 8, 16, 32, 64, or 128</div><div class="t m0 x1e h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>16-bit free-running counter or modulo counter with counting be up or up-</div><div class="t m0 x42 h7 y1db ff2 fs4 fc0 sc0 ls0">down</div><div class="t m0 x1e h7 y1dc ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Six configurable channels for input capture, output compare, or edge-aligned</div><div class="t m0 x42 h7 y1dd ff2 fs4 fc0 sc0 ls0 ws0">PWM mode</div><div class="t m0 x1e h7 y1de ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support the generation of an interrupt and/or DMA request per channel</div><div class="t m0 x1e h7 y1df ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support the generation of an interrupt and/or DMA request when the counter</div><div class="t m0 x42 h7 y1e0 ff2 fs4 fc0 sc0 ls0">overflows</div><div class="t m0 x1e h7 y1e1 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support selectable trigger input to optionally reset or cause the counter to</div><div class="t m0 x42 h7 y1e2 ff2 fs4 fc0 sc0 ls0 ws0">start incrementing.</div><div class="t m0 x1e h7 y1e3 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support the generation of hardware triggers when the counter overflows and</div><div class="t m0 x42 h7 y1e4 ff2 fs4 fc0 sc0 ls0 ws0">per channel</div><div class="t m0 x2c h7 y1e5 ff2 fs4 fc1 sc0 ls0 ws0">Periodic interrupt timers (PIT)<span class="_ _31"> </span><span class="fc0">•<span class="_ _11"> </span>One general purpose interrupt timer</span></div><div class="t m0 x1e h7 y1e6 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interrupt timers for triggering ADC conversions</div><div class="t m0 x1e h7 y1e7 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>32-bit counter resolution</div><div class="t m0 x1e h7 y1e8 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Clocked by bus clock frequency</div><div class="t m0 x1e h7 y1e9 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>DMA support</div><div class="t m0 x2c h7 y1ea ff2 fs4 fc1 sc0 ls0 ws0">Low power timer (LPTMR)<span class="_ _32"> </span><span class="fc0">•<span class="_ _11"> </span>16-bit time counter or pulse counter with compare</span></div><div class="t m0 x1e h7 y1eb ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Configurable clock source for prescaler/glitch filter</div><div class="t m0 x1e h7 y1ec ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Configurable input source for pulse counter</div><div class="t m0 x2c h7 y1ed ff2 fs4 fc1 sc0 ls0 ws0">Real-time counter (RTC)<span class="_ _33"> </span><span class="fc0">•<span class="_ _11"> </span>16-bit up-counter</span></div><div class="t m0 x43 h7 y1ee ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>16-bit modulo match limit</div><div class="t m0 x43 h7 y1ef ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Software controllable periodic interrupt on match</div><div class="t m0 x1e h7 y1f0 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Software selectable clock sources for input to prescaler with programmable</div><div class="t m0 x42 h7 y1f1 ff2 fs4 fc0 sc0 ls0 ws0">16-bit prescaler</div><div class="t m0 x43 h7 y1f2 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>XOSC 32.678 kHz nominal</div><div class="t m0 x43 h7 y1f3 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>LPO (~1 kHz)</div><div class="t m0 x43 h7 y1f4 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>External RTC_CLKIN</div><div class="t m0 x9 he y1f5 ff1 fs1 fc0 sc0 ls0 ws0">2.4.8<span class="_ _b"> </span>Communication interfaces</div><div class="t m0 x9 hf y1f6 ff3 fs5 fc0 sc0 ls0 ws0">The following communication interfaces are available on this device:</div><div class="t m0 x4a h9 y1f7 ff1 fs2 fc0 sc0 ls0 ws0">Table 2-9.<span class="_ _1a"> </span>Communication modules</div><div class="t m0 x45 h10 y1f8 ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y1f9 ff2 fs4 fc1 sc0 ls0 ws0">USB OTG (low-/full-speed)<span class="_ _34"> </span><span class="fc0">USB 2.0 compliant module with support for host, device, and On-The-Go modes.</span></div><div class="t m0 x1d h7 y1fa ff2 fs4 fc0 sc0 ls0 ws0">Includes an on-chip transceiver for full and low speeds.</div><div class="t m0 x2c h7 y1fb ff2 fs4 fc1 sc0 ls0 ws0">USB voltage regulator<span class="_ _35"> </span><span class="fc0">Up to 5 V regulator input typically provided by USB VBUS power with 3.3 V</span></div><div class="t m0 x1d h7 y1fc ff2 fs4 fc0 sc0 ls0 ws0">regulated output that powers on-chip USB subsystem, capable of sourcing 120 mA</div><div class="t m0 x1d h7 y1fd ff2 fs4 fc0 sc0 ls0 ws0">to external board components.</div><div class="t m0 x2c h7 y1fe ff2 fs4 fc1 sc0 ls0 ws0">Serial peripheral interface (SPI)<span class="_ _36"> </span><span class="fc0">Synchronous serial bus for communication to an external device</span></div><div class="t m0 x2c h7 y1ff ff2 fs4 fc1 sc0 ls0 ws0">Inter-integrated circuit (I2C)<span class="_ _37"> </span><span class="fc0">Allows communication between a number of devices. Also supports the System</span></div><div class="t m0 x1d h7 y200 ff2 fs4 fc0 sc0 ls0 ws0">Management Bus (SMBus) Specification, version 2.</div><div class="t m0 x2c h7 y201 ff2 fs4 fc1 sc0 ls0 ws0">Universal asynchronous receiver/</div><div class="t m0 x2c h7 y202 ff2 fs4 fc1 sc0 ls0 ws0">transmitters (UART)</div><div class="t m0 x1d h7 y201 ff2 fs4 fc0 sc0 ls0 ws0">One low power UART module that retains functional in stop modes. Two UART</div><div class="t m0 x1d h7 y202 ff2 fs4 fc0 sc0 ls0">modules.</div><div class="t m0 x3f h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 2 Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>43</div><a class="l" href="#pf54" data-dest-detail='[84,"XYZ",null,301.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:675.600000px;width:107.001000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf57" data-dest-detail='[87,"XYZ",null,538,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:528.100000px;width:117.522000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf59" data-dest-detail='[89,"XYZ",null,586.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:468.600000px;width:105.012000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf5a" data-dest-detail='[90,"XYZ",null,469.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:431.100000px;width:98.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf5f" data-dest-detail='[95,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:196.800000px;width:107.019000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf5f" data-dest-detail='[95,"XYZ",null,226.442,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:170.300000px;width:88.038000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf60" data-dest-detail='[96,"XYZ",null,400.565,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:132.800000px;width:125.541000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf61" data-dest-detail='[97,"XYZ",null,451.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:117.300000px;width:109.530000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf62" data-dest-detail='[98,"XYZ",null,538,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:90.800000px;width:133.038000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf62" data-dest-detail='[98,"XYZ",null,538,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:79.800000px;width:80.001000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
