
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000002 cycles: 659895 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000002 cycles: 9015198 heartbeat IPC: 1.10924 cumulative IPC: 1.07716 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18222096 heartbeat IPC: 1.08614 cumulative IPC: 1.08187 (Simulation time: 0 hr 1 min 33 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-317520157280-trace.gz
Heartbeat CPU 0 instructions: 30000002 cycles: 27436979 heartbeat IPC: 1.0852 cumulative IPC: 1.08302 (Simulation time: 0 hr 2 min 19 sec) 
Finished CPU 0 instructions: 29000000 cycles: 26777084 cumulative IPC: 1.08302 (Simulation time: 0 hr 2 min 19 sec) 

CPU 0 Branch Prediction Accuracy: 99.544% MPKI: 0.219103

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08302 instructions: 29000000 cycles: 26777084
L1D TOTAL     ACCESS:   17838959  HIT:   17677836  MISS:     161123
L1D LOAD      ACCESS:    9341163  HIT:    9332794  MISS:       8369
L1D RFO       ACCESS:    2625567  HIT:    2595351  MISS:      30216
L1D PREFETCH  ACCESS:    5872229  HIT:    5749691  MISS:     122538
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9746513  ISSUED:    9633494  USEFUL:     121050  USELESS:       5905
L1I TOTAL     ACCESS:    7370461  HIT:    7370390  MISS:         71
L1I LOAD      ACCESS:    7370461  HIT:    7370390  MISS:         71
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     247553  HIT:     154241  MISS:      93312
L2C LOAD      ACCESS:       8416  HIT:       6127  MISS:       2289
L2C RFO       ACCESS:      30213  HIT:       1084  MISS:      29129
L2C PREFETCH  ACCESS:     122519  HIT:      60645  MISS:      61874
L2C WRITEBACK ACCESS:      86405  HIT:      86385  MISS:         20
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1363  USELESS:      60540
LLC TOTAL     ACCESS:     176360  HIT:     150408  MISS:      25952
LLC LOAD      ACCESS:       2288  HIT:       2183  MISS:        105
LLC RFO       ACCESS:      29129  HIT:      20313  MISS:       8816
LLC PREFETCH  ACCESS:      61874  HIT:      44960  MISS:      16914
LLC WRITEBACK ACCESS:      83069  HIT:      82952  MISS:        117
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1080  USELESS:        316
Major fault: 0 Minor fault: 558
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24132  ROW_BUFFER_MISS:       1668
 DBUS_CONGESTED:       3011
 WQ ROW_BUFFER_HIT:        182  ROW_BUFFER_MISS:        148  FULL:          0

 AVG_CONGESTED_CYCLE: 13
