#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep  8 17:17:23 2023
# Process ID: 68128
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
delete_bd_objs [get_bd_nets RF3_CLKO_A_C_P_1] [get_bd_nets usp_rf_data_converter_0_vout00_n] [get_bd_nets usp_rf_data_converter_0_vout02_n] [get_bd_nets usp_rf_data_converter_0_vout03_n] [get_bd_nets usp_rf_data_converter_0_vout11_n] [get_bd_nets usp_rf_data_converter_0_vout12_p] [get_bd_nets usp_rf_data_converter_0_vout13_p] [get_bd_intf_nets DAC_Controller_1_m00_axis] [get_bd_intf_nets DAC_Controller_4_m00_axis] [get_bd_intf_nets DAC_Controller_7_m00_axis] [get_bd_nets RF3_CLKO_A_C_N_1] [get_bd_nets usp_rf_data_converter_0_vout03_p] [get_bd_nets RF3_CLKO_A_C_P_2] [get_bd_nets RF3_CLKO_A_C_N_2] [get_bd_nets usp_rf_data_converter_0_vout00_p] [get_bd_nets usp_rf_data_converter_0_vout02_p] [get_bd_nets usp_rf_data_converter_0_vout10_p] [get_bd_nets usp_rf_data_converter_0_vout10_n] [get_bd_nets usp_rf_data_converter_0_vout11_p] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets DAC_Controller_0_m00_axis] [get_bd_intf_nets DAC_Controller_2_m00_axis] [get_bd_intf_nets DAC_Controller_3_m00_axis] [get_bd_intf_nets DAC_Controller_5_m00_axis] [get_bd_intf_nets DAC_Controller_6_m00_axis] [get_bd_nets usp_rf_data_converter_0_vout01_p] [get_bd_nets usp_rf_data_converter_0_vout01_n] [get_bd_nets usp_rf_data_converter_0_vout12_n] [get_bd_nets usp_rf_data_converter_0_vout13_n] [get_bd_cells usp_rf_data_converter_0]
delete_bd_objs [get_bd_ports RFMC_DAC_06_P] [get_bd_ports RFMC_DAC_03_N] [get_bd_ports RFMC_DAC_04_P] [get_bd_ports RFMC_DAC_06_N] [get_bd_ports RFMC_DAC_04_N] [get_bd_ports RFMC_DAC_02_P] [get_bd_ports RFMC_DAC_05_P] [get_bd_ports RFMC_DAC_01_P] [get_bd_ports RFMC_DAC_05_N] [get_bd_ports RFMC_DAC_02_N] [get_bd_ports RFMC_DAC_01_N] [get_bd_ports RFMC_DAC_00_P] [get_bd_ports RFMC_DAC_00_N] [get_bd_ports RFMC_DAC_07_N] [get_bd_ports RFMC_DAC_03_P] [get_bd_ports RFMC_DAC_07_P]
delete_bd_objs [get_bd_ports RF3_CLKO_A_C_P_228] [get_bd_ports RF3_CLKO_A_C_N_229] [get_bd_ports RF3_CLKO_A_C_N_228] [get_bd_ports RF3_CLKO_A_C_P_229]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins DAC_Controller_7/m00_axis] [get_bd_intf_pins DAC_Controller_5/m00_axis] [get_bd_intf_pins DAC_Controller_4/m00_axis] [get_bd_intf_pins DAC_Controller_3/m00_axis] [get_bd_intf_pins DAC_Controller_2/m00_axis] [get_bd_intf_pins DAC_Controller_1/m00_axis] [get_bd_intf_pins DAC_Controller_0/m00_axis] [get_bd_intf_pins DAC_Controller_6/m00_axis]
endgroup
validate_bd_design
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_6]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_5]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_4]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_3]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_2]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_1]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_0]
set_property -dict [list CONFIG.FREQ_HZ {99999001}] [get_bd_intf_ports m00_axis_7]
set_property name m00_axis_00 [get_bd_intf_ports m00_axis_6]
set_property name m00_axis_01 [get_bd_intf_ports m00_axis_5]
set_property name m00_axis_02 [get_bd_intf_ports m00_axis_4]
set_property name m00_axis_03 [get_bd_intf_ports m00_axis_3]
set_property name m00_axis_04 [get_bd_intf_ports m00_axis_2]
set_property name m00_axis_05 [get_bd_intf_ports m00_axis_1]
set_property name m00_axis_07 [get_bd_intf_ports m00_axis_0]
set_property location {1635 1562} [get_bd_intf_ports m00_axis_7]
set_property name m00_axis_06 [get_bd_intf_ports m00_axis_7]
set_property location {1617 1547} [get_bd_intf_ports m00_axis_06]
save_bd_design
validate_bd_design
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_Sim/RFSoC_Main_TB02.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RFSoC_Main_TB00 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
generate_target Simulation [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
export_ip_user_files -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source RFSoC_Main_TB00.tcl
close_sim
launch_simulation
source RFSoC_Main_TB00.tcl
relaunch_sim
relaunch_sim
close_sim
