\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def}{}\doxysection{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_i2_s_init_type_def}\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}


PLLI2S Clock structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2\+SN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2\+SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PLLI2S Clock structure definition ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h_source_l00133}{133}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SN@{PLLI2SN}}
\index{PLLI2SN@{PLLI2SN}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SN}{PLLI2SN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLI2\+SN}

Specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h_source_l00135}{135}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SR@{PLLI2SR}}
\index{PLLI2SR@{PLLI2SR}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SR}{PLLI2SR}}
{\footnotesize\ttfamily uint32\+\_\+t PLLI2\+SR}

Specifies the division factor for I2S clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
