{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620737927568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620737927569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 14:58:47 2021 " "Processing started: Tue May 11 14:58:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620737927569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737927569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737927570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620737927925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620737927926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/synthesis/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rtl " "Found design unit 1: decoder-rtl" {  } { { "decoder/synthesis/decoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938237 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder/synthesis/decoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "decoder/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "decoder/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_irq_mapper " "Found entity 1: decoder_irq_mapper" {  } { { "decoder/synthesis/submodules/decoder_irq_mapper.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0 " "Found entity 1: decoder_mm_interconnect_0" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_avalon_st_adapter " "Found entity 1: decoder_mm_interconnect_0_avalon_st_adapter" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_rsp_mux_001 " "Found entity 1: decoder_mm_interconnect_0_rsp_mux_001" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "decoder/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938247 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "decoder/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_rsp_mux " "Found entity 1: decoder_mm_interconnect_0_rsp_mux" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_rsp_demux_002 " "Found entity 1: decoder_mm_interconnect_0_rsp_demux_002" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_rsp_demux " "Found entity 1: decoder_mm_interconnect_0_rsp_demux" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_cmd_mux_002 " "Found entity 1: decoder_mm_interconnect_0_cmd_mux_002" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_cmd_mux " "Found entity 1: decoder_mm_interconnect_0_cmd_mux" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_cmd_demux_001 " "Found entity 1: decoder_mm_interconnect_0_cmd_demux_001" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_cmd_demux " "Found entity 1: decoder_mm_interconnect_0_cmd_demux" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "decoder/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "decoder/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938255 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "decoder/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "decoder/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "decoder/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel decoder_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel decoder_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_router_004_default_decode " "Found entity 1: decoder_mm_interconnect_0_router_004_default_decode" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938259 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_mm_interconnect_0_router_004 " "Found entity 2: decoder_mm_interconnect_0_router_004" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel decoder_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel decoder_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_router_002_default_decode " "Found entity 1: decoder_mm_interconnect_0_router_002_default_decode" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938260 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_mm_interconnect_0_router_002 " "Found entity 2: decoder_mm_interconnect_0_router_002" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel decoder_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel decoder_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_router_001_default_decode " "Found entity 1: decoder_mm_interconnect_0_router_001_default_decode" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938261 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_mm_interconnect_0_router_001 " "Found entity 2: decoder_mm_interconnect_0_router_001" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel decoder_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel decoder_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at decoder_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620737938261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_mm_interconnect_0_router_default_decode " "Found entity 1: decoder_mm_interconnect_0_router_default_decode" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938262 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_mm_interconnect_0_router " "Found entity 2: decoder_mm_interconnect_0_router" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "decoder/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "decoder/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "decoder/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "decoder/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "decoder/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sysid " "Found entity 1: decoder_sysid" {  } { { "decoder/synthesis/submodules/decoder_sysid.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sys_clk_timer " "Found entity 1: decoder_sys_clk_timer" {  } { { "decoder/synthesis/submodules/decoder_sys_clk_timer.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_onchip_mem " "Found entity 1: decoder_onchip_mem" {  } { { "decoder/synthesis/submodules/decoder_onchip_mem.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file decoder/synthesis/submodules/decoder_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_jtag_uart_sim_scfifo_w " "Found entity 1: decoder_jtag_uart_sim_scfifo_w" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938271 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_jtag_uart_scfifo_w " "Found entity 2: decoder_jtag_uart_scfifo_w" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938271 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_jtag_uart_sim_scfifo_r " "Found entity 3: decoder_jtag_uart_sim_scfifo_r" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938271 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_jtag_uart_scfifo_r " "Found entity 4: decoder_jtag_uart_scfifo_r" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938271 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder_jtag_uart " "Found entity 5: decoder_jtag_uart" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/synthesis/submodules/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "decoder/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/esl_demonstrator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938272 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "decoder/synthesis/submodules/esl_demonstrator.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/esl_demonstrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/QuadratureEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/synthesis/submodules/QuadratureEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureEncoder-behaviour " "Found design unit 1: QuadratureEncoder-behaviour" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938273 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoder " "Found entity 1: QuadratureEncoder" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file decoder/synthesis/submodules/decoder_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cpu_ic_data_module " "Found entity 1: decoder_cpu_ic_data_module" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_cpu_ic_tag_module " "Found entity 2: decoder_cpu_ic_tag_module" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_cpu_register_bank_a_module " "Found entity 3: decoder_cpu_register_bank_a_module" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_cpu_register_bank_b_module " "Found entity 4: decoder_cpu_register_bank_b_module" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder_cpu_nios2_oci_debug " "Found entity 5: decoder_cpu_nios2_oci_debug" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder_cpu_ociram_sp_ram_module " "Found entity 6: decoder_cpu_ociram_sp_ram_module" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "7 decoder_cpu_nios2_ocimem " "Found entity 7: decoder_cpu_nios2_ocimem" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_cpu_nios2_avalon_reg " "Found entity 8: decoder_cpu_nios2_avalon_reg" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "9 decoder_cpu_nios2_oci_break " "Found entity 9: decoder_cpu_nios2_oci_break" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "10 decoder_cpu_nios2_oci_xbrk " "Found entity 10: decoder_cpu_nios2_oci_xbrk" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "11 decoder_cpu_nios2_oci_dbrk " "Found entity 11: decoder_cpu_nios2_oci_dbrk" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "12 decoder_cpu_nios2_oci_itrace " "Found entity 12: decoder_cpu_nios2_oci_itrace" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "13 decoder_cpu_nios2_oci_td_mode " "Found entity 13: decoder_cpu_nios2_oci_td_mode" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "14 decoder_cpu_nios2_oci_dtrace " "Found entity 14: decoder_cpu_nios2_oci_dtrace" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "15 decoder_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: decoder_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "16 decoder_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: decoder_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "17 decoder_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: decoder_cpu_nios2_oci_fifo_cnt_inc" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "18 decoder_cpu_nios2_oci_fifo " "Found entity 18: decoder_cpu_nios2_oci_fifo" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "19 decoder_cpu_nios2_oci_pib " "Found entity 19: decoder_cpu_nios2_oci_pib" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "20 decoder_cpu_nios2_oci_im " "Found entity 20: decoder_cpu_nios2_oci_im" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "21 decoder_cpu_nios2_performance_monitors " "Found entity 21: decoder_cpu_nios2_performance_monitors" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "22 decoder_cpu_nios2_oci " "Found entity 22: decoder_cpu_nios2_oci" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""} { "Info" "ISGN_ENTITY_NAME" "23 decoder_cpu " "Found entity 23: decoder_cpu" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cpu_oci_test_bench " "Found entity 1: decoder_cpu_oci_test_bench" {  } { { "decoder/synthesis/submodules/decoder_cpu_oci_test_bench.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cpu_jtag_debug_module_wrapper " "Found entity 1: decoder_cpu_jtag_debug_module_wrapper" {  } { { "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cpu_jtag_debug_module_sysclk " "Found entity 1: decoder_cpu_jtag_debug_module_sysclk" {  } { { "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cpu_jtag_debug_module_tck " "Found entity 1: decoder_cpu_jtag_debug_module_tck" {  } { { "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_tck.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/synthesis/submodules/decoder_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/synthesis/submodules/decoder_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_cpu_test_bench " "Found entity 1: decoder_cpu_test_bench" {  } { { "decoder/synthesis/submodules/decoder_cpu_test_bench.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737938784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737938784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "decoder_cpu.v(1812) " "Verilog HDL or VHDL warning at decoder_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620737938808 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "decoder_cpu.v(1814) " "Verilog HDL or VHDL warning at decoder_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620737938808 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "decoder_cpu.v(1972) " "Verilog HDL or VHDL warning at decoder_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620737938808 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "decoder_cpu.v(2802) " "Verilog HDL or VHDL warning at decoder_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620737938811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_quartus2_project " "Elaborating entity \"nios2_quartus2_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620737938868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst\"" {  } { { "nios2_quartus2_project.bdf" "inst" { Schematic "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 352 656 1328 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737938872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu decoder:inst\|decoder_cpu:cpu " "Elaborating entity \"decoder_cpu\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\"" {  } { { "decoder/synthesis/decoder.vhd" "cpu" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737938950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_test_bench decoder:inst\|decoder_cpu:cpu\|decoder_cpu_test_bench:the_decoder_cpu_test_bench " "Elaborating entity \"decoder_cpu_test_bench\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_test_bench:the_decoder_cpu_test_bench\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_test_bench" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_ic_data_module decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_data_module:decoder_cpu_ic_data " "Elaborating entity \"decoder_cpu_ic_data_module\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_data_module:decoder_cpu_ic_data\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "decoder_cpu_ic_data" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_data_module:decoder_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_data_module:decoder_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_altsyncram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkf1 " "Found entity 1: altsyncram_rkf1" {  } { { "db/altsyncram_rkf1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_rkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737939573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737939573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkf1 decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_data_module:decoder_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated " "Elaborating entity \"altsyncram_rkf1\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_data_module:decoder_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_ic_tag_module decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_tag_module:decoder_cpu_ic_tag " "Elaborating entity \"decoder_cpu_ic_tag_module\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_tag_module:decoder_cpu_ic_tag\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "decoder_cpu_ic_tag" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_tag_module:decoder_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_tag_module:decoder_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_altsyncram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23j1 " "Found entity 1: altsyncram_23j1" {  } { { "db/altsyncram_23j1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_23j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737939723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737939723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_23j1 decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_tag_module:decoder_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_23j1:auto_generated " "Elaborating entity \"altsyncram_23j1\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_ic_tag_module:decoder_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_23j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_register_bank_a_module decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_a_module:decoder_cpu_register_bank_a " "Elaborating entity \"decoder_cpu_register_bank_a_module\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_a_module:decoder_cpu_register_bank_a\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "decoder_cpu_register_bank_a" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_a_module:decoder_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_a_module:decoder_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_altsyncram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7si1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7si1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7si1 " "Found entity 1: altsyncram_7si1" {  } { { "db/altsyncram_7si1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_7si1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737939875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737939875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7si1 decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_a_module:decoder_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7si1:auto_generated " "Elaborating entity \"altsyncram_7si1\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_a_module:decoder_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7si1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_register_bank_b_module decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_b_module:decoder_cpu_register_bank_b " "Elaborating entity \"decoder_cpu_register_bank_b_module\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_b_module:decoder_cpu_register_bank_b\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "decoder_cpu_register_bank_b" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_b_module:decoder_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_b_module:decoder_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_altsyncram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737939980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8si1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8si1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8si1 " "Found entity 1: altsyncram_8si1" {  } { { "db/altsyncram_8si1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_8si1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737940034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737940034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8si1 decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_b_module:decoder_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8si1:auto_generated " "Elaborating entity \"altsyncram_8si1\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_register_bank_b_module:decoder_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8si1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci " "Elaborating entity \"decoder_cpu_nios2_oci\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 6896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_debug decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_debug:the_decoder_cpu_nios2_oci_debug " "Elaborating entity \"decoder_cpu_nios2_oci_debug\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_debug:the_decoder_cpu_nios2_oci_debug\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_debug" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_debug:the_decoder_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_debug:the_decoder_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_altera_std_synchronizer" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_ocimem decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem " "Elaborating entity \"decoder_cpu_nios2_ocimem\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_ocimem" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_ociram_sp_ram_module decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\|decoder_cpu_ociram_sp_ram_module:decoder_cpu_ociram_sp_ram " "Elaborating entity \"decoder_cpu_ociram_sp_ram_module\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\|decoder_cpu_ociram_sp_ram_module:decoder_cpu_ociram_sp_ram\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "decoder_cpu_ociram_sp_ram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\|decoder_cpu_ociram_sp_ram_module:decoder_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\|decoder_cpu_ociram_sp_ram_module:decoder_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_altsyncram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ia1 " "Found entity 1: altsyncram_7ia1" {  } { { "db/altsyncram_7ia1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_7ia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737940505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737940505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ia1 decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\|decoder_cpu_ociram_sp_ram_module:decoder_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7ia1:auto_generated " "Elaborating entity \"altsyncram_7ia1\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_ocimem:the_decoder_cpu_nios2_ocimem\|decoder_cpu_ociram_sp_ram_module:decoder_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7ia1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_avalon_reg decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_avalon_reg:the_decoder_cpu_nios2_avalon_reg " "Elaborating entity \"decoder_cpu_nios2_avalon_reg\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_avalon_reg:the_decoder_cpu_nios2_avalon_reg\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_avalon_reg" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_break decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_break:the_decoder_cpu_nios2_oci_break " "Elaborating entity \"decoder_cpu_nios2_oci_break\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_break:the_decoder_cpu_nios2_oci_break\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_break" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_xbrk decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_xbrk:the_decoder_cpu_nios2_oci_xbrk " "Elaborating entity \"decoder_cpu_nios2_oci_xbrk\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_xbrk:the_decoder_cpu_nios2_oci_xbrk\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_xbrk" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_dbrk decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_dbrk:the_decoder_cpu_nios2_oci_dbrk " "Elaborating entity \"decoder_cpu_nios2_oci_dbrk\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_dbrk:the_decoder_cpu_nios2_oci_dbrk\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_dbrk" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_itrace decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_itrace:the_decoder_cpu_nios2_oci_itrace " "Elaborating entity \"decoder_cpu_nios2_oci_itrace\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_itrace:the_decoder_cpu_nios2_oci_itrace\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_itrace" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737940951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_dtrace decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_dtrace:the_decoder_cpu_nios2_oci_dtrace " "Elaborating entity \"decoder_cpu_nios2_oci_dtrace\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_dtrace:the_decoder_cpu_nios2_oci_dtrace\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_dtrace" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_td_mode decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_dtrace:the_decoder_cpu_nios2_oci_dtrace\|decoder_cpu_nios2_oci_td_mode:decoder_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"decoder_cpu_nios2_oci_td_mode\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_dtrace:the_decoder_cpu_nios2_oci_dtrace\|decoder_cpu_nios2_oci_td_mode:decoder_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "decoder_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_fifo decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo " "Elaborating entity \"decoder_cpu_nios2_oci_fifo\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_fifo" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_compute_input_tm_cnt decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_nios2_oci_compute_input_tm_cnt:the_decoder_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"decoder_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_nios2_oci_compute_input_tm_cnt:the_decoder_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_fifo_wrptr_inc decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_nios2_oci_fifo_wrptr_inc:the_decoder_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"decoder_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_nios2_oci_fifo_wrptr_inc:the_decoder_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_fifo_cnt_inc decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_nios2_oci_fifo_cnt_inc:the_decoder_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"decoder_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_nios2_oci_fifo_cnt_inc:the_decoder_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_oci_test_bench decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_oci_test_bench:the_decoder_cpu_oci_test_bench " "Elaborating entity \"decoder_cpu_oci_test_bench\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_fifo:the_decoder_cpu_nios2_oci_fifo\|decoder_cpu_oci_test_bench:the_decoder_cpu_oci_test_bench\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_oci_test_bench" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941564 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "decoder_cpu_oci_test_bench " "Entity \"decoder_cpu_oci_test_bench\" contains only dangling pins" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_oci_test_bench" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1620737941564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_pib decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_pib:the_decoder_cpu_nios2_oci_pib " "Elaborating entity \"decoder_cpu_nios2_oci_pib\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_pib:the_decoder_cpu_nios2_oci_pib\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_pib" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_nios2_oci_im decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_im:the_decoder_cpu_nios2_oci_im " "Elaborating entity \"decoder_cpu_nios2_oci_im\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_nios2_oci_im:the_decoder_cpu_nios2_oci_im\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_im" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_jtag_debug_module_wrapper decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper " "Elaborating entity \"decoder_cpu_jtag_debug_module_wrapper\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\"" {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_jtag_debug_module_wrapper" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_jtag_debug_module_tck decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|decoder_cpu_jtag_debug_module_tck:the_decoder_cpu_jtag_debug_module_tck " "Elaborating entity \"decoder_cpu_jtag_debug_module_tck\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|decoder_cpu_jtag_debug_module_tck:the_decoder_cpu_jtag_debug_module_tck\"" {  } { { "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" "the_decoder_cpu_jtag_debug_module_tck" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_cpu_jtag_debug_module_sysclk decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|decoder_cpu_jtag_debug_module_sysclk:the_decoder_cpu_jtag_debug_module_sysclk " "Elaborating entity \"decoder_cpu_jtag_debug_module_sysclk\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|decoder_cpu_jtag_debug_module_sysclk:the_decoder_cpu_jtag_debug_module_sysclk\"" {  } { { "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" "the_decoder_cpu_jtag_debug_module_sysclk" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\"" {  } { { "decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" "decoder_cpu_jtag_debug_module_phy" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737941991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"decoder:inst\|decoder_cpu:cpu\|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci\|decoder_cpu_jtag_debug_module_wrapper:the_decoder_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:decoder_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_demonstrator decoder:inst\|esl_demonstrator:esl_encoder_0 " "Elaborating entity \"esl_demonstrator\" for hierarchy \"decoder:inst\|esl_demonstrator:esl_encoder_0\"" {  } { { "decoder/synthesis/decoder.vhd" "esl_encoder_0" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureEncoder decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder " "Elaborating entity \"QuadratureEncoder\" for hierarchy \"decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\"" {  } { { "decoder/synthesis/submodules/esl_demonstrator.vhd" "encoder" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/esl_demonstrator.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942283 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction QuadratureEncoder.vhd(100) " "VHDL Process Statement warning at QuadratureEncoder.vhd(100): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620737942283 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction QuadratureEncoder.vhd(127) " "VHDL Process Statement warning at QuadratureEncoder.vhd(127): signal \"direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620737942284 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_counter QuadratureEncoder.vhd(69) " "VHDL Process Statement warning at QuadratureEncoder.vhd(69): inferring latch(es) for signal or variable \"tick_counter\", which holds its previous value in one or more paths through the process" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620737942285 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "direction QuadratureEncoder.vhd(69) " "VHDL Process Statement warning at QuadratureEncoder.vhd(69): inferring latch(es) for signal or variable \"direction\", which holds its previous value in one or more paths through the process" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620737942285 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_input_state QuadratureEncoder.vhd(69) " "VHDL Process Statement warning at QuadratureEncoder.vhd(69): inferring latch(es) for signal or variable \"prev_input_state\", which holds its previous value in one or more paths through the process" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620737942285 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.idle QuadratureEncoder.vhd(69) " "Inferred latch for \"direction.idle\" at QuadratureEncoder.vhd(69)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942289 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.counterclockwise QuadratureEncoder.vhd(69) " "Inferred latch for \"direction.counterclockwise\" at QuadratureEncoder.vhd(69)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942289 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direction.clockwise QuadratureEncoder.vhd(69) " "Inferred latch for \"direction.clockwise\" at QuadratureEncoder.vhd(69)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942289 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_input_state\[0\] QuadratureEncoder.vhd(77) " "Inferred latch for \"prev_input_state\[0\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942289 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_input_state\[1\] QuadratureEncoder.vhd(77) " "Inferred latch for \"prev_input_state\[1\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942289 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[0\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[0\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942289 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[1\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[1\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[2\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[2\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[3\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[3\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[4\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[4\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[5\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[5\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[6\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[6\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[7\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[7\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[8\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[8\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[9\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[9\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942290 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[10\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[10\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[11\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[11\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[12\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[12\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[13\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[13\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[14\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[14\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[15\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[15\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[16\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[16\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[17\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[17\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942291 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[18\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[18\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[19\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[19\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[20\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[20\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[21\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[21\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[22\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[22\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[23\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[23\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[24\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[24\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[25\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[25\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[26\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[26\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942292 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[27\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[27\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942293 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[28\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[28\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942293 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[29\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[29\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942293 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[30\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[30\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942293 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_counter\[31\] QuadratureEncoder.vhd(77) " "Inferred latch for \"tick_counter\[31\]\" at QuadratureEncoder.vhd(77)" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942293 "|nios2_quartus2_project|decoder:inst|esl_demonstrator:esl_encoder_0|QuadratureEncoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_jtag_uart decoder:inst\|decoder_jtag_uart:jtag_uart " "Elaborating entity \"decoder_jtag_uart\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\"" {  } { { "decoder/synthesis/decoder.vhd" "jtag_uart" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_jtag_uart_scfifo_w decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w " "Elaborating entity \"decoder_jtag_uart_scfifo_w\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\"" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "the_decoder_jtag_uart_scfifo_w" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "wfifo" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737942486 ""}  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620737942486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737942527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737942534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737942541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737942582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737942633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737942679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737942679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_w:the_decoder_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_jtag_uart_scfifo_r decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_r:the_decoder_jtag_uart_scfifo_r " "Elaborating entity \"decoder_jtag_uart_scfifo_r\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|decoder_jtag_uart_scfifo_r:the_decoder_jtag_uart_scfifo_r\"" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "the_decoder_jtag_uart_scfifo_r" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737942688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\"" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "decoder_jtag_uart_alt_jtag_atlantic" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\"" {  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943036 ""}  } { { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620737943036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"decoder:inst\|decoder_jtag_uart:jtag_uart\|alt_jtag_atlantic:decoder_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_onchip_mem decoder:inst\|decoder_onchip_mem:onchip_mem " "Elaborating entity \"decoder_onchip_mem\" for hierarchy \"decoder:inst\|decoder_onchip_mem:onchip_mem\"" {  } { { "decoder/synthesis/decoder.vhd" "onchip_mem" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_onchip_mem.v" "the_altsyncram" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "decoder/synthesis/submodules/decoder_onchip_mem.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file decoder_onchip_mem.hex " "Parameter \"init_file\" = \"decoder_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620737943139 ""}  } { { "decoder/synthesis/submodules/decoder_onchip_mem.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620737943139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qi1 " "Found entity 1: altsyncram_3qi1" {  } { { "db/altsyncram_3qi1.tdf" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/altsyncram_3qi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737943184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737943184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qi1 decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3qi1:auto_generated " "Elaborating entity \"altsyncram_3qi1\" for hierarchy \"decoder:inst\|decoder_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3qi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sys_clk_timer decoder:inst\|decoder_sys_clk_timer:sys_clk_timer " "Elaborating entity \"decoder_sys_clk_timer\" for hierarchy \"decoder:inst\|decoder_sys_clk_timer:sys_clk_timer\"" {  } { { "decoder/synthesis/decoder.vhd" "sys_clk_timer" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sysid decoder:inst\|decoder_sysid:sysid " "Elaborating entity \"decoder_sysid\" for hierarchy \"decoder:inst\|decoder_sysid:sysid\"" {  } { { "decoder/synthesis/decoder.vhd" "sysid" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"decoder_mm_interconnect_0\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\"" {  } { { "decoder/synthesis/decoder.vhd" "mm_interconnect_0" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "decoder/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router:router " "Elaborating entity \"decoder_mm_interconnect_0_router\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router:router\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "router" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_default_decode decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router:router\|decoder_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"decoder_mm_interconnect_0_router_default_decode\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router:router\|decoder_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_001 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"decoder_mm_interconnect_0_router_001\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_001:router_001\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "router_001" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_001_default_decode decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_001:router_001\|decoder_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"decoder_mm_interconnect_0_router_001_default_decode\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_001:router_001\|decoder_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_002 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"decoder_mm_interconnect_0_router_002\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_002:router_002\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "router_002" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_002_default_decode decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_002:router_002\|decoder_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"decoder_mm_interconnect_0_router_002_default_decode\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_002:router_002\|decoder_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_004 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"decoder_mm_interconnect_0_router_004\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_004:router_004\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "router_004" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_router_004_default_decode decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_004:router_004\|decoder_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"decoder_mm_interconnect_0_router_004_default_decode\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_router_004:router_004\|decoder_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_cmd_demux decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"decoder_mm_interconnect_0_cmd_demux\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cmd_demux" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_cmd_demux_001 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"decoder_mm_interconnect_0_cmd_demux_001\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_cmd_mux decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"decoder_mm_interconnect_0_cmd_mux\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cmd_mux" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_cmd_mux_002 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"decoder_mm_interconnect_0_cmd_mux_002\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "decoder/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_rsp_demux decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"decoder_mm_interconnect_0_rsp_demux\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "rsp_demux" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 1999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_rsp_demux_002 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"decoder_mm_interconnect_0_rsp_demux_002\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737943991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_rsp_mux decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"decoder_mm_interconnect_0_rsp_mux\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "rsp_mux" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "decoder/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_rsp_mux_001 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"decoder_mm_interconnect_0_rsp_mux_001\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_avalon_st_adapter decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"decoder_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0 decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"decoder:inst\|decoder_mm_interconnect_0:mm_interconnect_0\|decoder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|decoder_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_irq_mapper decoder:inst\|decoder_irq_mapper:irq_mapper " "Elaborating entity \"decoder_irq_mapper\" for hierarchy \"decoder:inst\|decoder_irq_mapper:irq_mapper\"" {  } { { "decoder/synthesis/decoder.vhd" "irq_mapper" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller decoder:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"decoder:inst\|altera_reset_controller:rst_controller\"" {  } { { "decoder/synthesis/decoder.vhd" "rst_controller" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/decoder.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer decoder:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"decoder:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "decoder/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer decoder:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"decoder:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "decoder/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737944096 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_decoder_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_decoder_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "decoder/synthesis/submodules/decoder_cpu.v" "the_decoder_cpu_nios2_oci_itrace" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1620737945019 "|nios2_quartus2_project|decoder:inst|decoder_cpu:cpu|decoder_cpu_nios2_oci:the_decoder_cpu_nios2_oci|decoder_cpu_nios2_oci_itrace:the_decoder_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620737945869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.11.14:59:11 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl " "2021.05.11.14:59:11 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737951223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737953412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737953602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737954756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737954933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737955113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737955317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737955320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737955321 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620737956031 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_hub sld_hub.vhd " "Entity \"sld_hub\" obtained from \"sld_hub.vhd\" instead of from Quartus Prime megafunction library" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 330 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1620737956230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd 17 6 " "Found 17 design units, including 6 entities, in source file /opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_hub_pack (altera_sld) " "Found design unit 1: sld_hub_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_hub_pack-body " "Found design unit 2: sld_hub_pack-body" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_jtag_hub_pack (altera_sld) " "Found design unit 3: sld_jtag_hub_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_hub_pack-body " "Found design unit 4: sld_jtag_hub_pack-body" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_pack (altera_sld) " "Found design unit 5: jtag_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 264 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_hub-rtl " "Found design unit 6: sld_hub-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_sld_fab_with_jtag_input-rtl " "Found design unit 7: alt_sld_fab_with_jtag_input-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 986 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_sld_fab_without_jtag_input-rtl " "Found design unit 8: alt_sld_fab_without_jtag_input-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1044 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sld_jtag_interface_mod-rtl " "Found design unit 9: sld_jtag_interface_mod-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sld_jtag_interface_mod_device_family_specific-rtl " "Found design unit 10: sld_jtag_interface_mod_device_family_specific-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1360 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sld_shadow_jsm-rtl " "Found design unit 11: sld_shadow_jsm-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1568 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Found entity 1: sld_hub" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_with_jtag_input " "Found entity 2: alt_sld_fab_with_jtag_input" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_sld_fab_without_jtag_input " "Found entity 3: alt_sld_fab_without_jtag_input" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_ENTITY_NAME" "4 sld_jtag_interface_mod " "Found entity 4: sld_jtag_interface_mod" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_ENTITY_NAME" "5 sld_jtag_interface_mod_device_family_specific " "Found entity 5: sld_jtag_interface_mod_device_family_specific" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""} { "Info" "ISGN_ENTITY_NAME" "6 sld_shadow_jsm " "Found entity 6: sld_shadow_jsm" {  } { { "sld_hub.vhd" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde92cdb6f/alt_sld_fab.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956743 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620737956862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737956862 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1620737960992 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1620737960992 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1620737961026 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1620737961026 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1620737961026 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1620737961026 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1620737961026 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620737961033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[7\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961147 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[6\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[5\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[4\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[3\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[2\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[1\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[0\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|tick_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|prev_input_state\[1\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|prev_input_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[1\]" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|prev_input_state\[0\] " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|prev_input_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[0\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[0\]" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 77 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.clockwise_765 " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.clockwise_765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[1\]" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 " "Latch decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|direction.counterclockwise_735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst\|esl_demonstrator:esl_encoder_0\|QuadratureEncoder:encoder\|input_state\[1\]" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620737961148 ""}  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620737961148 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "decoder/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/QuadratureEncoder.vhd" 39 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 4789 -1 0 } } { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "decoder/synthesis/submodules/decoder_jtag_uart.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/kilian/../../opt/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 4502 -1 0 } } { "decoder/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 4529 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 762 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 4821 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 6247 -1 0 } } { "decoder/synthesis/submodules/decoder_cpu.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_cpu.v" 4780 -1 0 } } { "decoder/synthesis/submodules/decoder_sys_clk_timer.v" "" { Text "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/decoder/synthesis/submodules/decoder_sys_clk_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620737961156 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620737961156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737962294 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620737963953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737964171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg " "Generated suppressed messages file /home/kilian/Documents/201000168_embedded_systems_laboratory/project/practical_work_files/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737965097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620737967469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620737967469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2947 " "Implemented 2947 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620737967789 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620737967789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2741 " "Implemented 2741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620737967789 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620737967789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620737967789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1119 " "Peak virtual memory: 1119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620737967819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 14:59:27 2021 " "Processing ended: Tue May 11 14:59:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620737967819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620737967819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620737967819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620737967819 ""}
