Analysis for QUEUE_SIZE = 7, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 10s -> 10s
Frequency: 100 MHz -> Implementation: 40s -> 40s
Frequency: 100 MHz -> Power: 0.459 W
Frequency: 100 MHz -> CLB LUTs Used: 281
Frequency: 100 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 100 MHz -> CLB Registers Used: 127
Frequency: 100 MHz -> CLB Registers Util%: 0.05 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.155 ns
Frequency: 100 MHz -> Achieved Frequency: 206.398 MHz


Frequency: 150 MHz -> Synthesis: 7s -> 7s
Frequency: 150 MHz -> Implementation: 36s -> 36s
Frequency: 150 MHz -> Power: 0.463 W
Frequency: 150 MHz -> CLB LUTs Used: 281
Frequency: 150 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 150 MHz -> CLB Registers Used: 127
Frequency: 150 MHz -> CLB Registers Util%: 0.05 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.363 ns
Frequency: 150 MHz -> Achieved Frequency: 232.360 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 37s -> 37s
Frequency: 200 MHz -> Power: 0.467 W
Frequency: 200 MHz -> CLB LUTs Used: 281
Frequency: 200 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 200 MHz -> CLB Registers Used: 127
Frequency: 200 MHz -> CLB Registers Util%: 0.05 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.379 ns
Frequency: 200 MHz -> Achieved Frequency: 276.167 MHz


Frequency: 250 MHz -> Synthesis: 8s -> 8s
Frequency: 250 MHz -> Implementation: 36s -> 36s
Frequency: 250 MHz -> Power: 0.471 W
Frequency: 250 MHz -> CLB LUTs Used: 281
Frequency: 250 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 250 MHz -> CLB Registers Used: 127
Frequency: 250 MHz -> CLB Registers Util%: 0.05 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.592 ns
Frequency: 250 MHz -> Achieved Frequency: 293.427 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 40s -> 40s
Frequency: 300 MHz -> Power: 0.475 W
Frequency: 300 MHz -> CLB LUTs Used: 283
Frequency: 300 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 300 MHz -> CLB Registers Used: 127
Frequency: 300 MHz -> CLB Registers Util%: 0.05 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.472 ns
Frequency: 300 MHz -> Achieved Frequency: 349.487 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 48s -> 48s
Frequency: 350 MHz -> Power: 0.478 W
Frequency: 350 MHz -> CLB LUTs Used: 284
Frequency: 350 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 350 MHz -> CLB Registers Used: 127
Frequency: 350 MHz -> CLB Registers Util%: 0.05 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.259 ns
Frequency: 350 MHz -> Achieved Frequency: 384.890 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 1m 34s -> 94s
Frequency: 400 MHz -> Power: 0.482 W
Frequency: 400 MHz -> CLB LUTs Used: 286
Frequency: 400 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 400 MHz -> CLB Registers Used: 127
Frequency: 400 MHz -> CLB Registers Util%: 0.05 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.069 ns
Frequency: 400 MHz -> Achieved Frequency: 389.257 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 1m 17s -> 77s
Frequency: 450 MHz -> Power: 0.485 W
Frequency: 450 MHz -> CLB LUTs Used: 293
Frequency: 450 MHz -> CLB LUTs Util%: 0.21 %
Frequency: 450 MHz -> CLB Registers Used: 127
Frequency: 450 MHz -> CLB Registers Util%: 0.05 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.253 ns
Frequency: 450 MHz -> Achieved Frequency: 404.004 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 1m 13s -> 73s
Frequency: 500 MHz -> Power: 0.488 W
Frequency: 500 MHz -> CLB LUTs Used: 291
Frequency: 500 MHz -> CLB LUTs Util%: 0.21 %
Frequency: 500 MHz -> CLB Registers Used: 128
Frequency: 500 MHz -> CLB Registers Util%: 0.05 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.482 ns
Frequency: 500 MHz -> Achieved Frequency: 402.901 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 1m 13s -> 73s
Frequency: 550 MHz -> Power: 0.492 W
Frequency: 550 MHz -> CLB LUTs Used: 295
Frequency: 550 MHz -> CLB LUTs Util%: 0.21 %
Frequency: 550 MHz -> CLB Registers Used: 127
Frequency: 550 MHz -> CLB Registers Util%: 0.05 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.607 ns
Frequency: 550 MHz -> Achieved Frequency: 412.340 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 1m 33s -> 93s
Frequency: 600 MHz -> Power: 0.497 W
Frequency: 600 MHz -> CLB LUTs Used: 290
Frequency: 600 MHz -> CLB LUTs Util%: 0.21 %
Frequency: 600 MHz -> CLB Registers Used: 137
Frequency: 600 MHz -> CLB Registers Util%: 0.05 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.863 ns
Frequency: 600 MHz -> Achieved Frequency: 395.309 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 1m 9s -> 69s
Frequency: 650 MHz -> Power: 0.500 W
Frequency: 650 MHz -> CLB LUTs Used: 288
Frequency: 650 MHz -> CLB LUTs Util%: 0.20 %
Frequency: 650 MHz -> CLB Registers Used: 132
Frequency: 650 MHz -> CLB Registers Util%: 0.05 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -1.103 ns
Frequency: 650 MHz -> Achieved Frequency: 378.578 MHz


WNS exceeded -1 ns, finished

