
*** Running vivado
    with args -log WimpFi_Hardware_TL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WimpFi_Hardware_TL.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source WimpFi_Hardware_TL.tcl -notrace
Command: synth_design -top WimpFi_Hardware_TL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.336 ; gain = 20.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WimpFi_Hardware_TL' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Hardware_TL.sv:15]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BIT_RATE bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'board_interfacing' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/board_interfacing.sv:14]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'button_single_pulser' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/button_single_pulser.sv:15]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/button_single_pulser.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'button_single_pulser' (1#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/button_single_pulser.sv:15]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ctl' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sevenseg_ctl.sv:13]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rate_enb' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 9600 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 10416 - type: integer 
	Parameter DIVBITS bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb' (3#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (3#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mux8_seven_Seg' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mux8_seven_Seg.sv:16]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mux8_seven_Seg.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mux8_seven_Seg' (4#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mux8_seven_Seg.sv:16]
INFO: [Synth 8-6157] synthesizing module 'dec_3_8' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/dec_3_8.sv:12]
INFO: [Synth 8-226] default block is never used [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/dec_3_8.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'dec_3_8' (5#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/dec_3_8.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_ext' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sevenseg_ext.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ext' (6#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sevenseg_ext.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_ctl' (7#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sevenseg_ctl.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/board_interfacing.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'board_interfacing' (8#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/board_interfacing.sv:14]
INFO: [Synth 8-6157] synthesizing module 'WimpFi_Network_Interface' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Network_Interface.sv:15]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BIT_RATE bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'WimpFi_Transmitter' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:15]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BIT_RATE bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rcvr_TL' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/uart_rcvr_TL.sv:18]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized0' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 19200 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 5208 - type: integer 
	Parameter DIVBITS bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized0' (8#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized1' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 153600 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 651 - type: integer 
	Parameter DIVBITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized1' (8#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (8#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'FSM_UART_RCVR' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_RCVR.sv:15]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_RCVR.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'FSM_UART_RCVR' (9#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_RCVR.sv:15]
INFO: [Synth 8-6157] synthesizing module 'sh_reg_uart_rcvr' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sh_reg_uart_rcvr.sv:13]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sh_reg_uart_rcvr' (10#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sh_reg_uart_rcvr.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_rcvr_TL' (11#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/uart_rcvr_TL.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xmit_adapter' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/xmit_adapter.sv:14]
	Parameter preamble_byte bound to: 8'b01010101 
	Parameter sfd_byte bound to: 8'b11010000 
	Parameter DIFS_BP bound to: 40 - type: integer 
	Parameter SLOT_TIME_BP bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized2' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
	Parameter W bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized2' (11#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/xmit_adapter.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'xmit_adapter' (12#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/xmit_adapter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mem2p_sw_sr' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mem2p_sw_sr.sv:17]
	Parameter W bound to: 8 - type: integer 
	Parameter D bound to: 255 - type: integer 
	Parameter DW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem2p_sw_sr' (13#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mem2p_sw_sr.sv:17]
INFO: [Synth 8-6157] synthesizing module 'mx_xmit_TL' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_xmit_TL.sv:14]
	Parameter IDLE_BITS bound to: 2 - type: integer 
	Parameter BIT_RATE bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized2' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 50000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 2000 - type: integer 
	Parameter DIVBITS bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized2' (13#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized3' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 100000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized3' (13#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized4' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 400000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 250 - type: integer 
	Parameter DIVBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized4' (13#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'mx_data_constructor' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_data_constructor.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mx_data_constructor' (14#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_data_constructor.sv:22]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized3' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized3' (14#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mx_xmit_shreg' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_xmit_shreg.sv:19]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mx_xmit_shreg' (15#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_xmit_shreg.sv:19]
INFO: [Synth 8-6157] synthesizing module 'FSM_MX_XMIT' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_XMIT.sv:10]
	Parameter IDLE_BITS bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_XMIT.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'FSM_MX_XMIT' (16#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_XMIT.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mx_xmit_TL' (17#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_xmit_TL.sv:14]
INFO: [Synth 8-6157] synthesizing module 'crc_lookup' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/crc_lookup.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'crc_lookup' (18#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/crc_lookup.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fsafe' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe.sv:13]
	Parameter BIT_RATE bound to: 50000 - type: integer 
	Parameter BPLIMIT bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fsafe_fsm' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe_fsm.sv:13]
	Parameter BPLIMIT bound to: 4096 - type: integer 
	Parameter CW bound to: 13 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe_fsm.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'fsafe_fsm' (19#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe_fsm.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fsafe' (20#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/fsafe.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'WimpFi_Transmitter' (21#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Transmitter.sv:15]
INFO: [Synth 8-6157] synthesizing module 'WimpFi_Receiver' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Receiver.sv:15]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BIT_RATE bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mx_rcvr_TL' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_rcvr_TL.sv:13]
	Parameter BIT_RATE bound to: 50000 - type: integer 
	Parameter EOF_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rate_enb__parameterized5' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
	Parameter RATE_HZ bound to: 800000 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 125 - type: integer 
	Parameter DIVBITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rate_enb__parameterized5' (21#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rate_enb.sv:25]
INFO: [Synth 8-6157] synthesizing module 'correlator' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
	Parameter LEN bound to: 64 - type: integer 
	Parameter PATTERN bound to: 64'b1111000000001111111100000000111111110000000011111111000000001111 
	Parameter HTHRESH bound to: 50 - type: integer 
	Parameter LTHRESH bound to: 14 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'correlator' (22#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
INFO: [Synth 8-6157] synthesizing module 'correlator__parameterized0' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
	Parameter LEN bound to: 64 - type: integer 
	Parameter PATTERN bound to: 64'b0000111100001111000011110000111111110000000011111111000011110000 
	Parameter HTHRESH bound to: 50 - type: integer 
	Parameter LTHRESH bound to: 14 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'correlator__parameterized0' (22#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
INFO: [Synth 8-6157] synthesizing module 'correlator__parameterized1' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
	Parameter LEN bound to: 8 - type: integer 
	Parameter PATTERN bound to: 8'b11110000 
	Parameter HTHRESH bound to: 6 - type: integer 
	Parameter LTHRESH bound to: 2 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'correlator__parameterized1' (22#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
INFO: [Synth 8-6157] synthesizing module 'correlator__parameterized2' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
	Parameter LEN bound to: 8 - type: integer 
	Parameter PATTERN bound to: 8'b11111111 
	Parameter HTHRESH bound to: 7 - type: integer 
	Parameter LTHRESH bound to: 1 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'correlator__parameterized2' (22#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/correlator.sv:17]
INFO: [Synth 8-6157] synthesizing module 'FSM_MX_RCVR' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_RCVR.sv:22]
	Parameter EOF_BITS bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_RCVR.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'FSM_MX_RCVR' (23#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_MX_RCVR.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mx_rcvr_shreg' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_rcvr_shreg.sv:22]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mx_rcvr_shreg' (24#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_rcvr_shreg.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mx_rcvr_TL' (25#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/mx_rcvr_TL.sv:13]
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/crc.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'crc' (26#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/crc.sv:15]
INFO: [Synth 8-6157] synthesizing module 'rcvr_adapter' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rcvr_adapter.sv:14]
	Parameter BROADCAST_ADDR bound to: 8'b00101010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rcvr_adapter.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'rcvr_adapter' (27#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/rcvr_adapter.sv:14]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [d:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 255 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 254 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 256 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 256 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'd:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.gen/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [d:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (52#1) [d:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.gen/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:72]
INFO: [Synth 8-6157] synthesizing module 'uart_xmit_TL' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/uart_xmit_TL.sv:13]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized4' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized4' (52#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/counter.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sh_reg_uart_xmit' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sh_reg_uart_xmit.sv:12]
	Parameter W bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sh_reg_uart_xmit' (53#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/sh_reg_uart_xmit.sv:12]
INFO: [Synth 8-6157] synthesizing module 'FSM_UART_XMIT' [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_XMIT.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_XMIT.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'FSM_UART_XMIT' (54#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/FSM_UART_XMIT.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_xmit_TL' (55#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/uart_xmit_TL.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'WimpFi_Receiver' (56#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Receiver.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'WimpFi_Network_Interface' (57#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Network_Interface.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'WimpFi_Hardware_TL' (58#1) [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.srcs/sources_1/new/WimpFi_Hardware_TL.sv:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1449.598 ; gain = 341.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1449.598 ; gain = 341.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1449.598 ; gain = 341.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1449.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U_WF_Interface/WF_RCVR/U_FIFO/U0'
Finished Parsing XDC File [d:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U_WF_Interface/WF_RCVR/U_FIFO/U0'
Parsing XDC File [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/Final_Project_Constraints.xdc]
Finished Parsing XDC File [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/Final_Project_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/Final_Project_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WimpFi_Hardware_TL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WimpFi_Hardware_TL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WimpFi_Hardware_TL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WimpFi_Hardware_TL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1498.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1498.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_WF_Interface/WF_RCVR/U_FIFO/U0. (constraint file  {D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.runs/synth_1/dont_touch.xdc}, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for U_WF_Interface/WF_RCVR/U_FIFO. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'button_single_pulser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'board_interfacing'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_UART_RCVR'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_MX_XMIT'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsafe_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_MX_RCVR'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rcvr_adapter'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_UART_XMIT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                               00
              NOT_PUSHED |                               01 |                               01
                  PUSHED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'button_single_pulser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                     DEF |                              001 |                              101
            RIGHT_BUTTON |                              010 |                              011
             LEFT_BUTTON |                              011 |                              010
               UP_BUTTON |                              100 |                              001
             DOWN_BUTTON |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'board_interfacing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                    IDLE |                              001 |                              001
               START_BIT |                              010 |                              010
                    DATA |                              011 |                              011
                    STOP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_UART_RCVR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              001 |                               00
                 WTVALID |                              010 |                               01
                   TXBIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM_MX_XMIT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
               TX_ACTIVE |                               01 |                               01
                 TX_FAIL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsafe_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                PREAMBLE |                              001 |                              001
                     SFD |                              010 |                              010
                    DATA |                              011 |                              011
                     EOF |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_MX_RCVR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                             0001 |                              000
                    IDLE |                             0010 |                              001
           WRITE_TO_FIFO |                             0100 |                              010
          READ_FIFO_DATA |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rcvr_adapter'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                               00
                 WTVALID |                               01 |                               01
                   TXBIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM_UART_XMIT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 1     
	  64 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   8 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 35    
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---RAMs : 
	               1K Bit	(255 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 9     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  23 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 17    
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 37    
	   5 Input    2 Bit        Muxes := 6     
	   8 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 23    
	   2 Input    1 Bit        Muxes := 29    
	   8 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------+-----------------------------------------+---------------+----------------+
|Module Name        | RTL Object                              | Depth x Width | Implemented As | 
+-------------------+-----------------------------------------+---------------+----------------+
|sevenseg_ext       | segs_n                                  | 32x7          | LUT            | 
|WimpFi_Transmitter | U_CRC_LU/crc_reg                        | 256x8         | Block RAM      | 
|WimpFi_Hardware_TL | U_BH/U_SEV_SEG_CTL/U_SEV_SEG_EXT/segs_n | 32x7          | LUT            | 
+-------------------+-----------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|WimpFi_Hardware_TL | U_WF_Interface/WF_XMIT/U_BRAM/ram_array_reg | 255 x 8(READ_FIRST)    | W |   | 255 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|WimpFi_Hardware_TL | U_WF_Interface/WF_XMIT/U_BRAM/ram_array_reg | 255 x 8(READ_FIRST)    | W |   | 255 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_WF_Interface/WF_XMIT/U_BRAM/ram_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_WF_Interface/WF_XMIT/U_CRC_LU/crc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    22|
|3     |LUT1     |    31|
|4     |LUT2     |    85|
|5     |LUT3     |   213|
|6     |LUT4     |   137|
|7     |LUT5     |   189|
|8     |LUT6     |   252|
|9     |MUXF7    |     1|
|10    |RAMB18E1 |     3|
|13    |FDRE     |   557|
|14    |FDSE     |     4|
|15    |IBUF     |    24|
|16    |OBUF     |    36|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.367 ; gain = 341.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.367 ; gain = 390.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1498.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 1498.367 ; gain = 390.754
INFO: [Common 17-1381] The checkpoint 'D:/Scool/ECE 416/ece416_Bachman_Beal/WimpFi_Final_Project/WimpFi_Final_Project.runs/synth_1/WimpFi_Hardware_TL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WimpFi_Hardware_TL_utilization_synth.rpt -pb WimpFi_Hardware_TL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 24 15:13:46 2021...
