// Seed: 3499125454
module module_0 (
    output tri id_0,
    input  tri id_1
);
  wire id_3 = id_1, id_4, id_5;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  wor   id_2,
    input  wor   id_3
);
  supply1 id_5 = -1;
  always @(posedge (id_2 || id_5) or posedge 1) begin : LABEL_0
    id_0 = -1'b0;
  end
  assign id_1 = id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_3
  );
  parameter id_6 = 1;
endmodule
module module_2 (
    output wand id_0,
    output wand id_1,
    input supply1 id_2
);
  wire id_4;
  assign module_0.id_1 = 0;
endmodule
