# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 256
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 8192
-burst length 8
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-lop"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-lop"
-output/input bus width 256
-operating temperature (K) 350
-cache type "main-memory"
-tag size (b) "default"
-access mode - "sequential"
-design objective 0:36:0:0:100
-deviate 60:371131:100000:100000:1000000
-NUCAdesign objective 100:57:0:0:100
-NUCAdeviate 2769:10000:10000:7576:10000
-Optimize "ED"
-Cache model - "UCA"
-NUCA bank count 0
-Wire signalling - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L3"
