<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-DM3J0OT

# Mon Apr  2 11:54:25 2018

#Implementation: padiwalcd

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\lcd.vhd":9:7:9:9|Top entity is set to lcd.
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)


Process completed successfully.
# Mon Apr  2 11:54:27 2018

###########################################################]
Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\efb_define_def.v" (library work)
@I::"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v" (library work)
@I::"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\signal_gen_x16.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)


Process completed successfully.
# Mon Apr  2 11:54:29 2018

###########################################################]
@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":14:7:14:21|Top entity is set to panda_dirc_wasa.
File C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_components.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\lcd.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd changed - recompiling
@N: CD231 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":15:7:15:21|Synthesizing work.panda_dirc_wasa.panda_dirc_wasa_arch.
@N: CD231 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":238:15:238:16|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":429:53:429:57|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":436:24:436:26|Variable tmp read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":438:66:438:70|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":438:66:438:70|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":438:66:438:70|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":446:53:446:57|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":429:53:429:57|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":436:24:436:26|Variable tmp read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":438:66:438:70|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":438:66:438:70|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":438:66:438:70|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":446:53:446:57|Variable count read before being assigned? This may cause a simulation mismatch 
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":161:7:161:13|Signal reset_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":162:7:162:15|Signal reset_cnt is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":175:7:175:9|Signal ram is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":189:7:189:22|Signal last_spi_channel is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":197:7:197:20|Signal flashram_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":220:7:220:12|Signal inp_or is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":221:7:221:17|Signal inp_long_or is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":222:7:222:18|Signal inp_long_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":223:7:223:23|Signal last_inp_long_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":226:7:226:19|Signal inp_stretched is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":227:7:227:14|Signal inp_hold is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":228:7:228:15|Signal inp_gated is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":229:7:229:18|Signal inp_hold_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":230:7:230:23|Signal last_inp_hold_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Signal ram_fsm_data_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Signal ffarr_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":257:7:257:16|Signal ffarr_read is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":10:7:10:21|Synthesizing work.trb_net_onewire.trb_net_onewire_arch.
@N: CD231 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":36:15:36:16|Using onehot encoding for type state_t. For example, enumeration start is mapped to "10000000000000".
@N: CD604 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":262:8:262:21|OTHERS clause is not synthesized.
Post processing for work.trb_net_onewire.trb_net_onewire_arch
@N: CL189 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":293:6:293:7|Register bit strong_pullup is always 0.
@N: CL189 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Register bit ram_addr(2) is always 0.
@W: CL260 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Pruning register bit 2 of ram_addr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\pwm.vhd":7:7:7:19|Synthesizing work.pwm_generator.pwm_arch.
Post processing for work.pwm_generator.pwm_arch
@N: CL134 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\pwm.vhd":28:7:28:9|Found RAM set, depth=16, width=16
@N: CL134 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\pwm.vhd":28:7:28:9|Found RAM set, depth=16, width=16
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\flashram.vhd":14:7:14:14|Synthesizing work.flashram.structure.
Post processing for work.flashram.structure
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":12:7:12:15|Synthesizing work.spi_slave.spi_slave_arch.
@N: CD231 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":55:13:55:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "100000".
@W: CD638 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":42:7:42:17|Signal buf_spi_out is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 16 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 17 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 18 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 19 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 20 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 21 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 22 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 23 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 24 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 25 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 26 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 27 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 28 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 29 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 30 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":45:7:45:17|Bit 31 of signal output_data is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
Post processing for work.spi_slave.spi_slave_arch
@W: CL240 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":42:7:42:17|Signal buf_SPI_OUT is floating; a simulation mismatch is possible.
@W: CL169 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":51:7:51:17|Pruning unused register next_output_cl. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\pll.vhd":14:7:14:9|Synthesizing work.pll.structure.
Post processing for work.pll.structure
Post processing for work.panda_dirc_wasa.panda_dirc_wasa_arch
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 0 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 1 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 2 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 3 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 4 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 5 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 6 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 7 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 8 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 9 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 10 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 11 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 12 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 13 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 14 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":256:7:256:16|Bit 15 of signal ffarr_data is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 0 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 1 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 2 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 3 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 4 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 5 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 6 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":245:7:245:20|Bit 7 of signal ram_fsm_data_i is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":197:7:197:20|Signal flashram_reset is floating; a simulation mismatch is possible.
@W: CL271 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":612:0:612:10|Pruning unused bits 11 to 0 of temp_calc_i_2(27 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":244:7:244:13|Removing unused bit 1 of PROC_DATA_COPY.fsm_job(1 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL167 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":373:0:373:12|Input resetb of instance THE_FLASH_RAM is floating
@W: CL111 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":217:7:217:15|All reachable assignments to PROC_TIMER.last_leds(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":217:7:217:15|All reachable assignments to PROC_TIMER.last_leds(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":217:7:217:15|All reachable assignments to PROC_TIMER.last_leds(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":217:7:217:15|All reachable assignments to PROC_TIMER.last_leds(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":247:7:247:21|All reachable assignments to PROC_DATA_COPY.ram_fsm_write_i are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CL201 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\spi_slave.vhd":56:7:56:11|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd":293:6:293:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
@N: CL201 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd":239:7:239:17|Trying to extract state machine for register fsm_copydat.
Extracted state machine for register fsm_copydat
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:03s; Memory used current: 95MB peak: 97MB)


Process completed successfully.
# Mon Apr  2 11:54:37 2018

###########################################################]
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\efb_define_def.v" (library work)
@I::"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v" (library work)
@I::"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\signal_gen_x16.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\signal_gen_x16.v":3:7:3:20|Synthesizing module signal_gen_x16 in library work.
@N: CG364 :"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v":1032:7:1032:9|Synthesizing module PUR in library work.
@N: CG364 :"C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v":494:7:494:9|Synthesizing module GSR in library work.
@N: CG364 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":50:7:50:12|Synthesizing module UFM_WB in library work.
@N: CG794 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":144:9:144:13|Using module flash from library work
@W: CL169 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":246:3:246:8|Pruning unused register sm_addr_MSB. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Optimizing register bit wb_adr_i[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Optimizing register bit wb_adr_i[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Optimizing register bit wb_adr_i[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Pruning register bit 7 of wb_adr_i[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Pruning register bits 3 to 2 of wb_adr_i[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Pruning register bits 6 to 5 of wb_adr_i[6:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":246:3:246:8|Sharing sequential element efb_flag. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":227:3:227:8|Pruning unused register wb_adr_i[4]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\UFM_WB.v":246:3:246:8|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 62 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
   00001111
   00010000
   00010001
   00010010
   00010011
   00010100
   00010101
   00010110
   00010111
   00011000
   00011001
   00011010
   00011011
   00011100
   00011101
   00011110
   00011111
   00100000
   00100001
   00100010
   00100011
   00100100
   00100101
   00100110
   00100111
   00101000
   00101001
   00101010
   00101011
   00101100
   00101101
   00101110
   00101111
   00110000
   00110001
   00110010
   00110011
   00110100
   00110101
   00110110
   00110111
   00111000
   00111001
   00111010
   00111011
   00111100
   00111101
@W: CL279 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\signal_gen_x16.v":23:0:23:5|Pruning register bits 15 to 1 of pulse_out[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 75MB)


Process completed successfully.
# Mon Apr  2 11:54:41 2018

###########################################################]
@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\flash.vhd":14:7:14:11|Top entity is set to flash.
File C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_components.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trbnet\trb_net_onewire.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\padiwalcd.vhd changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\source\lcd.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\flash.vhd":14:7:14:11|Synthesizing work.flash.structure.
Post processing for work.flash.structure

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 81MB)


Process completed successfully.
# Mon Apr  2 11:54:44 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\layer0.srs changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\layer1.srs changed - recompiling
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\layer2.srs changed - recompiling
@W: Z198 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\pll.vhd":113:4:113:12|Unbound component EHXPLLJ of instance PLLInst_0 
@W: Z198 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\flashram.vhd":119:4:119:19|Unbound component DP8KC of instance flashram_0_0_0_0 
@W: Z198 :"C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\wasa\cores\flash.vhd":136:4:136:12|Unbound component EFB of instance EFBInst_0 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr  2 11:54:46 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:21s realtime, 0h:00m:05s cputime

Process completed successfully.
# Mon Apr  2 11:54:48 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr  2 11:54:54 2018

###########################################################]
Pre-mapping Report

# Mon Apr  2 11:54:56 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd_scck.rpt 
Printing clock  summary report in "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

@A: FX681 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":49:7:49:12|Initial value on register PROC_INPUT_SHIFT\.bitcnt[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":413:11:413:15|Initial value on register count[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":72:6:72:7|Removing sequential instance MONITOR_OUT (in view: work.trb_net_onewire_1_0_33(trb_net_onewire_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[3] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[6] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[7] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[8] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[9] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[10] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[11] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[12] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[13] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[14] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":47:7:47:13|Removing sequential instance PROC_GEN_SIGNALS\.write_i[15] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":28:4:28:9|Removing sequential instance ID_OUT[63:0] (in view: work.trb_net_onewire_1_0_33(trb_net_onewire_arch)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Removing sequential instance buf_STAT (in view: work.trb_net_onewire_1_0_33(trb_net_onewire_arch)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist panda_dirc_wasa

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)



Clock Summary
******************

          Start                        Requested     Requested     Clock        Clock                     Clock
Level     Clock                        Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                       1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                               
0 -       pll|CLKOS_inferred_clock     220.6 MHz     4.533         inferred     Autoconstr_clkgroup_0     1455 
                                                                                                               
0 -       pll|CLKOP_inferred_clock     171.6 MHz     5.827         inferred     Autoconstr_clkgroup_1     247  
===============================================================================================================

@W: MT529 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\flashram.vhd":119:4:119:19|Found inferred clock pll|CLKOS_inferred_clock which controls 1455 sequential elements including THE_FLASH_RAM.flashram_0_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\flashram.vhd":119:4:119:19|Found inferred clock pll|CLKOP_inferred_clock which controls 247 sequential elements including THE_FLASH_RAM.flashram_0_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Encoding state machine state[0:13] (in view: work.trb_net_onewire_1_0_33(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine c_state[61:0] (in view: work.UFM_WB(verilog))
original code -> new code
   00000000 -> 000000
   00000001 -> 000001
   00000010 -> 000011
   00000011 -> 000010
   00000100 -> 000110
   00000101 -> 000111
   00000110 -> 000101
   00000111 -> 000100
   00001000 -> 001100
   00001001 -> 001101
   00001010 -> 001111
   00001011 -> 001110
   00001100 -> 001010
   00001101 -> 001011
   00001110 -> 001001
   00001111 -> 001000
   00010000 -> 011000
   00010001 -> 011001
   00010010 -> 011011
   00010011 -> 011010
   00010100 -> 011110
   00010101 -> 011111
   00010110 -> 011101
   00010111 -> 011100
   00011000 -> 010100
   00011001 -> 010101
   00011010 -> 010111
   00011011 -> 010110
   00011100 -> 010010
   00011101 -> 010011
   00011110 -> 010001
   00011111 -> 010000
   00100000 -> 110000
   00100001 -> 110001
   00100010 -> 110011
   00100011 -> 110010
   00100100 -> 110110
   00100101 -> 110111
   00100110 -> 110101
   00100111 -> 110100
   00101000 -> 111100
   00101001 -> 111101
   00101010 -> 111111
   00101011 -> 111110
   00101100 -> 111010
   00101101 -> 111011
   00101110 -> 111001
   00101111 -> 111000
   00110000 -> 101000
   00110001 -> 101001
   00110010 -> 101011
   00110011 -> 101010
   00110100 -> 101110
   00110101 -> 101111
   00110110 -> 101101
   00110111 -> 101100
   00111000 -> 100100
   00111001 -> 100101
   00111010 -> 100111
   00111011 -> 100110
   00111100 -> 100010
   00111101 -> 100011
Encoding state machine state[0:5] (in view: work.spi_slave(spi_slave_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":56:7:56:11|Removing sequential instance state[0] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine fsm_copydat[0:4] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 62MB peak: 148MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Apr  2 11:54:59 2018

###########################################################]
Map & Optimize Report

# Mon Apr  2 11:55:00 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@W: BN132 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM.idram_7[15:0] because it is equivalent to instance PROC_IDMEM.idram_6[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM.idram_6[15:0] because it is equivalent to instance PROC_IDMEM.idram_5[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: FX493 |Applying initial value "00000000" on instance THE_SPI_SLAVE.PROC_GEN_SIGNALS\.channel_i[7:0].
@N: FX493 |Applying initial value "11111" on instance THE_SPI_SLAVE.PROC_INPUT_SHIFT\.bitcnt[4:0].
@N: FX493 |Applying initial value "0000" on instance THE_SPI_SLAVE.PROC_GEN_SIGNALS\.operation_i[3:0].
@N: FX493 |Applying initial value "0000000000000000" on instance THE_SPI_SLAVE.PROC_GEN_SIGNALS\.write_i[15:0].
@N: FX493 |Applying initial value "0000" on instance PROC_TIMER\.leds[3:0].
@N: FX493 |Applying initial value "10000" on instance THE_IO_REG_WRITE\.led_status[4:0].
@N: FX493 |Applying initial value "00000" on instance THE_IO_REG_WRITE\.inp_select[4:0].
@N: FX493 |Applying initial value "0000000000000000" on instance last_inp[15:0].
@N: FX493 |Applying initial value "00000" on instance count[4:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Encoding state machine fsm_copydat[0:4] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.15\.proc_cnt\.input_counter_15[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.14\.proc_cnt\.input_counter_14[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.13\.proc_cnt\.input_counter_13[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.12\.proc_cnt\.input_counter_12[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.11\.proc_cnt\.input_counter_11[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.10\.proc_cnt\.input_counter_10[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.9\.proc_cnt\.input_counter_9[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.8\.proc_cnt\.input_counter_8[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.7\.proc_cnt\.input_counter_7[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.6\.proc_cnt\.input_counter_6[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.5\.proc_cnt\.input_counter_5[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.4\.proc_cnt\.input_counter_4[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.3\.proc_cnt\.input_counter_3[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.2\.proc_cnt\.input_counter_2[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.1\.proc_cnt\.input_counter_1[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":260:7:260:19|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance gen_input_counter\.0\.proc_cnt\.input_counter_0[23:0] 
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":214:7:214:11|Found counter in view:work.panda_dirc_wasa(panda_dirc_wasa_arch) instance PROC_TIMER\.timer[18:0] 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[15] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[15] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[14] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[14] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[13] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[13] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[12] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[12] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[11] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[11] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[10] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[10] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[9] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[9] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[8] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[8] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[7] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[7] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[6] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[6] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[5] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[5] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[4] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[4] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[3] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[3] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[2] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[2] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[1] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[1] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_5[0] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_5[0] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: BN132 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing instance PROC_IDMEM.idram_4[13] because it is equivalent to instance PROC_IDMEM.idram_4[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing instance PROC_IDMEM.idram_4[14] because it is equivalent to instance PROC_IDMEM.idram_4[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing instance PROC_IDMEM.idram_4[15] because it is equivalent to instance PROC_IDMEM.idram_4[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[0:13] (in view: work.trb_net_onewire_1_0_33(trb_net_onewire_arch))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine c_state[61:0] (in view: work.UFM_WB(verilog))
original code -> new code
   00000000 -> 000000
   00000001 -> 000001
   00000010 -> 000011
   00000011 -> 000010
   00000100 -> 000110
   00000101 -> 000111
   00000110 -> 000101
   00000111 -> 000100
   00001000 -> 001100
   00001001 -> 001101
   00001010 -> 001111
   00001011 -> 001110
   00001100 -> 001010
   00001101 -> 001011
   00001110 -> 001001
   00001111 -> 001000
   00010000 -> 011000
   00010001 -> 011001
   00010010 -> 011011
   00010011 -> 011010
   00010100 -> 011110
   00010101 -> 011111
   00010110 -> 011101
   00010111 -> 011100
   00011000 -> 010100
   00011001 -> 010101
   00011010 -> 010111
   00011011 -> 010110
   00011100 -> 010010
   00011101 -> 010011
   00011110 -> 010001
   00011111 -> 010000
   00100000 -> 110000
   00100001 -> 110001
   00100010 -> 110011
   00100011 -> 110010
   00100100 -> 110110
   00100101 -> 110111
   00100110 -> 110101
   00100111 -> 110100
   00101000 -> 111100
   00101001 -> 111101
   00101010 -> 111111
   00101011 -> 111110
   00101100 -> 111010
   00101101 -> 111011
   00101110 -> 111001
   00101111 -> 111000
   00110000 -> 101000
   00110001 -> 101001
   00110010 -> 101011
   00110011 -> 101010
   00110100 -> 101110
   00110101 -> 101111
   00110110 -> 101101
   00110111 -> 101100
   00111000 -> 100100
   00111001 -> 100101
   00111010 -> 100111
   00111011 -> 100110
   00111100 -> 100010
   00111101 -> 100011
@N: MO231 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\ufm_wb.v":246:3:246:8|Found counter in view:work.UFM_WB(verilog) instance sm_addr[3:0] 
Encoding state machine state[0:5] (in view: work.spi_slave(spi_slave_arch))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":56:7:56:11|Removing sequential instance state[0] (in view: work.spi_slave(spi_slave_arch)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)

Auto Dissolve of THE_PWM_GEN (inst of view:work.pwm_generator(pwm_arch))
@N: BN362 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Removing sequential instance PROC_IDMEM\.idram_4[12] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) because it does not drive other instances.
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":173:7:173:11|Boundary register PROC_IDMEM\.idram_4[12] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 157MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 172MB)

@N: FA113 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":612:15:612:46|Pipelining module temp_calc_i_1[27:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":612:0:612:10|Pushed in register temp_calc_i[27:12].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 172MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:08s; Memory used current: 157MB peak: 172MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:09s; Memory used current: 156MB peak: 172MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:10s; Memory used current: 158MB peak: 172MB)


Finished technology mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:13s; Memory used current: 203MB peak: 238MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -3.10ns		1043 /      1615
   2		0h:00m:14s		    -3.10ns		1044 /      1615
   3		0h:00m:14s		    -3.10ns		1044 /      1615
   4		0h:00m:14s		    -3.08ns		1044 /      1615
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[1] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[0] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":611:0:611:13|Replicating instance comp_setting_s[0] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 12 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":611:0:611:13|Replicating instance comp_setting_s[1] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 12 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[2] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[3] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":611:0:611:13|Replicating instance comp_setting_s[3] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":611:0:611:13|Replicating instance comp_setting_s[2] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[4] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[5] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\signal_gen_x16.v":23:0:23:5|Replicating instance signal_gen.counter[0] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":611:0:611:13|Replicating instance comp_setting_s[5] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":611:0:611:13|Replicating instance comp_setting_s[4] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[6] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[7] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[8] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[9] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[11] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":610:0:610:14|Replicating instance temperature_i_s[10] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\ufm_wb.v":246:3:246:8|Replicating instance THE_FLASH.c_state[0] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 64 loads 3 times to improve timing.
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\ufm_wb.v":246:3:246:8|Replicating instance THE_FLASH.c_state[3] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 57 loads 3 times to improve timing.
Timing driven replication report
Added 39 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   5		0h:00m:16s		    -2.94ns		1055 /      1654
   6		0h:00m:16s		    -2.94ns		1056 /      1654
@N: FX271 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\spi_slave.vhd":53:7:53:15|Replicating instance THE_SPI_SLAVE.PROC_GEN_SIGNALS\.channel_i[2] (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) with 187 loads 3 times to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   7		0h:00m:17s		    -2.94ns		1058 /      1657
   8		0h:00m:17s		    -2.94ns		1058 /      1657

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:17s; Memory used current: 203MB peak: 238MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\pwm.vhd":28:7:28:9|Generating RAM THE_PWM_GEN.PROC_MEM\.set_1[15:0]
@N: FO126 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\source\pwm.vhd":28:7:28:9|Generating RAM THE_PWM_GEN.PROC_MEM\.set[15:0]
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":231:7:231:18|Boundary register PROC_CTRL_FLASH\.flash_go_tmp_5_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":231:7:231:18|Boundary register PROC_CTRL_FLASH\.flash_go_tmp_4_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":231:7:231:18|Boundary register PROC_CTRL_FLASH\.flash_go_tmp_3_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":231:7:231:18|Boundary register PROC_CTRL_FLASH\.flash_go_tmp_2_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\padiwa\padiwalcd.vhd":231:7:231:18|Boundary register PROC_CTRL_FLASH\.flash_go_tmp_1_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_15_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_14_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_13_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_12_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_11_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_10_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_9_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_8_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_7_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_6_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_5_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_4_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_3_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_2_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_1_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.word_0_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.ram_addr_1_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.ram_addr_0_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_11_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_10_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_9_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_8_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_7_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_6_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_5_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_4_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_3_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_2_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_1_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\lavry\google drive\fpga_programming\padiwa\trbnet\trb_net_onewire.vhd":342:6:342:7|Boundary register THE_ONEWIRE.buf_TEMP_OUT_0_.fb (in view: work.panda_dirc_wasa(panda_dirc_wasa_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:20s; Memory used current: 205MB peak: 238MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 1667 clock pin(s) of sequential element(s)
0 instances converted, 1667 sequential instances remain driven by gated/generated clocks

=========================================================================================================== Gated/Generated Clocks ===========================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       THE_PLL.PLLInst_0     EHXPLLJ                1382       PROC_CTRL_FLASH\.flash_command[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       THE_PLL.PLLInst_0     EHXPLLJ                285        comp_setting_s[0]                     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:21s; Memory used current: 166MB peak: 238MB)

Writing Analyst data base C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synwork\padiwalcd_padiwalcd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:22s; Memory used current: 205MB peak: 238MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:23s; Memory used current: 210MB peak: 238MB)


Start final timing analysis (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:24s; Memory used current: 207MB peak: 238MB)

@W: MT246 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\flash.vhd":136:4:136:12|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\lavry\google drive\fpga_programming\padiwa\trb3\wasa\cores\pll.vhd":113:4:113:12|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll|CLKOP_inferred_clock with period 7.84ns. Please declare a user-defined clock on object "n:THE_PLL.CLKOP"
@W: MT420 |Found inferred clock pll|CLKOS_inferred_clock with period 7.58ns. Please declare a user-defined clock on object "n:THE_PLL.CLKOS"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr  2 11:55:41 2018
#


Top view:               panda_dirc_wasa
Requested Frequency:    127.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.384

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                             Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock               Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
pll|CLKOP_inferred_clock     127.5 MHz     108.4 MHz     7.842         9.226         -1.384     inferred     Autoconstr_clkgroup_1
pll|CLKOS_inferred_clock     131.9 MHz     112.2 MHz     7.579         8.916         -1.337     inferred     Autoconstr_clkgroup_0
System                       1.0 MHz       1.0 MHz       1000.000      998.787       1.213      system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
System                    System                    |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
System                    pll|CLKOP_inferred_clock  |  7.842       1.213     |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOS_inferred_clock  System                    |  7.579       6.211     |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOS_inferred_clock  pll|CLKOS_inferred_clock  |  7.579       -1.338    |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOS_inferred_clock  pll|CLKOP_inferred_clock  |  Diff grp    -         |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOP_inferred_clock  System                    |  7.842       6.516     |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOP_inferred_clock  pll|CLKOS_inferred_clock  |  Diff grp    -         |  No paths    -      |  No paths    -      |  No paths    -    
pll|CLKOP_inferred_clock  pll|CLKOP_inferred_clock  |  7.842       -1.384    |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                     Arrival           
Instance                    Reference                    Type        Pin     Net                         Time        Slack 
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
temperature_i_s_fast[1]     pll|CLKOP_inferred_clock     FD1S3AX     Q       temperature_i_s_fast[1]     1.148       -1.384
temperature_i_s_fast[0]     pll|CLKOP_inferred_clock     FD1S3AX     Q       temperature_i_s_fast[0]     1.108       -1.344
comp_setting_s_fast[0]      pll|CLKOP_inferred_clock     FD1S3AX     Q       comp_setting_s_fast[0]      1.044       -1.280
comp_setting_s_fast[1]      pll|CLKOP_inferred_clock     FD1S3AX     Q       comp_setting_s_fast[1]      1.044       -1.280
comp_setting_s_fast[2]      pll|CLKOP_inferred_clock     FD1S3AX     Q       comp_setting_s_fast[2]      1.180       -1.273
comp_setting_s_fast[3]      pll|CLKOP_inferred_clock     FD1S3AX     Q       comp_setting_s_fast[3]      1.180       -1.273
comp_setting_s_0_rep1       pll|CLKOP_inferred_clock     FD1S3AX     Q       comp_setting_s_0_rep1       1.148       -1.241
comp_setting_s_1_rep1       pll|CLKOP_inferred_clock     FD1S3AX     Q       comp_setting_s_1_rep1       1.148       -1.241
temperature_i_s_fast[2]     pll|CLKOP_inferred_clock     FD1S3AX     Q       temperature_i_s_fast[2]     1.108       -1.201
temperature_i_s_fast[3]     pll|CLKOP_inferred_clock     FD1S3AX     Q       temperature_i_s_fast[3]     1.108       -1.201
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                      Required           
Instance                              Reference                    Type        Pin     Net                          Time         Slack 
                                      Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
temp_calc_i_1.temp_calc_i_pipe_55     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[27]     7.737        -1.384
temp_calc_i_1.temp_calc_i_pipe_53     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[25]     7.737        -1.241
temp_calc_i_1.temp_calc_i_pipe_54     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[26]     7.737        -1.241
temp_calc_i_1.temp_calc_i_pipe_51     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[23]     7.737        -1.098
temp_calc_i_1.temp_calc_i_pipe_52     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[24]     7.737        -1.098
temp_calc_i_1.temp_calc_i_pipe_68     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_7[23]     7.737        -1.098
temp_calc_i_1.temp_calc_i_pipe_49     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[21]     7.737        -0.956
temp_calc_i_1.temp_calc_i_pipe_50     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_8[22]     7.737        -0.956
temp_calc_i_1.temp_calc_i_pipe_66     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_7[21]     7.737        -0.956
temp_calc_i_1.temp_calc_i_pipe_67     pll|CLKOP_inferred_clock     FD1S3AX     D       temp_calc_i_1.madd_7[22]     7.737        -0.956
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.384

    Number of logic level(s):                16
    Starting point:                          temperature_i_s_fast[1] / Q
    Ending point:                            temp_calc_i_1.temp_calc_i_pipe_55 / D
    The start point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
temperature_i_s_fast[1]               FD1S3AX     Q        Out     1.148     1.148       -         
temperature_i_s_fast[1]               Net         -        -       -         -           4         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       C1       In      0.000     1.148       -         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       COUT     Out     1.544     2.692       -         
temp_calc_i_1.madd_0_cry_0            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       CIN      In      0.000     2.692       -         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       COUT     Out     0.143     2.835       -         
temp_calc_i_1.madd_0_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       CIN      In      0.000     2.835       -         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       COUT     Out     0.143     2.978       -         
temp_calc_i_1.madd_0_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       CIN      In      0.000     2.978       -         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       COUT     Out     0.143     3.121       -         
temp_calc_i_1.madd_0_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       CIN      In      0.000     3.121       -         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       COUT     Out     0.143     3.264       -         
temp_calc_i_1.madd_0_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       CIN      In      0.000     3.264       -         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       S0       Out     1.621     4.885       -         
temp_calc_i_1.madd_0[10]              Net         -        -       -         -           2         
temp_calc_i_1.madd_8_cry_2_0          CCU2D       B1       In      0.000     4.885       -         
temp_calc_i_1.madd_8_cry_2_0          CCU2D       COUT     Out     1.544     6.429       -         
temp_calc_i_1.madd_8_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       CIN      In      0.000     6.429       -         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       COUT     Out     0.143     6.572       -         
temp_calc_i_1.madd_8_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       CIN      In      0.000     6.572       -         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       COUT     Out     0.143     6.715       -         
temp_calc_i_1.madd_8_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       CIN      In      0.000     6.715       -         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       COUT     Out     0.143     6.857       -         
temp_calc_i_1.madd_8_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       CIN      In      0.000     6.857       -         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       COUT     Out     0.143     7.000       -         
temp_calc_i_1.madd_8_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       CIN      In      0.000     7.000       -         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       COUT     Out     0.143     7.143       -         
temp_calc_i_1.madd_8_cry_12           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       CIN      In      0.000     7.143       -         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       COUT     Out     0.143     7.286       -         
temp_calc_i_1.madd_8_cry_14           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       CIN      In      0.000     7.286       -         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       COUT     Out     0.143     7.429       -         
temp_calc_i_1.madd_8_cry_16           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       CIN      In      0.000     7.429       -         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       COUT     Out     0.143     7.571       -         
temp_calc_i_1.madd_8_cry_18           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_s_19_0           CCU2D       CIN      In      0.000     7.571       -         
temp_calc_i_1.madd_8_s_19_0           CCU2D       S0       Out     1.549     9.120       -         
temp_calc_i_1.madd_8[27]              Net         -        -       -         -           1         
temp_calc_i_1.temp_calc_i_pipe_55     FD1S3AX     D        In      0.000     9.120       -         
===================================================================================================


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.344

    Number of logic level(s):                16
    Starting point:                          temperature_i_s_fast[0] / Q
    Ending point:                            temp_calc_i_1.temp_calc_i_pipe_55 / D
    The start point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
temperature_i_s_fast[0]               FD1S3AX     Q        Out     1.108     1.108       -         
temperature_i_s_fast[0]               Net         -        -       -         -           3         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       B1       In      0.000     1.108       -         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       COUT     Out     1.544     2.652       -         
temp_calc_i_1.madd_0_cry_0            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       CIN      In      0.000     2.652       -         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       COUT     Out     0.143     2.795       -         
temp_calc_i_1.madd_0_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       CIN      In      0.000     2.795       -         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       COUT     Out     0.143     2.938       -         
temp_calc_i_1.madd_0_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       CIN      In      0.000     2.938       -         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       COUT     Out     0.143     3.081       -         
temp_calc_i_1.madd_0_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       CIN      In      0.000     3.081       -         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       COUT     Out     0.143     3.224       -         
temp_calc_i_1.madd_0_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       CIN      In      0.000     3.224       -         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       S0       Out     1.621     4.845       -         
temp_calc_i_1.madd_0[10]              Net         -        -       -         -           2         
temp_calc_i_1.madd_8_cry_2_0          CCU2D       B1       In      0.000     4.845       -         
temp_calc_i_1.madd_8_cry_2_0          CCU2D       COUT     Out     1.544     6.389       -         
temp_calc_i_1.madd_8_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       CIN      In      0.000     6.389       -         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       COUT     Out     0.143     6.532       -         
temp_calc_i_1.madd_8_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       CIN      In      0.000     6.532       -         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       COUT     Out     0.143     6.675       -         
temp_calc_i_1.madd_8_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       CIN      In      0.000     6.675       -         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       COUT     Out     0.143     6.817       -         
temp_calc_i_1.madd_8_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       CIN      In      0.000     6.817       -         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       COUT     Out     0.143     6.960       -         
temp_calc_i_1.madd_8_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       CIN      In      0.000     6.960       -         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       COUT     Out     0.143     7.103       -         
temp_calc_i_1.madd_8_cry_12           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       CIN      In      0.000     7.103       -         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       COUT     Out     0.143     7.246       -         
temp_calc_i_1.madd_8_cry_14           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       CIN      In      0.000     7.246       -         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       COUT     Out     0.143     7.389       -         
temp_calc_i_1.madd_8_cry_16           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       CIN      In      0.000     7.389       -         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       COUT     Out     0.143     7.531       -         
temp_calc_i_1.madd_8_cry_18           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_s_19_0           CCU2D       CIN      In      0.000     7.531       -         
temp_calc_i_1.madd_8_s_19_0           CCU2D       S0       Out     1.549     9.080       -         
temp_calc_i_1.madd_8[27]              Net         -        -       -         -           1         
temp_calc_i_1.temp_calc_i_pipe_55     FD1S3AX     D        In      0.000     9.080       -         
===================================================================================================


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.312

    Number of logic level(s):                16
    Starting point:                          temperature_i_s_fast[1] / Q
    Ending point:                            temp_calc_i_1.temp_calc_i_pipe_55 / D
    The start point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
temperature_i_s_fast[1]               FD1S3AX     Q        Out     1.148     1.148       -         
temperature_i_s_fast[1]               Net         -        -       -         -           4         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       C1       In      0.000     1.148       -         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       COUT     Out     1.544     2.692       -         
temp_calc_i_1.madd_0_cry_0            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       CIN      In      0.000     2.692       -         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       COUT     Out     0.143     2.835       -         
temp_calc_i_1.madd_0_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       CIN      In      0.000     2.835       -         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       COUT     Out     0.143     2.978       -         
temp_calc_i_1.madd_0_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       CIN      In      0.000     2.978       -         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       COUT     Out     0.143     3.121       -         
temp_calc_i_1.madd_0_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       CIN      In      0.000     3.121       -         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       COUT     Out     0.143     3.264       -         
temp_calc_i_1.madd_0_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       CIN      In      0.000     3.264       -         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       COUT     Out     0.143     3.406       -         
temp_calc_i_1.madd_0_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_11_0         CCU2D       CIN      In      0.000     3.406       -         
temp_calc_i_1.madd_0_cry_11_0         CCU2D       S0       Out     1.549     4.955       -         
temp_calc_i_1.madd_0[12]              Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       B1       In      0.000     4.955       -         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       COUT     Out     1.544     6.500       -         
temp_calc_i_1.madd_8_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       CIN      In      0.000     6.500       -         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       COUT     Out     0.143     6.643       -         
temp_calc_i_1.madd_8_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       CIN      In      0.000     6.643       -         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       COUT     Out     0.143     6.785       -         
temp_calc_i_1.madd_8_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       CIN      In      0.000     6.785       -         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       COUT     Out     0.143     6.928       -         
temp_calc_i_1.madd_8_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       CIN      In      0.000     6.928       -         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       COUT     Out     0.143     7.071       -         
temp_calc_i_1.madd_8_cry_12           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       CIN      In      0.000     7.071       -         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       COUT     Out     0.143     7.214       -         
temp_calc_i_1.madd_8_cry_14           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       CIN      In      0.000     7.214       -         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       COUT     Out     0.143     7.357       -         
temp_calc_i_1.madd_8_cry_16           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       CIN      In      0.000     7.357       -         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       COUT     Out     0.143     7.499       -         
temp_calc_i_1.madd_8_cry_18           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_s_19_0           CCU2D       CIN      In      0.000     7.499       -         
temp_calc_i_1.madd_8_s_19_0           CCU2D       S0       Out     1.549     9.048       -         
temp_calc_i_1.madd_8[27]              Net         -        -       -         -           1         
temp_calc_i_1.temp_calc_i_pipe_55     FD1S3AX     D        In      0.000     9.048       -         
===================================================================================================


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.048
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.312

    Number of logic level(s):                16
    Starting point:                          temperature_i_s_fast[1] / Q
    Ending point:                            temp_calc_i_1.temp_calc_i_pipe_55 / D
    The start point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
temperature_i_s_fast[1]               FD1S3AX     Q        Out     1.148     1.148       -         
temperature_i_s_fast[1]               Net         -        -       -         -           4         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       C1       In      0.000     1.148       -         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       COUT     Out     1.544     2.692       -         
temp_calc_i_1.madd_0_cry_0            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       CIN      In      0.000     2.692       -         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       COUT     Out     0.143     2.835       -         
temp_calc_i_1.madd_0_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       CIN      In      0.000     2.835       -         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       COUT     Out     0.143     2.978       -         
temp_calc_i_1.madd_0_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       CIN      In      0.000     2.978       -         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       COUT     Out     0.143     3.121       -         
temp_calc_i_1.madd_0_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       CIN      In      0.000     3.121       -         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       COUT     Out     0.143     3.264       -         
temp_calc_i_1.madd_0_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       CIN      In      0.000     3.264       -         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       COUT     Out     0.143     3.406       -         
temp_calc_i_1.madd_0_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_11_0         CCU2D       CIN      In      0.000     3.406       -         
temp_calc_i_1.madd_0_cry_11_0         CCU2D       COUT     Out     0.143     3.549       -         
temp_calc_i_1.madd_0_cry_12           Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_13_0         CCU2D       CIN      In      0.000     3.549       -         
temp_calc_i_1.madd_0_cry_13_0         CCU2D       COUT     Out     0.143     3.692       -         
temp_calc_i_1.madd_0_cry_14_cry       Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_14_0         CCU2D       CIN      In      0.000     3.692       -         
temp_calc_i_1.madd_0_cry_14_0         CCU2D       S0       Out     1.549     5.241       -         
temp_calc_i_1.madd_0[16]              Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       B1       In      0.000     5.241       -         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       COUT     Out     1.544     6.785       -         
temp_calc_i_1.madd_8_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       CIN      In      0.000     6.785       -         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       COUT     Out     0.143     6.928       -         
temp_calc_i_1.madd_8_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       CIN      In      0.000     6.928       -         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       COUT     Out     0.143     7.071       -         
temp_calc_i_1.madd_8_cry_12           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       CIN      In      0.000     7.071       -         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       COUT     Out     0.143     7.214       -         
temp_calc_i_1.madd_8_cry_14           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       CIN      In      0.000     7.214       -         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       COUT     Out     0.143     7.357       -         
temp_calc_i_1.madd_8_cry_16           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       CIN      In      0.000     7.357       -         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       COUT     Out     0.143     7.499       -         
temp_calc_i_1.madd_8_cry_18           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_s_19_0           CCU2D       CIN      In      0.000     7.499       -         
temp_calc_i_1.madd_8_s_19_0           CCU2D       S0       Out     1.549     9.048       -         
temp_calc_i_1.madd_8[27]              Net         -        -       -         -           1         
temp_calc_i_1.temp_calc_i_pipe_55     FD1S3AX     D        In      0.000     9.048       -         
===================================================================================================


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.016
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.280

    Number of logic level(s):                16
    Starting point:                          comp_setting_s_fast[0] / Q
    Ending point:                            temp_calc_i_1.temp_calc_i_pipe_55 / D
    The start point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
comp_setting_s_fast[0]                FD1S3AX     Q        Out     1.044     1.044       -         
comp_setting_s_fast[0]                Net         -        -       -         -           2         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       D1       In      0.000     1.044       -         
temp_calc_i_1.madd_0_cry_0_0          CCU2D       COUT     Out     1.544     2.588       -         
temp_calc_i_1.madd_0_cry_0            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       CIN      In      0.000     2.588       -         
temp_calc_i_1.madd_0_cry_1_0          CCU2D       COUT     Out     0.143     2.731       -         
temp_calc_i_1.madd_0_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       CIN      In      0.000     2.731       -         
temp_calc_i_1.madd_0_cry_3_0          CCU2D       COUT     Out     0.143     2.874       -         
temp_calc_i_1.madd_0_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       CIN      In      0.000     2.874       -         
temp_calc_i_1.madd_0_cry_5_0          CCU2D       COUT     Out     0.143     3.017       -         
temp_calc_i_1.madd_0_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       CIN      In      0.000     3.017       -         
temp_calc_i_1.madd_0_cry_7_0          CCU2D       COUT     Out     0.143     3.159       -         
temp_calc_i_1.madd_0_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       CIN      In      0.000     3.159       -         
temp_calc_i_1.madd_0_cry_9_0          CCU2D       S0       Out     1.621     4.780       -         
temp_calc_i_1.madd_0[10]              Net         -        -       -         -           2         
temp_calc_i_1.madd_8_cry_2_0          CCU2D       B1       In      0.000     4.780       -         
temp_calc_i_1.madd_8_cry_2_0          CCU2D       COUT     Out     1.544     6.325       -         
temp_calc_i_1.madd_8_cry_2            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       CIN      In      0.000     6.325       -         
temp_calc_i_1.madd_8_cry_3_0          CCU2D       COUT     Out     0.143     6.468       -         
temp_calc_i_1.madd_8_cry_4            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       CIN      In      0.000     6.468       -         
temp_calc_i_1.madd_8_cry_5_0          CCU2D       COUT     Out     0.143     6.611       -         
temp_calc_i_1.madd_8_cry_6            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       CIN      In      0.000     6.611       -         
temp_calc_i_1.madd_8_cry_7_0          CCU2D       COUT     Out     0.143     6.753       -         
temp_calc_i_1.madd_8_cry_8            Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       CIN      In      0.000     6.753       -         
temp_calc_i_1.madd_8_cry_9_0          CCU2D       COUT     Out     0.143     6.896       -         
temp_calc_i_1.madd_8_cry_10           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       CIN      In      0.000     6.896       -         
temp_calc_i_1.madd_8_cry_11_0         CCU2D       COUT     Out     0.143     7.039       -         
temp_calc_i_1.madd_8_cry_12           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       CIN      In      0.000     7.039       -         
temp_calc_i_1.madd_8_cry_13_0         CCU2D       COUT     Out     0.143     7.182       -         
temp_calc_i_1.madd_8_cry_14           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       CIN      In      0.000     7.182       -         
temp_calc_i_1.madd_8_cry_15_0         CCU2D       COUT     Out     0.143     7.325       -         
temp_calc_i_1.madd_8_cry_16           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       CIN      In      0.000     7.325       -         
temp_calc_i_1.madd_8_cry_17_0         CCU2D       COUT     Out     0.143     7.467       -         
temp_calc_i_1.madd_8_cry_18           Net         -        -       -         -           1         
temp_calc_i_1.madd_8_s_19_0           CCU2D       CIN      In      0.000     7.467       -         
temp_calc_i_1.madd_8_s_19_0           CCU2D       S0       Out     1.549     9.016       -         
temp_calc_i_1.madd_8[27]              Net         -        -       -         -           1         
temp_calc_i_1.temp_calc_i_pipe_55     FD1S3AX     D        In      0.000     9.016       -         
===================================================================================================




====================================
Detailed Report for Clock: pll|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                             Arrival           
Instance                       Reference                    Type        Pin     Net                 Time        Slack 
                               Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------
signal_gen.counter_fast[0]     pll|CLKOS_inferred_clock     FD1S3AX     Q       counter_fast[0]     1.044       -1.337
signal_gen.counter[1]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[1]          0.972       -1.123
signal_gen.counter[2]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[2]          0.972       -1.123
signal_gen.counter[3]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[3]          0.972       -0.980
signal_gen.counter[4]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[4]          0.972       -0.980
signal_gen.counter[5]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[5]          0.972       -0.837
signal_gen.counter[6]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[6]          0.972       -0.837
signal_gen.counter[7]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[7]          0.972       -0.694
signal_gen.counter[8]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[8]          0.972       -0.694
signal_gen.counter[9]          pll|CLKOS_inferred_clock     FD1S3AX     Q       counter[9]          0.972       -0.551
======================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                       Required           
Instance                            Reference                    Type        Pin     Net                                           Time         Slack 
                                    Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------
signal_gen.pulse_out_1[0]           pll|CLKOS_inferred_clock     FD1S3AX     D       pulse_out_1_1[0]                              7.668        -1.337
signal_gen.spare_out                pll|CLKOS_inferred_clock     FD1S3AX     D       spare_out_1                                   7.668        -1.337
signal_gen.counter[5]               pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[5]                                 7.668        -0.720
signal_gen.counter[6]               pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[6]                                 7.668        -0.720
signal_gen.counter[7]               pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[7]                                 7.668        -0.720
signal_gen.counter[9]               pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[9]                                 7.668        -0.720
signal_gen.counter[10]              pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[10]                                7.668        -0.720
signal_gen.counter[11]              pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[11]                                7.668        -0.720
signal_gen.counter[13]              pll|CLKOS_inferred_clock     FD1S3AX     D       counterd_0[13]                                7.668        -0.720
THE_IO_REG_READ\.spi_reg20_i[0]     pll|CLKOS_inferred_clock     FD1P3AX     D       THE_IO_REG_READ\.spi_reg20_i_15_0_iv_i[0]     7.473        0.782 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.579
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.668

    - Propagation time:                      9.005
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.338

    Number of logic level(s):                12
    Starting point:                          signal_gen.counter_fast[0] / Q
    Ending point:                            signal_gen.pulse_out_1[0] / D
    The start point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
signal_gen.counter_fast[0]                FD1S3AX      Q        Out     1.044     1.044       -         
counter_fast[0]                           Net          -        -       -         -           2         
signal_gen.counter_1_cry_0_0              CCU2D        A1       In      0.000     1.044       -         
signal_gen.counter_1_cry_0_0              CCU2D        COUT     Out     1.544     2.588       -         
counter_1_cry_0                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_1_0              CCU2D        CIN      In      0.000     2.588       -         
signal_gen.counter_1_cry_1_0              CCU2D        COUT     Out     0.143     2.731       -         
counter_1_cry_2                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_3_0              CCU2D        CIN      In      0.000     2.731       -         
signal_gen.counter_1_cry_3_0              CCU2D        COUT     Out     0.143     2.874       -         
counter_1_cry_4                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_5_0              CCU2D        CIN      In      0.000     2.874       -         
signal_gen.counter_1_cry_5_0              CCU2D        COUT     Out     0.143     3.017       -         
counter_1_cry_6                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_7_0              CCU2D        CIN      In      0.000     3.017       -         
signal_gen.counter_1_cry_7_0              CCU2D        COUT     Out     0.143     3.159       -         
counter_1_cry_8                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_9_0              CCU2D        CIN      In      0.000     3.159       -         
signal_gen.counter_1_cry_9_0              CCU2D        COUT     Out     0.143     3.302       -         
counter_1_cry_10                          Net          -        -       -         -           1         
signal_gen.counter_1_cry_11_0             CCU2D        CIN      In      0.000     3.302       -         
signal_gen.counter_1_cry_11_0             CCU2D        COUT     Out     0.143     3.445       -         
counter_1_cry_12                          Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0               CCU2D        CIN      In      0.000     3.445       -         
signal_gen.counter_1_s_13_0               CCU2D        S0       Out     1.685     5.130       -         
counter_1[13]                             Net          -        -       -         -           3         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     D        In      0.000     5.130       -         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     Z        Out     1.017     6.147       -         
g0_0_1_1                                  Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     B        In      0.000     6.147       -         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     Z        Out     1.153     7.300       -         
pulse_out6                                Net          -        -       -         -           3         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     D        In      0.000     7.300       -         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     Z        Out     1.089     8.389       -         
counter_1_cry_1_0_RNIOJ199                Net          -        -       -         -           2         
signal_gen.pulse_out_1_1[0]               ORCALUT4     B        In      0.000     8.389       -         
signal_gen.pulse_out_1_1[0]               ORCALUT4     Z        Out     0.617     9.005       -         
pulse_out_1_1[0]                          Net          -        -       -         -           1         
signal_gen.pulse_out_1[0]                 FD1S3AX      D        In      0.000     9.005       -         
========================================================================================================


Path information for path number 2: 
      Requested Period:                      7.579
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.668

    - Propagation time:                      9.005
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.338

    Number of logic level(s):                12
    Starting point:                          signal_gen.counter_fast[0] / Q
    Ending point:                            signal_gen.spare_out / D
    The start point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
signal_gen.counter_fast[0]                FD1S3AX      Q        Out     1.044     1.044       -         
counter_fast[0]                           Net          -        -       -         -           2         
signal_gen.counter_1_cry_0_0              CCU2D        A1       In      0.000     1.044       -         
signal_gen.counter_1_cry_0_0              CCU2D        COUT     Out     1.544     2.588       -         
counter_1_cry_0                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_1_0              CCU2D        CIN      In      0.000     2.588       -         
signal_gen.counter_1_cry_1_0              CCU2D        COUT     Out     0.143     2.731       -         
counter_1_cry_2                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_3_0              CCU2D        CIN      In      0.000     2.731       -         
signal_gen.counter_1_cry_3_0              CCU2D        COUT     Out     0.143     2.874       -         
counter_1_cry_4                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_5_0              CCU2D        CIN      In      0.000     2.874       -         
signal_gen.counter_1_cry_5_0              CCU2D        COUT     Out     0.143     3.017       -         
counter_1_cry_6                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_7_0              CCU2D        CIN      In      0.000     3.017       -         
signal_gen.counter_1_cry_7_0              CCU2D        COUT     Out     0.143     3.159       -         
counter_1_cry_8                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_9_0              CCU2D        CIN      In      0.000     3.159       -         
signal_gen.counter_1_cry_9_0              CCU2D        COUT     Out     0.143     3.302       -         
counter_1_cry_10                          Net          -        -       -         -           1         
signal_gen.counter_1_cry_11_0             CCU2D        CIN      In      0.000     3.302       -         
signal_gen.counter_1_cry_11_0             CCU2D        COUT     Out     0.143     3.445       -         
counter_1_cry_12                          Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0               CCU2D        CIN      In      0.000     3.445       -         
signal_gen.counter_1_s_13_0               CCU2D        S0       Out     1.685     5.130       -         
counter_1[13]                             Net          -        -       -         -           3         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     D        In      0.000     5.130       -         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     Z        Out     1.017     6.147       -         
g0_0_1_1                                  Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     B        In      0.000     6.147       -         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     Z        Out     1.153     7.300       -         
pulse_out6                                Net          -        -       -         -           3         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     D        In      0.000     7.300       -         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     Z        Out     1.089     8.389       -         
counter_1_cry_1_0_RNIOJ199                Net          -        -       -         -           2         
signal_gen.spare_out_1                    ORCALUT4     B        In      0.000     8.389       -         
signal_gen.spare_out_1                    ORCALUT4     Z        Out     0.617     9.005       -         
spare_out_1                               Net          -        -       -         -           1         
signal_gen.spare_out                      FD1S3AX      D        In      0.000     9.005       -         
========================================================================================================


Path information for path number 3: 
      Requested Period:                      7.579
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.668

    - Propagation time:                      8.863
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.195

    Number of logic level(s):                11
    Starting point:                          signal_gen.counter_fast[0] / Q
    Ending point:                            signal_gen.pulse_out_1[0] / D
    The start point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
signal_gen.counter_fast[0]                FD1S3AX      Q        Out     1.044     1.044       -         
counter_fast[0]                           Net          -        -       -         -           2         
signal_gen.counter_1_cry_0_0              CCU2D        A1       In      0.000     1.044       -         
signal_gen.counter_1_cry_0_0              CCU2D        COUT     Out     1.544     2.588       -         
counter_1_cry_0                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_1_0              CCU2D        CIN      In      0.000     2.588       -         
signal_gen.counter_1_cry_1_0              CCU2D        COUT     Out     0.143     2.731       -         
counter_1_cry_2                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_3_0              CCU2D        CIN      In      0.000     2.731       -         
signal_gen.counter_1_cry_3_0              CCU2D        COUT     Out     0.143     2.874       -         
counter_1_cry_4                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_5_0              CCU2D        CIN      In      0.000     2.874       -         
signal_gen.counter_1_cry_5_0              CCU2D        COUT     Out     0.143     3.017       -         
counter_1_cry_6                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_7_0              CCU2D        CIN      In      0.000     3.017       -         
signal_gen.counter_1_cry_7_0              CCU2D        COUT     Out     0.143     3.159       -         
counter_1_cry_8                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_9_0              CCU2D        CIN      In      0.000     3.159       -         
signal_gen.counter_1_cry_9_0              CCU2D        COUT     Out     0.143     3.302       -         
counter_1_cry_10                          Net          -        -       -         -           1         
signal_gen.counter_1_cry_11_0             CCU2D        CIN      In      0.000     3.302       -         
signal_gen.counter_1_cry_11_0             CCU2D        S0       Out     1.685     4.987       -         
counter_1[11]                             Net          -        -       -         -           3         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     B        In      0.000     4.987       -         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     Z        Out     1.017     6.004       -         
g0_0_1_1                                  Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     B        In      0.000     6.004       -         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     Z        Out     1.153     7.157       -         
pulse_out6                                Net          -        -       -         -           3         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     D        In      0.000     7.157       -         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     Z        Out     1.089     8.246       -         
counter_1_cry_1_0_RNIOJ199                Net          -        -       -         -           2         
signal_gen.pulse_out_1_1[0]               ORCALUT4     B        In      0.000     8.246       -         
signal_gen.pulse_out_1_1[0]               ORCALUT4     Z        Out     0.617     8.863       -         
pulse_out_1_1[0]                          Net          -        -       -         -           1         
signal_gen.pulse_out_1[0]                 FD1S3AX      D        In      0.000     8.863       -         
========================================================================================================


Path information for path number 4: 
      Requested Period:                      7.579
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.668

    - Propagation time:                      8.863
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.195

    Number of logic level(s):                11
    Starting point:                          signal_gen.counter_fast[0] / Q
    Ending point:                            signal_gen.pulse_out_1[0] / D
    The start point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
signal_gen.counter_fast[0]                FD1S3AX      Q        Out     1.044     1.044       -         
counter_fast[0]                           Net          -        -       -         -           2         
signal_gen.counter_1_cry_0_0              CCU2D        A1       In      0.000     1.044       -         
signal_gen.counter_1_cry_0_0              CCU2D        COUT     Out     1.544     2.588       -         
counter_1_cry_0                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_1_0              CCU2D        CIN      In      0.000     2.588       -         
signal_gen.counter_1_cry_1_0              CCU2D        COUT     Out     0.143     2.731       -         
counter_1_cry_2                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_3_0              CCU2D        CIN      In      0.000     2.731       -         
signal_gen.counter_1_cry_3_0              CCU2D        COUT     Out     0.143     2.874       -         
counter_1_cry_4                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_5_0              CCU2D        CIN      In      0.000     2.874       -         
signal_gen.counter_1_cry_5_0              CCU2D        COUT     Out     0.143     3.017       -         
counter_1_cry_6                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_7_0              CCU2D        CIN      In      0.000     3.017       -         
signal_gen.counter_1_cry_7_0              CCU2D        COUT     Out     0.143     3.159       -         
counter_1_cry_8                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_9_0              CCU2D        CIN      In      0.000     3.159       -         
signal_gen.counter_1_cry_9_0              CCU2D        COUT     Out     0.143     3.302       -         
counter_1_cry_10                          Net          -        -       -         -           1         
signal_gen.counter_1_cry_11_0             CCU2D        CIN      In      0.000     3.302       -         
signal_gen.counter_1_cry_11_0             CCU2D        S1       Out     1.685     4.987       -         
counter_1[12]                             Net          -        -       -         -           3         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     C        In      0.000     4.987       -         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     Z        Out     1.017     6.004       -         
g0_0_1_1                                  Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     B        In      0.000     6.004       -         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     Z        Out     1.153     7.157       -         
pulse_out6                                Net          -        -       -         -           3         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     D        In      0.000     7.157       -         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     Z        Out     1.089     8.246       -         
counter_1_cry_1_0_RNIOJ199                Net          -        -       -         -           2         
signal_gen.pulse_out_1_1[0]               ORCALUT4     B        In      0.000     8.246       -         
signal_gen.pulse_out_1_1[0]               ORCALUT4     Z        Out     0.617     8.863       -         
pulse_out_1_1[0]                          Net          -        -       -         -           1         
signal_gen.pulse_out_1[0]                 FD1S3AX      D        In      0.000     8.863       -         
========================================================================================================


Path information for path number 5: 
      Requested Period:                      7.579
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.668

    - Propagation time:                      8.863
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.195

    Number of logic level(s):                11
    Starting point:                          signal_gen.counter_fast[0] / Q
    Ending point:                            signal_gen.spare_out / D
    The start point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
signal_gen.counter_fast[0]                FD1S3AX      Q        Out     1.044     1.044       -         
counter_fast[0]                           Net          -        -       -         -           2         
signal_gen.counter_1_cry_0_0              CCU2D        A1       In      0.000     1.044       -         
signal_gen.counter_1_cry_0_0              CCU2D        COUT     Out     1.544     2.588       -         
counter_1_cry_0                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_1_0              CCU2D        CIN      In      0.000     2.588       -         
signal_gen.counter_1_cry_1_0              CCU2D        COUT     Out     0.143     2.731       -         
counter_1_cry_2                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_3_0              CCU2D        CIN      In      0.000     2.731       -         
signal_gen.counter_1_cry_3_0              CCU2D        COUT     Out     0.143     2.874       -         
counter_1_cry_4                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_5_0              CCU2D        CIN      In      0.000     2.874       -         
signal_gen.counter_1_cry_5_0              CCU2D        COUT     Out     0.143     3.017       -         
counter_1_cry_6                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_7_0              CCU2D        CIN      In      0.000     3.017       -         
signal_gen.counter_1_cry_7_0              CCU2D        COUT     Out     0.143     3.159       -         
counter_1_cry_8                           Net          -        -       -         -           1         
signal_gen.counter_1_cry_9_0              CCU2D        CIN      In      0.000     3.159       -         
signal_gen.counter_1_cry_9_0              CCU2D        COUT     Out     0.143     3.302       -         
counter_1_cry_10                          Net          -        -       -         -           1         
signal_gen.counter_1_cry_11_0             CCU2D        CIN      In      0.000     3.302       -         
signal_gen.counter_1_cry_11_0             CCU2D        S0       Out     1.685     4.987       -         
counter_1[11]                             Net          -        -       -         -           3         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     B        In      0.000     4.987       -         
signal_gen.counter_1_s_13_0_RNI6NV91      ORCALUT4     Z        Out     1.017     6.004       -         
g0_0_1_1                                  Net          -        -       -         -           1         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     B        In      0.000     6.004       -         
signal_gen.counter_1_s_13_0_RNISPGK4      ORCALUT4     Z        Out     1.153     7.157       -         
pulse_out6                                Net          -        -       -         -           3         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     D        In      0.000     7.157       -         
signal_gen.counter_1_cry_1_0_RNIOJ199     ORCALUT4     Z        Out     1.089     8.246       -         
counter_1_cry_1_0_RNIOJ199                Net          -        -       -         -           2         
signal_gen.spare_out_1                    ORCALUT4     B        In      0.000     8.246       -         
signal_gen.spare_out_1                    ORCALUT4     Z        Out     0.617     8.863       -         
spare_out_1                               Net          -        -       -         -           1         
signal_gen.spare_out                      FD1S3AX      D        In      0.000     8.863       -         
========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                              Starting                                               Arrival             
Instance                      Reference     Type        Pin          Net             Time        Slack   
                              Clock                                                                      
---------------------------------------------------------------------------------------------------------
THE_FLASH.inst1.EFBInst_0     System        EFB         WBACKO       wb_ack_o        0.000       1.213   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO7      wb_dat_o[7]     0.000       4.088   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO0      wb_dat_o[0]     0.000       7.737   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO1      wb_dat_o[1]     0.000       7.737   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO2      wb_dat_o[2]     0.000       7.737   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO3      wb_dat_o[3]     0.000       7.737   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO4      wb_dat_o[4]     0.000       7.737   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO5      wb_dat_o[5]     0.000       7.737   
THE_FLASH.inst1.EFBInst_0     System        EFB         WBDATO6      wb_dat_o[6]     0.000       7.737   
THE_PLL.PLLInst_0             System        EHXPLLJ     CLKINTFB     CLKFB_t         0.000       1000.000
=========================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                Required          
Instance                  Reference     Type        Pin     Net                   Time         Slack
                          Clock                                                                     
----------------------------------------------------------------------------------------------------
THE_FLASH.wb_dat_i[7]     System        FD1S3DX     D       n_wb_dat_i[7]         7.931        1.213
THE_FLASH.count[3]        System        FD1S3BX     D       n_count[3]            7.931        1.612
THE_FLASH.count[4]        System        FD1S3DX     D       N_1720_i              7.931        1.612
THE_FLASH.wb_dat_i[3]     System        FD1S3DX     D       n_wb_dat_i[3]         7.931        1.678
THE_FLASH.count[1]        System        FD1S3BX     D       n_count[1]            7.931        1.755
THE_FLASH.count[2]        System        FD1S3BX     D       n_count_0_iv_i[2]     7.931        1.755
THE_FLASH.wb_dat_i[1]     System        FD1S3DX     D       n_wb_dat_i[1]         7.931        1.814
THE_FLASH.sm_addr[0]      System        FD1P3DX     SP      sm_addre              7.370        2.703
THE_FLASH.sm_addr[1]      System        FD1P3DX     SP      sm_addre              7.370        2.703
THE_FLASH.sm_addr[2]      System        FD1P3DX     SP      sm_addre              7.370        2.703
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.931

    - Propagation time:                      6.718
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.213

    Number of logic level(s):                7
    Starting point:                          THE_FLASH.inst1.EFBInst_0 / WBACKO
    Ending point:                            THE_FLASH.wb_dat_i[7] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                         Pin        Pin               Arrival     No. of    
Name                                      Type         Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
THE_FLASH.inst1.EFBInst_0                 EFB          WBACKO     Out     0.000     0.000       -         
wb_ack_o                                  Net          -          -       -         -           30        
THE_FLASH.c_state_ns_0_i_a8_0_0[3]        ORCALUT4     B          In      0.000     0.000       -         
THE_FLASH.c_state_ns_0_i_a8_0_0[3]        ORCALUT4     Z          Out     1.017     1.017       -         
c_state_ns_0_i_a8_0_0[3]                  Net          -          -       -         -           1         
THE_FLASH.n_wb_dat_i_2_iv_0_0_a8_1[7]     ORCALUT4     D          In      0.000     1.017       -         
THE_FLASH.n_wb_dat_i_2_iv_0_0_a8_1[7]     ORCALUT4     Z          Out     1.017     2.034       -         
N_1889                                    Net          -          -       -         -           1         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_0[7]      ORCALUT4     B          In      0.000     2.034       -         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_0[7]      ORCALUT4     Z          Out     1.017     3.050       -         
n_wb_dat_i_2_iv_0_0_1_0[7]                Net          -          -       -         -           1         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_2[7]      ORCALUT4     D          In      0.000     3.050       -         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_2[7]      ORCALUT4     Z          Out     1.017     4.067       -         
n_wb_dat_i_2_iv_0_0_1_2[7]                Net          -          -       -         -           1         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_4[7]      ORCALUT4     C          In      0.000     4.067       -         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_4[7]      ORCALUT4     Z          Out     1.017     5.084       -         
n_wb_dat_i_2_iv_0_0_1_4[7]                Net          -          -       -         -           1         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_6[7]      ORCALUT4     B          In      0.000     5.084       -         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1_6[7]      ORCALUT4     Z          Out     1.017     6.101       -         
n_wb_dat_i_2_iv_0_0_1_6[7]                Net          -          -       -         -           1         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1[7]        ORCALUT4     D          In      0.000     6.101       -         
THE_FLASH.n_wb_dat_i_2_iv_0_0_1[7]        ORCALUT4     Z          Out     0.617     6.718       -         
n_wb_dat_i[7]                             Net          -          -       -         -           1         
THE_FLASH.wb_dat_i[7]                     FD1S3DX      D          In      0.000     6.718       -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:24s; Memory used current: 207MB peak: 238MB)


Finished timing report (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:24s; Memory used current: 207MB peak: 238MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_4000hc-6

Register bits: 1657 of 4320 (38%)
PIC Latch:       0
I/O cells:       78
Block Rams : 1 of 10 (10%)


Details:
BB:             1
CCU2D:          515
DP8KC:          1
DPR16X4C:       4
FD1P3AX:        920
FD1P3AY:        1
FD1P3BX:        1
FD1P3DX:        14
FD1P3IX:        45
FD1P3JX:        1
FD1S3AX:        574
FD1S3AY:        6
FD1S3BX:        4
FD1S3DX:        27
FD1S3IX:        25
FD1S3JX:        2
GSR:            1
IB:             19
IFS1P3DX:       19
INV:            9
L6MUX21:        63
OB:             57
OBZ:            1
OFS1P3DX:       18
ORCALUT4:       1048
OSCH:           1
PFUMX:          106
PUR:            1
SPR16X4C:       4
VHI:            9
VLO:            9
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:24s; Memory used current: 40MB peak: 238MB)

Process took 0h:00m:41s realtime, 0h:00m:24s cputime
# Mon Apr  2 11:55:41 2018

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
