<stg><name>kernel_gemm_Pipeline_L2</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %index2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %index1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln1705_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln1705

]]></Node>
<StgValue><ssdm name="sext_ln1705_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln1705_cast = sext i58 %sext_ln1705_read

]]></Node>
<StgValue><ssdm name="sext_ln1705_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %merlin_gmem_kernel_gemm_512_0, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 3000, void @empty_2, void @empty_13, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln1665 = store i64 0, i64 %index1

]]></Node>
<StgValue><ssdm name="store_ln1665"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:8 %store_ln1665 = store i12 0, i12 %index2

]]></Node>
<StgValue><ssdm name="store_ln1665"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %store_ln1665 = store i12 0, i12 %index3

]]></Node>
<StgValue><ssdm name="store_ln1665"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %store_ln1664 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln1664"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body59.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body59.i:0 %i_7 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.body59.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %merlin_gmem_kernel_gemm_512_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i:2 %icmp_ln1705 = icmp_eq  i12 %i_7, i12 3000

]]></Node>
<StgValue><ssdm name="icmp_ln1705"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i:3 %i_8 = add i12 %i_7, i12 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body59.i:4 %br_ln1705 = br i1 %icmp_ln1705, void %for.body59.i.split_ifconv, void %memcpy_wide_bus_read_float_3d_5_240_512.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1705"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1705" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body59.i.split_ifconv:93 %store_ln1664 = store i12 %i_8, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln1664"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body59.i.split_ifconv:0 %index3_load = load i12 %index3

]]></Node>
<StgValue><ssdm name="index3_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body59.i.split_ifconv:1 %index2_load = load i12 %index2

]]></Node>
<StgValue><ssdm name="index2_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body59.i.split_ifconv:2 %index1_load = load i64 %index1

]]></Node>
<StgValue><ssdm name="index1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.body59.i.split_ifconv:3 %merlin_gmem_kernel_gemm_512_0_addr = getelementptr i512 %merlin_gmem_kernel_gemm_512_0, i64 %sext_ln1705_cast

]]></Node>
<StgValue><ssdm name="merlin_gmem_kernel_gemm_512_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:4 %shl_ln1720 = shl i12 %index3_load, i12 2

]]></Node>
<StgValue><ssdm name="shl_ln1720"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:5 %add_ln1720 = add i12 %shl_ln1720, i12 %index3_load

]]></Node>
<StgValue><ssdm name="add_ln1720"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:6 %add_ln1720_1 = add i12 %add_ln1720, i12 %index2_load

]]></Node>
<StgValue><ssdm name="add_ln1720_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:7 %shl_ln1720_1 = shl i12 %add_ln1720_1, i12 4

]]></Node>
<StgValue><ssdm name="shl_ln1720_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:8 %sub_ln1720 = sub i12 %shl_ln1720_1, i12 %add_ln1720_1

]]></Node>
<StgValue><ssdm name="sub_ln1720"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="64">
<![CDATA[
for.body59.i.split_ifconv:9 %trunc_ln1705 = trunc i64 %index1_load

]]></Node>
<StgValue><ssdm name="trunc_ln1705"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:13 %add_ln1720_2 = add i12 %sub_ln1720, i12 %trunc_ln1705

]]></Node>
<StgValue><ssdm name="add_ln1720_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.body59.i.split_ifconv:31 %merlin_gmem_kernel_gemm_512_0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %merlin_gmem_kernel_gemm_512_0_addr

]]></Node>
<StgValue><ssdm name="merlin_gmem_kernel_gemm_512_0_addr_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="512">
<![CDATA[
for.body59.i.split_ifconv:32 %raw_bits = trunc i512 %merlin_gmem_kernel_gemm_512_0_addr_read

]]></Node>
<StgValue><ssdm name="raw_bits"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:34 %raw_bits_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="raw_bits_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:36 %raw_bits_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="raw_bits_8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:38 %raw_bits_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="raw_bits_9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:40 %raw_bits_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="raw_bits_10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:42 %raw_bits_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="raw_bits_11"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:44 %raw_bits_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="raw_bits_12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:46 %raw_bits_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="raw_bits_13"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:48 %raw_bits_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="raw_bits_14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:50 %raw_bits_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="raw_bits_15"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:52 %raw_bits_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="raw_bits_16"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:54 %raw_bits_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="raw_bits_17"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:56 %raw_bits_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="raw_bits_18"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:58 %raw_bits_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="raw_bits_19"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:60 %raw_bits_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="raw_bits_20"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split_ifconv:62 %raw_bits_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %merlin_gmem_kernel_gemm_512_0_addr_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="raw_bits_21"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body59.i.split_ifconv:80 %icmp_ln1723 = icmp_eq  i64 %index1_load, i64 14

]]></Node>
<StgValue><ssdm name="icmp_ln1723"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:81 %icmp_ln1723_1 = icmp_eq  i12 %index2_load, i12 4

]]></Node>
<StgValue><ssdm name="icmp_ln1723_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:82 %index3_1 = add i12 %index3_load, i12 1

]]></Node>
<StgValue><ssdm name="index3_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:83 %index2_7 = add i12 %index2_load, i12 1

]]></Node>
<StgValue><ssdm name="index2_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body59.i.split_ifconv:84 %index3_2 = select i1 %icmp_ln1723_1, i12 %index3_1, i12 %index3_load

]]></Node>
<StgValue><ssdm name="index3_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body59.i.split_ifconv:85 %index2_9 = select i1 %icmp_ln1723_1, i12 0, i12 %index2_7

]]></Node>
<StgValue><ssdm name="index2_9"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body59.i.split_ifconv:86 %index1_10 = add i64 %index1_load, i64 1

]]></Node>
<StgValue><ssdm name="index1_10"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body59.i.split_ifconv:87 %index3_3 = select i1 %icmp_ln1723, i12 %index3_2, i12 %index3_load

]]></Node>
<StgValue><ssdm name="index3_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body59.i.split_ifconv:88 %index2_10 = select i1 %icmp_ln1723, i12 %index2_9, i12 %index2_load

]]></Node>
<StgValue><ssdm name="index2_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:89 %index1_11 = select i1 %icmp_ln1723, i64 0, i64 %index1_10

]]></Node>
<StgValue><ssdm name="index1_11"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body59.i.split_ifconv:90 %store_ln1665 = store i64 %index1_11, i64 %index1

]]></Node>
<StgValue><ssdm name="store_ln1665"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body59.i.split_ifconv:91 %store_ln1665 = store i12 %index2_10, i12 %index2

]]></Node>
<StgValue><ssdm name="store_ln1665"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body59.i.split_ifconv:92 %store_ln1665 = store i12 %index3_3, i12 %index3

]]></Node>
<StgValue><ssdm name="store_ln1665"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1705" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
memcpy_wide_bus_read_float_3d_5_240_512.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body59.i.split_ifconv:10 %specpipeline_ln1710 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln1710"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body59.i.split_ifconv:11 %speclooptripcount_ln1664 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3000, i64 3000, i64 3000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1664"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body59.i.split_ifconv:12 %specloopname_ln1705 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln1705"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
for.body59.i.split_ifconv:14 %zext_ln1720 = zext i12 %add_ln1720_2

]]></Node>
<StgValue><ssdm name="zext_ln1720"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:15 %A_7_0_buf_addr = getelementptr i32 %A_7_0_buf, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:16 %A_7_0_buf_16_addr = getelementptr i32 %A_7_0_buf_16, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_16_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:17 %A_7_0_buf_17_addr = getelementptr i32 %A_7_0_buf_17, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_17_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:18 %A_7_0_buf_18_addr = getelementptr i32 %A_7_0_buf_18, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_18_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:19 %A_7_0_buf_19_addr = getelementptr i32 %A_7_0_buf_19, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_19_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:20 %A_7_0_buf_20_addr = getelementptr i32 %A_7_0_buf_20, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_20_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:21 %A_7_0_buf_21_addr = getelementptr i32 %A_7_0_buf_21, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_21_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:22 %A_7_0_buf_22_addr = getelementptr i32 %A_7_0_buf_22, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_22_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:23 %A_7_0_buf_23_addr = getelementptr i32 %A_7_0_buf_23, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_23_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:24 %A_7_0_buf_24_addr = getelementptr i32 %A_7_0_buf_24, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_24_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:25 %A_7_0_buf_25_addr = getelementptr i32 %A_7_0_buf_25, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_25_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:26 %A_7_0_buf_26_addr = getelementptr i32 %A_7_0_buf_26, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_26_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:27 %A_7_0_buf_27_addr = getelementptr i32 %A_7_0_buf_27, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_27_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:28 %A_7_0_buf_28_addr = getelementptr i32 %A_7_0_buf_28, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_28_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:29 %A_7_0_buf_29_addr = getelementptr i32 %A_7_0_buf_29, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_29_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split_ifconv:30 %A_7_0_buf_30_addr = getelementptr i32 %A_7_0_buf_30, i64 0, i64 %zext_ln1720

]]></Node>
<StgValue><ssdm name="A_7_0_buf_30_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:33 %bitcast_ln1721 = bitcast i32 %raw_bits

]]></Node>
<StgValue><ssdm name="bitcast_ln1721"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:35 %bitcast_ln1721_1 = bitcast i32 %raw_bits_7

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:37 %bitcast_ln1721_2 = bitcast i32 %raw_bits_8

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:39 %bitcast_ln1721_3 = bitcast i32 %raw_bits_9

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_3"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:41 %bitcast_ln1721_4 = bitcast i32 %raw_bits_10

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:43 %bitcast_ln1721_5 = bitcast i32 %raw_bits_11

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:45 %bitcast_ln1721_6 = bitcast i32 %raw_bits_12

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:47 %bitcast_ln1721_7 = bitcast i32 %raw_bits_13

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_7"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:49 %bitcast_ln1721_8 = bitcast i32 %raw_bits_14

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_8"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:51 %bitcast_ln1721_9 = bitcast i32 %raw_bits_15

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:53 %bitcast_ln1721_10 = bitcast i32 %raw_bits_16

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_10"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:55 %bitcast_ln1721_11 = bitcast i32 %raw_bits_17

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_11"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:57 %bitcast_ln1721_12 = bitcast i32 %raw_bits_18

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_12"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:59 %bitcast_ln1721_13 = bitcast i32 %raw_bits_19

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_13"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:61 %bitcast_ln1721_14 = bitcast i32 %raw_bits_20

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_14"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
for.body59.i.split_ifconv:63 %bitcast_ln1721_15 = bitcast i32 %raw_bits_21

]]></Node>
<StgValue><ssdm name="bitcast_ln1721_15"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:64 %store_ln1720 = store i32 %bitcast_ln1721, i12 %A_7_0_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:65 %store_ln1720 = store i32 %bitcast_ln1721_1, i12 %A_7_0_buf_16_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:66 %store_ln1720 = store i32 %bitcast_ln1721_2, i12 %A_7_0_buf_17_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:67 %store_ln1720 = store i32 %bitcast_ln1721_3, i12 %A_7_0_buf_18_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:68 %store_ln1720 = store i32 %bitcast_ln1721_4, i12 %A_7_0_buf_19_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:69 %store_ln1720 = store i32 %bitcast_ln1721_5, i12 %A_7_0_buf_20_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:70 %store_ln1720 = store i32 %bitcast_ln1721_6, i12 %A_7_0_buf_21_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:71 %store_ln1720 = store i32 %bitcast_ln1721_7, i12 %A_7_0_buf_22_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:72 %store_ln1720 = store i32 %bitcast_ln1721_8, i12 %A_7_0_buf_23_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:73 %store_ln1720 = store i32 %bitcast_ln1721_9, i12 %A_7_0_buf_24_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:74 %store_ln1720 = store i32 %bitcast_ln1721_10, i12 %A_7_0_buf_25_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:75 %store_ln1720 = store i32 %bitcast_ln1721_11, i12 %A_7_0_buf_26_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:76 %store_ln1720 = store i32 %bitcast_ln1721_12, i12 %A_7_0_buf_27_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:77 %store_ln1720 = store i32 %bitcast_ln1721_13, i12 %A_7_0_buf_28_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:78 %store_ln1720 = store i32 %bitcast_ln1721_14, i12 %A_7_0_buf_29_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.body59.i.split_ifconv:79 %store_ln1720 = store i32 %bitcast_ln1721_15, i12 %A_7_0_buf_30_addr

]]></Node>
<StgValue><ssdm name="store_ln1720"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
for.body59.i.split_ifconv:94 %br_ln1705 = br void %for.body59.i

]]></Node>
<StgValue><ssdm name="br_ln1705"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
