(set-info :smt-lib-version 2.6)
(set-logic BV)
(set-info :source | 
Hardware fixpoint check problems.
These benchmarks stem from an evaluation described in Wintersteiger, Hamadi, de Moura: Efficiently solving quantified bit-vector formulas, FMSD 42(1), 2013.
The hardware models that were used are from the VCEGAR benchmark suite (see www.cprover.org/hardware/).
 |)
(set-info :category "industrial")
(set-info :status unsat)
(assert (forall ((Verilog__main.a_64_0 (_ BitVec 2501))) (forall ((Verilog__main.b_64_0 (_ BitVec 2501))) (forall ((Verilog__main.a_64_1 (_ BitVec 2501))) (forall ((Verilog__main.b_64_1 (_ BitVec 2501))) (forall ((Verilog__main.a_64_2 (_ BitVec 2501))) (forall ((Verilog__main.b_64_2 (_ BitVec 2501))) (forall ((Verilog__main.a_64_3 (_ BitVec 2501))) (forall ((Verilog__main.b_64_3 (_ BitVec 2501))) (exists ((Verilog__main.a_64_0_39_ (_ BitVec 2501))) (exists ((Verilog__main.b_64_0_39_ (_ BitVec 2501))) (exists ((Verilog__main.a_64_1_39_ (_ BitVec 2501))) (exists ((Verilog__main.b_64_1_39_ (_ BitVec 2501))) (exists ((Verilog__main.a_64_2_39_ (_ BitVec 2501))) (exists ((Verilog__main.b_64_2_39_ (_ BitVec 2501))) (=> (and (and (= Verilog__main.a_64_0 (_ bv1 2501)) (= Verilog__main.b_64_0 (_ bv0 2501))) (and (= Verilog__main.a_64_1 (ite (bvult Verilog__main.a_64_0 (_ bv100 2501)) (bvadd Verilog__main.b_64_0 Verilog__main.a_64_0) Verilog__main.a_64_0)) (= Verilog__main.b_64_1 Verilog__main.a_64_0)) (and (= Verilog__main.a_64_2 (ite (bvult Verilog__main.a_64_1 (_ bv100 2501)) (bvadd Verilog__main.b_64_1 Verilog__main.a_64_1) Verilog__main.a_64_1)) (= Verilog__main.b_64_2 Verilog__main.a_64_1)) (and (= Verilog__main.a_64_3 (ite (bvult Verilog__main.a_64_2 (_ bv100 2501)) (bvadd Verilog__main.b_64_2 Verilog__main.a_64_2) Verilog__main.a_64_2)) (= Verilog__main.b_64_3 Verilog__main.a_64_2))) (and (and (and (= Verilog__main.a_64_0_39_ (_ bv1 2501)) (= Verilog__main.b_64_0_39_ (_ bv0 2501))) (and (= Verilog__main.a_64_1_39_ (ite (bvult Verilog__main.a_64_0_39_ (_ bv100 2501)) (bvadd Verilog__main.b_64_0_39_ Verilog__main.a_64_0_39_) Verilog__main.a_64_0_39_)) (= Verilog__main.b_64_1_39_ Verilog__main.a_64_0_39_)) (and (= Verilog__main.a_64_2_39_ (ite (bvult Verilog__main.a_64_1_39_ (_ bv100 2501)) (bvadd Verilog__main.b_64_1_39_ Verilog__main.a_64_1_39_) Verilog__main.a_64_1_39_)) (= Verilog__main.b_64_2_39_ Verilog__main.a_64_1_39_))) (or (and (= Verilog__main.a_64_3 Verilog__main.a_64_0_39_) (= Verilog__main.b_64_3 Verilog__main.b_64_0_39_)) (and (= Verilog__main.a_64_3 Verilog__main.a_64_1_39_) (= Verilog__main.b_64_3 Verilog__main.b_64_1_39_)) (and (= Verilog__main.a_64_3 Verilog__main.a_64_2_39_) (= Verilog__main.b_64_3 Verilog__main.b_64_2_39_))))) ) ) ) ) ) ) ) ) ) ) ) ) ) ))
(check-sat)
(exit)
