
*** Running vivado
    with args -log design_1_axis_dwidth_converter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_dwidth_converter_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_dwidth_converter_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axis_dwidth_converter_0_1, cache-ID = 5cf8a542438b8dad.
INFO: [Common 17-206] Exiting Vivado at Thu Mar  8 22:41:37 2018...
