$date
  Mon Jun 19 17:41:59 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ffd_tb $end
$var reg 1 ! a $end
$var reg 1 " w $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$scope module r1 $end
$var reg 1 % d $end
$var reg 1 & w $end
$var reg 1 ' clk $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
U#
U$
1%
1&
U'
U(
#1000000
0#
0'
#3000000
1#
1$
1'
1(
#5000000
0!
0%
#6000000
0#
0'
#8000000
1#
0$
1'
0(
#10000000
