

================================================================
== Vitis HLS Report for 'compute_pp_nn'
================================================================
* Date:           Sun Feb 22 21:56:52 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.832 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64  |compute_pp_nn_Pipeline_VITIS_LOOP_104_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      60|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     277|     778|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      17|    -|
|Register         |        -|    -|      30|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     307|     855|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64  |compute_pp_nn_Pipeline_VITIS_LOOP_104_1  |        0|   0|  277|  778|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0|  277|  778|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_129_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln106_fu_98_p2   |         +|   0|  0|  38|          31|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  60|          46|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln104_reg_174                                               |  11|   0|   15|          4|
    |ap_CS_fsm                                                       |   3|   0|    3|          0|
    |grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln106_reg_169                                             |  15|   0|   15|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  30|   0|   34|          4|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_return_0     |  out|   32|  ap_ctrl_hs|  compute_pp_nn|  return value|
|ap_return_1     |  out|   32|  ap_ctrl_hs|  compute_pp_nn|  return value|
|r1              |   in|   31|     ap_none|             r1|        scalar|
|r2              |   in|    9|     ap_none|             r2|        scalar|
|M_cols          |   in|   32|     ap_none|         M_cols|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|          M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|          M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|          M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|          M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|          M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|          M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|          M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|          M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|          M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|          M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|          M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|          M_e_3|         array|
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.96>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %r2"   --->   Operation 4 'read' 'r2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %r1"   --->   Operation 5 'read' 'r1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%nn_write_assign_loc = alloca i64 1"   --->   Operation 6 'alloca' 'nn_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pp_write_assign_loc = alloca i64 1"   --->   Operation 7 'alloca' 'pp_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cols_non_t = load i32 %M_cols" [gp.cpp:103]   --->   Operation 8 'load' 'cols_non_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%shl_ln106 = shl i31 %r1_read, i31 6" [gp.cpp:106]   --->   Operation 9 'shl' 'shl_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln106)   --->   "%shl_ln106_1 = shl i31 %r1_read, i31 4" [gp.cpp:106]   --->   Operation 10 'shl' 'shl_ln106_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln106 = add i31 %shl_ln106, i31 %shl_ln106_1" [gp.cpp:106]   --->   Operation 11 'add' 'add_ln106' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i31 %add_ln106" [gp.cpp:106]   --->   Operation 12 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %r2_read, i6 0" [gp.cpp:108]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %r2_read, i4 0" [gp.cpp:108]   --->   Operation 14 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i13 %tmp_5" [gp.cpp:104]   --->   Operation 15 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.14ns)   --->   "%add_ln104 = add i15 %tmp, i15 %zext_ln104" [gp.cpp:104]   --->   Operation 16 'add' 'add_ln104' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [2/2] (4.29ns)   --->   "%call_ln103 = call void @compute_pp_nn_Pipeline_VITIS_LOOP_104_1, i32 %cols_non_t, i15 %trunc_ln106, i15 %add_ln104, i32 %pp_write_assign_loc, i32 %nn_write_assign_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:103]   --->   Operation 17 'call' 'call_ln103' <Predicate = true> <Delay = 4.29> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln103 = call void @compute_pp_nn_Pipeline_VITIS_LOOP_104_1, i32 %cols_non_t, i15 %trunc_ln106, i15 %add_ln104, i32 %pp_write_assign_loc, i32 %nn_write_assign_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:103]   --->   Operation 18 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pp_write_assign_loc_load = load i32 %pp_write_assign_loc"   --->   Operation 23 'load' 'pp_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%nn_write_assign_loc_load = load i32 %nn_write_assign_loc"   --->   Operation 24 'load' 'nn_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %pp_write_assign_loc_load" [gp.cpp:113]   --->   Operation 25 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %nn_write_assign_loc_load" [gp.cpp:113]   --->   Operation 26 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln113 = ret i64 %mrv_1" [gp.cpp:113]   --->   Operation 27 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r2_read                  (read          ) [ 0000]
r1_read                  (read          ) [ 0000]
nn_write_assign_loc      (alloca        ) [ 0111]
pp_write_assign_loc      (alloca        ) [ 0111]
cols_non_t               (load          ) [ 0010]
shl_ln106                (shl           ) [ 0000]
shl_ln106_1              (shl           ) [ 0000]
add_ln106                (add           ) [ 0000]
trunc_ln106              (trunc         ) [ 0010]
tmp                      (bitconcatenate) [ 0000]
tmp_5                    (bitconcatenate) [ 0000]
zext_ln104               (zext          ) [ 0000]
add_ln104                (add           ) [ 0010]
call_ln103               (call          ) [ 0000]
specmemcore_ln0          (specmemcore   ) [ 0000]
specmemcore_ln0          (specmemcore   ) [ 0000]
specmemcore_ln0          (specmemcore   ) [ 0000]
specmemcore_ln0          (specmemcore   ) [ 0000]
pp_write_assign_loc_load (load          ) [ 0000]
nn_write_assign_loc_load (load          ) [ 0000]
mrv                      (insertvalue   ) [ 0000]
mrv_1                    (insertvalue   ) [ 0000]
ret_ln113                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_e_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pp_nn_Pipeline_VITIS_LOOP_104_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="nn_write_assign_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nn_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="pp_write_assign_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pp_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="0"/>
<pin id="54" dir="0" index="1" bw="9" slack="0"/>
<pin id="55" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r2_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="31" slack="0"/>
<pin id="60" dir="0" index="1" bw="31" slack="0"/>
<pin id="61" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="15" slack="0"/>
<pin id="68" dir="0" index="3" bw="15" slack="0"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="0" index="5" bw="32" slack="0"/>
<pin id="71" dir="0" index="6" bw="32" slack="0"/>
<pin id="72" dir="0" index="7" bw="32" slack="0"/>
<pin id="73" dir="0" index="8" bw="32" slack="0"/>
<pin id="74" dir="0" index="9" bw="32" slack="0"/>
<pin id="75" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="cols_non_t_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cols_non_t/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shl_ln106_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="shl_ln106_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="31" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln106_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="31" slack="0"/>
<pin id="101" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln106_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="15" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_5_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="0" index="1" bw="9" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln104_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln104_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="0"/>
<pin id="131" dir="0" index="1" bw="13" slack="0"/>
<pin id="132" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pp_write_assign_loc_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pp_write_assign_loc_load/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="nn_write_assign_loc_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nn_write_assign_loc_load/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="nn_write_assign_loc_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nn_write_assign_loc "/>
</bind>
</comp>

<comp id="160" class="1005" name="pp_write_assign_loc_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pp_write_assign_loc "/>
</bind>
</comp>

<comp id="169" class="1005" name="trunc_ln106_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="1"/>
<pin id="171" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="174" class="1005" name="add_ln104_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="1"/>
<pin id="176" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="64" pin=8"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="64" pin=9"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="90"><net_src comp="58" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="58" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="92" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="52" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="52" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="109" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="64" pin=3"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="139" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="44" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="163"><net_src comp="48" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="172"><net_src comp="104" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="177"><net_src comp="129" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="64" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_cols | {}
	Port: M_e_0 | {}
	Port: M_e_1 | {}
	Port: M_e_2 | {}
	Port: M_e_3 | {}
 - Input state : 
	Port: compute_pp_nn : r1 | {1 }
	Port: compute_pp_nn : r2 | {1 }
	Port: compute_pp_nn : M_cols | {1 }
	Port: compute_pp_nn : M_e_0 | {1 2 }
	Port: compute_pp_nn : M_e_1 | {1 2 }
	Port: compute_pp_nn : M_e_2 | {1 2 }
	Port: compute_pp_nn : M_e_3 | {1 2 }
  - Chain level:
	State 1
		trunc_ln106 : 1
		zext_ln104 : 1
		add_ln104 : 2
		call_ln103 : 2
	State 2
	State 3
		mrv : 1
		mrv_1 : 2
		ret_ln113 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 | 6.69943 |   392   |   697   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                  add_ln106_fu_98                  |    0    |    0    |    38   |
|          |                  add_ln104_fu_129                 |    0    |    0    |    22   |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |                 r2_read_read_fu_52                |    0    |    0    |    0    |
|          |                 r1_read_read_fu_58                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|    shl   |                  shl_ln106_fu_86                  |    0    |    0    |    0    |
|          |                 shl_ln106_1_fu_92                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   trunc  |                 trunc_ln106_fu_104                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                     tmp_fu_109                    |    0    |    0    |    0    |
|          |                    tmp_5_fu_117                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln104_fu_125                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|insertvalue|                     mrv_fu_142                    |    0    |    0    |    0    |
|          |                    mrv_1_fu_148                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   | 6.69943 |   392   |   757   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln104_reg_174     |   15   |
|nn_write_assign_loc_reg_154|   32   |
|pp_write_assign_loc_reg_160|   32   |
|    trunc_ln106_reg_169    |   15   |
+---------------------------+--------+
|           Total           |   94   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 |  p2  |   2  |  15  |   30   ||    0    ||    9    |
| grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 |  p3  |   2  |  15  |   30   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   60   ||   3.22  ||    0    ||    18   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   392  |   757  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   486  |   775  |
+-----------+--------+--------+--------+
