<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - RADIX22FFT_SDF1_3_block4.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../RADIX22FFT_SDF1_3_block4.v" target="rtwreport_document_frame" id="linkToText_plain">RADIX22FFT_SDF1_3_block4.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\FFTHDLOptimizedExample_Streaming\RADIX22FFT_SDF1_3_block4.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2024-05-11 19:34:42</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: RADIX22FFT_SDF1_3_block4</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: FFTHDLOptimizedExample_Streaming/FFT Streaming/FFT/RADIX22FFT_SDF1_3</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 8.0</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> RADIX22FFT_SDF1_3_block4
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           reset,
</span><span><a class="LN" name="25">   25   </a>           din_3_6_re_dly,
</span><span><a class="LN" name="26">   26   </a>           din_3_6_im_dly,
</span><span><a class="LN" name="27">   27   </a>           din_3_vld_dly,
</span><span><a class="LN" name="28">   28   </a>           rd_3_Addr,
</span><span><a class="LN" name="29">   29   </a>           rd_3_Enb,
</span><span><a class="LN" name="30">   30   </a>           twdl_3_6_re,
</span><span><a class="LN" name="31">   31   </a>           twdl_3_6_im,
</span><span><a class="LN" name="32">   32   </a>           proc_3_enb,
</span><span><a class="LN" name="33">   33   </a>           dout_3_6_re,
</span><span><a class="LN" name="34">   34   </a>           dout_3_6_im);
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] din_3_6_re_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] din_3_6_im_dly;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">input</span>   din_3_vld_dly;
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">input</span>   [2:0] rd_3_Addr;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">input</span>   rd_3_Enb;
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] twdl_3_6_re;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] twdl_3_6_im;  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">input</span>   proc_3_enb;
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [18:0] dout_3_6_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [18:0] dout_3_6_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] din_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] din_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dinXTwdl_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dinXTwdl_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">wire</span> dinXTwdl_3_6_vld;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span>  x_vld;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] wrData_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">wire</span> [2:0] wrAddr;  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">wire</span> wrEnb;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] x_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] wrData_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] x_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf1_re_reg;  <span class="CT">// sfix20</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf1_im_reg;  <span class="CT">// sfix20</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf2_re_reg;  <span class="CT">// sfix20</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf2_im_reg;  <span class="CT">// sfix20</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Radix22ButterflyG1_x_re_dly1;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Radix22ButterflyG1_x_im_dly1;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">reg</span>  Radix22ButterflyG1_x_vld_dly1;
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Radix22ButterflyG1_dinXtwdl_re_dly1;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Radix22ButterflyG1_dinXtwdl_im_dly1;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Radix22ButterflyG1_dinXtwdl_re_dly2;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] Radix22ButterflyG1_dinXtwdl_im_dly2;  <span class="CT">// sfix19</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">reg</span>  Radix22ButterflyG1_dinXtwdl_vld_dly1;
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">reg</span>  Radix22ButterflyG1_dinXtwdl_vld_dly2;
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf1_re_reg_next;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf1_im_reg_next;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf2_re_reg_next;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_btf2_im_reg_next;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_add_cast;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_add_cast_1;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_sub_cast;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_sub_cast_1;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_add_cast_2;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_add_cast_3;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_sub_cast_2;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Radix22ButterflyG1_sub_cast_3;  <span class="CT">// sfix20_En13</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] xf_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [18:0] xf_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">reg</span>  xf_vld;
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dinXTwdlf_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] dinXTwdlf_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">wire</span> dinxTwdlf_vld;
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] btf1_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] btf1_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] btf2_re;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] btf2_im;  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">reg</span>  btf_vld;
</span><span><a class="LN" name="99">   99   </a>
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">assign</span> din_re = <b>{</b>din_3_6_re_dly[17], din_3_6_re_dly<b>}</b>;
</span><span><a class="LN" name="102">  102   </a>
</span><span><a class="LN" name="103">  103   </a>
</span><span><a class="LN" name="104">  104   </a>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">assign</span> din_im = <b>{</b>din_3_6_im_dly[17], din_3_6_im_dly<b>}</b>;
</span><span><a class="LN" name="106">  106   </a>
</span><span><a class="LN" name="107">  107   </a>
</span><span><a class="LN" name="108">  108   </a>
</span><span><a class="LN" name="109">  109   </a>  Complex4Multiply_block4 u_MUL4 (.clk(clk),
</span><span><a class="LN" name="110">  110   </a>                                  .reset(reset),
</span><span><a class="LN" name="111">  111   </a>                                  .din_re(din_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="112">  112   </a>                                  .din_im(din_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="113">  113   </a>                                  .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="114">  114   </a>                                  .twdl_3_6_re(twdl_3_6_re),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="115">  115   </a>                                  .twdl_3_6_im(twdl_3_6_im),  <span class="CT">// sfix16_En14</span>
</span><span><a class="LN" name="116">  116   </a>                                  .dinXTwdl_re(dinXTwdl_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="117">  117   </a>                                  .dinXTwdl_im(dinXTwdl_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="118">  118   </a>                                  .dinXTwdl_3_6_vld(dinXTwdl_3_6_vld)
</span><span><a class="LN" name="119">  119   </a>                                  );
</span><span><a class="LN" name="120">  120   </a>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="122">  122   </a>    <span class="KW">begin</span> : intdelay_process
</span><span><a class="LN" name="123">  123   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="124">  124   </a>        x_vld &lt;= 1'b0;
</span><span><a class="LN" name="125">  125   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="126">  126   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="127">  127   </a>        x_vld &lt;= rd_3_Enb;
</span><span><a class="LN" name="128">  128   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="129">  129   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="130">  130   </a>
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>
</span><span><a class="LN" name="133">  133   </a>  SimpleDualPortRAM_generic #(.AddrWidth(3),
</span><span><a class="LN" name="134">  134   </a>                              .DataWidth(19)
</span><span><a class="LN" name="135">  135   </a>                              )
</span><span><a class="LN" name="136">  136   </a>                            u_dataMEM_im_0_3 (.clk(clk),
</span><span><a class="LN" name="137">  137   </a>                                              .wr_din(wrData_im),
</span><span><a class="LN" name="138">  138   </a>                                              .wr_addr(wrAddr),
</span><span><a class="LN" name="139">  139   </a>                                              .wr_en(wrEnb),
</span><span><a class="LN" name="140">  140   </a>                                              .rd_addr(rd_3_Addr),
</span><span><a class="LN" name="141">  141   </a>                                              .dout(x_im)
</span><span><a class="LN" name="142">  142   </a>                                              );
</span><span><a class="LN" name="143">  143   </a>
</span><span><a class="LN" name="144">  144   </a>  SimpleDualPortRAM_generic #(.AddrWidth(3),
</span><span><a class="LN" name="145">  145   </a>                              .DataWidth(19)
</span><span><a class="LN" name="146">  146   </a>                              )
</span><span><a class="LN" name="147">  147   </a>                            u_dataMEM_re_0_3 (.clk(clk),
</span><span><a class="LN" name="148">  148   </a>                                              .wr_din(wrData_re),
</span><span><a class="LN" name="149">  149   </a>                                              .wr_addr(wrAddr),
</span><span><a class="LN" name="150">  150   </a>                                              .wr_en(wrEnb),
</span><span><a class="LN" name="151">  151   </a>                                              .rd_addr(rd_3_Addr),
</span><span><a class="LN" name="152">  152   </a>                                              .dout(x_re)
</span><span><a class="LN" name="153">  153   </a>                                              );
</span><span><a class="LN" name="154">  154   </a>
</span><span><a class="LN" name="155">  155   </a>  <span class="CT">// Radix22ButterflyG1</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="157">  157   </a>    <span class="KW">begin</span> : Radix22ButterflyG1_process
</span><span><a class="LN" name="158">  158   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="159">  159   </a>        Radix22ButterflyG1_btf1_re_reg &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="160">  160   </a>        Radix22ButterflyG1_btf1_im_reg &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="161">  161   </a>        Radix22ButterflyG1_btf2_re_reg &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="162">  162   </a>        Radix22ButterflyG1_btf2_im_reg &lt;= 20'sb00000000000000000000;
</span><span><a class="LN" name="163">  163   </a>        Radix22ButterflyG1_x_re_dly1 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="164">  164   </a>        Radix22ButterflyG1_x_im_dly1 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="165">  165   </a>        Radix22ButterflyG1_x_vld_dly1 &lt;= 1'b0;
</span><span><a class="LN" name="166">  166   </a>        xf_re &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="167">  167   </a>        xf_im &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="168">  168   </a>        xf_vld &lt;= 1'b0;
</span><span><a class="LN" name="169">  169   </a>        Radix22ButterflyG1_dinXtwdl_re_dly1 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="170">  170   </a>        Radix22ButterflyG1_dinXtwdl_im_dly1 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="171">  171   </a>        Radix22ButterflyG1_dinXtwdl_re_dly2 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="172">  172   </a>        Radix22ButterflyG1_dinXtwdl_im_dly2 &lt;= 19'sb0000000000000000000;
</span><span><a class="LN" name="173">  173   </a>        Radix22ButterflyG1_dinXtwdl_vld_dly1 &lt;= 1'b0;
</span><span><a class="LN" name="174">  174   </a>        Radix22ButterflyG1_dinXtwdl_vld_dly2 &lt;= 1'b0;
</span><span><a class="LN" name="175">  175   </a>        btf_vld &lt;= 1'b0;
</span><span><a class="LN" name="176">  176   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="177">  177   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="178">  178   </a>        Radix22ButterflyG1_btf1_re_reg &lt;= Radix22ButterflyG1_btf1_re_reg_next;
</span><span><a class="LN" name="179">  179   </a>        Radix22ButterflyG1_btf1_im_reg &lt;= Radix22ButterflyG1_btf1_im_reg_next;
</span><span><a class="LN" name="180">  180   </a>        Radix22ButterflyG1_btf2_re_reg &lt;= Radix22ButterflyG1_btf2_re_reg_next;
</span><span><a class="LN" name="181">  181   </a>        Radix22ButterflyG1_btf2_im_reg &lt;= Radix22ButterflyG1_btf2_im_reg_next;
</span><span><a class="LN" name="182">  182   </a>        xf_re &lt;= Radix22ButterflyG1_x_re_dly1;
</span><span><a class="LN" name="183">  183   </a>        xf_im &lt;= Radix22ButterflyG1_x_im_dly1;
</span><span><a class="LN" name="184">  184   </a>        xf_vld &lt;= Radix22ButterflyG1_x_vld_dly1;
</span><span><a class="LN" name="185">  185   </a>        btf_vld &lt;= Radix22ButterflyG1_dinXtwdl_vld_dly2;
</span><span><a class="LN" name="186">  186   </a>        Radix22ButterflyG1_dinXtwdl_vld_dly2 &lt;= Radix22ButterflyG1_dinXtwdl_vld_dly1;
</span><span><a class="LN" name="187">  187   </a>        Radix22ButterflyG1_dinXtwdl_re_dly2 &lt;= Radix22ButterflyG1_dinXtwdl_re_dly1;
</span><span><a class="LN" name="188">  188   </a>        Radix22ButterflyG1_dinXtwdl_im_dly2 &lt;= Radix22ButterflyG1_dinXtwdl_im_dly1;
</span><span><a class="LN" name="189">  189   </a>        Radix22ButterflyG1_dinXtwdl_re_dly1 &lt;= dinXTwdl_re;
</span><span><a class="LN" name="190">  190   </a>        Radix22ButterflyG1_dinXtwdl_im_dly1 &lt;= dinXTwdl_im;
</span><span><a class="LN" name="191">  191   </a>        Radix22ButterflyG1_x_re_dly1 &lt;= x_re;
</span><span><a class="LN" name="192">  192   </a>        Radix22ButterflyG1_x_im_dly1 &lt;= x_im;
</span><span><a class="LN" name="193">  193   </a>        Radix22ButterflyG1_x_vld_dly1 &lt;= x_vld;
</span><span><a class="LN" name="194">  194   </a>        Radix22ButterflyG1_dinXtwdl_vld_dly1 &lt;= proc_3_enb &amp;&amp; dinXTwdl_3_6_vld;
</span><span><a class="LN" name="195">  195   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="197">  197   </a>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">assign</span> dinxTwdlf_vld = ( ! proc_3_enb) &amp;&amp; dinXTwdl_3_6_vld;
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">assign</span> Radix22ButterflyG1_add_cast = <b>{</b>Radix22ButterflyG1_x_re_dly1[18], Radix22ButterflyG1_x_re_dly1<b>}</b>;
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">assign</span> Radix22ButterflyG1_add_cast_1 = <b>{</b>Radix22ButterflyG1_dinXtwdl_re_dly2[18], Radix22ButterflyG1_dinXtwdl_re_dly2<b>}</b>;
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">assign</span> Radix22ButterflyG1_btf1_re_reg_next = Radix22ButterflyG1_add_cast + Radix22ButterflyG1_add_cast_1;
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">assign</span> Radix22ButterflyG1_sub_cast = <b>{</b>Radix22ButterflyG1_x_re_dly1[18], Radix22ButterflyG1_x_re_dly1<b>}</b>;
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">assign</span> Radix22ButterflyG1_sub_cast_1 = <b>{</b>Radix22ButterflyG1_dinXtwdl_re_dly2[18], Radix22ButterflyG1_dinXtwdl_re_dly2<b>}</b>;
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">assign</span> Radix22ButterflyG1_btf2_re_reg_next = Radix22ButterflyG1_sub_cast - Radix22ButterflyG1_sub_cast_1;
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">assign</span> Radix22ButterflyG1_add_cast_2 = <b>{</b>Radix22ButterflyG1_x_im_dly1[18], Radix22ButterflyG1_x_im_dly1<b>}</b>;
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">assign</span> Radix22ButterflyG1_add_cast_3 = <b>{</b>Radix22ButterflyG1_dinXtwdl_im_dly2[18], Radix22ButterflyG1_dinXtwdl_im_dly2<b>}</b>;
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">assign</span> Radix22ButterflyG1_btf1_im_reg_next = Radix22ButterflyG1_add_cast_2 + Radix22ButterflyG1_add_cast_3;
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">assign</span> Radix22ButterflyG1_sub_cast_2 = <b>{</b>Radix22ButterflyG1_x_im_dly1[18], Radix22ButterflyG1_x_im_dly1<b>}</b>;
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">assign</span> Radix22ButterflyG1_sub_cast_3 = <b>{</b>Radix22ButterflyG1_dinXtwdl_im_dly2[18], Radix22ButterflyG1_dinXtwdl_im_dly2<b>}</b>;
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">assign</span> Radix22ButterflyG1_btf2_im_reg_next = Radix22ButterflyG1_sub_cast_2 - Radix22ButterflyG1_sub_cast_3;
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">assign</span> dinXTwdlf_re = dinXTwdl_re;
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">assign</span> dinXTwdlf_im = dinXTwdl_im;
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">assign</span> btf1_re = Radix22ButterflyG1_btf1_re_reg[18:0];
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">assign</span> btf1_im = Radix22ButterflyG1_btf1_im_reg[18:0];
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">assign</span> btf2_re = Radix22ButterflyG1_btf2_re_reg[18:0];
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">assign</span> btf2_im = Radix22ButterflyG1_btf2_im_reg[18:0];
</span><span><a class="LN" name="217">  217   </a>
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>
</span><span><a class="LN" name="220">  220   </a>  SDFCommutator3_block4 u_SDFCOMMUTATOR_3 (.clk(clk),
</span><span><a class="LN" name="221">  221   </a>                                           .reset(reset),
</span><span><a class="LN" name="222">  222   </a>                                           .din_3_vld_dly(din_3_vld_dly),
</span><span><a class="LN" name="223">  223   </a>                                           .xf_re(xf_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="224">  224   </a>                                           .xf_im(xf_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="225">  225   </a>                                           .xf_vld(xf_vld),
</span><span><a class="LN" name="226">  226   </a>                                           .dinXTwdlf_re(dinXTwdlf_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="227">  227   </a>                                           .dinXTwdlf_im(dinXTwdlf_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="228">  228   </a>                                           .dinxTwdlf_vld(dinxTwdlf_vld),
</span><span><a class="LN" name="229">  229   </a>                                           .btf1_re(btf1_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="230">  230   </a>                                           .btf1_im(btf1_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="231">  231   </a>                                           .btf2_re(btf2_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="232">  232   </a>                                           .btf2_im(btf2_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="233">  233   </a>                                           .btf_vld(btf_vld),
</span><span><a class="LN" name="234">  234   </a>                                           .wrData_re(wrData_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="235">  235   </a>                                           .wrData_im(wrData_im),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="236">  236   </a>                                           .wrAddr(wrAddr),  <span class="CT">// ufix3</span>
</span><span><a class="LN" name="237">  237   </a>                                           .wrEnb(wrEnb),
</span><span><a class="LN" name="238">  238   </a>                                           .dout_3_6_re(dout_3_6_re),  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="239">  239   </a>                                           .dout_3_6_im(dout_3_6_im)  <span class="CT">// sfix19_En13</span>
</span><span><a class="LN" name="240">  240   </a>                                           );
</span><span><a class="LN" name="241">  241   </a>
</span><span><a class="LN" name="242">  242   </a><span class="KW">endmodule</span>  <span class="CT">// RADIX22FFT_SDF1_3_block4</span>
</span><span><a class="LN" name="243">  243   </a>
</span><span><a class="LN" name="244">  244   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>