{
    "code": "module TopModule (\n    input logic a,            // 1-bit input signal a\n    input logic b,            // 1-bit input signal b\n    input logic sel_b1,       // 1-bit selection signal (first part)\n    input logic sel_b2,       // 1-bit selection signal (second part)\n    output logic out_assign,   // 1-bit output signal for assign statement implementation\n    output logic out_always    // 1-bit output signal for procedural if statement implementation\n);\n\nassign out_assign = (sel_b1 && sel_b2) ? b : a;  // Combinational assignment\n\nalways @(*) begin\n    if (sel_b1 && sel_b2) begin\n        out_always = b;  // Choose b if both sel_b1 and sel_b2 are HIGH\n    end else begin\n        out_always = a;  // Otherwise, choose a\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}