Analysis & Synthesis report for top
Mon Apr 05 04:00:21 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|AXI_Interconnect:xbar|write_state
 12. State Machine - |top|AXI_Interconnect:xbar|read_state
 13. State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState
 14. State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState
 15. State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wordsize
 16. State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Added for RAM Pass-Through Logic
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated
 24. Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated
 25. Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_1t13:auto_generated
 26. Source assignments for sld_signaltap:auto_signaltap_0
 27. Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated
 28. Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated
 29. Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A
 30. Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core
 31. Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul
 32. Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7
 33. Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem
 34. Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F
 36. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram
 37. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette
 39. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i
 41. Parameter Settings for User Entity Instance: AXI_Interconnect:xbar
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 43. Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0
 44. Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i"
 47. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll"
 48. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette"
 49. Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram"
 50. Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"
 51. Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A"
 52. Signal Tap Logic Analyzer Settings
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Connections to In-System Debugging Instance "auto_signaltap_0"
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 05 04:00:20 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7791                                        ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,227,136                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                 ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                                       ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; resources/mandel.mif                                                                                                                             ; yes             ; User Memory Initialization File              ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/mandel.mif                                                                                                                             ;             ;
; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; yes             ; User Memory Initialization File              ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ;             ;
; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ; yes             ; User Memory Initialization File              ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ;             ;
; resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv                                                                                              ;             ;
; resources/peripherals/vga/IP_VGA_PLL_Altera.v                                                                                                    ; yes             ; User Verilog HDL File                        ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v                                                                                                    ;             ;
; resources/peripherals/vga/IP_VGA_Main.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv                                                                                                         ;             ;
; resources/peripherals/vga/IP_VGA_IF.sv                                                                                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_IF.sv                                                                                                           ;             ;
; resources/peripherals/mem/mem_m10k.sv                                                                                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv                                                                                                            ;             ;
; resources/hdl/picorv32/picorv32.sv                                                                                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv                                                                                                               ;             ;
; resources/hdl/axi/controller_worker.sv                                                                                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv                                                                                                           ;             ;
; resources/hdl/Interfaces.sv                                                                                                                      ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv                                                                                                                      ;             ;
; generator/demo_project.sv                                                                                                                        ; yes             ; User SystemVerilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv                                                                                                                        ;             ;
; mem10k_megafunction.v                                                                                                                            ; yes             ; User Wizard-Generated File                   ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v                                                                                                                            ;             ;
; altsyncram.tdf                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                              ;             ;
; stratix_ram_block.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                       ;             ;
; lpm_mux.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                 ;             ;
; lpm_decode.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                              ;             ;
; aglobal201.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                                                              ;             ;
; a_rdenreg.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                               ;             ;
; altrom.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                  ;             ;
; altram.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                  ;             ;
; altdpram.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                ;             ;
; db/altsyncram_r532.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf                                                                                                                           ;             ;
; db/decode_5la.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_5la.tdf                                                                                                                                ;             ;
; db/decode_u0a.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_u0a.tdf                                                                                                                                ;             ;
; db/mux_2hb.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_2hb.tdf                                                                                                                                   ;             ;
; db/altsyncram_5n13.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_5n13.tdf                                                                                                                           ;             ;
; db/decode_3na.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_3na.tdf                                                                                                                                ;             ;
; db/decode_s2a.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_s2a.tdf                                                                                                                                ;             ;
; db/mux_jhb.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_jhb.tdf                                                                                                                                   ;             ;
; db/altsyncram_1t13.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_1t13.tdf                                                                                                                           ;             ;
; altera_pll.v                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                                                ;             ;
; sld_signaltap.vhd                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                           ;             ;
; sld_signaltap_impl.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                                      ;             ;
; sld_ela_control.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                         ;             ;
; lpm_shiftreg.tdf                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                                            ;             ;
; lpm_constant.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                            ;             ;
; dffeea.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                                  ;             ;
; sld_mbpmg.vhd                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                                ;             ;
; sld_buffer_manager.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                                      ;             ;
; db/altsyncram_ue84.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_ue84.tdf                                                                                                                           ;             ;
; altdpram.tdf                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                                                ;             ;
; memmodes.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                                                              ;             ;
; a_hdffe.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                                                 ;             ;
; alt_le_rden_reg.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                                                         ;             ;
; altsyncram.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                                                              ;             ;
; lpm_mux.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                                                 ;             ;
; muxlut.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                                                  ;             ;
; bypassff.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                                ;             ;
; altshift.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                                ;             ;
; db/mux_ilc.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_ilc.tdf                                                                                                                                   ;             ;
; lpm_decode.tdf                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                                                              ;             ;
; declut.inc                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                                                                                  ;             ;
; lpm_compare.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                             ;             ;
; db/decode_vnf.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_vnf.tdf                                                                                                                                ;             ;
; lpm_counter.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                                             ;             ;
; lpm_add_sub.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                             ;             ;
; cmpconst.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                                                ;             ;
; lpm_counter.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                             ;             ;
; alt_counter_stratix.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                                                     ;             ;
; db/cntr_sai.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_sai.tdf                                                                                                                                  ;             ;
; db/cmpr_h9c.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cmpr_h9c.tdf                                                                                                                                  ;             ;
; db/cntr_3vi.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_3vi.tdf                                                                                                                                  ;             ;
; db/cntr_59i.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_59i.tdf                                                                                                                                  ;             ;
; db/cmpr_d9c.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cmpr_d9c.tdf                                                                                                                                  ;             ;
; db/cntr_kri.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_kri.tdf                                                                                                                                  ;             ;
; db/cmpr_99c.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cmpr_99c.tdf                                                                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                           ;             ;
; sld_hub.vhd                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                 ; altera_sld  ;
; db/ip/sld70f98f60/alt_sld_fab.v                                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/alt_sld_fab.v                                                                                                                  ; alt_sld_fab ;
; db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab.v                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab.v                                                                                           ; alt_sld_fab ;
; db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                    ; alt_sld_fab ;
; db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                 ; alt_sld_fab ;
; db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                               ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                               ; alt_sld_fab ;
; db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                 ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                            ;             ;
; db/altsyncram_d2k1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_d2k1.tdf                                                                                                                           ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4497           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3485           ;
;     -- 7 input functions                    ; 17             ;
;     -- 6 input functions                    ; 695            ;
;     -- 5 input functions                    ; 1102           ;
;     -- 4 input functions                    ; 362            ;
;     -- <=3 input functions                  ; 1309           ;
;                                             ;                ;
; Dedicated logic registers                   ; 7791           ;
;                                             ;                ;
; I/O pins                                    ; 34             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3227136        ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 6505           ;
; Total fan-out                               ; 62125          ;
; Average fan-out                             ; 5.06           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 3485 (2)            ; 7791 (0)                  ; 3227136           ; 3          ; 34   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|                                                      ; 26 (26)             ; 143 (143)                 ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller                                                                                                                                                                                                                                                              ; AXI_Controller_Worker             ; work         ;
;    |AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|                                                         ; 26 (26)             ; 142 (142)                 ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller                                                                                                                                                                                                                                                                 ; AXI_Controller_Worker             ; work         ;
;    |AXI_Interconnect:xbar|                                                                                                              ; 93 (93)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|AXI_Interconnect:xbar                                                                                                                                                                                                                                                                                                                      ; AXI_Interconnect                  ; work         ;
;    |IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|                                                                           ; 840 (571)           ; 438 (426)                 ; 2463744           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F                                                                                                                                                                                                                                                                                   ; IP_VGA_Main                       ; work         ;
;       |IP_VGA_AsyncRam_Altera:palette|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette                                                                                                                                                                                                                                                    ; IP_VGA_AsyncRam_Altera            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_1t13:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_1t13:auto_generated                                                                                                                                                                                     ; altsyncram_1t13                   ; work         ;
;       |IP_VGA_AsyncRam_Altera:vram|                                                                                                     ; 269 (0)             ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram                                                                                                                                                                                                                                                       ; IP_VGA_AsyncRam_Altera            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 269 (0)             ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_5n13:auto_generated|                                                                                            ; 269 (0)             ; 12 (12)                   ; 2457600           ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated                                                                                                                                                                                        ; altsyncram_5n13                   ; work         ;
;                |decode_3na:decode2|                                                                                                     ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|decode_3na:decode2                                                                                                                                                                     ; decode_3na                        ; work         ;
;                |decode_s2a:rden_decode_a|                                                                                               ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|decode_s2a:rden_decode_a                                                                                                                                                               ; decode_s2a                        ; work         ;
;                |decode_s2a:rden_decode_b|                                                                                               ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|decode_s2a:rden_decode_b                                                                                                                                                               ; decode_s2a                        ; work         ;
;                |mux_jhb:mux4|                                                                                                           ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|mux_jhb:mux4                                                                                                                                                                           ; mux_jhb                           ; work         ;
;                |mux_jhb:mux5|                                                                                                           ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|mux_jhb:mux5                                                                                                                                                                           ; mux_jhb                           ; work         ;
;       |IP_VGA_PLL_Altera:pll|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll                                                                                                                                                                                                                                                             ; IP_VGA_PLL_Altera                 ; work         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                     ; altera_pll                        ; work         ;
;    |mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|                                                                                 ; 35 (1)              ; 4 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7                                                                                                                                                                                                                                                                                         ; mem_m10k                          ; work         ;
;       |mem10k_megafunction:mem|                                                                                                         ; 34 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem                                                                                                                                                                                                                                                                 ; mem10k_megafunction               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 34 (0)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_r532:auto_generated|                                                                                            ; 34 (0)              ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated                                                                                                                                                                                                  ; altsyncram_r532                   ; work         ;
;                |decode_5la:decode2|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|decode_5la:decode2                                                                                                                                                                               ; decode_5la                        ; work         ;
;                |mux_2hb:mux3|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3                                                                                                                                                                                     ; mux_2hb                           ; work         ;
;    |picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|                                                                         ; 1583 (0)            ; 1043 (0)                  ; 2048              ; 3          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A                                                                                                                                                                                                                                                                                 ; picorv32_axi                      ; work         ;
;       |picorv32:picorv32_core|                                                                                                          ; 1573 (1197)         ; 1039 (672)                ; 2048              ; 3          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core                                                                                                                                                                                                                                                          ; picorv32                          ; work         ;
;          |altsyncram:cpuregs_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_d2k1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated                                                                                                                                                                                                  ; altsyncram_d2k1                   ; work         ;
;          |altsyncram:cpuregs_rtl_1|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_d2k1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated                                                                                                                                                                                                  ; altsyncram_d2k1                   ; work         ;
;          |picorv32_pcpi_div:pcpi_div|                                                                                                   ; 323 (323)           ; 200 (200)                 ; 0                 ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div                                                                                                                                                                                                                               ; picorv32_pcpi_div                 ; work         ;
;          |picorv32_pcpi_fast_mul:pcpi_mul|                                                                                              ; 53 (53)             ; 167 (167)                 ; 0                 ; 3          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul                                                                                                                                                                                                                          ; picorv32_pcpi_fast_mul            ; work         ;
;       |picorv32_axi_adapter:axi_adapter|                                                                                                ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter                                                                                                                                                                                                                                                ; picorv32_axi_adapter              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 789 (2)             ; 5871 (926)                ; 237056            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 787 (0)             ; 4945 (0)                  ; 237056            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 787 (67)            ; 4945 (1930)               ; 237056            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 237056            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ue84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 237056            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ue84:auto_generated                                                                                                                                                 ; altsyncram_ue84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 70 (70)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 563 (1)             ; 2331 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 463 (0)             ; 2315 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1389 (1389)               ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 463 (0)             ; 926 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:448:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:449:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:450:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:451:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:452:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:453:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:454:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:455:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:456:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:457:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:458:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:459:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:460:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:461:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:462:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 99 (99)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (12)             ; 525 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_sai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_sai:auto_generated                                                             ; cntr_sai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                      ; cntr_3vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                            ; cntr_59i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 463 (463)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_1t13:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port   ; 256          ; 24           ; 256          ; 24           ; 6144    ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|ALTSYNCRAM                                        ; AUTO ; True Dual Port   ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; resources/mandel.mif                                                                                                                             ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                                                                                                             ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ue84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 463          ; 512          ; 463          ; 237056  ; None                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                       ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |top|mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem                                                                                                                                                                                          ; mem10k_megafunction.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |top|AXI_Interconnect:xbar|write_state                                                 ;
+----------------------------+------------------------+---------------------+----------------------------+
; Name                       ; write_state.WRITE_IDLE ; write_state.AW_DONE ; write_state.AWADDR_LATCHED ;
+----------------------------+------------------------+---------------------+----------------------------+
; write_state.WRITE_IDLE     ; 0                      ; 0                   ; 0                          ;
; write_state.AWADDR_LATCHED ; 1                      ; 0                   ; 1                          ;
; write_state.AW_DONE        ; 1                      ; 1                   ; 0                          ;
+----------------------------+------------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top|AXI_Interconnect:xbar|read_state                                             ;
+---------------------------+----------------------+--------------------+---------------------------+
; Name                      ; read_state.READ_IDLE ; read_state.AR_DONE ; read_state.ARADDR_LATCHED ;
+---------------------------+----------------------+--------------------+---------------------------+
; read_state.READ_IDLE      ; 0                    ; 0                  ; 0                         ;
; read_state.ARADDR_LATCHED ; 1                    ; 0                  ; 1                         ;
; read_state.AR_DONE        ; 1                    ; 1                  ; 0                         ;
+---------------------------+----------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState ;
+---------------+--------------+---------------+-------------+-------------------------+
; Name          ; yState.FRONT ; yState.ACTIVE ; yState.BACK ; yState.SYNC             ;
+---------------+--------------+---------------+-------------+-------------------------+
; yState.SYNC   ; 0            ; 0             ; 0           ; 0                       ;
; yState.BACK   ; 0            ; 0             ; 1           ; 1                       ;
; yState.ACTIVE ; 0            ; 1             ; 0           ; 1                       ;
; yState.FRONT  ; 1            ; 0             ; 0           ; 1                       ;
+---------------+--------------+---------------+-------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState ;
+---------------+--------------+---------------+-------------+-------------------------+
; Name          ; xState.FRONT ; xState.ACTIVE ; xState.BACK ; xState.SYNC             ;
+---------------+--------------+---------------+-------------+-------------------------+
; xState.SYNC   ; 0            ; 0             ; 0           ; 0                       ;
; xState.BACK   ; 0            ; 0             ; 1           ; 1                       ;
; xState.ACTIVE ; 0            ; 1             ; 0           ; 1                       ;
; xState.FRONT  ; 1            ; 0             ; 0           ; 1                       ;
+---------------+--------------+---------------+-------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wordsize ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01                                               ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------+
; mem_wordsize.00 ; 0               ; 0               ; 0                                                             ;
; mem_wordsize.01 ; 1               ; 0               ; 1                                                             ;
; mem_wordsize.10 ; 1               ; 1               ; 0                                                             ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state                                                                                                                                           ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s1[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_retirq                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_waitirq                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[0]                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|compressed_instr                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_getq                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_setq                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_maskirq                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_timer                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|do_waitirq                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s2[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_compr                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][17]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][16]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][15]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][14]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][13]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][12]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][11]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][10]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][9]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][8]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][7]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][6]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][5]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][4]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][3]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][2]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][1]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_ll_pl[0][0]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][0]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][0]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][1]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][1]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][2]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][2]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][3]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][3]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][4]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][4]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][5]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][5]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][6]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][6]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][7]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][7]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][8]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][8]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][9]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][9]       ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][10]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][10]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][11]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][11]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][12]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][12]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][13]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][13]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][14]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][14]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][15]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][15]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][16]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][16]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][17]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][17]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][18]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][18]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][19]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][19]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][20]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][20]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][21]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][21]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][22]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][22]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][23]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][23]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][24]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][24]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][25]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][25]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][26]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][26]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][27]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][27]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][28]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][28]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][29]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][29]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][30]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][30]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][31]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][31]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_lh_pl[0][32]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hl_pl[0][32]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][34] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][35] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][36] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~add_lh_hlmac_pl[0][37] ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hh_pl[0][28]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul|Mult0~mult_hh_pl[0][29]      ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_wr                           ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_ready ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[0]                                                    ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_next_pc[0]                        ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[1]                                                  ; Merged with AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[0]                           ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[1]                                                  ; Merged with AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[0]                           ;
; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[1]                                                     ; Merged with AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[0]                              ;
; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[1]                                                     ; Merged with AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[0]                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[4]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[4]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[3]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[3]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[2]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[2]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[1]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[1]                      ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs2[0]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[11]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[4]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[19]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[3]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[18]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[2]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[17]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[1]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[16]                     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_rs1[0]                                               ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[15]                     ;
; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|reset_latch                                                         ; Merged with AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|reset_latch                               ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[21..31]                                        ; Merged with picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm_j[20]                     ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[0]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[0]                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_next_pc[0]                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|is_lbu_lhu_lw                                                ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_is_lu                                                ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState~3                                                                              ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState~4                                                                              ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState~3                                                                              ; Lost fanout                                                                                                                         ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState~4                                                                              ; Lost fanout                                                                                                                         ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs2                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; Total Number of Removed Registers = 144                                                                                                        ;                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                          ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[0]      ; Stuck at GND              ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[0],  ;
;                                                                                                    ; due to stuck port data_in ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[0],  ;
;                                                                                                    ;                           ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[0],     ;
;                                                                                                    ;                           ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[0]      ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s1[0]                            ; Stuck at GND              ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|scanline_s2[0]                         ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|compressed_instr ; Stuck at GND              ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_compr ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                 ;
+----------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7791  ;
; Number of registers using Synchronous Clear  ; 1255  ;
; Number of registers using Synchronous Load   ; 840   ;
; Number of registers using Asynchronous Clear ; 1998  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2938  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|VGA_IF.VGA_SYNC_N                                                                                                                                                                                                                                                      ; 1       ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|en                                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register Name                                                                                              ; RAM Name                                                                                        ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[1]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[2]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[3]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[4]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[5]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[6]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[7]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[8]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[9]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[10] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[11] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[12] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[13] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[14] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[19] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[21] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[22] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[23] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[25] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[26] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[32] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[33] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[34] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[37] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[38] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[39] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[40] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[41] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0_bypass[42] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[0]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[1]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[2]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[3]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[4]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[5]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[6]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[7]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[8]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[9]  ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[10] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[11] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[13] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[16] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[17] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[18] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[19] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[20] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[21] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[24] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[25] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[27] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[29] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[31] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[32] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[33] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[34] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[35] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[36] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[37] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[38] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[39] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[40] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[41] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1_bypass[42] ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1 ;
+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 95 bits   ; 190 LEs       ; 0 LEs                ; 190 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|count_instr[23]                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|x_out[5]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[29]                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|user_rddata_latch[24]                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|palette_data_a[17]                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|vram_data_a[3]                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|user_rddata_latch[1]                                                                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[10]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[1]                                                                                        ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |top|AXI_Interconnect:xbar|araddr_latched[5]                                                                                                                                               ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |top|AXI_Interconnect:xbar|awaddr_latched[19]                                                                                                                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|instr_add                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|pcpi_timeout_counter[3]                                                                             ;
; 3:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[2]                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_rd[0]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[28]                                                                                       ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[5]                                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[21]                                                                                           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |top|AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[6]                                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[50]                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[6]                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|y_out[2]                                                                                                                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[4]                                                                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[5]                                                                                         ;
; 5:1                ; 36 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |top|AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[15]                                                                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_next_pc[24]                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op2[1]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm[8]                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm[21]                                                                                     ;
; 9:1                ; 14 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[18]                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|latched_rd[4]                                                                                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|alu_out_q[1]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|decoded_imm[4]                                                                                      ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op2[28]                                                                                         ;
; 10:1               ; 224 bits  ; 1344 LEs      ; 0 LEs                ; 1344 LEs               ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[107]                                                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|x_in[3]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|y_in[2]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[7]                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|x_in[8]                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[12]                                                                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[20]                                                                                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|p_in[31]                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_state[0]                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_sh[0]                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_sh[4]                                                                                           ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op1[28]                                                                                         ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op1[2]                                                                                          ;
; 15:1               ; 24 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_op1[12]                                                                                         ;
; 12:1               ; 7 bits    ; 56 LEs        ; 70 LEs               ; -14 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_out[13]                                                                                         ;
; 14:1               ; 16 bits   ; 144 LEs       ; 160 LEs              ; -16 LEs                ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_out[17]                                                                                         ;
; 17:1               ; 7 bits    ; 77 LEs        ; 77 LEs               ; 0 LEs                  ; Yes        ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_out[0]                                                                                          ;
; 41:1               ; 7 bits    ; 189 LEs       ; 189 LEs              ; 0 LEs                  ; Yes        ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[3]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.ARVALID[0]                                                                                                      ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|M_IF.RDATA[0]                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_IF.AWVALID[0]                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|AXI_Interconnect:xbar|M_IF.AWREADY[0]                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|xState                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|yState                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rs2[4]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|Selector41                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|mux_jhb:mux4|l3_w3_n4_mux_dataout ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|mux_jhb:mux5|l3_w2_n4_mux_dataout ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wordsize                                                                                        ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; No         ; |top|picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpu_state                                                                                           ;
; 33:1               ; 8 bits    ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |top|IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|mux_jhb:mux5|l6_w0_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_1t13:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A ;
+----------------------+----------------------------------+-----------------------------------------------+
; Parameter Name       ; Value                            ; Type                                          ;
+----------------------+----------------------------------+-----------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                               ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                               ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                               ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                               ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                               ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                               ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                               ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                               ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                               ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                               ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                               ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                               ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary                               ;
; ENABLE_FAST_MUL      ; 1                                ; Signed Integer                                ;
; ENABLE_DIV           ; 1                                ; Signed Integer                                ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                               ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                               ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                               ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                               ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                               ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                               ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                               ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                               ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                               ;
; STACKADDR            ; 00000000000000001000000000000000 ; Unsigned Binary                               ;
+----------------------+----------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core ;
+----------------------+----------------------------------+----------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                 ;
+----------------------+----------------------------------+----------------------------------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                                                      ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary                                                      ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                                                      ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                                                      ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                                                      ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                                                      ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                                                      ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                                                      ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                                                      ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary                                                      ;
; ENABLE_FAST_MUL      ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                                                      ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                                                      ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                                                      ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                                                      ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                                                      ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                                                      ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                                                      ;
; STACKADDR            ; 00000000000000001000000000000000 ; Unsigned Binary                                                      ;
+----------------------+----------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; EXTRA_MUL_FFS  ; 0     ; Signed Integer                                                                                                                        ;
; EXTRA_INSN_FFS ; 0     ; Signed Integer                                                                                                                        ;
; MUL_CLKGATE    ; 0     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; N_ADDR_BITS    ; 16                               ; Signed Integer                              ;
; ADDR           ; 00000000000000000000000000000000 ; Unsigned Binary                             ;
; MIF_FILENAME   ; resources/mandel.mif             ; String                                      ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                            ;
+----------------+----------------------+---------------------------------------------------------------------------------+
; MIF_FILE       ; resources/mandel.mif ; String                                                                          ;
+----------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; resources/mandel.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_r532      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F                                                                               ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                            ; Type            ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; ADDR           ; 10000000000000000000000000000000                                                                                                                 ; Unsigned Binary ;
; DEPTH          ; 8                                                                                                                                                ; Signed Integer  ;
; W_DIV_1280     ; 1                                                                                                                                                ; Signed Integer  ;
; H_DIV_960      ; 1                                                                                                                                                ; Signed Integer  ;
; VRAM_MIF       ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ; String          ;
; PALETTE_MIF    ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; String          ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram                                               ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                         ; Type           ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; WIDTH          ; 8                                                                                                                                             ; Signed Integer ;
; DEPTH          ; 307200                                                                                                                                        ; Signed Integer ;
; MIF            ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif ; String         ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component                                   ;
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                         ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                             ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                               ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                                                             ; Signed Integer ;
; WIDTHAD_A                          ; 19                                                                                                                                            ; Signed Integer ;
; NUMWORDS_A                         ; 307200                                                                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                          ; Untyped        ;
; WIDTH_B                            ; 8                                                                                                                                             ; Signed Integer ;
; WIDTHAD_B                          ; 19                                                                                                                                            ; Signed Integer ;
; NUMWORDS_B                         ; 307200                                                                                                                                        ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                             ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                          ; Untyped        ;
; INIT_FILE                          ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_5n13                                                                                                                               ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette                                               ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                                                                                            ; Type           ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; WIDTH          ; 24                                                                                                                                               ; Signed Integer ;
; DEPTH          ; 256                                                                                                                                              ; Signed Integer ;
; MIF            ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; String         ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component                                   ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                            ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                                ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                  ; Untyped        ;
; WIDTH_A                            ; 24                                                                                                                                               ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                                                                                ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                                                                              ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                             ; Untyped        ;
; WIDTH_B                            ; 24                                                                                                                                               ; Signed Integer ;
; WIDTHAD_B                          ; 8                                                                                                                                                ; Signed Integer ;
; NUMWORDS_B                         ; 256                                                                                                                                              ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                                ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                                ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                             ; Untyped        ;
; INIT_FILE                          ; resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_1t13                                                                                                                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                              ;
; fractional_vco_multiplier            ; true                   ; String                                                                              ;
; pll_type                             ; General                ; String                                                                              ;
; pll_subtype                          ; General                ; String                                                                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                      ;
; operation_mode                       ; normal                 ; String                                                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                      ;
; data_rate                            ; 0                      ; Signed Integer                                                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                      ;
; output_clock_frequency0              ; 102.100000 MHz         ; String                                                                              ;
; phase_shift0                         ; 0 ps                   ; String                                                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                              ;
; phase_shift1                         ; 0 ps                   ; String                                                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                              ;
; phase_shift2                         ; 0 ps                   ; String                                                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                              ;
; phase_shift3                         ; 0 ps                   ; String                                                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                              ;
; phase_shift4                         ; 0 ps                   ; String                                                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                              ;
; phase_shift5                         ; 0 ps                   ; String                                                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                              ;
; phase_shift6                         ; 0 ps                   ; String                                                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                              ;
; phase_shift7                         ; 0 ps                   ; String                                                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                              ;
; phase_shift8                         ; 0 ps                   ; String                                                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                              ;
; phase_shift9                         ; 0 ps                   ; String                                                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                              ;
; phase_shift10                        ; 0 ps                   ; String                                                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                              ;
; phase_shift11                        ; 0 ps                   ; String                                                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                              ;
; phase_shift12                        ; 0 ps                   ; String                                                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                              ;
; phase_shift13                        ; 0 ps                   ; String                                                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                              ;
; phase_shift14                        ; 0 ps                   ; String                                                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                              ;
; phase_shift15                        ; 0 ps                   ; String                                                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                              ;
; phase_shift16                        ; 0 ps                   ; String                                                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                              ;
; phase_shift17                        ; 0 ps                   ; String                                                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                      ;
; clock_name_0                         ;                        ; String                                                                              ;
; clock_name_1                         ;                        ; String                                                                              ;
; clock_name_2                         ;                        ; String                                                                              ;
; clock_name_3                         ;                        ; String                                                                              ;
; clock_name_4                         ;                        ; String                                                                              ;
; clock_name_5                         ;                        ; String                                                                              ;
; clock_name_6                         ;                        ; String                                                                              ;
; clock_name_7                         ;                        ; String                                                                              ;
; clock_name_8                         ;                        ; String                                                                              ;
; clock_name_global_0                  ; false                  ; String                                                                              ;
; clock_name_global_1                  ; false                  ; String                                                                              ;
; clock_name_global_2                  ; false                  ; String                                                                              ;
; clock_name_global_3                  ; false                  ; String                                                                              ;
; clock_name_global_4                  ; false                  ; String                                                                              ;
; clock_name_global_5                  ; false                  ; String                                                                              ;
; clock_name_global_6                  ; false                  ; String                                                                              ;
; clock_name_global_7                  ; false                  ; String                                                                              ;
; clock_name_global_8                  ; false                  ; String                                                                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                      ;
; n_cnt_bypass_en                      ; false                  ; String                                                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                      ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                      ;
; pll_slf_rst                          ; false                  ; String                                                                              ;
; pll_bw_sel                           ; low                    ; String                                                                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                              ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                              ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AXI_Interconnect:xbar                                          ;
+--------------------------------------------------------+----------------------------------+-----------------+
; Parameter Name                                         ; Value                            ; Type            ;
+--------------------------------------------------------+----------------------------------+-----------------+
; mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_base_addr    ; 00000000000000000000000000000000 ; Unsigned Binary ;
; mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_num_bits     ; 16                               ; Signed Integer  ;
; IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_base_addr ; 10000000000000000000000000000000 ; Unsigned Binary ;
; IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_num_bits  ; 5                                ; Signed Integer  ;
+--------------------------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 1412                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                       ;
; Entity Instance                           ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                       ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                       ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 24                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 24                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i"                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll"                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                 ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                            ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram" ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                                         ;
; wren_b ; Input ; Info     ; Stuck at GND                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core"                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A"                                                                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pcpi_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_insn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_wr     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_rd     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_wait   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_ready  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 463                 ; 463              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1830                        ;
;     ENA               ; 284                         ;
;     ENA SCLR          ; 836                         ;
;     ENA SCLR SLD      ; 48                          ;
;     ENA SLD           ; 89                          ;
;     SCLR              ; 243                         ;
;     SCLR SLD          ; 15                          ;
;     SLD               ; 100                         ;
;     plain             ; 215                         ;
; arriav_lcell_comb     ; 2606                        ;
;     arith             ; 753                         ;
;         1 data inputs ; 518                         ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 31                          ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 1781                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 315                         ;
;         4 data inputs ; 260                         ;
;         5 data inputs ; 539                         ;
;         6 data inputs ; 548                         ;
;     shared            ; 56                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 497                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 456                         ;
;                       ;                             ;
; Max LUT depth         ; 26.50                       ;
; Average LUT depth     ; 5.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                              ; Details ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AXI_Interconnect:xbar|read_state.ARADDR_LATCHED                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|read_state.ARADDR_LATCHED                                                                                                                                ; N/A     ;
; AXI_Interconnect:xbar|read_state.ARADDR_LATCHED                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|read_state.ARADDR_LATCHED                                                                                                                                ; N/A     ;
; AXI_Interconnect:xbar|read_state.AR_DONE                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|read_state.AR_DONE                                                                                                                                       ; N/A     ;
; AXI_Interconnect:xbar|read_state.AR_DONE                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|read_state.AR_DONE                                                                                                                                       ; N/A     ;
; AXI_Interconnect:xbar|read_state.READ_IDLE                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|read_state.READ_IDLE~_wirecell                                                                                                                           ; N/A     ;
; AXI_Interconnect:xbar|read_state.READ_IDLE                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|read_state.READ_IDLE~_wirecell                                                                                                                           ; N/A     ;
; AXI_Interconnect:xbar|write_state.AWADDR_LATCHED                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|write_state.AWADDR_LATCHED                                                                                                                               ; N/A     ;
; AXI_Interconnect:xbar|write_state.AWADDR_LATCHED                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|write_state.AWADDR_LATCHED                                                                                                                               ; N/A     ;
; AXI_Interconnect:xbar|write_state.AW_DONE                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|write_state.AW_DONE                                                                                                                                      ; N/A     ;
; AXI_Interconnect:xbar|write_state.AW_DONE                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|write_state.AW_DONE                                                                                                                                      ; N/A     ;
; AXI_Interconnect:xbar|write_state.WRITE_IDLE                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|write_state.WRITE_IDLE~_wirecell                                                                                                                         ; N/A     ;
; AXI_Interconnect:xbar|write_state.WRITE_IDLE                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|write_state.WRITE_IDLE~_wirecell                                                                                                                         ; N/A     ;
; CLOCK_50                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[10]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[10]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[11]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[11]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[12]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[12]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[13]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[13]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[14]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[14]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[15]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[15]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[16]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[16]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[17]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[17]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[18]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[18]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[19]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[19]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[20]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[20]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[21]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[21]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[22]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[22]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[23]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[23]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[24]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[24]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[25]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[25]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[26]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[26]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[27]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[27]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[28]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[28]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[29]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[29]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[2]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[2]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[30]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[30]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[31]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[31]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[3]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[3]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[4]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[4]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[5]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[5]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[6]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[6]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[7]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[7]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[8]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[8]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[9]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_addr[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|araddr_latch[9]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_byteEn[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[0]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[0]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[10]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[10]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[11]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[11]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[12]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[12]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[13]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[13]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[14]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[14]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[15]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[15]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[16]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[16]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[17]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[17]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[18]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[18]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[19]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[19]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[1]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[1]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[20]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[20]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[21]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[21]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[22]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[22]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[23]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[23]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[24]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[24]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[25]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[25]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[26]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[26]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[27]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[27]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[28]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[28]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[29]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[29]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[2]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[2]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[30]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[30]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[31]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[31]                                                                                                       ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[3]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[3]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[4]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[4]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[5]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[5]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[6]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[6]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[7]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[7]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[8]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[8]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[9]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_data[9]                                                                                                        ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_ready                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_ready                                                                                                          ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_ready                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_ready                                                                                                          ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_valid                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|USER_IF.rd_valid                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.rd_valid                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|USER_IF.rd_valid                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.reset_n                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                         ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.reset_n                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                         ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[10]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[10]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[11]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[11]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[12]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[12]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[13]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[13]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[14]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[14]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[15]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[15]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[16]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[16]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[17]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[17]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[18]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[18]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[19]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[19]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[20]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[20]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[21]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[21]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[22]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[22]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[23]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[23]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[24]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[24]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[25]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[25]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[26]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[26]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[27]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[27]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[28]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[28]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[29]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[29]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[2]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[2]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[30]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[30]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[31]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[31]                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[3]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[3]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[4]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[4]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[5]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[5]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[6]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[6]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[7]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[7]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[8]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[8]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[9]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_addr[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|awaddr_latch[9]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[0]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[0]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[1]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[1]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[2]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[2]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[3]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_byteEn[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wstrb_latch[3]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[0]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[0]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[10]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[10]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[11]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[11]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[12]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[12]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[13]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[13]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[14]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[14]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[15]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[15]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[16]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[16]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[17]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[17]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[18]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[18]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[19]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[19]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[19]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[1]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[1]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[20]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[20]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[20]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[21]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[21]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[21]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[22]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[22]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[22]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[23]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[23]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[23]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[24]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[24]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[24]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[25]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[25]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[25]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[26]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[26]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[26]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[27]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[27]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[27]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[28]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[28]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[28]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[29]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[29]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[29]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[2]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[2]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[30]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[30]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[30]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[31]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[31]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[31]                                                                                  ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[3]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[3]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[4]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[4]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[5]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[5]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[6]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[6]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[7]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[7]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[8]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[8]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[9]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_data[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|wdata_latch[9]                                                                                   ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_ready                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_ready                                                                                                          ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_ready                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_ready                                                                                                          ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_valid                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|USER_IF.wr_valid                                                                                 ; N/A     ;
; IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|Bus.wr_valid                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_controller|USER_IF.wr_valid                                                                                 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[10]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[10]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[11]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[11]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[12]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[12]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[13]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[13]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[14]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[14]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[15]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[15]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[16]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[16]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[17]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[17]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[18]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[18]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[19]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[19]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[20]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[20]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[21]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[21]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[22]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[22]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[23]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[23]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[24]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[24]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[25]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[25]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[26]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[26]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[27]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[27]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[28]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[28]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[29]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[29]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[2]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[2]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[30]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[30]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[31]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[31]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[3]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[3]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[4]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[4]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[5]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[5]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[6]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[6]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[7]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[7]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[8]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[8]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[9]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_addr[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|araddr_latch[9]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_byteEn[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w0_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w0_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w10_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w10_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w11_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w11_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w12_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w12_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w13_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w13_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w14_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w14_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w15_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w15_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w16_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w16_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w17_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w17_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w18_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w18_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w19_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w19_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w1_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w1_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w20_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w20_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w21_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w21_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w22_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w22_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w23_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w23_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w24_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w24_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w25_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w25_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w26_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w26_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w27_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w27_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w28_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w28_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w29_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w29_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w2_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w2_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w30_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w30_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w31_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w31_n0_mux_dataout~0 ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w3_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w3_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w4_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w4_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w5_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w5_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w6_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w6_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w7_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w7_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w8_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w8_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w9_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_data[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3|l1_w9_n0_mux_dataout~0  ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_ready                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_ready                                                                                                             ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_ready                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_ready                                                                                                             ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_valid                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|USER_IF.rd_valid                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.rd_valid                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|USER_IF.rd_valid                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.reset_n                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                         ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.reset_n                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                         ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[10]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[10]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[11]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[11]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[12]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[12]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[13]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[13]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[14]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[14]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[15]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[15]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[16]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[16]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[17]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[17]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[18]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[18]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[19]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[19]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[20]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[20]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[21]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[21]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[22]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[22]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[23]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[23]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[24]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[24]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[25]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[25]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[26]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[26]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[27]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[27]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[28]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[28]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[29]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[29]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[2]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[2]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[30]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[30]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[31]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[31]                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[3]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[3]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[4]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[4]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[5]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[5]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[6]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[6]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[7]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[7]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[8]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[8]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[9]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_addr[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|awaddr_latch[9]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[0]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[0]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[1]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[1]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[2]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[2]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[3]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_byteEn[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wstrb_latch[3]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[0]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[0]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[10]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[10]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[11]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[11]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[12]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[12]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[13]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[13]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[14]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[14]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[15]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[15]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[16]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[16]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[17]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[17]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[18]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[18]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[19]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[19]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[1]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[1]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[20]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[20]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[21]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[21]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[22]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[22]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[22]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[23]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[23]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[23]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[24]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[24]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[24]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[25]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[25]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[25]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[26]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[26]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[26]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[27]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[27]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[27]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[28]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[28]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[28]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[29]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[29]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[29]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[2]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[2]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[30]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[30]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[30]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[31]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[31]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[31]                                                                                     ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[3]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[3]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[4]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[4]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[5]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[5]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[6]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[6]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[7]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[7]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[8]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[8]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[9]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_data[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|wdata_latch[9]                                                                                      ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_ready                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_ready                                                                                                             ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_ready                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_ready                                                                                                             ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_valid                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|USER_IF.wr_valid                                                                                    ; N/A     ;
; mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem_if.wr_valid                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller|USER_IF.wr_valid                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[10]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[10]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[11]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[11]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[12]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[12]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[13]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[13]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[14]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[14]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[15]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[15]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[16]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[16]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[16]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[17]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[17]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[17]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[18]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[18]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[18]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[19]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[19]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[19]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[1]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[1]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[20]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[20]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[20]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[21]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[21]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[21]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[22]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[22]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[22]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[23]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[23]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[23]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[24]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[24]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[24]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[25]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[25]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[25]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[26]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[26]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[26]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[27]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[27]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[27]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[28]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[28]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[28]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[29]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[29]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[29]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[2]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[2]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[30]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[30]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[30]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[31]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[31]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[31]                                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[3]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[3]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[4]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[4]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[5]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[5]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[6]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[6]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[7]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[7]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[8]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[8]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[9]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|reg_pc[9]                                                                                    ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[10]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[10]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[11]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[11]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[12]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[12]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[13]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[13]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[14]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[14]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[15]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[15]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[16]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[16]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[17]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[17]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[18]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[18]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[19]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[19]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[20]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[20]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[21]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[21]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[22]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[22]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[23]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[23]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[24]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[24]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[25]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[25]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[26]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[26]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[27]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[27]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[28]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[28]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[29]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[29]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[2]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[2]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[30]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[30]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[31]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[31]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[3]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[3]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[4]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[4]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[5]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[5]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[6]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[6]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[7]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[7]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[8]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[8]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[9]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARADDR[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[9]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARREADY[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.ARREADY[0]~0                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARREADY[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.ARREADY[0]~0                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARVALID[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARVALID[0]                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARVALID[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.ARVALID[0]                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[10]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[10]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[11]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[11]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[12]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[12]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[13]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[13]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[14]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[14]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[15]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[15]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[16]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[16]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[17]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[17]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[18]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[18]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[19]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[19]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                            ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[20]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[20]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[21]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[21]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[22]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[22]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[23]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[23]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[24]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[24]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[25]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[25]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[26]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[26]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[27]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[27]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[28]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[28]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[29]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[29]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[2]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[2]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[30]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[30]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[31]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[31]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[3]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[3]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[4]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[4]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[5]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[5]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[6]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[6]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[7]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[7]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[8]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[8]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[9]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWADDR[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_addr[9]                                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWREADY[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.AWREADY[0]~0                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWREADY[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.AWREADY[0]~0                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWVALID[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWVALID[0]                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWVALID[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.AWVALID[0]                                                                  ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.BREADY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.BREADY[0]~0                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.BREADY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.BREADY[0]~0                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.BVALID[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.BVALID[0]~0                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.BVALID[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.BVALID[0]~0                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[0]~0                                                                                                                                          ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[0]~0                                                                                                                                          ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[10]~1                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[10]~1                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[11]~2                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[11]~2                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[12]~3                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[12]~3                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[13]~4                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[13]~4                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[14]~5                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[14]~5                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[15]~6                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[15]~6                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[16]~7                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[16]~7                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[17]~8                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[17]~8                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[18]~9                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[18]~9                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[19]~10                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[19]~10                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[1]~11                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[1]~11                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[20]~12                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[20]~12                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[21]~13                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[21]~13                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[22]~14                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[22]~14                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[23]~15                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[23]~15                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[24]~16                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[24]~16                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[25]~17                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[25]~17                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[26]~18                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[26]~18                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[27]~19                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[27]~19                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[28]~20                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[28]~20                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[29]~21                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[29]~21                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[2]~22                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[2]~22                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[30]~23                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[30]~23                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[31]~24                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[31]~24                                                                                                                                        ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[3]~25                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[3]~25                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[4]~26                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[4]~26                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[5]~27                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[5]~27                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[6]~28                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[6]~28                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[7]~29                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[7]~29                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[8]~30                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[8]~30                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[9]~31                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RDATA[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RDATA[9]~31                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RREADY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RREADY[0]                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RREADY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RREADY[0]                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RVALID[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RVALID[0]~0                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.RVALID[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.RVALID[0]~0                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[0]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[0]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[10]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[10]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[11]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[11]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[12]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[12]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[13]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[13]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[14]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[14]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[15]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[15]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[16]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[16]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[17]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[17]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[18]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[18]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[19]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[19]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[1]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[1]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[20]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[20]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[21]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[21]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[22]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[22]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[23]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[23]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[24]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[24]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[25]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[25]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[26]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[26]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[27]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[27]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[28]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[28]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[29]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[29]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[2]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[2]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[30]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[30]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[31]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[31]                                                                                ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[3]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[3]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[4]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[4]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[5]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[5]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[6]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[6]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[7]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[7]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[8]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[8]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[9]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WDATA[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wdata[9]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WREADY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.WREADY[0]~0                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WREADY[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AXI_Interconnect:xbar|M_IF.WREADY[0]~0                                                                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[0]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[0]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[1]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[1]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[2]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[2]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[3]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WSTRB[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|mem_wstrb[3]                                                                                 ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WVALID[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WVALID[0]                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WVALID[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter|AXI_IF.WVALID[0]                                                                   ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|trap                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|trap                                                                                         ; N/A     ;
; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|trap                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|trap                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                                                                                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                            ; N/A     ;
+---------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 05 03:59:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_asyncram_altera.sv
    Info (12023): Found entity 1: IP_VGA_AsyncRam_Altera File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_pll_altera.v
    Info (12023): Found entity 1: IP_VGA_PLL_Altera File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_main.sv
    Info (12023): Found entity 1: IP_VGA_Main File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/vga/ip_vga_if.sv
    Info (12023): Found entity 1: IP_VGA_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resources/peripherals/mem/mem_m10k.sv
    Info (12023): Found entity 1: mem_m10k File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv Line: 1
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(331) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 331
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(402) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 402
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1116) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1116
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1246) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1246
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1246) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1246
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1263) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1263
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1263) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1263
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1309) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1309
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1480) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1480
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1480) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1480
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1492) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1492
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1578) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1578
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1622) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1622
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1622) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1622
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1730) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1730
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1761) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1761
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1831) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1831
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1831) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1831
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1839) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1839
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1839) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1839
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1854) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1854
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1854) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1854
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1879) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1879
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1879) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1879
Warning (10335): Unrecognized synthesis attribute "parallel_case" at resources/hdl/picorv32/picorv32.sv(1896) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1896
Warning (10335): Unrecognized synthesis attribute "full_case" at resources/hdl/picorv32/picorv32.sv(1896) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1896
Info (12021): Found 8 design units, including 8 entities, in source file resources/hdl/picorv32/picorv32.sv
    Info (12023): Found entity 1: picorv32 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 62
    Info (12023): Found entity 2: picorv32_regs File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2169
    Info (12023): Found entity 3: picorv32_pcpi_mul File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2192
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2313
    Info (12023): Found entity 5: picorv32_pcpi_div File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2415
    Info (12023): Found entity 6: picorv32_axi File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2512
    Info (12023): Found entity 7: picorv32_axi_adapter File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2737
    Info (12023): Found entity 8: picorv32_wb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2836
Info (12021): Found 1 design units, including 1 entities, in source file resources/hdl/axi/controller_worker.sv
    Info (12023): Found entity 1: AXI_Controller_Worker File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file resources/hdl/interfaces.sv
    Info (12023): Found entity 1: Simple_Worker_Mem_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv Line: 1
    Info (12023): Found entity 2: Simple_Manager_Mem_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv Line: 89
    Info (12023): Found entity 3: AXI5_Lite_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/Interfaces.sv Line: 149
Info (12021): Found 2 design units, including 2 entities, in source file generator/demo_project.sv
    Info (12023): Found entity 1: top File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 3
    Info (12023): Found entity 2: AXI_Interconnect File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file twoportram.v
    Info (12023): Found entity 1: twoportram File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/twoportram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mem10k_megafunction.v
    Info (12023): Found entity 1: mem10k_megafunction File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LED[-1]" at demo_project.sv(5) has no driver File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 5
Info (12128): Elaborating entity "AXI5_Lite_IF" for hierarchy "AXI5_Lite_IF:M_IF" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 17
Warning (12158): Entity "AXI5_Lite_IF" contains only dangling pins File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 17
Info (12128): Elaborating entity "Simple_Worker_Mem_IF" for hierarchy "Simple_Worker_Mem_IF:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_if0" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 21
Warning (12158): Entity "Simple_Worker_Mem_IF" contains only dangling pins File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 21
Info (12128): Elaborating entity "IP_VGA_IF" for hierarchy "IP_VGA_IF:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F_if1" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 27
Warning (12158): Entity "IP_VGA_IF" contains only dangling pins File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 27
Info (12128): Elaborating entity "picorv32_axi" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 55
Info (12128): Elaborating entity "picorv32_axi_adapter" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32_axi_adapter:axi_adapter" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2652
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2729
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(181): object "dbg_insn_addr" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 181
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(183): object "dbg_mem_valid" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 183
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(184): object "dbg_mem_instr" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 184
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(185): object "dbg_mem_ready" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 185
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(186): object "dbg_mem_addr" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 186
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(187): object "dbg_mem_wdata" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 187
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(188): object "dbg_mem_wstrb" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 188
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(189): object "dbg_mem_rdata" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 189
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(375): object "mem_busy" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 375
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(695): object "dbg_rs1val" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 695
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(696): object "dbg_rs2val" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 696
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(697): object "dbg_rs1val_valid" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 697
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(698): object "dbg_rs2val_valid" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 698
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(767): object "dbg_valid_insn" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 767
Warning (10036): Verilog HDL or VHDL warning at picorv32.sv(1179): object "dbg_ascii_state" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1179
Warning (10763): Verilog HDL warning at picorv32.sv(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 332
Warning (10270): Verilog HDL Case Statement warning at picorv32.sv(332): incomplete case statement has no default case item File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 332
Warning (10230): Verilog HDL assignment warning at picorv32.sv(617): truncated value with size 32 to match size of target (2) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 617
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1240): truncated value with size 33 to match size of target (32) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1240
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1245): truncated value with size 32 to match size of target (1) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1245
Warning (10763): Verilog HDL warning at picorv32.sv(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1247
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1247
Warning (10763): Verilog HDL warning at picorv32.sv(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1264
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1264
Warning (10763): Verilog HDL warning at picorv32.sv(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1310
Warning (10270): Verilog HDL Case Statement warning at picorv32.sv(1310): incomplete case statement has no default case item File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1310
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1344): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1344
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1399): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1421): truncated value with size 32 to match size of target (4) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1421
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1423): truncated value with size 32 to match size of target (4) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1423
Warning (10763): Verilog HDL warning at picorv32.sv(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1493
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1589): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1589
Warning (10763): Verilog HDL warning at picorv32.sv(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1623
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1623
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1726): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1726
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1756): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1756
Warning (10763): Verilog HDL warning at picorv32.sv(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1832
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1832
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1837): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1837
Warning (10763): Verilog HDL warning at picorv32.sv(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1840
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1840
Warning (10230): Verilog HDL assignment warning at picorv32.sv(1845): truncated value with size 32 to match size of target (5) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1845
Warning (10763): Verilog HDL warning at picorv32.sv(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1855
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1855
Warning (10763): Verilog HDL warning at picorv32.sv(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1880
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1880
Warning (10763): Verilog HDL warning at picorv32.sv(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1897
Warning (10208): Verilog HDL Case Statement warning at picorv32.sv(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 1897
Info (12128): Elaborating entity "picorv32_pcpi_fast_mul" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_fast_mul:pcpi_mul" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 284
Warning (10270): Verilog HDL Case Statement warning at picorv32.sv(2350): incomplete case statement has no default case item File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2350
Warning (10230): Verilog HDL assignment warning at picorv32.sv(2389): truncated value with size 4 to match size of target (3) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2389
Warning (10230): Verilog HDL assignment warning at picorv32.sv(2406): truncated value with size 64 to match size of target (32) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2406
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 317
Warning (10259): Verilog HDL error at picorv32.sv(2473): constant value overflow File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2473
Warning (10230): Verilog HDL assignment warning at picorv32.sv(2494): truncated value with size 63 to match size of target (32) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/picorv32/picorv32.sv Line: 2494
Info (12128): Elaborating entity "mem_m10k" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 63
Info (12128): Elaborating entity "mem10k_megafunction" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/mem/mem_m10k.sv Line: 84
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
Info (12130): Elaborated megafunction instantiation "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
Info (12133): Instantiated megafunction "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "resources/mandel.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r532.tdf
    Info (12023): Found entity 1: altsyncram_r532 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_r532" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (546) in the Memory Initialization File "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/mandel.mif" -- setting initial value for remaining addresses to 0 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/mem10k_megafunction.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|decode_5la:decode2" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_u0a.tdf Line: 23
Info (12128): Elaborating entity "decode_u0a" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|decode_u0a:rden_decode_b" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "mem_m10k:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7|mem10k_megafunction:mem|altsyncram:altsyncram_component|altsyncram_r532:auto_generated|mux_2hb:mux3" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_r532.tdf Line: 50
Info (12128): Elaborating entity "IP_VGA_Main" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 79
Warning (10958): SystemVerilog warning at IP_VGA_Main.sv(167): unique or priority keyword makes case statement complete File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 167
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(182): truncated value with size 32 to match size of target (1) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 182
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(184): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 184
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(187): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 187
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(197): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 197
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(200): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 200
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(204): truncated value with size 32 to match size of target (8) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 204
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(224): truncated value with size 32 to match size of target (24) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 224
Warning (10958): SystemVerilog warning at IP_VGA_Main.sv(181): unique or priority keyword makes case statement complete File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 181
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(279): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 279
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(280): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 280
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(281): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 281
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(282): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 282
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(285): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 285
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(286): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 286
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(287): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 287
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(288): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 288
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(292): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 292
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(301): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 301
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(313): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 313
Info (12128): Elaborating entity "IP_VGA_AsyncRam_Altera" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12133): Instantiated megafunction "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5n13.tdf
    Info (12023): Found entity 1: altsyncram_5n13 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_5n13.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_5n13" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|decode_3na:decode2" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_5n13.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|decode_s2a:rden_decode_a" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_5n13.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:vram|altsyncram:altsyncram_component|altsyncram_5n13:auto_generated|mux_jhb:mux4" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_5n13.tdf Line: 54
Info (12128): Elaborating entity "IP_VGA_AsyncRam_Altera" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 120
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12133): Instantiated megafunction "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1t13.tdf
    Info (12023): Found entity 1: altsyncram_1t13 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_1t13.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1t13" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_AsyncRam_Altera:palette|altsyncram:altsyncram_component|altsyncram_1t13:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (255) in the Memory Initialization File "Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif" -- setting initial value for remaining addresses to 0 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_AsyncRam_Altera.sv Line: 62
Info (12128): Elaborating entity "IP_VGA_PLL_Altera" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_Main.sv Line: 127
Info (12128): Elaborating entity "altera_pll" for hierarchy "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
Info (12133): Instantiated megafunction "IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "102.100000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AXI_Controller_Worker" for hierarchy "AXI_Controller_Worker:mem_m10k_931897D0B4814B10A0108CB4D8FD8FD7_controller" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 87
Warning (10230): Verilog HDL assignment warning at controller_worker.sv(201): truncated value with size 3 to match size of target (2) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv Line: 201
Warning (10230): Verilog HDL assignment warning at controller_worker.sv(336): truncated value with size 3 to match size of target (2) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/resources/hdl/axi/controller_worker.sv Line: 336
Info (12128): Elaborating entity "AXI_Interconnect" for hierarchy "AXI_Interconnect:xbar" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ue84.tdf
    Info (12023): Found entity 1: altsyncram_ue84 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_ue84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/mux_ilc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf
    Info (12023): Found entity 1: cntr_sai File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_sai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_3vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.05.03:59:52 Progress: Loading sld70f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/ip/sld70f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32_axi:picorv32_axi_7CB48A78B25546A8AC109ED58AE32A4A|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf
    Info (12023): Found entity 1: altsyncram_d2k1 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/db/altsyncram_d2k1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[-1]" is stuck at GND File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 5
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 96 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/output_files/top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 959 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance IP_VGA_Main:IP_VGA_Main_6367E892C4E74E548BDF4DBD747EC45F|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[-1]" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/generator/demo_project.sv Line: 4
Info (21057): Implemented 10667 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 9705 logic cells
    Info (21064): Implemented 919 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 688 warnings
    Info: Peak virtual memory: 5180 megabytes
    Info: Processing ended: Mon Apr 05 04:00:21 2021
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/Development/ECE496/ECE496/my-electron-app/resources/compiler/demo/quartus_proj/output_files/top.map.smsg.


