/*
    TNKernel startup hardware init for LPC21XX/LPC22XX/LPC23XX processors

    GCC ARM assembler

Copyright © 2004,2008 Yuri Tiomkin
All rights reserved.

Permission to use, copy, modify, and distribute this software in source
and binary forms and its documentation for any purpose and without fee
is hereby granted, provided that the above copyright notice appear
in all copies and that both that copyright notice and this permission
notice appear in supporting documentation.

THIS SOFTWARE IS PROVIDED BY THE YURI TIOMKIN AND CONTRIBUTORS ``AS IS'' AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL YURI TIOMKIN OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
SUCH DAMAGE.
*/

  .equ    MC_FMR,    0xFFFFFF60
  .equ    WDT_MR,    0xFFFFFD44
  .equ    CKGR_MOR,  0xFFFFFC20
  .equ    PMC_SR,    0xFFFFFC68
  .equ    CKGR_PLLR, 0xFFFFFC2C
  .equ    PMC_MCKR,  0xFFFFFC30
  .equ    MC_RCR,    0xFFFFFF00

  .equ    NOINT,     0xc0


  .text
  .code 32
  .align 0

  .extern _reset
  .global tn_startup_hardware_init
  .global tn_arm_disable_interrupts
  .global tn_arm_enable_interrupts


rMAMTIM:         .word  0xE01FC004
rMAMCR:          .word  0xE01FC000

rPLLCON:         .word  0xE01FC080
rPLLSTAT:        .word  0xE01FC088
rPLLFEED:        .word  0xE01FC08C
rSCS:            .word  0xE01FC1A0

/*----------------------------------------------------------------------------
//  This routine is called immediately after reset to setup hardware that is
// vital for processor's functionality (for instance,SDRAM controller setup,
// PLL setup,etc.)
//  It is assumed that other hardware's init routine(s) will be invoked later
// by C-language function call.
//----------------------------------------------------------------------------*/

tn_startup_hardware_init:

    /* For LPC2101/03, LPC2141/48, LPC23XX */

     /* Flash speed */
     /* rMAMTIM = 3 */
  /*
      ldr   r0, rMAMTIM
      mov   r1, #3
      strb  r1, [r0]
  */
     /* rMAMCR  = 2 */
  /*
       ldr   r0, rMAMCR
       mov   r1, #2
       strb  r1, [r0]
  */

 /*
     if(rPLLSTAT & (1 << 25))  //-- Bit 25 - PLLC status
     {
        rPLLCON  = 1;      //-- PLLE(bit 0)= 1, PLLC(bit1) = 0  // Enable PLL, disconnected
        rPLLFEED = 0xAA;
        rPLLFEED = 0x55;
     }
 */
        ldr  r0, rPLLSTAT
        ldr  r1, [r0]
        tst  r1, #(1<<25) /*0x02000000*/
        bne  label_1

        ldr   r0, rPLLCON
        mov   r1, #1
        str   r1, [r0]
        ldr   r0, rPLLFEED
        mov   r1, #0xAA
        str   r1, [r0]
        mov   r1, #0x55
        str   r1, [r0]

label_1:

/*   rPLLCON  = 0;                    // Disable PLL, disconnected  */

        ldr   r0, rPLLCON
        mov   r1, #0
        str   r1, [r0]

/*
       rPLLFEED = 0xaa;
       rPLLFEED = 0x55;
*/
        ldr   r0, rPLLFEED
        mov   r1, #0xAA
        str   r1, [r0]
        mov   r1, #0x55
        str   r1, [r0]

/*   rSCS |= 0x20;                   // Enable main OSC   */

        ldr   r0, rSCS
        ldr   r1, [r0]
        orr   r1, r1, #0x20
        str   r1, [r0]

/*   while(!(rSCS & 0x40));        // Wait until main OSC is usable */

label_2:
        ldr   r0, rSCS
        ldr   r1, [r0]
        tst   r1, #0x40
        beq   label_2


     bx   lr

/*----------------------------------------------------------------------------*/

tn_arm_disable_interrupts:

     mrs  r0, cpsr
     orr  r0, r0, #NOINT
     msr  cpsr_c, r0
     bx   lr



/*----------------------------------------------------------------------------*/

tn_arm_enable_interrupts:

     mrs  r0, cpsr
     bic  r0, r0, #NOINT
     msr  cpsr_c, r0
     bx   lr


/*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/




