ARM GAS  /tmp/ccoFfz2a.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"deca_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.openspi,"ax",%progbits
  18              		.align	1
  19              		.global	openspi
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	openspi:
  27              	.LFB130:
  28              		.file 1 "Core/Src/deca_spi.c"
   1:Core/Src/deca_spi.c **** /*! ----------------------------------------------------------------------------
   2:Core/Src/deca_spi.c ****  * @file    deca_spi.c
   3:Core/Src/deca_spi.c ****  * @brief   SPI access functions
   4:Core/Src/deca_spi.c ****  *
   5:Core/Src/deca_spi.c ****  * @attention
   6:Core/Src/deca_spi.c ****  *
   7:Core/Src/deca_spi.c ****  * Copyright 2015-2020 (c) DecaWave Ltd, Dublin, Ireland.
   8:Core/Src/deca_spi.c ****  *
   9:Core/Src/deca_spi.c ****  * All rights reserved.
  10:Core/Src/deca_spi.c ****  *
  11:Core/Src/deca_spi.c ****  * @author DecaWave
  12:Core/Src/deca_spi.c ****  */
  13:Core/Src/deca_spi.c **** 
  14:Core/Src/deca_spi.c **** #include "deca_spi.h"
  15:Core/Src/deca_spi.c **** #include "port.h"
  16:Core/Src/deca_spi.c **** //#include <stm32l4xx_hal_def.h>
  17:Core/Src/deca_spi.c **** #include "main.h"
  18:Core/Src/deca_spi.c **** #include "deca_device_api.h"
  19:Core/Src/deca_spi.c **** 
  20:Core/Src/deca_spi.c **** extern  SPI_HandleTypeDef hspi1;    /*clocked from 72MHz*/
  21:Core/Src/deca_spi.c **** 
  22:Core/Src/deca_spi.c **** 
  23:Core/Src/deca_spi.c **** /****************************************************************************//**
  24:Core/Src/deca_spi.c ****  *
  25:Core/Src/deca_spi.c ****  *                              DW1000 SPI section
  26:Core/Src/deca_spi.c ****  *
  27:Core/Src/deca_spi.c ****  *******************************************************************************/
  28:Core/Src/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  29:Core/Src/deca_spi.c ****  * Function: openspi()
  30:Core/Src/deca_spi.c ****  *
ARM GAS  /tmp/ccoFfz2a.s 			page 2


  31:Core/Src/deca_spi.c ****  * Low level abstract function to open and initialise access to the SPI device.
  32:Core/Src/deca_spi.c ****  * returns 0 for success, or -1 for error
  33:Core/Src/deca_spi.c ****  */
  34:Core/Src/deca_spi.c **** int openspi(/*SPI_TypeDef* SPIx*/)
  35:Core/Src/deca_spi.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  36:Core/Src/deca_spi.c ****     return 0;
  34              		.loc 1 36 5 view .LVU1
  37:Core/Src/deca_spi.c **** } // end openspi()
  35              		.loc 1 37 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE130:
  41              		.section	.text.closespi,"ax",%progbits
  42              		.align	1
  43              		.global	closespi
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	closespi:
  50              	.LFB131:
  38:Core/Src/deca_spi.c **** 
  39:Core/Src/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  40:Core/Src/deca_spi.c ****  * Function: closespi()
  41:Core/Src/deca_spi.c ****  *
  42:Core/Src/deca_spi.c ****  * Low level abstract function to close the the SPI device.
  43:Core/Src/deca_spi.c ****  * returns 0 for success, or -1 for error
  44:Core/Src/deca_spi.c ****  */
  45:Core/Src/deca_spi.c **** int closespi(void)
  46:Core/Src/deca_spi.c **** {
  51              		.loc 1 46 1 is_stmt 1 view -0
  52              		.cfi_startproc
  53              		@ args = 0, pretend = 0, frame = 0
  54              		@ frame_needed = 0, uses_anonymous_args = 0
  55              		@ link register save eliminated.
  47:Core/Src/deca_spi.c ****     return 0;
  56              		.loc 1 47 5 view .LVU4
  48:Core/Src/deca_spi.c **** } // end closespi()
  57              		.loc 1 48 1 is_stmt 0 view .LVU5
  58 0000 0020     		movs	r0, #0
  59 0002 7047     		bx	lr
  60              		.cfi_endproc
  61              	.LFE131:
  63              		.section	.text.writetospiwithcrc,"ax",%progbits
  64              		.align	1
  65              		.global	writetospiwithcrc
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  69              		.fpu fpv4-sp-d16
  71              	writetospiwithcrc:
ARM GAS  /tmp/ccoFfz2a.s 			page 3


  72              	.LVL0:
  73              	.LFB132:
  49:Core/Src/deca_spi.c **** 
  50:Core/Src/deca_spi.c **** 
  51:Core/Src/deca_spi.c **** 
  52:Core/Src/deca_spi.c **** 
  53:Core/Src/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  54:Core/Src/deca_spi.c ****  * Function: writetospiwithcrc()
  55:Core/Src/deca_spi.c ****  *
  56:Core/Src/deca_spi.c ****  * Low level abstract function to write to the SPI when SPI CRC mode is used
  57:Core/Src/deca_spi.c ****  * Takes two separate byte buffers for write header and write data, and a CRC8 byte which is writte
  58:Core/Src/deca_spi.c ****  * returns 0 for success, or -1 for error
  59:Core/Src/deca_spi.c ****  */
  60:Core/Src/deca_spi.c **** int writetospiwithcrc(
  61:Core/Src/deca_spi.c ****                 uint16_t      headerLength,
  62:Core/Src/deca_spi.c ****                 const uint8_t *headerBuffer,
  63:Core/Src/deca_spi.c ****                 uint16_t      bodyLength,
  64:Core/Src/deca_spi.c ****                 const uint8_t *bodyBuffer,
  65:Core/Src/deca_spi.c ****                 uint8_t       crc8)
  66:Core/Src/deca_spi.c **** {
  74              		.loc 1 66 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ args = 4, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		.loc 1 66 1 is_stmt 0 view .LVU7
  79 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  80              		.cfi_def_cfa_offset 32
  81              		.cfi_offset 3, -32
  82              		.cfi_offset 4, -28
  83              		.cfi_offset 5, -24
  84              		.cfi_offset 6, -20
  85              		.cfi_offset 7, -16
  86              		.cfi_offset 8, -12
  87              		.cfi_offset 9, -8
  88              		.cfi_offset 14, -4
  89 0004 8146     		mov	r9, r0
  90 0006 8846     		mov	r8, r1
  91 0008 1746     		mov	r7, r2
  92 000a 1E46     		mov	r6, r3
  67:Core/Src/deca_spi.c ****     decaIrqStatus_t  stat ;
  93              		.loc 1 67 5 is_stmt 1 view .LVU8
  68:Core/Src/deca_spi.c ****     stat = decamutexon() ;
  94              		.loc 1 68 5 view .LVU9
  95              		.loc 1 68 12 is_stmt 0 view .LVU10
  96 000c FFF7FEFF 		bl	decamutexon
  97              	.LVL1:
  98              		.loc 1 68 12 view .LVU11
  99 0010 0446     		mov	r4, r0
 100              	.LVL2:
  69:Core/Src/deca_spi.c ****     while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 101              		.loc 1 69 5 is_stmt 1 view .LVU12
 102              	.L4:
 103              		.loc 1 69 60 discriminator 1 view .LVU13
 104              		.loc 1 69 11 discriminator 1 view .LVU14
 105              		.loc 1 69 12 is_stmt 0 discriminator 1 view .LVU15
 106 0012 1548     		ldr	r0, .L6
 107 0014 FFF7FEFF 		bl	HAL_SPI_GetState
ARM GAS  /tmp/ccoFfz2a.s 			page 4


 108              	.LVL3:
 109              		.loc 1 69 11 discriminator 1 view .LVU16
 110 0018 0128     		cmp	r0, #1
 111 001a FAD1     		bne	.L4
  70:Core/Src/deca_spi.c **** 
  71:Core/Src/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low 
 112              		.loc 1 71 5 is_stmt 1 view .LVU17
 113 001c 0022     		movs	r2, #0
 114 001e 1021     		movs	r1, #16
 115 0020 4FF09040 		mov	r0, #1207959552
 116 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL4:
  72:Core/Src/deca_spi.c **** 
  73:Core/Src/deca_spi.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)headerBuffer, headerLength, 10);    /* Send header in polli
 118              		.loc 1 73 5 view .LVU18
 119 0028 0F4D     		ldr	r5, .L6
 120 002a 0A23     		movs	r3, #10
 121 002c 4A46     		mov	r2, r9
 122 002e 4146     		mov	r1, r8
 123 0030 2846     		mov	r0, r5
 124 0032 FFF7FEFF 		bl	HAL_SPI_Transmit
 125              	.LVL5:
  74:Core/Src/deca_spi.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)bodyBuffer, bodyLength, 10);        /* Send data in polling
 126              		.loc 1 74 5 view .LVU19
 127 0036 0A23     		movs	r3, #10
 128 0038 3A46     		mov	r2, r7
 129 003a 3146     		mov	r1, r6
 130 003c 2846     		mov	r0, r5
 131 003e FFF7FEFF 		bl	HAL_SPI_Transmit
 132              	.LVL6:
  75:Core/Src/deca_spi.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)&crc8, 1, 10);      /* Send data in polling mode */
 133              		.loc 1 75 5 view .LVU20
 134 0042 0A23     		movs	r3, #10
 135 0044 0122     		movs	r2, #1
 136 0046 08A9     		add	r1, sp, #32
 137 0048 2846     		mov	r0, r5
 138 004a FFF7FEFF 		bl	HAL_SPI_Transmit
 139              	.LVL7:
  76:Core/Src/deca_spi.c **** 
  77:Core/Src/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high *
 140              		.loc 1 77 5 view .LVU21
 141 004e 0122     		movs	r2, #1
 142 0050 1021     		movs	r1, #16
 143 0052 4FF09040 		mov	r0, #1207959552
 144 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL8:
  78:Core/Src/deca_spi.c ****     decamutexoff(stat);
 146              		.loc 1 78 5 view .LVU22
 147 005a 2046     		mov	r0, r4
 148 005c FFF7FEFF 		bl	decamutexoff
 149              	.LVL9:
  79:Core/Src/deca_spi.c ****     return 0;
 150              		.loc 1 79 5 view .LVU23
  80:Core/Src/deca_spi.c **** } // end writetospiwithcrc()
 151              		.loc 1 80 1 is_stmt 0 view .LVU24
 152 0060 0020     		movs	r0, #0
 153 0062 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
ARM GAS  /tmp/ccoFfz2a.s 			page 5


 154              	.LVL10:
 155              	.L7:
 156              		.loc 1 80 1 view .LVU25
 157 0066 00BF     		.align	2
 158              	.L6:
 159 0068 00000000 		.word	hspi1
 160              		.cfi_endproc
 161              	.LFE132:
 163              		.section	.text.writetospi,"ax",%progbits
 164              		.align	1
 165              		.global	writetospi
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	writetospi:
 172              	.LVL11:
 173              	.LFB133:
  81:Core/Src/deca_spi.c **** 
  82:Core/Src/deca_spi.c **** 
  83:Core/Src/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
  84:Core/Src/deca_spi.c ****  * Function: writetospi()
  85:Core/Src/deca_spi.c ****  *
  86:Core/Src/deca_spi.c ****  * Low level abstract function to write to the SPI
  87:Core/Src/deca_spi.c ****  * Takes two separate byte buffers for write header and write data
  88:Core/Src/deca_spi.c ****  * returns 0 for success, or -1 for error
  89:Core/Src/deca_spi.c ****  */
  90:Core/Src/deca_spi.c **** int writetospi(uint16_t       headerLength,
  91:Core/Src/deca_spi.c ****                const uint8_t  *headerBuffer,
  92:Core/Src/deca_spi.c ****                uint16_t       bodyLength,
  93:Core/Src/deca_spi.c ****                const uint8_t  *bodyBuffer)
  94:Core/Src/deca_spi.c **** {
 174              		.loc 1 94 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		.loc 1 94 1 is_stmt 0 view .LVU27
 179 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 180              		.cfi_def_cfa_offset 24
 181              		.cfi_offset 4, -24
 182              		.cfi_offset 5, -20
 183              		.cfi_offset 6, -16
 184              		.cfi_offset 7, -12
 185              		.cfi_offset 8, -8
 186              		.cfi_offset 14, -4
 187 0004 0746     		mov	r7, r0
 188 0006 0E46     		mov	r6, r1
 189 0008 1446     		mov	r4, r2
 190 000a 9846     		mov	r8, r3
  95:Core/Src/deca_spi.c ****     decaIrqStatus_t  stat ;
 191              		.loc 1 95 5 is_stmt 1 view .LVU28
  96:Core/Src/deca_spi.c ****     stat = decamutexon() ;
 192              		.loc 1 96 5 view .LVU29
 193              		.loc 1 96 12 is_stmt 0 view .LVU30
 194 000c FFF7FEFF 		bl	decamutexon
 195              	.LVL12:
 196              		.loc 1 96 12 view .LVU31
ARM GAS  /tmp/ccoFfz2a.s 			page 6


 197 0010 0546     		mov	r5, r0
 198              	.LVL13:
  97:Core/Src/deca_spi.c **** 
  98:Core/Src/deca_spi.c ****     while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 199              		.loc 1 98 5 is_stmt 1 view .LVU32
 200              	.L9:
 201              		.loc 1 98 60 discriminator 1 view .LVU33
 202              		.loc 1 98 11 discriminator 1 view .LVU34
 203              		.loc 1 98 12 is_stmt 0 discriminator 1 view .LVU35
 204 0012 1348     		ldr	r0, .L13
 205 0014 FFF7FEFF 		bl	HAL_SPI_GetState
 206              	.LVL14:
 207              		.loc 1 98 11 discriminator 1 view .LVU36
 208 0018 0128     		cmp	r0, #1
 209 001a FAD1     		bne	.L9
  99:Core/Src/deca_spi.c **** 
 100:Core/Src/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low 
 210              		.loc 1 100 5 is_stmt 1 view .LVU37
 211 001c 0022     		movs	r2, #0
 212 001e 1021     		movs	r1, #16
 213 0020 4FF09040 		mov	r0, #1207959552
 214 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 215              	.LVL15:
 101:Core/Src/deca_spi.c **** 
 102:Core/Src/deca_spi.c ****     HAL_SPI_Transmit(&hspi1, (uint8_t *)headerBuffer, headerLength, HAL_MAX_DELAY); /* Send header 
 216              		.loc 1 102 5 view .LVU38
 217 0028 4FF0FF33 		mov	r3, #-1
 218 002c 3A46     		mov	r2, r7
 219 002e 3146     		mov	r1, r6
 220 0030 0B48     		ldr	r0, .L13
 221 0032 FFF7FEFF 		bl	HAL_SPI_Transmit
 222              	.LVL16:
 103:Core/Src/deca_spi.c **** 
 104:Core/Src/deca_spi.c ****     if(bodyLength != 0)
 223              		.loc 1 104 5 view .LVU39
 224              		.loc 1 104 7 is_stmt 0 view .LVU40
 225 0036 5CB9     		cbnz	r4, .L12
 226              	.L10:
 105:Core/Src/deca_spi.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t *)bodyBuffer,   bodyLength, HAL_MAX_DELAY);     /* Send d
 106:Core/Src/deca_spi.c **** 
 107:Core/Src/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high *
 227              		.loc 1 107 5 is_stmt 1 view .LVU41
 228 0038 0122     		movs	r2, #1
 229 003a 1021     		movs	r1, #16
 230 003c 4FF09040 		mov	r0, #1207959552
 231 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 232              	.LVL17:
 108:Core/Src/deca_spi.c ****     decamutexoff(stat);
 233              		.loc 1 108 5 view .LVU42
 234 0044 2846     		mov	r0, r5
 235 0046 FFF7FEFF 		bl	decamutexoff
 236              	.LVL18:
 109:Core/Src/deca_spi.c ****     return 0;
 237              		.loc 1 109 5 view .LVU43
 110:Core/Src/deca_spi.c **** } // end writetospi()
 238              		.loc 1 110 1 is_stmt 0 view .LVU44
 239 004a 0020     		movs	r0, #0
ARM GAS  /tmp/ccoFfz2a.s 			page 7


 240 004c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 241              	.LVL19:
 242              	.L12:
 105:Core/Src/deca_spi.c **** 
 243              		.loc 1 105 9 is_stmt 1 view .LVU45
 244 0050 4FF0FF33 		mov	r3, #-1
 245 0054 2246     		mov	r2, r4
 246 0056 4146     		mov	r1, r8
 247 0058 0148     		ldr	r0, .L13
 248 005a FFF7FEFF 		bl	HAL_SPI_Transmit
 249              	.LVL20:
 250 005e EBE7     		b	.L10
 251              	.L14:
 252              		.align	2
 253              	.L13:
 254 0060 00000000 		.word	hspi1
 255              		.cfi_endproc
 256              	.LFE133:
 258              		.section	.text.spi_cs_low_delay,"ax",%progbits
 259              		.align	1
 260              		.global	spi_cs_low_delay
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	spi_cs_low_delay:
 267              	.LVL21:
 268              	.LFB134:
 111:Core/Src/deca_spi.c **** 
 112:Core/Src/deca_spi.c **** 
 113:Core/Src/deca_spi.c **** 
 114:Core/Src/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
 115:Core/Src/deca_spi.c **** * @fn spi_cs_low_delay()
 116:Core/Src/deca_spi.c **** *
 117:Core/Src/deca_spi.c **** * @brief This function sets the CS to '0' for ms delay and than raises it up
 118:Core/Src/deca_spi.c **** *
 119:Core/Src/deca_spi.c **** * input parameters:
 120:Core/Src/deca_spi.c **** * @param ms_delay - The delay for CS to be in '0' state
 121:Core/Src/deca_spi.c **** *
 122:Core/Src/deca_spi.c **** * no return value
 123:Core/Src/deca_spi.c **** */
 124:Core/Src/deca_spi.c **** uint16_t spi_cs_low_delay(uint16_t delay_ms)
 125:Core/Src/deca_spi.c **** {
 269              		.loc 1 125 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		.loc 1 125 1 is_stmt 0 view .LVU47
 274 0000 70B5     		push	{r4, r5, r6, lr}
 275              		.cfi_def_cfa_offset 16
 276              		.cfi_offset 4, -16
 277              		.cfi_offset 5, -12
 278              		.cfi_offset 6, -8
 279              		.cfi_offset 14, -4
 280 0002 0446     		mov	r4, r0
 126:Core/Src/deca_spi.c **** 	/* Blocking: Check whether previous transfer has been finished */
 127:Core/Src/deca_spi.c **** 	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
ARM GAS  /tmp/ccoFfz2a.s 			page 8


 281              		.loc 1 127 2 is_stmt 1 view .LVU48
 282              	.LVL22:
 283              	.L16:
 284              		.loc 1 127 57 discriminator 1 view .LVU49
 285              		.loc 1 127 8 discriminator 1 view .LVU50
 286              		.loc 1 127 9 is_stmt 0 discriminator 1 view .LVU51
 287 0004 1148     		ldr	r0, .L20
 288 0006 FFF7FEFF 		bl	HAL_SPI_GetState
 289              	.LVL23:
 290              		.loc 1 127 8 discriminator 1 view .LVU52
 291 000a 0128     		cmp	r0, #1
 292 000c FAD1     		bne	.L16
 128:Core/Src/deca_spi.c **** 	/* Process Locked */
 129:Core/Src/deca_spi.c **** 	__HAL_LOCK(&hspi1);
 293              		.loc 1 129 2 is_stmt 1 view .LVU53
 294              		.loc 1 129 2 view .LVU54
 295 000e 0F4B     		ldr	r3, .L20
 296 0010 93F85C30 		ldrb	r3, [r3, #92]	@ zero_extendqisi2
 297 0014 012B     		cmp	r3, #1
 298 0016 16D0     		beq	.L18
 299              		.loc 1 129 2 discriminator 2 view .LVU55
 300 0018 0C4D     		ldr	r5, .L20
 301 001a 0126     		movs	r6, #1
 302 001c 85F85C60 		strb	r6, [r5, #92]
 303              		.loc 1 129 2 discriminator 2 view .LVU56
 130:Core/Src/deca_spi.c **** 	HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 304              		.loc 1 130 2 discriminator 2 view .LVU57
 305 0020 0022     		movs	r2, #0
 306 0022 1021     		movs	r1, #16
 307 0024 4FF09040 		mov	r0, #1207959552
 308 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 309              	.LVL24:
 131:Core/Src/deca_spi.c **** 	Sleep(delay_ms);
 310              		.loc 1 131 2 discriminator 2 view .LVU58
 311 002c 2046     		mov	r0, r4
 312 002e FFF7FEFF 		bl	Sleep
 313              	.LVL25:
 132:Core/Src/deca_spi.c **** 	HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 314              		.loc 1 132 2 discriminator 2 view .LVU59
 315 0032 3246     		mov	r2, r6
 316 0034 1021     		movs	r1, #16
 317 0036 4FF09040 		mov	r0, #1207959552
 318 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 319              	.LVL26:
 133:Core/Src/deca_spi.c **** 	/* Process Unlocked */
 134:Core/Src/deca_spi.c **** 	__HAL_UNLOCK(&hspi1);
 320              		.loc 1 134 2 discriminator 2 view .LVU60
 321              		.loc 1 134 2 discriminator 2 view .LVU61
 322 003e 0020     		movs	r0, #0
 323 0040 85F85C00 		strb	r0, [r5, #92]
 324              		.loc 1 134 2 discriminator 2 view .LVU62
 135:Core/Src/deca_spi.c **** 
 136:Core/Src/deca_spi.c **** 	return 0;
 325              		.loc 1 136 2 discriminator 2 view .LVU63
 326              	.L17:
 137:Core/Src/deca_spi.c **** }
 327              		.loc 1 137 1 is_stmt 0 view .LVU64
ARM GAS  /tmp/ccoFfz2a.s 			page 9


 328 0044 70BD     		pop	{r4, r5, r6, pc}
 329              	.L18:
 129:Core/Src/deca_spi.c **** 	HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 330              		.loc 1 129 2 view .LVU65
 331 0046 0220     		movs	r0, #2
 332 0048 FCE7     		b	.L17
 333              	.L21:
 334 004a 00BF     		.align	2
 335              	.L20:
 336 004c 00000000 		.word	hspi1
 337              		.cfi_endproc
 338              	.LFE134:
 340              		.section	.text.readfromspi,"ax",%progbits
 341              		.align	1
 342              		.global	readfromspi
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 346              		.fpu fpv4-sp-d16
 348              	readfromspi:
 349              	.LVL27:
 350              	.LFB135:
 138:Core/Src/deca_spi.c **** 
 139:Core/Src/deca_spi.c **** /*! -----------------------------------------------------------------------------------------------
 140:Core/Src/deca_spi.c ****  * Function: readfromspi()
 141:Core/Src/deca_spi.c ****  *
 142:Core/Src/deca_spi.c ****  * Low level abstract function to read from the SPI
 143:Core/Src/deca_spi.c ****  * Takes two separate byte buffers for write header and read data
 144:Core/Src/deca_spi.c ****  * returns the offset into read buffer where first byte of read data may be found,
 145:Core/Src/deca_spi.c ****  * or returns -1 if there was an error
 146:Core/Src/deca_spi.c ****  */
 147:Core/Src/deca_spi.c **** //#pragma GCC optimize ("O3")
 148:Core/Src/deca_spi.c **** int readfromspi(uint16_t  headerLength,
 149:Core/Src/deca_spi.c ****                 uint8_t   *headerBuffer,
 150:Core/Src/deca_spi.c ****                 uint16_t  readlength,
 151:Core/Src/deca_spi.c ****                 uint8_t   *readBuffer)
 152:Core/Src/deca_spi.c **** {
 351              		.loc 1 152 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355              		.loc 1 152 1 is_stmt 0 view .LVU67
 356 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 357              		.cfi_def_cfa_offset 32
 358              		.cfi_offset 3, -32
 359              		.cfi_offset 4, -28
 360              		.cfi_offset 5, -24
 361              		.cfi_offset 6, -20
 362              		.cfi_offset 7, -16
 363              		.cfi_offset 8, -12
 364              		.cfi_offset 9, -8
 365              		.cfi_offset 14, -4
 366 0004 0546     		mov	r5, r0
 367 0006 0E46     		mov	r6, r1
 368 0008 9146     		mov	r9, r2
 369 000a 9846     		mov	r8, r3
 153:Core/Src/deca_spi.c ****     int i;
ARM GAS  /tmp/ccoFfz2a.s 			page 10


 370              		.loc 1 153 5 is_stmt 1 view .LVU68
 154:Core/Src/deca_spi.c **** 
 155:Core/Src/deca_spi.c ****     decaIrqStatus_t  stat ;
 371              		.loc 1 155 5 view .LVU69
 156:Core/Src/deca_spi.c ****     stat = decamutexon() ;
 372              		.loc 1 156 5 view .LVU70
 373              		.loc 1 156 12 is_stmt 0 view .LVU71
 374 000c FFF7FEFF 		bl	decamutexon
 375              	.LVL28:
 376              		.loc 1 156 12 view .LVU72
 377 0010 0746     		mov	r7, r0
 378              	.LVL29:
 157:Core/Src/deca_spi.c **** 
 158:Core/Src/deca_spi.c ****     /* Blocking: Check whether previous transfer has been finished */
 159:Core/Src/deca_spi.c ****     while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 379              		.loc 1 159 5 is_stmt 1 view .LVU73
 380              	.L23:
 381              		.loc 1 159 60 discriminator 1 view .LVU74
 382              		.loc 1 159 11 discriminator 1 view .LVU75
 383              		.loc 1 159 12 is_stmt 0 discriminator 1 view .LVU76
 384 0012 1448     		ldr	r0, .L27
 385 0014 FFF7FEFF 		bl	HAL_SPI_GetState
 386              	.LVL30:
 387              		.loc 1 159 11 discriminator 1 view .LVU77
 388 0018 0128     		cmp	r0, #1
 389 001a FAD1     		bne	.L23
 160:Core/Src/deca_spi.c **** 
 161:Core/Src/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low 
 390              		.loc 1 161 5 is_stmt 1 view .LVU78
 391 001c 0022     		movs	r2, #0
 392 001e 1021     		movs	r1, #16
 393 0020 4FF09040 		mov	r0, #1207959552
 394 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 395              	.LVL31:
 162:Core/Src/deca_spi.c **** 
 163:Core/Src/deca_spi.c ****     /* Send header */
 164:Core/Src/deca_spi.c ****     for(i=0; i<headerLength; i++)
 396              		.loc 1 164 5 view .LVU79
 397              		.loc 1 164 10 is_stmt 0 view .LVU80
 398 0028 0024     		movs	r4, #0
 399              		.loc 1 164 5 view .LVU81
 400 002a 07E0     		b	.L24
 401              	.LVL32:
 402              	.L25:
 165:Core/Src/deca_spi.c ****     {
 166:Core/Src/deca_spi.c ****         HAL_SPI_Transmit(&hspi1, (uint8_t*)&headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 403              		.loc 1 166 9 is_stmt 1 discriminator 3 view .LVU82
 404 002c 4FF0FF33 		mov	r3, #-1
 405 0030 0122     		movs	r2, #1
 406 0032 3119     		adds	r1, r6, r4
 407 0034 0B48     		ldr	r0, .L27
 408 0036 FFF7FEFF 		bl	HAL_SPI_Transmit
 409              	.LVL33:
 164:Core/Src/deca_spi.c ****     {
 410              		.loc 1 164 30 discriminator 3 view .LVU83
 164:Core/Src/deca_spi.c ****     {
 411              		.loc 1 164 31 is_stmt 0 discriminator 3 view .LVU84
ARM GAS  /tmp/ccoFfz2a.s 			page 11


 412 003a 0134     		adds	r4, r4, #1
 413              	.LVL34:
 414              	.L24:
 164:Core/Src/deca_spi.c ****     {
 415              		.loc 1 164 14 is_stmt 1 discriminator 1 view .LVU85
 164:Core/Src/deca_spi.c ****     {
 416              		.loc 1 164 5 is_stmt 0 discriminator 1 view .LVU86
 417 003c A542     		cmp	r5, r4
 418 003e F5DC     		bgt	.L25
 167:Core/Src/deca_spi.c ****     }
 168:Core/Src/deca_spi.c **** 
 169:Core/Src/deca_spi.c ****     /* for the data buffer use LL functions directly as the HAL SPI read function
 170:Core/Src/deca_spi.c ****      * has issue reading single bytes */
 171:Core/Src/deca_spi.c **** 
 172:Core/Src/deca_spi.c **** //    while(readlength-- > 0)
 173:Core/Src/deca_spi.c **** //    {
 174:Core/Src/deca_spi.c **** //        /* Wait until TXE flag is set to send data */
 175:Core/Src/deca_spi.c **** //        while(__HAL_SPI_GET_FLAG(&hspi3, SPI_FLAG_TXE) == RESET)
 176:Core/Src/deca_spi.c **** //        {
 177:Core/Src/deca_spi.c **** //        }
 178:Core/Src/deca_spi.c **** //
 179:Core/Src/deca_spi.c **** //        hspi3.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 180:Core/Src/deca_spi.c **** //        e.g. when waking up DW3000 from DEEPSLEEP via dwt_spicswakeup() function.
 181:Core/Src/deca_spi.c **** //        */
 182:Core/Src/deca_spi.c **** //
 183:Core/Src/deca_spi.c **** //        /* Wait until RXNE flag is set to read data */
 184:Core/Src/deca_spi.c **** //        while(__HAL_SPI_GET_FLAG(&hspi3, SPI_FLAG_RXNE) == RESET)
 185:Core/Src/deca_spi.c **** //        {
 186:Core/Src/deca_spi.c **** //        }
 187:Core/Src/deca_spi.c **** //
 188:Core/Src/deca_spi.c **** //        (*readBuffer++) = hspi3.Instance->DR;  //copy data read form (MISO)
 189:Core/Src/deca_spi.c **** //    }
 190:Core/Src/deca_spi.c **** 
 191:Core/Src/deca_spi.c ****     HAL_SPI_Receive(&hspi1, readBuffer, readlength, 100);
 419              		.loc 1 191 5 is_stmt 1 view .LVU87
 420 0040 6423     		movs	r3, #100
 421 0042 4A46     		mov	r2, r9
 422 0044 4146     		mov	r1, r8
 423 0046 0748     		ldr	r0, .L27
 424 0048 FFF7FEFF 		bl	HAL_SPI_Receive
 425              	.LVL35:
 192:Core/Src/deca_spi.c **** 
 193:Core/Src/deca_spi.c ****     HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high *
 426              		.loc 1 193 5 view .LVU88
 427 004c 0122     		movs	r2, #1
 428 004e 1021     		movs	r1, #16
 429 0050 4FF09040 		mov	r0, #1207959552
 430 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 431              	.LVL36:
 194:Core/Src/deca_spi.c **** 
 195:Core/Src/deca_spi.c ****     decamutexoff(stat);
 432              		.loc 1 195 5 view .LVU89
 433 0058 3846     		mov	r0, r7
 434 005a FFF7FEFF 		bl	decamutexoff
 435              	.LVL37:
 196:Core/Src/deca_spi.c **** 
 197:Core/Src/deca_spi.c ****     return 0;
ARM GAS  /tmp/ccoFfz2a.s 			page 12


 436              		.loc 1 197 5 view .LVU90
 198:Core/Src/deca_spi.c **** } // end readfromspi()
 437              		.loc 1 198 1 is_stmt 0 view .LVU91
 438 005e 0020     		movs	r0, #0
 439 0060 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 440              	.LVL38:
 441              	.L28:
 442              		.loc 1 198 1 view .LVU92
 443              		.align	2
 444              	.L27:
 445 0064 00000000 		.word	hspi1
 446              		.cfi_endproc
 447              	.LFE135:
 449              		.text
 450              	.Letext0:
 451              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 452              		.file 3 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 453              		.file 4 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 454              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 455              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 456              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 457              		.file 8 "Core/Inc/deca_device_api.h"
 458              		.file 9 "Core/Inc/port.h"
ARM GAS  /tmp/ccoFfz2a.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 deca_spi.c
     /tmp/ccoFfz2a.s:18     .text.openspi:0000000000000000 $t
     /tmp/ccoFfz2a.s:26     .text.openspi:0000000000000000 openspi
     /tmp/ccoFfz2a.s:42     .text.closespi:0000000000000000 $t
     /tmp/ccoFfz2a.s:49     .text.closespi:0000000000000000 closespi
     /tmp/ccoFfz2a.s:64     .text.writetospiwithcrc:0000000000000000 $t
     /tmp/ccoFfz2a.s:71     .text.writetospiwithcrc:0000000000000000 writetospiwithcrc
     /tmp/ccoFfz2a.s:159    .text.writetospiwithcrc:0000000000000068 $d
     /tmp/ccoFfz2a.s:164    .text.writetospi:0000000000000000 $t
     /tmp/ccoFfz2a.s:171    .text.writetospi:0000000000000000 writetospi
     /tmp/ccoFfz2a.s:254    .text.writetospi:0000000000000060 $d
     /tmp/ccoFfz2a.s:259    .text.spi_cs_low_delay:0000000000000000 $t
     /tmp/ccoFfz2a.s:266    .text.spi_cs_low_delay:0000000000000000 spi_cs_low_delay
     /tmp/ccoFfz2a.s:336    .text.spi_cs_low_delay:000000000000004c $d
     /tmp/ccoFfz2a.s:341    .text.readfromspi:0000000000000000 $t
     /tmp/ccoFfz2a.s:348    .text.readfromspi:0000000000000000 readfromspi
     /tmp/ccoFfz2a.s:445    .text.readfromspi:0000000000000064 $d

UNDEFINED SYMBOLS
decamutexon
HAL_SPI_GetState
HAL_GPIO_WritePin
HAL_SPI_Transmit
decamutexoff
hspi1
Sleep
HAL_SPI_Receive
