;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-29
	MOV 207, <-20
	DJN -1, @-20
	SUB @107, @7
	MOV -7, <-20
	SUB 0, 0
	SLT 721, 10
	MOV #630, 9
	SLT -8, 564
	DJN -98, 506
	MOV #1, <-1
	SUB 1, <-53
	MOV #630, 9
	SLT 721, 10
	SPL <121, 106
	SUB @127, 6
	JMZ 70, #202
	SUB @127, 106
	JMZ 70, #202
	SUB @127, 106
	DJN <121, 0
	DJN <121, 0
	SPL 8, <-554
	DJN 90, <2
	MOV #-138, 9
	SLT 12, @11
	CMP -63, 0
	SUB <-1, <-1
	SLT 12, @11
	CMP -63, 0
	SPL 270, @60
	SLT 300, 90
	DJN <121, 0
	ADD 270, <60
	JMZ 470, #63
	SLT 300, 90
	SLT 300, 90
	MOV #-138, 6
	SLT 300, 90
	SPL 0, <-54
	SPL 0, <-54
	SUB 8, -554
	SPL 0, <-54
	SPL -702, 600
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-29
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-29
