{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 14 21:14:10 2010 " "Info: Processing started: Wed Apr 14 21:14:10 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LEDA -c LEDA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LEDA -c LEDA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK2 " "Info: Detected ripple clock \"CLK2\" as buffer" {  } { { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\P1:count\[6\] register \\P1:count\[20\] 130.6 MHz 7.657 ns Internal " "Info: Clock \"clk\" has Internal fmax of 130.6 MHz between source register \"\\P1:count\[6\]\" and destination register \"\\P1:count\[20\]\" (period= 7.657 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.398 ns + Longest register register " "Info: + Longest register to register delay is 7.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\P1:count\[6\] 1 REG LCFF_X32_Y6_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y6_N21; Fanout = 4; REG Node = '\\P1:count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \P1:count[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.615 ns) 1.092 ns LessThan0~0 2 COMB LCCOMB_X32_Y6_N0 1 " "Info: 2: + IC(0.477 ns) + CELL(0.615 ns) = 1.092 ns; Loc. = LCCOMB_X32_Y6_N0; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { \P1:count[6] LessThan0~0 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.206 ns) 2.359 ns LessThan0~1 3 COMB LCCOMB_X32_Y5_N26 1 " "Info: 3: + IC(1.061 ns) + CELL(0.206 ns) = 2.359 ns; Loc. = LCCOMB_X32_Y5_N26; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.577 ns) 3.301 ns LessThan0~2 4 COMB LCCOMB_X32_Y5_N28 1 " "Info: 4: + IC(0.365 ns) + CELL(0.577 ns) = 3.301 ns; Loc. = LCCOMB_X32_Y5_N28; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { LessThan0~1 LessThan0~2 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 3.866 ns LessThan0~3 5 COMB LCCOMB_X32_Y5_N30 1 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X32_Y5_N30; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LessThan0~2 LessThan0~3 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.206 ns) 5.142 ns LessThan0~4 6 COMB LCCOMB_X32_Y6_N2 2 " "Info: 6: + IC(1.070 ns) + CELL(0.206 ns) = 5.142 ns; Loc. = LCCOMB_X32_Y6_N2; Fanout = 2; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 5.720 ns \\P1:count\[23\]~2 7 COMB LCCOMB_X32_Y6_N6 24 " "Info: 7: + IC(0.372 ns) + CELL(0.206 ns) = 5.720 ns; Loc. = LCCOMB_X32_Y6_N6; Fanout = 24; COMB Node = '\\P1:count\[23\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { LessThan0~4 \P1:count[23]~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.660 ns) 7.398 ns \\P1:count\[20\] 8 REG LCFF_X32_Y5_N17 5 " "Info: 8: + IC(1.018 ns) + CELL(0.660 ns) = 7.398 ns; Loc. = LCFF_X32_Y5_N17; Fanout = 5; REG Node = '\\P1:count\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { \P1:count[23]~2 \P1:count[20] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.676 ns ( 36.17 % ) " "Info: Total cell delay = 2.676 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.722 ns ( 63.83 % ) " "Info: Total interconnect delay = 4.722 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.398 ns" { \P1:count[6] LessThan0~0 LessThan0~1 LessThan0~2 LessThan0~3 LessThan0~4 \P1:count[23]~2 \P1:count[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.398 ns" { \P1:count[6] {} LessThan0~0 {} LessThan0~1 {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} \P1:count[23]~2 {} \P1:count[20] {} } { 0.000ns 0.477ns 1.061ns 0.365ns 0.359ns 1.070ns 0.372ns 1.018ns } { 0.000ns 0.615ns 0.206ns 0.577ns 0.206ns 0.206ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns \\P1:count\[20\] 3 REG LCFF_X32_Y5_N17 5 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X32_Y5_N17; Fanout = 5; REG Node = '\\P1:count\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clk~clkctrl \P1:count[20] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl \P1:count[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[20] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns \\P1:count\[6\] 3 REG LCFF_X32_Y6_N21 4 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X32_Y6_N21; Fanout = 4; REG Node = '\\P1:count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk~clkctrl \P1:count[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl \P1:count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[6] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl \P1:count[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[20] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl \P1:count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[6] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.398 ns" { \P1:count[6] LessThan0~0 LessThan0~1 LessThan0~2 LessThan0~3 LessThan0~4 \P1:count[23]~2 \P1:count[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.398 ns" { \P1:count[6] {} LessThan0~0 {} LessThan0~1 {} LessThan0~2 {} LessThan0~3 {} LessThan0~4 {} \P1:count[23]~2 {} \P1:count[20] {} } { 0.000ns 0.477ns 1.061ns 0.365ns 0.359ns 1.070ns 0.372ns 1.018ns } { 0.000ns 0.615ns 0.206ns 0.577ns 0.206ns 0.206ns 0.206ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { clk clk~clkctrl \P1:count[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[20] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk clk~clkctrl \P1:count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk {} clk~combout {} clk~clkctrl {} \P1:count[6] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led1\[2\] led1\[2\]~reg0 15.480 ns register " "Info: tco from clock \"clk\" to destination pin \"led1\[2\]\" through register \"led1\[2\]~reg0\" is 15.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.372 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.970 ns) 4.169 ns clk1 2 REG LCFF_X33_Y6_N31 2 " "Info: 2: + IC(2.059 ns) + CELL(0.970 ns) = 4.169 ns; Loc. = LCFF_X33_Y6_N31; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { clk clk1 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.970 ns) 5.529 ns CLK2 3 REG LCFF_X33_Y6_N15 2 " "Info: 3: + IC(0.390 ns) + CELL(0.970 ns) = 5.529 ns; Loc. = LCFF_X33_Y6_N15; Fanout = 2; REG Node = 'CLK2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { clk1 CLK2 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 6.779 ns CLK2~clkctrl 4 COMB CLKCTRL_G5 13 " "Info: 4: + IC(1.250 ns) + CELL(0.000 ns) = 6.779 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'CLK2~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { CLK2 CLK2~clkctrl } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 8.372 ns led1\[2\]~reg0 5 REG LCFF_X16_Y14_N13 1 " "Info: 5: + IC(0.927 ns) + CELL(0.666 ns) = 8.372 ns; Loc. = LCFF_X16_Y14_N13; Fanout = 1; REG Node = 'led1\[2\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLK2~clkctrl led1[2]~reg0 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 44.74 % ) " "Info: Total cell delay = 3.746 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 55.26 % ) " "Info: Total interconnect delay = 4.626 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.372 ns" { clk clk1 CLK2 CLK2~clkctrl led1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.372 ns" { clk {} clk~combout {} clk1 {} CLK2 {} CLK2~clkctrl {} led1[2]~reg0 {} } { 0.000ns 0.000ns 2.059ns 0.390ns 1.250ns 0.927ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 38 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.804 ns + Longest register pin " "Info: + Longest register to pin delay is 6.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led1\[2\]~reg0 1 REG LCFF_X16_Y14_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N13; Fanout = 1; REG Node = 'led1\[2\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led1[2]~reg0 } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.698 ns) + CELL(3.106 ns) 6.804 ns led1\[2\] 2 PIN PIN_115 0 " "Info: 2: + IC(3.698 ns) + CELL(3.106 ns) = 6.804 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'led1\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.804 ns" { led1[2]~reg0 led1[2] } "NODE_NAME" } } { "LEDA.vhd" "" { Text "G:/做视频教材要用的/VHDL/LED流水灯A/LEDA.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 45.65 % ) " "Info: Total cell delay = 3.106 ns ( 45.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.698 ns ( 54.35 % ) " "Info: Total interconnect delay = 3.698 ns ( 54.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.804 ns" { led1[2]~reg0 led1[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.804 ns" { led1[2]~reg0 {} led1[2] {} } { 0.000ns 3.698ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.372 ns" { clk clk1 CLK2 CLK2~clkctrl led1[2]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.372 ns" { clk {} clk~combout {} clk1 {} CLK2 {} CLK2~clkctrl {} led1[2]~reg0 {} } { 0.000ns 0.000ns 2.059ns 0.390ns 1.250ns 0.927ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.804 ns" { led1[2]~reg0 led1[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.804 ns" { led1[2]~reg0 {} led1[2] {} } { 0.000ns 3.698ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 21:14:11 2010 " "Info: Processing ended: Wed Apr 14 21:14:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
