# Chapter 7.1: Delay Models

## ğŸ“‹ Chapter Overview

**Delay models** provide mathematical representations of how fast signals propagate through CMOS circuits. Understanding these models is essential for timing analysis and circuit optimization.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Calculate gate delay using RC models
- Distinguish between propagation and transition delays
- Apply logical effort for delay estimation
- Model multi-stage circuit delays

---

## 7.1.1 Propagation Delay Definition

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PROPAGATION DELAY                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Propagation delay (t_p) = time from input change to output changeâ”‚
â”‚                                                                      â”‚
â”‚   Input        â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                   â”‚
â”‚   (VDDâ†’0)          â”‚           â”‚                                    â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                    â”‚
â”‚                         50%                                         â”‚
â”‚                          â†“                                          â”‚
â”‚                    â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                               â”‚
â”‚                                                                      â”‚
â”‚   Output       â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€                      â”‚
â”‚   (0â†’VDD)                â”‚           â”‚                              â”‚
â”‚                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚                               50%                                   â”‚
â”‚                                â†“                                    â”‚
â”‚                          â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”€                              â”‚
â”‚                                                                      â”‚
â”‚                    â†â”€â”€â”€ t_pHL â”€â”€â”€â†’                                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Two propagation delays:                                           â”‚
â”‚                                                                      â”‚
â”‚   â€¢ t_pHL = High-to-Low delay (output falling)                     â”‚
â”‚   â€¢ t_pLH = Low-to-High delay (output rising)                      â”‚
â”‚                                                                      â”‚
â”‚   Average propagation delay:                                        â”‚
â”‚                                                                      â”‚
â”‚   $t_p = \frac{t_{pHL} + t_{pLH}}{2}$                              â”‚
â”‚                                                                      â”‚
â”‚   Measured from 50% of input swing to 50% of output swing          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.1.2 Rise and Fall Times

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSITION TIMES                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Transition time = time for signal to change between voltage levelsâ”‚
â”‚                                                                      â”‚
â”‚   Voltage                                                           â”‚
â”‚     â†‘                                                               â”‚
â”‚   VDD â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”€ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€             â”‚
â”‚     â”‚            90% â”€â”€ â”€â”€ â”€â”€ â”€â”€ â”€â”€ â”€â”€â”‚â”€â”€ â”€â”€ â”€â”€ â”€â”€ â”€â”€              â”‚
â”‚     â”‚                               ï¼â”‚                             â”‚
â”‚     â”‚                             ï¼  â”‚                             â”‚
â”‚     â”‚                           ï¼    â”‚                             â”‚
â”‚     â”‚            50% â”€â”€ â”€â”€ â”€â”€ â—â”€ â”€â”€ â”€â”€â”‚â”€â”€ â”€â”€ â”€â”€ â”€â”€ â”€â”€              â”‚
â”‚     â”‚                       ï¼        â”‚                             â”‚
â”‚     â”‚                     ï¼          â”‚                             â”‚
â”‚     â”‚            10% â”€â”€ â—â”€ â”€â”€ â”€â”€ â”€â”€ â”€â”€â”‚â”€â”€ â”€â”€ â”€â”€ â”€â”€ â”€â”€              â”‚
â”‚     â”‚                 ï¼              â”‚                             â”‚
â”‚   0 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Time        â”‚
â”‚                       â”‚               â”‚                             â”‚
â”‚                       â†â”€â”€â”€â”€ t_r â”€â”€â”€â”€â”€â†’                             â”‚
â”‚                         (Rise time)                                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Definitions:                                                      â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Rise time (t_r): Time from 10% to 90% of VDD                   â”‚
â”‚   â€¢ Fall time (t_f): Time from 90% to 10% of VDD                   â”‚
â”‚                                                                      â”‚
â”‚   Alternative definitions (used in some tools):                     â”‚
â”‚   â€¢ 20% to 80% swing                                               â”‚
â”‚   â€¢ 30% to 70% swing                                               â”‚
â”‚                                                                      â”‚
â”‚   Relationship to propagation delay:                                â”‚
â”‚   â€¢ Slower input transition â†’ longer propagation delay             â”‚
â”‚   â€¢ Larger load capacitance â†’ longer transition time               â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.1.3 RC Delay Model

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FIRST-ORDER RC DELAY MODEL                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   A transistor can be modeled as a switch with resistance:         â”‚
â”‚                                                                      â”‚
â”‚   NMOS conducting:           PMOS conducting:                       â”‚
â”‚                                                                      â”‚
â”‚        D â”€â”€â”¬â”€â”€ S                  D â”€â”€â”¬â”€â”€ S                        â”‚
â”‚            â”‚                          â”‚                             â”‚
â”‚           â•â•ªâ• R_n                    â•â•ªâ• R_p                       â”‚
â”‚            â”‚                          â”‚                             â”‚
â”‚            â–¼                          â–¼                             â”‚
â”‚                                                                      â”‚
â”‚   Inverter RC model:                                                â”‚
â”‚                                                                      â”‚
â”‚       VDD                                                           â”‚
â”‚        â”‚                                                            â”‚
â”‚       â•â•ªâ• R_p (PMOS on)                                            â”‚
â”‚        â”‚                                                            â”‚
â”‚        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â†’ Vout                                          â”‚
â”‚        â”‚        â”‚                                                   â”‚
â”‚       â•â•ªâ• R_n   â•â•â• C_L (load)                                     â”‚
â”‚        â”‚        â”‚                                                   â”‚
â”‚       GND      GND                                                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Step response of RC circuit:                                      â”‚
â”‚                                                                      â”‚
â”‚   $V_{out}(t) = V_{final} \times (1 - e^{-t/RC})$  (charging)      â”‚
â”‚                                                                      â”‚
â”‚   $V_{out}(t) = V_{initial} \times e^{-t/RC}$  (discharging)       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Time to reach 50%:                                                â”‚
â”‚                                                                      â”‚
â”‚   $V_{out} = 0.5 \times VDD$                                       â”‚
â”‚   $0.5 = 1 - e^{-t_{50}/RC}$                                       â”‚
â”‚   $t_{50} = RC \times ln(2) â‰ˆ 0.69RC$                              â”‚
â”‚                                                                      â”‚
â”‚   Propagation delay approximation:                                  â”‚
â”‚                                                                      â”‚
â”‚   $t_p â‰ˆ 0.7 \times R_{eq} \times C_L$                             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.1.4 Equivalent Resistance

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSISTOR EQUIVALENT RESISTANCE                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Effective resistance depends on transistor sizing:                â”‚
â”‚                                                                      â”‚
â”‚   For NMOS:  $R_n = \frac{R_{unit}}{(W/L)} = \frac{R_{unit} \cdot L}{W}$â”‚
â”‚                                                                      â”‚
â”‚   For PMOS:  $R_p = \frac{R_{unit}}{(W/L)} \times \frac{\mu_n}{\mu_p}$â”‚
â”‚                                                                      â”‚
â”‚   Since $\mu_p â‰ˆ 0.5 \mu_n$:  $R_p â‰ˆ 2R_n$ (for same W/L)          â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Series resistance (stacked transistors):                          â”‚
â”‚                                                                      â”‚
â”‚   â”€â”€â”€â•â•ªâ•â”€â”€â”€â•â•ªâ•â”€â”€â”€â•â•ªâ•â”€â”€â”€                                            â”‚
â”‚      Râ‚    Râ‚‚    Râ‚ƒ                                                â”‚
â”‚                                                                      â”‚
â”‚   $R_{series} = R_1 + R_2 + R_3$                                   â”‚
â”‚                                                                      â”‚
â”‚   For n identical transistors in series:                           â”‚
â”‚   $R_{series} = n \times R_{single}$                               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Parallel resistance:                                              â”‚
â”‚        â”Œâ”€â”€â•â•ªâ•â”€â”€â”                                                   â”‚
â”‚   â”€â”€â”€â”€â”€â”¼â”€â”€â•â•ªâ•â”€â”€â”¼â”€â”€â”€â”€â”€                                              â”‚
â”‚        â””â”€â”€â•â•ªâ•â”€â”€â”˜                                                   â”‚
â”‚                                                                      â”‚
â”‚   $R_{parallel} = \frac{R_1 \times R_2 \times R_3}{...}$          â”‚
â”‚                                                                      â”‚
â”‚   For n identical transistors in parallel:                         â”‚
â”‚   $R_{parallel} = \frac{R_{single}}{n}$                            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Typical values (45nm technology):                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Parameter              â”‚ NMOS              â”‚ PMOS            â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ R_unit (kÎ©Â·Âµm)        â”‚ 10-15             â”‚ 25-35           â”‚  â”‚
â”‚   â”‚ Min size R (kÎ©)       â”‚ 10-20             â”‚ 25-50           â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.1.5 Gate Delay Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INVERTER DELAY CALCULATION                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Given:                                                            â”‚
â”‚   â€¢ NMOS: W = 2Âµm, L = 0.1Âµm, R_unit = 12 kÎ©Â·Âµm                   â”‚
â”‚   â€¢ PMOS: W = 4Âµm, L = 0.1Âµm, R_unit = 30 kÎ©Â·Âµm                   â”‚
â”‚   â€¢ Load capacitance: C_L = 50 fF                                  â”‚
â”‚                                                                      â”‚
â”‚   Calculate equivalent resistances:                                 â”‚
â”‚                                                                      â”‚
â”‚   NMOS: $R_n = \frac{12 kÎ©Â·Âµm \times 0.1Âµm}{2Âµm} = 0.6 kÎ©$        â”‚
â”‚                                                                      â”‚
â”‚   PMOS: $R_p = \frac{30 kÎ©Â·Âµm \times 0.1Âµm}{4Âµm} = 0.75 kÎ©$       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Calculate propagation delays:                                     â”‚
â”‚                                                                      â”‚
â”‚   $t_{pHL} = 0.7 \times R_n \times C_L$                            â”‚
â”‚   $t_{pHL} = 0.7 \times 600Î© \times 50fF = 21 ps$                  â”‚
â”‚                                                                      â”‚
â”‚   $t_{pLH} = 0.7 \times R_p \times C_L$                            â”‚
â”‚   $t_{pLH} = 0.7 \times 750Î© \times 50fF = 26.25 ps$               â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Average propagation delay:                                        â”‚
â”‚                                                                      â”‚
â”‚   $t_p = \frac{t_{pHL} + t_{pLH}}{2} = \frac{21 + 26.25}{2}$       â”‚
â”‚                                                                      â”‚
â”‚   $t_p â‰ˆ 23.6 ps$                                                  â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   For balanced delays (t_pHL = t_pLH):                             â”‚
â”‚   Need: $R_n = R_p$                                                â”‚
â”‚   This requires: $W_p / W_n â‰ˆ 2$ to 3 (mobility ratio)             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7.1.6 Logical Effort

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOGICAL EFFORT METHOD                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Logical effort provides quick delay estimation:                   â”‚
â”‚                                                                      â”‚
â”‚   Total delay of a gate:                                            â”‚
â”‚                                                                      â”‚
â”‚   $d = g \times h + p$                                             â”‚
â”‚                                                                      â”‚
â”‚   Where:                                                            â”‚
â”‚   â€¢ g = logical effort (gate complexity relative to inverter)      â”‚
â”‚   â€¢ h = electrical effort (C_load / C_input)                       â”‚
â”‚   â€¢ p = parasitic delay (intrinsic gate delay)                     â”‚
â”‚                                                                      â”‚
â”‚   Delay is normalized to inverter delay (Ï„):                       â”‚
â”‚   $d_{absolute} = d \times Ï„$                                      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Logical effort values:                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚ Gate           â”‚ g (Logical â”‚ p (Parasitic â”‚ Inputs        â”‚  â”‚
â”‚   â”‚                â”‚  Effort)   â”‚  Delay)      â”‚               â”‚  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚   â”‚ Inverter       â”‚ 1          â”‚ 1            â”‚ 1             â”‚  â”‚
â”‚   â”‚ NAND2          â”‚ 4/3        â”‚ 2            â”‚ 2             â”‚  â”‚
â”‚   â”‚ NAND3          â”‚ 5/3        â”‚ 3            â”‚ 3             â”‚  â”‚
â”‚   â”‚ NAND4          â”‚ 6/3 = 2    â”‚ 4            â”‚ 4             â”‚  â”‚
â”‚   â”‚ NOR2           â”‚ 5/3        â”‚ 2            â”‚ 2             â”‚  â”‚
â”‚   â”‚ NOR3           â”‚ 7/3        â”‚ 3            â”‚ 3             â”‚  â”‚
â”‚   â”‚ NOR4           â”‚ 9/3 = 3    â”‚ 4            â”‚ 4             â”‚  â”‚
â”‚   â”‚ XOR2           â”‚ 4          â”‚ 4            â”‚ 2             â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                      â”‚
â”‚   Note: NAND gates have lower logical effort than NOR gates        â”‚
â”‚   (because PMOS is naturally slower, series PMOS in NOR hurts)     â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Example: NAND2 with h = 4 (load = 4Ã— input cap)                  â”‚
â”‚                                                                      â”‚
â”‚   $d = g \times h + p = \frac{4}{3} \times 4 + 2 = 7.33Ï„$         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Delay Type | Definition | Formula |
|------------|------------|---------|
| Propagation Delay | 50% input to 50% output | $t_p = 0.7 R_{eq} C_L$ |
| Rise Time | 10% to 90% transition | $t_r â‰ˆ 2.2 RC$ |
| Fall Time | 90% to 10% transition | $t_f â‰ˆ 2.2 RC$ |
| Series R | Stacked transistors | $R_{series} = n \times R$ |
| Parallel R | Parallel transistors | $R_{parallel} = R/n$ |
| Logical Effort Delay | Normalized gate delay | $d = g \times h + p$ |

---

## â“ Quick Revision Questions

1. **What is the difference between propagation delay and transition time?**

2. **Calculate the delay of an inverter with R_eq = 1kÎ© and C_L = 20fF.**

3. **How does series stacking of n transistors affect equivalent resistance?**

4. **Why do NOR gates have higher logical effort than NAND gates?**

5. **A NAND3 drives a load of 5Ã— its input capacitance. Calculate normalized delay.**

6. **What transistor sizing achieves equal rise and fall delays?**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Unit 7 Home](README.md) | [Unit 7 Home](README.md) | [Static Timing Analysis â†’](02-static-timing-analysis.md) |
