#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct  3 14:19:35 2018
# Process ID: 8524
# Current directory: /users/start2017/r0634161/Desktop/DDP/package/hw_project
# Command line: vivado project_hw/project_hw.xpr -tempDir /tmp
# Log file: /users/start2017/r0634161/Desktop/DDP/package/hw_project/vivado.log
# Journal file: /users/start2017/r0634161/Desktop/DDP/package/hw_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_hw/project_hw.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source tb_warmup1_verilog.tcl
launch_runs synth_1 -jobs 2
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_warmup2_mpadder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb_warmup2_mpadder.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source tb_warmup2_mpadder.tcl
synth_design -rtl -name rtl_1
close_sim
close_sim
