/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x58)
#define image_0_initialization_task        (0x58)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x12d0)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x12d0)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0xd9c)
#define image_0_ghost_reporting_1st_wakeup_request        (0xd9c)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x638)
#define image_0_budget_allocator_1st_wakeup_request        (0x638)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x184)
#define image_0_ds_tx_task_wakeup_request        (0x184)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xc94)
#define image_0_flush_task_1st_wakeup_request        (0xc94)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x430)
#define image_0_ds_tx_scheduling_action_not_valid        (0x4b0)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x608)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x618)
#define image_0_complex_scheduler_update_dwrr_queues        (0x628)
#define image_0_basic_rate_limiter_complex_scheduler        (0x94c)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x984)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x9b8)
#define image_0_basic_rate_limiter_queue_with_bs        (0xa0c)
#define image_0_complex_rate_limiter_queue_sir        (0xa48)
#define image_0_complex_rate_limiter_queue_pir        (0xa84)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0xac0)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0xafc)
#define image_0_basic_scheduler_update_dwrr        (0xbd4)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xe40)
#define image_1_processing_wakeup_request        (0xe40)
#define image_1_start_task_debug_routine        (0x4f4c)
#define image_1_debug_routine        (0x4f4c)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5dcc)
#define image_1_cpu_rx_wakeup_request        (0x5dcc)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x68b0)
#define image_1_cpu_recycle_wakeup_request        (0x68b0)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6a04)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6a04)
#define image_1_tmp8        (0x64f8)
#define image_1_info_string0        (0x64f8)
#define image_1_info_string1        (0x64f8)
#define image_1_info_string2        (0x64f8)
#define image_1_info_string3        (0x64f8)
#define image_1_info_string4        (0x64f8)
#define image_1_info_string5        (0x64f8)
#define image_1_info_string6        (0x64f8)
#define image_1_section_abbrev        (0x64f8)
#define image_1_section_info        (0x64f8)
#define image_1_cu_begin0        (0x64f8)
#define image_1_debug_range        (0x64f8)
#define image_1_debug_ranges0        (0x64f8)
#define image_1_debug_macinfo        (0x64f8)
#define image_1_cu_macro_begin0        (0x64f8)
#define image_1_line_table_start0        (0x64f8)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x64f8)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x64f8)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x5078)
#define image_1_cpu_rx_copy_wakeup_request        (0x5078)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6ac8)
#define image_1_spdsvc_gen_wakeup_request        (0x6ac8)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7860)
#define image_1_common_reprocessing_wakeup_request        (0x7860)
#define image_1_c_cpu_rx_task        (0x60e0)
#define image_1_func_begin0        (0x60e0)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x60e0)
#define image_1_c_cpu_rx_wakeup_request        (0x60e0)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x58)
#define image_1_processing_header_update_length_calc        (0x2ac0)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2b88)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2b90)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2b98)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2bac)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2bbc)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2bcc)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2bec)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2bf8)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c1c)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c28)
#define image_1_tcam_cmd_ic_submit        (0x3cb4)
#define image_1_tcam_cmd_outer_tpid        (0x3cf8)
#define image_1_tcam_cmd_inner_tpid        (0x3d10)
#define image_1_tcam_cmd_ethertype        (0x3d28)
#define image_1_tcam_cmd_outer_vid        (0x3d40)
#define image_1_tcam_cmd_inner_vid        (0x3d58)
#define image_1_tcam_cmd_outer_pbit        (0x3d70)
#define image_1_tcam_cmd_inner_pbit        (0x3d88)
#define image_1_tcam_cmd_vlan_num        (0x3da0)
#define image_1_tcam_cmd_ip_protocol        (0x3db8)
#define image_1_tcam_cmd_l3_protocol        (0x3dd0)
#define image_1_tcam_cmd_tos        (0x3de8)
#define image_1_tcam_cmd_network_layer        (0x3e00)
#define image_1_tcam_cmd_ingress_port        (0x3e20)
#define image_1_tcam_cmd_gem_flow        (0x3e38)
#define image_1_tcam_cmd_ipv6_label        (0x3e50)
#define image_1_tcam_cmd_src_ip        (0x3e7c)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3ed0)
#define image_1_tcam_cmd_dst_ip        (0x3f04)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3f58)
#define image_1_tcam_cmd_src_port        (0x3f8c)
#define image_1_tcam_cmd_dst_port        (0x3fa4)
#define image_1_tcam_cmd_src_mac        (0x3fbc)
#define image_1_tcam_cmd_dst_mac        (0x3fe8)
#define image_1_tcam_cmd_generic_l2        (0x4014)
#define image_1_tcam_cmd_generic_l3        (0x4048)
#define image_1_tcam_cmd_generic_l4        (0x407c)
#define image_1_gpe_cmd_replace_16        (0x4620)
#define image_1_gpe_cmd_replace_32        (0x4628)
#define image_1_gpe_cmd_replace_bits_16        (0x4640)
#define image_1_gpe_cmd_copy_bits_16        (0x4660)
#define image_1_gpe_cmd_skip_if        (0x4690)
#define image_1_gpe_vlan_action_cmd_drop        (0x46b0)
#define image_1_gpe_vlan_action_cmd_dscp        (0x46b4)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x4704)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf6c)
#define image_2_processing_wakeup_request        (0xf6c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x5078)
#define image_2_cpu_tx_wakeup_request        (0x5078)
#define image_2_cpu_tx_read_ring_indices        (0x5078)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x56fc)
#define image_2_cpu_recycle_wakeup_request        (0x56fc)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5ca8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5ca8)
#define image_2_start_task_timer_common_task_wakeup_request        (0x5850)
#define image_2_timer_common_task_wakeup_request        (0x5850)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x184)
#define image_2_processing_header_update_length_calc        (0x2bec)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2cb4)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2cbc)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cc4)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2cd8)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2ce8)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2cf8)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d18)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d24)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d48)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d54)
#define image_2_tcam_cmd_ic_submit        (0x3de0)
#define image_2_tcam_cmd_outer_tpid        (0x3e24)
#define image_2_tcam_cmd_inner_tpid        (0x3e3c)
#define image_2_tcam_cmd_ethertype        (0x3e54)
#define image_2_tcam_cmd_outer_vid        (0x3e6c)
#define image_2_tcam_cmd_inner_vid        (0x3e84)
#define image_2_tcam_cmd_outer_pbit        (0x3e9c)
#define image_2_tcam_cmd_inner_pbit        (0x3eb4)
#define image_2_tcam_cmd_vlan_num        (0x3ecc)
#define image_2_tcam_cmd_ip_protocol        (0x3ee4)
#define image_2_tcam_cmd_l3_protocol        (0x3efc)
#define image_2_tcam_cmd_tos        (0x3f14)
#define image_2_tcam_cmd_network_layer        (0x3f2c)
#define image_2_tcam_cmd_ingress_port        (0x3f4c)
#define image_2_tcam_cmd_gem_flow        (0x3f64)
#define image_2_tcam_cmd_ipv6_label        (0x3f7c)
#define image_2_tcam_cmd_src_ip        (0x3fa8)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3ffc)
#define image_2_tcam_cmd_dst_ip        (0x4030)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x4084)
#define image_2_tcam_cmd_src_port        (0x40b8)
#define image_2_tcam_cmd_dst_port        (0x40d0)
#define image_2_tcam_cmd_src_mac        (0x40e8)
#define image_2_tcam_cmd_dst_mac        (0x4114)
#define image_2_tcam_cmd_generic_l2        (0x4140)
#define image_2_tcam_cmd_generic_l3        (0x4174)
#define image_2_tcam_cmd_generic_l4        (0x41a8)
#define image_2_gpe_cmd_replace_16        (0x474c)
#define image_2_gpe_cmd_replace_32        (0x4754)
#define image_2_gpe_cmd_replace_bits_16        (0x476c)
#define image_2_gpe_cmd_copy_bits_16        (0x478c)
#define image_2_gpe_cmd_skip_if        (0x47bc)
#define image_2_gpe_vlan_action_cmd_drop        (0x47dc)
#define image_2_gpe_vlan_action_cmd_dscp        (0x47e0)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x4830)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x720)
#define image_3_us_tx_task_1st_wakeup_request        (0x720)
#define image_3_us_tx_task_wakeup_request        (0x720)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1ccc)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1ccc)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xdb4)
#define image_3_epon_tx_task_wakeup_request        (0xdb4)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x10f4)
#define image_3_budget_allocator_1st_wakeup_request        (0x10f4)
#define image_3_start_task_debug_routine        (0x58)
#define image_3_debug_routine        (0x58)
#define image_3_start_task_gpon_control_wakeup_request        (0x58c)
#define image_3_gpon_control_wakeup_request        (0x58c)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1458)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1458)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x17c8)
#define image_3_flush_task_1st_wakeup_request        (0x17c8)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1a3c)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1a3c)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0xbb8)
#define image_3_scheduling_action_not_valid        (0xcb4)
#define image_3_basic_scheduler_update_dwrr        (0xf50)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0x10b0)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0x10c0)
#define image_3_complex_scheduler_update_dwrr_queues        (0x10d0)
#define image_3_basic_rate_limiter_complex_scheduler        (0x1518)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x1550)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x1584)
#define image_3_basic_rate_limiter_queue_with_bs        (0x15d8)
#define image_3_ovl_rate_limiter        (0x1614)
#define image_3_complex_rate_limiter_queue_sir        (0x1628)
#define image_3_complex_rate_limiter_queue_pir        (0x1664)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x16a0)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x16dc)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0xf6c)
#define image_4_processing_wakeup_request        (0xf6c)
#define image_4_start_task_debug_routine        (0x58)
#define image_4_debug_routine        (0x58)
#define image_4_start_task_dhd_tx_complete_wakeup_request        (0x5370)
#define image_4_dhd_tx_complete_wakeup_request        (0x5370)
#define image_4_start_task_dhd_rx_complete_wakeup_request        (0x56b0)
#define image_4_dhd_rx_complete_wakeup_request        (0x56b0)
#define image_4_debug_routine_handler        (0xc)
#define image_4_action_exception        (0x184)
#define image_4_processing_header_update_length_calc        (0x2bec)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2cb4)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2cbc)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cc4)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2cd8)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2ce8)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2cf8)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d18)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d24)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d48)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d54)
#define image_4_tcam_cmd_ic_submit        (0x3de0)
#define image_4_tcam_cmd_outer_tpid        (0x3e24)
#define image_4_tcam_cmd_inner_tpid        (0x3e3c)
#define image_4_tcam_cmd_ethertype        (0x3e54)
#define image_4_tcam_cmd_outer_vid        (0x3e6c)
#define image_4_tcam_cmd_inner_vid        (0x3e84)
#define image_4_tcam_cmd_outer_pbit        (0x3e9c)
#define image_4_tcam_cmd_inner_pbit        (0x3eb4)
#define image_4_tcam_cmd_vlan_num        (0x3ecc)
#define image_4_tcam_cmd_ip_protocol        (0x3ee4)
#define image_4_tcam_cmd_l3_protocol        (0x3efc)
#define image_4_tcam_cmd_tos        (0x3f14)
#define image_4_tcam_cmd_network_layer        (0x3f2c)
#define image_4_tcam_cmd_ingress_port        (0x3f4c)
#define image_4_tcam_cmd_gem_flow        (0x3f64)
#define image_4_tcam_cmd_ipv6_label        (0x3f7c)
#define image_4_tcam_cmd_src_ip        (0x3fa8)
#define image_4_tcam_cmd_src_ipv6_masked        (0x3ffc)
#define image_4_tcam_cmd_dst_ip        (0x4030)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x4084)
#define image_4_tcam_cmd_src_port        (0x40b8)
#define image_4_tcam_cmd_dst_port        (0x40d0)
#define image_4_tcam_cmd_src_mac        (0x40e8)
#define image_4_tcam_cmd_dst_mac        (0x4114)
#define image_4_tcam_cmd_generic_l2        (0x4140)
#define image_4_tcam_cmd_generic_l3        (0x4174)
#define image_4_tcam_cmd_generic_l4        (0x41a8)
#define image_4_gpe_cmd_replace_16        (0x474c)
#define image_4_gpe_cmd_replace_32        (0x4754)
#define image_4_gpe_cmd_replace_bits_16        (0x476c)
#define image_4_gpe_cmd_copy_bits_16        (0x478c)
#define image_4_gpe_cmd_skip_if        (0x47bc)
#define image_4_gpe_vlan_action_cmd_drop        (0x47dc)
#define image_4_gpe_vlan_action_cmd_dscp        (0x47e0)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x4830)

#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#define image_5_start_task_initialization_task        (0x18)
#define image_5_initialization_task        (0x18)
#define image_5_start_task_processing_wakeup_request        (0xe40)
#define image_5_processing_wakeup_request        (0xe40)
#define image_5_start_task_budget_allocator_1st_wakeup_request        (0x5974)
#define image_5_budget_allocator_1st_wakeup_request        (0x5974)
#define image_5_start_task_debug_routine        (0x4f4c)
#define image_5_debug_routine        (0x4f4c)
#define image_5_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x5370)
#define image_5_service_queues_update_fifo_read_1st_wakeup_request        (0x5370)
#define image_5_start_task_service_queues_tx_task_wakeup_request        (0x5400)
#define image_5_service_queues_tx_task_wakeup_request        (0x5400)
#define image_5_debug_routine_handler        (0xc)
#define image_5_action_exception        (0x58)
#define image_5_processing_header_update_length_calc        (0x2ac0)
#define image_5_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2b88)
#define image_5_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2b90)
#define image_5_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2b98)
#define image_5_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2bac)
#define image_5_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2bbc)
#define image_5_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2bcc)
#define image_5_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2bec)
#define image_5_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2bf8)
#define image_5_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c1c)
#define image_5_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c28)
#define image_5_tcam_cmd_ic_submit        (0x3cb4)
#define image_5_tcam_cmd_outer_tpid        (0x3cf8)
#define image_5_tcam_cmd_inner_tpid        (0x3d10)
#define image_5_tcam_cmd_ethertype        (0x3d28)
#define image_5_tcam_cmd_outer_vid        (0x3d40)
#define image_5_tcam_cmd_inner_vid        (0x3d58)
#define image_5_tcam_cmd_outer_pbit        (0x3d70)
#define image_5_tcam_cmd_inner_pbit        (0x3d88)
#define image_5_tcam_cmd_vlan_num        (0x3da0)
#define image_5_tcam_cmd_ip_protocol        (0x3db8)
#define image_5_tcam_cmd_l3_protocol        (0x3dd0)
#define image_5_tcam_cmd_tos        (0x3de8)
#define image_5_tcam_cmd_network_layer        (0x3e00)
#define image_5_tcam_cmd_ingress_port        (0x3e20)
#define image_5_tcam_cmd_gem_flow        (0x3e38)
#define image_5_tcam_cmd_ipv6_label        (0x3e50)
#define image_5_tcam_cmd_src_ip        (0x3e7c)
#define image_5_tcam_cmd_src_ipv6_masked        (0x3ed0)
#define image_5_tcam_cmd_dst_ip        (0x3f04)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x3f58)
#define image_5_tcam_cmd_src_port        (0x3f8c)
#define image_5_tcam_cmd_dst_port        (0x3fa4)
#define image_5_tcam_cmd_src_mac        (0x3fbc)
#define image_5_tcam_cmd_dst_mac        (0x3fe8)
#define image_5_tcam_cmd_generic_l2        (0x4014)
#define image_5_tcam_cmd_generic_l3        (0x4048)
#define image_5_tcam_cmd_generic_l4        (0x407c)
#define image_5_gpe_cmd_replace_16        (0x4620)
#define image_5_gpe_cmd_replace_32        (0x4628)
#define image_5_gpe_cmd_replace_bits_16        (0x4640)
#define image_5_gpe_cmd_copy_bits_16        (0x4660)
#define image_5_gpe_cmd_skip_if        (0x4690)
#define image_5_gpe_vlan_action_cmd_drop        (0x46b0)
#define image_5_gpe_vlan_action_cmd_dscp        (0x46b4)
#define image_5_gpe_vlan_action_cmd_mac_hdr_copy        (0x4704)
#define image_5_scheduling_service_queues_update_status        (0x552c)
#define image_5_scheduling_service_queues_action_not_valid        (0x5620)
#define image_5_complex_scheduler_update_dwrr_basic_schedulers        (0x5758)
#define image_5_complex_scheduler_update_dwrr_complex_schedulers        (0x5768)
#define image_5_complex_scheduler_update_dwrr_queues        (0x5778)
#define image_5_complex_rate_limiter_queue_sir        (0x5788)
#define image_5_complex_rate_limiter_queue_pir        (0x57c4)
#define image_5_complex_rate_limiter_basic_scheduler_sir        (0x5800)
#define image_5_complex_rate_limiter_basic_scheduler_pir        (0x583c)
#define image_5_basic_rate_limiter_complex_scheduler        (0x5878)
#define image_5_basic_rate_limiter_basic_scheduler_no_cs        (0x58b0)
#define image_5_basic_rate_limiter_queue_with_cs_bs        (0x58e4)
#define image_5_basic_rate_limiter_queue_with_bs        (0x5938)

#endif

/* IMAGE 6 LABELS */
#ifndef IMAGE_6_CODE_ADDRESSES
#define IMAGE_6_CODE_ADDRESSES

#define image_6_start_task_initialization_task        (0x18)
#define image_6_initialization_task        (0x18)
#define image_6_start_task_processing_wakeup_request        (0xe40)
#define image_6_processing_wakeup_request        (0xe40)
#define image_6_start_task_debug_routine        (0x4f4c)
#define image_6_debug_routine        (0x4f4c)
#define image_6_start_task_dhd_tx_post_wakeup_request        (0x5800)
#define image_6_dhd_tx_post_wakeup_request        (0x5800)
#define image_6_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x57a8)
#define image_6_dhd_tx_post_update_fifo_wakeup_request        (0x57a8)
#define image_6_start_task_dhd_timer_1st_wakeup_request        (0x5370)
#define image_6_dhd_timer_1st_wakeup_request        (0x5370)
#define image_6_start_task_dhd_mcast_wakeup_request        (0x6430)
#define image_6_dhd_mcast_wakeup_request        (0x6430)
#define image_6_debug_routine_handler        (0xc)
#define image_6_action_exception        (0x58)
#define image_6_processing_header_update_length_calc        (0x2ac0)
#define image_6_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2b88)
#define image_6_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2b90)
#define image_6_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2b98)
#define image_6_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2bac)
#define image_6_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2bbc)
#define image_6_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2bcc)
#define image_6_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2bec)
#define image_6_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2bf8)
#define image_6_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c1c)
#define image_6_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c28)
#define image_6_tcam_cmd_ic_submit        (0x3cb4)
#define image_6_tcam_cmd_outer_tpid        (0x3cf8)
#define image_6_tcam_cmd_inner_tpid        (0x3d10)
#define image_6_tcam_cmd_ethertype        (0x3d28)
#define image_6_tcam_cmd_outer_vid        (0x3d40)
#define image_6_tcam_cmd_inner_vid        (0x3d58)
#define image_6_tcam_cmd_outer_pbit        (0x3d70)
#define image_6_tcam_cmd_inner_pbit        (0x3d88)
#define image_6_tcam_cmd_vlan_num        (0x3da0)
#define image_6_tcam_cmd_ip_protocol        (0x3db8)
#define image_6_tcam_cmd_l3_protocol        (0x3dd0)
#define image_6_tcam_cmd_tos        (0x3de8)
#define image_6_tcam_cmd_network_layer        (0x3e00)
#define image_6_tcam_cmd_ingress_port        (0x3e20)
#define image_6_tcam_cmd_gem_flow        (0x3e38)
#define image_6_tcam_cmd_ipv6_label        (0x3e50)
#define image_6_tcam_cmd_src_ip        (0x3e7c)
#define image_6_tcam_cmd_src_ipv6_masked        (0x3ed0)
#define image_6_tcam_cmd_dst_ip        (0x3f04)
#define image_6_tcam_cmd_dst_ipv6_masked        (0x3f58)
#define image_6_tcam_cmd_src_port        (0x3f8c)
#define image_6_tcam_cmd_dst_port        (0x3fa4)
#define image_6_tcam_cmd_src_mac        (0x3fbc)
#define image_6_tcam_cmd_dst_mac        (0x3fe8)
#define image_6_tcam_cmd_generic_l2        (0x4014)
#define image_6_tcam_cmd_generic_l3        (0x4048)
#define image_6_tcam_cmd_generic_l4        (0x407c)
#define image_6_gpe_cmd_replace_16        (0x4620)
#define image_6_gpe_cmd_replace_32        (0x4628)
#define image_6_gpe_cmd_replace_bits_16        (0x4640)
#define image_6_gpe_cmd_copy_bits_16        (0x4660)
#define image_6_gpe_cmd_skip_if        (0x4690)
#define image_6_gpe_vlan_action_cmd_drop        (0x46b0)
#define image_6_gpe_vlan_action_cmd_dscp        (0x46b4)
#define image_6_gpe_vlan_action_cmd_mac_hdr_copy        (0x4704)

#endif

/* IMAGE 7 LABELS */
#ifndef IMAGE_7_CODE_ADDRESSES
#define IMAGE_7_CODE_ADDRESSES

#define image_7_start_task_initialization_task        (0x18)
#define image_7_initialization_task        (0x18)
#define image_7_start_task_processing_wakeup_request        (0xe40)
#define image_7_processing_wakeup_request        (0xe40)
#define image_7_start_task_debug_routine        (0x4f4c)
#define image_7_debug_routine        (0x4f4c)
#define image_7_debug_routine_handler        (0xc)
#define image_7_action_exception        (0x58)
#define image_7_processing_header_update_length_calc        (0x2ac0)
#define image_7_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2b88)
#define image_7_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2b90)
#define image_7_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2b98)
#define image_7_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2bac)
#define image_7_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2bbc)
#define image_7_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2bcc)
#define image_7_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2bec)
#define image_7_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2bf8)
#define image_7_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c1c)
#define image_7_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c28)
#define image_7_tcam_cmd_ic_submit        (0x3cb4)
#define image_7_tcam_cmd_outer_tpid        (0x3cf8)
#define image_7_tcam_cmd_inner_tpid        (0x3d10)
#define image_7_tcam_cmd_ethertype        (0x3d28)
#define image_7_tcam_cmd_outer_vid        (0x3d40)
#define image_7_tcam_cmd_inner_vid        (0x3d58)
#define image_7_tcam_cmd_outer_pbit        (0x3d70)
#define image_7_tcam_cmd_inner_pbit        (0x3d88)
#define image_7_tcam_cmd_vlan_num        (0x3da0)
#define image_7_tcam_cmd_ip_protocol        (0x3db8)
#define image_7_tcam_cmd_l3_protocol        (0x3dd0)
#define image_7_tcam_cmd_tos        (0x3de8)
#define image_7_tcam_cmd_network_layer        (0x3e00)
#define image_7_tcam_cmd_ingress_port        (0x3e20)
#define image_7_tcam_cmd_gem_flow        (0x3e38)
#define image_7_tcam_cmd_ipv6_label        (0x3e50)
#define image_7_tcam_cmd_src_ip        (0x3e7c)
#define image_7_tcam_cmd_src_ipv6_masked        (0x3ed0)
#define image_7_tcam_cmd_dst_ip        (0x3f04)
#define image_7_tcam_cmd_dst_ipv6_masked        (0x3f58)
#define image_7_tcam_cmd_src_port        (0x3f8c)
#define image_7_tcam_cmd_dst_port        (0x3fa4)
#define image_7_tcam_cmd_src_mac        (0x3fbc)
#define image_7_tcam_cmd_dst_mac        (0x3fe8)
#define image_7_tcam_cmd_generic_l2        (0x4014)
#define image_7_tcam_cmd_generic_l3        (0x4048)
#define image_7_tcam_cmd_generic_l4        (0x407c)
#define image_7_gpe_cmd_replace_16        (0x4620)
#define image_7_gpe_cmd_replace_32        (0x4628)
#define image_7_gpe_cmd_replace_bits_16        (0x4640)
#define image_7_gpe_cmd_copy_bits_16        (0x4660)
#define image_7_gpe_cmd_skip_if        (0x4690)
#define image_7_gpe_vlan_action_cmd_drop        (0x46b0)
#define image_7_gpe_vlan_action_cmd_dscp        (0x46b4)
#define image_7_gpe_vlan_action_cmd_mac_hdr_copy        (0x4704)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f04, 0x4030, INVALID_LABEL_ADDRESS, 0x4030, 0x3f04, 0x3f04, 0x3f04}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f58, 0x4084, INVALID_LABEL_ADDRESS, 0x4084, 0x3f58, 0x3f58, 0x3f58}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fe8, 0x4114, INVALID_LABEL_ADDRESS, 0x4114, 0x3fe8, 0x3fe8, 0x3fe8}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fa4, 0x40d0, INVALID_LABEL_ADDRESS, 0x40d0, 0x3fa4, 0x3fa4, 0x3fa4}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d28, 0x3e54, INVALID_LABEL_ADDRESS, 0x3e54, 0x3d28, 0x3d28, 0x3d28}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e38, 0x3f64, INVALID_LABEL_ADDRESS, 0x3f64, 0x3e38, 0x3e38, 0x3e38}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4014, 0x4140, INVALID_LABEL_ADDRESS, 0x4140, 0x4014, 0x4014, 0x4014}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4048, 0x4174, INVALID_LABEL_ADDRESS, 0x4174, 0x4048, 0x4048, 0x4048}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x407c, 0x41a8, INVALID_LABEL_ADDRESS, 0x41a8, 0x407c, 0x407c, 0x407c}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cb4, 0x3de0, INVALID_LABEL_ADDRESS, 0x3de0, 0x3cb4, 0x3cb4, 0x3cb4}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e20, 0x3f4c, INVALID_LABEL_ADDRESS, 0x3f4c, 0x3e20, 0x3e20, 0x3e20}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d88, 0x3eb4, INVALID_LABEL_ADDRESS, 0x3eb4, 0x3d88, 0x3d88, 0x3d88}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d10, 0x3e3c, INVALID_LABEL_ADDRESS, 0x3e3c, 0x3d10, 0x3d10, 0x3d10}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d58, 0x3e84, INVALID_LABEL_ADDRESS, 0x3e84, 0x3d58, 0x3d58, 0x3d58}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3db8, 0x3ee4, INVALID_LABEL_ADDRESS, 0x3ee4, 0x3db8, 0x3db8, 0x3db8}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e50, 0x3f7c, INVALID_LABEL_ADDRESS, 0x3f7c, 0x3e50, 0x3e50, 0x3e50}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3dd0, 0x3efc, INVALID_LABEL_ADDRESS, 0x3efc, 0x3dd0, 0x3dd0, 0x3dd0}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e00, 0x3f2c, INVALID_LABEL_ADDRESS, 0x3f2c, 0x3e00, 0x3e00, 0x3e00}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d70, 0x3e9c, INVALID_LABEL_ADDRESS, 0x3e9c, 0x3d70, 0x3d70, 0x3d70}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cf8, 0x3e24, INVALID_LABEL_ADDRESS, 0x3e24, 0x3cf8, 0x3cf8, 0x3cf8}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d40, 0x3e6c, INVALID_LABEL_ADDRESS, 0x3e6c, 0x3d40, 0x3d40, 0x3d40}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e7c, 0x3fa8, INVALID_LABEL_ADDRESS, 0x3fa8, 0x3e7c, 0x3e7c, 0x3e7c}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ed0, 0x3ffc, INVALID_LABEL_ADDRESS, 0x3ffc, 0x3ed0, 0x3ed0, 0x3ed0}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fbc, 0x40e8, INVALID_LABEL_ADDRESS, 0x40e8, 0x3fbc, 0x3fbc, 0x3fbc}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f8c, 0x40b8, INVALID_LABEL_ADDRESS, 0x40b8, 0x3f8c, 0x3f8c, 0x3f8c}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3de8, 0x3f14, INVALID_LABEL_ADDRESS, 0x3f14, 0x3de8, 0x3de8, 0x3de8}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3da0, 0x3ecc, INVALID_LABEL_ADDRESS, 0x3ecc, 0x3da0, 0x3da0, 0x3da0}

#endif

