//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z8_Pow_intIfET_S0_i

.visible .func  (.param .b32 func_retval0) _Z8_Pow_intIfET_S0_i(
	.param .b32 _Z8_Pow_intIfET_S0_i_param_0,
	.param .b32 _Z8_Pow_intIfET_S0_i_param_1
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<12>;


	ld.param.f32 	%f11, [_Z8_Pow_intIfET_S0_i_param_0];
	ld.param.u32 	%r4, [_Z8_Pow_intIfET_S0_i_param_1];
	shr.s32 	%r5, %r4, 31;
	add.s32 	%r6, %r4, %r5;
	xor.b32  	%r7, %r6, %r5;
	and.b32  	%r8, %r6, 1;
	setp.eq.b32	%p1, %r8, 1;
	and.b32  	%r9, %r5, 1;
	setp.eq.b32	%p2, %r9, 1;
	xor.pred  	%p3, %p1, %p2;
	not.pred 	%p4, %p3;
	selp.f32	%f12, 0f3F800000, %f11, %p4;
	shr.u32 	%r11, %r7, 1;
	setp.eq.s32	%p5, %r11, 0;
	@%p5 bra 	BB0_2;

BB0_1:
	and.b32  	%r10, %r11, 1;
	setp.eq.b32	%p6, %r10, 1;
	not.pred 	%p7, %p6;
	mul.f32 	%f11, %f11, %f11;
	mul.f32 	%f10, %f12, %f11;
	selp.f32	%f12, %f12, %f10, %p7;
	shr.u32 	%r11, %r11, 1;
	setp.ne.s32	%p8, %r11, 0;
	@%p8 bra 	BB0_1;

BB0_2:
	setp.gt.s32	%p9, %r4, -1;
	@%p9 bra 	BB0_4;

	rcp.rn.f32 	%f12, %f12;

BB0_4:
	st.param.f32	[func_retval0+0], %f12;
	ret;
}

	// .globl	_Z14kernel_MatInvNPfS_S_i
.visible .func _Z14kernel_MatInvNPfS_S_i(
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_0,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_1,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_2,
	.param .b32 _Z14kernel_MatInvNPfS_S_i_param_3
)
{
	.local .align 4 .b8 	__local_depot1[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<29>;
	.reg .f32 	%f<64>;
	.reg .b32 	%r<68>;
	.reg .b64 	%rd<47>;


	mov.u64 	%rd46, __local_depot1;
	cvta.local.u64 	%SP, %rd46;
	ld.param.u64 	%rd6, [_Z14kernel_MatInvNPfS_S_i_param_0];
	ld.param.u64 	%rd7, [_Z14kernel_MatInvNPfS_S_i_param_1];
	ld.param.u64 	%rd8, [_Z14kernel_MatInvNPfS_S_i_param_2];
	ld.param.u32 	%r32, [_Z14kernel_MatInvNPfS_S_i_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r60, 0;
	setp.lt.s32	%p1, %r32, 1;
	@%p1 bra 	BB1_17;

BB1_1:
	mov.u32 	%r1, %r60;
	setp.lt.s32	%p2, %r1, 0;
	@%p2 bra 	BB1_8;

	mul.lo.s32 	%r2, %r1, %r32;
	mov.u32 	%r56, 0;

BB1_3:
	mov.u32 	%r3, %r56;
	setp.lt.s32	%p3, %r3, 1;
	@%p3 bra 	BB1_7;

	add.s32 	%r4, %r3, -1;
	mov.u32 	%r57, 0;
	mov.f32 	%f54, 0f00000000;
	mov.f32 	%f53, %f54;
	@%p3 bra 	BB1_6;

BB1_5:
	mov.u32 	%r5, %r57;
	mad.lo.s32 	%r36, %r5, %r32, %r3;
	mul.wide.s32 	%rd10, %r36, 4;
	add.s64 	%rd11, %rd6, %rd10;
	add.s32 	%r37, %r5, %r2;
	mul.wide.s32 	%rd12, %r37, 4;
	add.s64 	%rd13, %rd6, %rd12;
	ld.f32 	%f15, [%rd13];
	ld.f32 	%f16, [%rd11];
	fma.rn.f32 	%f54, %f16, %f15, %f54;
	add.s32 	%r57, %r5, 1;
	setp.lt.s32	%p5, %r5, %r4;
	mov.f32 	%f53, %f54;
	@%p5 bra 	BB1_5;

BB1_6:
	add.s32 	%r38, %r3, %r2;
	mul.wide.s32 	%rd14, %r38, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.f32 	%f17, [%rd15];
	sub.f32 	%f18, %f17, %f53;
	st.f32 	[%rd15], %f18;

BB1_7:
	add.s32 	%r56, %r3, 1;
	setp.lt.s32	%p6, %r3, %r1;
	@%p6 bra 	BB1_3;

BB1_8:
	add.s32 	%r60, %r1, 1;
	setp.ge.s32	%p7, %r60, %r32;
	@%p7 bra 	BB1_16;

	add.s32 	%r9, %r1, -1;
	mul.lo.s32 	%r10, %r1, %r32;
	add.s32 	%r39, %r10, %r1;
	mul.wide.s32 	%rd16, %r39, 4;
	add.s64 	%rd2, %rd6, %rd16;
	mov.u32 	%r59, %r60;

BB1_10:
	add.s32 	%r40, %r59, %r10;
	mul.wide.s32 	%rd17, %r40, 4;
	add.s64 	%rd3, %rd6, %rd17;
	setp.gt.s32	%p8, %r1, 0;
	@%p8 bra 	BB1_12;
	bra.uni 	BB1_11;

BB1_12:
	setp.lt.s32	%p9, %r1, 1;
	mov.u32 	%r61, 0;
	mov.f32 	%f57, 0f00000000;
	mov.f32 	%f56, %f57;
	@%p9 bra 	BB1_14;

BB1_13:
	mov.u32 	%r12, %r61;
	mad.lo.s32 	%r42, %r12, %r32, %r59;
	mul.wide.s32 	%rd18, %r42, 4;
	add.s64 	%rd19, %rd6, %rd18;
	add.s32 	%r43, %r12, %r10;
	mul.wide.s32 	%rd20, %r43, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.f32 	%f25, [%rd21];
	ld.f32 	%f26, [%rd19];
	fma.rn.f32 	%f57, %f26, %f25, %f57;
	add.s32 	%r61, %r12, 1;
	setp.lt.s32	%p10, %r12, %r9;
	mov.f32 	%f56, %f57;
	@%p10 bra 	BB1_13;

BB1_14:
	ld.f32 	%f27, [%rd2];
	rcp.rn.f32 	%f28, %f27;
	ld.f32 	%f29, [%rd3];
	sub.f32 	%f30, %f29, %f56;
	mul.f32 	%f31, %f28, %f30;
	st.f32 	[%rd3], %f31;
	bra.uni 	BB1_15;

BB1_11:
	ld.f32 	%f19, [%rd2];
	rcp.rn.f32 	%f20, %f19;
	ld.f32 	%f21, [%rd3];
	mul.f32 	%f22, %f20, %f21;
	st.f32 	[%rd3], %f22;

BB1_15:
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p11, %r59, %r32;
	@%p11 bra 	BB1_10;

BB1_16:
	setp.lt.s32	%p12, %r60, %r32;
	@%p12 bra 	BB1_1;

BB1_17:
	@%p1 bra 	BB1_28;

	add.s32 	%r15, %r32, -1;
	mul.wide.s32 	%rd22, %r15, 4;
	add.s64 	%rd4, %rd1, %rd22;
	mad.lo.s32 	%r45, %r15, %r32, %r15;
	mul.wide.s32 	%rd23, %r45, 4;
	add.s64 	%rd5, %rd6, %rd23;
	add.s32 	%r16, %r32, -2;
	mov.u32 	%r62, 0;

BB1_19:
	setp.eq.s32	%p14, %r62, 0;
	selp.f32	%f32, 0f3F800000, 0f00000000, %p14;
	st.local.f32 	[%rd1], %f32;
	mov.u32 	%r63, 1;
	setp.lt.s32	%p15, %r32, 2;
	@%p15 bra 	BB1_23;

BB1_20:
	add.s32 	%r19, %r63, -1;
	setp.lt.s32	%p16, %r63, 1;
	mov.u32 	%r64, 0;
	mov.f32 	%f60, 0f00000000;
	mov.f32 	%f59, %f60;
	@%p16 bra 	BB1_22;

BB1_21:
	mov.u32 	%r20, %r64;
	mad.lo.s32 	%r48, %r20, %r32, %r63;
	mul.wide.s32 	%rd24, %r48, 4;
	add.s64 	%rd25, %rd6, %rd24;
	mul.wide.s32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.local.f32 	%f35, [%rd27];
	ld.f32 	%f36, [%rd25];
	fma.rn.f32 	%f60, %f36, %f35, %f60;
	add.s32 	%r64, %r20, 1;
	setp.lt.s32	%p17, %r20, %r19;
	mov.f32 	%f59, %f60;
	@%p17 bra 	BB1_21;

BB1_22:
	setp.eq.s32	%p18, %r63, %r62;
	selp.f32	%f37, 0f3F800000, 0f00000000, %p18;
	mul.wide.s32 	%rd28, %r63, 4;
	add.s64 	%rd29, %rd1, %rd28;
	sub.f32 	%f38, %f37, %f59;
	st.local.f32 	[%rd29], %f38;
	add.s32 	%r63, %r63, 1;
	setp.lt.s32	%p19, %r63, %r32;
	@%p19 bra 	BB1_20;

BB1_23:
	ld.f32 	%f39, [%rd5];
	ld.local.f32 	%f40, [%rd4];
	div.rn.f32 	%f41, %f40, %f39;
	mul.lo.s32 	%r23, %r62, %r32;
	add.s32 	%r49, %r23, %r15;
	mul.wide.s32 	%rd30, %r49, 4;
	add.s64 	%rd31, %rd7, %rd30;
	st.f32 	[%rd31], %f41;
	setp.lt.s32	%p20, %r16, 0;
	mov.u32 	%r65, %r16;
	@%p20 bra 	BB1_27;

BB1_24:
	mov.u32 	%r24, %r65;
	add.s32 	%r66, %r24, 1;
	mov.f32 	%f62, 0f00000000;
	mov.f32 	%f63, %f62;
	setp.ge.s32	%p21, %r66, %r32;
	@%p21 bra 	BB1_26;

BB1_25:
	mad.lo.s32 	%r50, %r66, %r32, %r24;
	mul.wide.s32 	%rd32, %r50, 4;
	add.s64 	%rd33, %rd6, %rd32;
	add.s32 	%r51, %r66, %r23;
	mul.wide.s32 	%rd34, %r51, 4;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f44, [%rd35];
	ld.f32 	%f45, [%rd33];
	fma.rn.f32 	%f63, %f45, %f44, %f63;
	add.s32 	%r66, %r66, 1;
	setp.lt.s32	%p22, %r66, %r32;
	mov.f32 	%f62, %f63;
	@%p22 bra 	BB1_25;

BB1_26:
	mad.lo.s32 	%r52, %r24, %r32, %r24;
	mul.wide.s32 	%rd36, %r52, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.f32 	%f46, [%rd37];
	rcp.rn.f32 	%f47, %f46;
	mul.wide.s32 	%rd38, %r24, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.f32 	%f48, [%rd39];
	sub.f32 	%f49, %f48, %f62;
	mul.f32 	%f50, %f47, %f49;
	add.s32 	%r53, %r24, %r23;
	mul.wide.s32 	%rd40, %r53, 4;
	add.s64 	%rd41, %rd7, %rd40;
	st.f32 	[%rd41], %f50;
	add.s32 	%r28, %r24, -1;
	setp.gt.s32	%p23, %r24, 0;
	mov.u32 	%r65, %r28;
	@%p23 bra 	BB1_24;

BB1_27:
	add.s32 	%r62, %r62, 1;
	setp.lt.s32	%p24, %r62, %r32;
	@%p24 bra 	BB1_19;

BB1_28:
	setp.gt.s32	%p25, %r32, 0;
	setp.ne.s64	%p26, %rd8, 0;
	and.pred  	%p27, %p26, %p25;
	mov.u32 	%r67, 0;
	@!%p27 bra 	BB1_30;
	bra.uni 	BB1_29;

BB1_29:
	mad.lo.s32 	%r55, %r67, %r32, %r67;
	mul.wide.s32 	%rd42, %r55, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.f32 	%f51, [%rd43];
	mul.wide.s32 	%rd44, %r67, 4;
	add.s64 	%rd45, %rd8, %rd44;
	st.f32 	[%rd45], %f51;
	add.s32 	%r67, %r67, 1;
	setp.lt.s32	%p28, %r67, %r32;
	@%p28 bra 	BB1_29;

BB1_30:
	ret;
}

	// .globl	_Z17kernel_IntGauss1Diff
.visible .func  (.param .b32 func_retval0) _Z17kernel_IntGauss1Diff(
	.param .b32 _Z17kernel_IntGauss1Diff_param_0,
	.param .b32 _Z17kernel_IntGauss1Diff_param_1,
	.param .b32 _Z17kernel_IntGauss1Diff_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<85>;
	.reg .b32 	%r<12>;


	ld.param.u32 	%r1, [_Z17kernel_IntGauss1Diff_param_0];
	ld.param.f32 	%f13, [_Z17kernel_IntGauss1Diff_param_1];
	ld.param.f32 	%f14, [_Z17kernel_IntGauss1Diff_param_2];
	mov.f32 	%f15, 0f3F000000;
	div.rn.f32 	%f16, %f15, %f14;
	div.rn.f32 	%f17, %f16, %f14;
	cvt.rn.f32.s32	%f18, %r1;
	sub.f32 	%f1, %f18, %f13;
	add.f32 	%f19, %f1, 0f3F000000;
	sqrt.rn.f32 	%f2, %f17;
	mul.f32 	%f3, %f19, %f2;
	abs.f32 	%f4, %f3;
	setp.ltu.f32	%p1, %f4, 0f3F800000;
	@%p1 bra 	BB2_2;
	bra.uni 	BB2_1;

BB2_2:
	mul.f32 	%f38, %f3, %f3;
	mov.f32 	%f39, 0f3BA0C9F8;
	mov.f32 	%f40, 0fBA1268FB;
	fma.rn.f32 	%f41, %f40, %f38, %f39;
	mov.f32 	%f42, 0fBCDABFD4;
	fma.rn.f32 	%f43, %f41, %f38, %f42;
	mov.f32 	%f44, 0f3DE70331;
	fma.rn.f32 	%f45, %f43, %f38, %f44;
	mov.f32 	%f46, 0fBEC09330;
	fma.rn.f32 	%f47, %f45, %f38, %f46;
	mov.f32 	%f48, 0f3F906EBA;
	fma.rn.f32 	%f49, %f47, %f38, %f48;
	mul.f32 	%f83, %f3, %f49;
	bra.uni 	BB2_3;

BB2_1:
	mov.f32 	%f22, 0f3A03BB71;
	mov.f32 	%f23, 0fB7B730FB;
	fma.rn.f32 	%f24, %f23, %f4, %f22;
	mov.f32 	%f25, 0fBBACA3B3;
	fma.rn.f32 	%f26, %f24, %f4, %f25;
	mov.f32 	%f27, 0f3D0A7445;
	fma.rn.f32 	%f28, %f26, %f4, %f27;
	mov.f32 	%f29, 0fBE1B3B75;
	fma.rn.f32 	%f30, %f28, %f4, %f29;
	mov.f32 	%f31, 0fBF6B385A;
	fma.rn.f32 	%f32, %f30, %f4, %f31;
	mov.f32 	%f33, 0fBFD0316E;
	fma.rn.f32 	%f34, %f32, %f4, %f33;
	mov.f32 	%f35, 0fBA031CCE;
	fma.rn.f32 	%f21, %f34, %f4, %f35;
	// inline asm
	ex2.approx.ftz.f32 %f20,%f21;
	// inline asm
	mov.f32 	%f36, 0f3F800000;
	sub.f32 	%f37, %f36, %f20;
	mov.b32 	 %r2, %f37;
	setp.ltu.f32	%p2, %f4, 0f407AD445;
	selp.b32	%r3, %r2, 1065353216, %p2;
	mov.b32 	 %r4, %f3;
	and.b32  	%r5, %r4, -2147483648;
	or.b32  	%r6, %r3, %r5;
	mov.b32 	 %f83, %r6;

BB2_3:
	add.f32 	%f50, %f1, 0fBF000000;
	mul.f32 	%f8, %f50, %f2;
	abs.f32 	%f9, %f8;
	setp.ltu.f32	%p3, %f9, 0f3F800000;
	@%p3 bra 	BB2_5;
	bra.uni 	BB2_4;

BB2_5:
	mul.f32 	%f69, %f8, %f8;
	mov.f32 	%f70, 0f3BA0C9F8;
	mov.f32 	%f71, 0fBA1268FB;
	fma.rn.f32 	%f72, %f71, %f69, %f70;
	mov.f32 	%f73, 0fBCDABFD4;
	fma.rn.f32 	%f74, %f72, %f69, %f73;
	mov.f32 	%f75, 0f3DE70331;
	fma.rn.f32 	%f76, %f74, %f69, %f75;
	mov.f32 	%f77, 0fBEC09330;
	fma.rn.f32 	%f78, %f76, %f69, %f77;
	mov.f32 	%f79, 0f3F906EBA;
	fma.rn.f32 	%f80, %f78, %f69, %f79;
	mul.f32 	%f84, %f8, %f80;
	bra.uni 	BB2_6;

BB2_4:
	mov.f32 	%f53, 0f3A03BB71;
	mov.f32 	%f54, 0fB7B730FB;
	fma.rn.f32 	%f55, %f54, %f9, %f53;
	mov.f32 	%f56, 0fBBACA3B3;
	fma.rn.f32 	%f57, %f55, %f9, %f56;
	mov.f32 	%f58, 0f3D0A7445;
	fma.rn.f32 	%f59, %f57, %f9, %f58;
	mov.f32 	%f60, 0fBE1B3B75;
	fma.rn.f32 	%f61, %f59, %f9, %f60;
	mov.f32 	%f62, 0fBF6B385A;
	fma.rn.f32 	%f63, %f61, %f9, %f62;
	mov.f32 	%f64, 0fBFD0316E;
	fma.rn.f32 	%f65, %f63, %f9, %f64;
	mov.f32 	%f66, 0fBA031CCE;
	fma.rn.f32 	%f52, %f65, %f9, %f66;
	// inline asm
	ex2.approx.ftz.f32 %f51,%f52;
	// inline asm
	mov.f32 	%f67, 0f3F800000;
	sub.f32 	%f68, %f67, %f51;
	mov.b32 	 %r7, %f68;
	setp.ltu.f32	%p4, %f9, 0f407AD445;
	selp.b32	%r8, %r7, 1065353216, %p4;
	mov.b32 	 %r9, %f8;
	and.b32  	%r10, %r9, -2147483648;
	or.b32  	%r11, %r8, %r10;
	mov.b32 	 %f84, %r11;

BB2_6:
	sub.f32 	%f81, %f83, %f84;
	mul.f32 	%f82, %f81, 0f3F000000;
	st.param.f32	[func_retval0+0], %f82;
	ret;
}

	// .globl	_Z12kernel_alphaffff
.visible .func  (.param .b32 func_retval0) _Z12kernel_alphaffff(
	.param .b32 _Z12kernel_alphaffff_param_0,
	.param .b32 _Z12kernel_alphaffff_param_1,
	.param .b32 _Z12kernel_alphaffff_param_2,
	.param .b32 _Z12kernel_alphaffff_param_3
)
{
	.reg .f32 	%f<16>;


	ld.param.f32 	%f1, [_Z12kernel_alphaffff_param_0];
	ld.param.f32 	%f2, [_Z12kernel_alphaffff_param_1];
	ld.param.f32 	%f3, [_Z12kernel_alphaffff_param_2];
	ld.param.f32 	%f4, [_Z12kernel_alphaffff_param_3];
	div.rn.f32 	%f5, %f1, %f4;
	lg2.approx.f32 	%f6, %f5;
	add.f32 	%f7, %f6, %f6;
	ex2.approx.f32 	%f8, %f7;
	add.f32 	%f9, %f8, 0f3F800000;
	mul.f32 	%f10, %f6, 0f40400000;
	ex2.approx.f32 	%f11, %f10;
	fma.rn.f32 	%f12, %f11, %f2, %f9;
	mul.f32 	%f13, %f6, 0f40800000;
	ex2.approx.f32 	%f14, %f13;
	fma.rn.f32 	%f15, %f14, %f3, %f12;
	st.param.f32	[func_retval0+0], %f15;
	ret;
}

	// .globl	_Z15kernel_dalphadzffff
.visible .func  (.param .b32 func_retval0) _Z15kernel_dalphadzffff(
	.param .b32 _Z15kernel_dalphadzffff_param_0,
	.param .b32 _Z15kernel_dalphadzffff_param_1,
	.param .b32 _Z15kernel_dalphadzffff_param_2,
	.param .b32 _Z15kernel_dalphadzffff_param_3
)
{
	.reg .f32 	%f<25>;


	ld.param.f32 	%f1, [_Z15kernel_dalphadzffff_param_0];
	ld.param.f32 	%f2, [_Z15kernel_dalphadzffff_param_1];
	ld.param.f32 	%f3, [_Z15kernel_dalphadzffff_param_2];
	ld.param.f32 	%f4, [_Z15kernel_dalphadzffff_param_3];
	add.f32 	%f5, %f1, %f1;
	mul.f32 	%f6, %f4, %f4;
	div.rn.f32 	%f7, %f5, %f6;
	mul.f32 	%f8, %f2, 0f40400000;
	lg2.approx.f32 	%f9, %f1;
	add.f32 	%f10, %f9, %f9;
	ex2.approx.f32 	%f11, %f10;
	mul.f32 	%f12, %f8, %f11;
	mul.f32 	%f13, %f6, %f4;
	div.rn.f32 	%f14, %f12, %f13;
	add.f32 	%f15, %f7, %f14;
	mul.f32 	%f16, %f3, 0f40800000;
	mul.f32 	%f17, %f9, 0f40400000;
	ex2.approx.f32 	%f18, %f17;
	mul.f32 	%f19, %f16, %f18;
	lg2.approx.f32 	%f20, %f4;
	mul.f32 	%f21, %f20, 0f40800000;
	ex2.approx.f32 	%f22, %f21;
	div.rn.f32 	%f23, %f19, %f22;
	add.f32 	%f24, %f15, %f23;
	st.param.f32	[func_retval0+0], %f24;
	ret;
}

	// .globl	_Z17kernel_d2alphadz2ffff
.visible .func  (.param .b32 func_retval0) _Z17kernel_d2alphadz2ffff(
	.param .b32 _Z17kernel_d2alphadz2ffff_param_0,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_1,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_2,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_3
)
{
	.reg .f32 	%f<23>;


	ld.param.f32 	%f1, [_Z17kernel_d2alphadz2ffff_param_0];
	ld.param.f32 	%f2, [_Z17kernel_d2alphadz2ffff_param_1];
	ld.param.f32 	%f3, [_Z17kernel_d2alphadz2ffff_param_2];
	ld.param.f32 	%f4, [_Z17kernel_d2alphadz2ffff_param_3];
	mul.f32 	%f5, %f4, %f4;
	mov.f32 	%f6, 0f40000000;
	div.rn.f32 	%f7, %f6, %f5;
	mul.f32 	%f8, %f2, 0f40C00000;
	mul.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f5, %f4;
	div.rn.f32 	%f11, %f9, %f10;
	add.f32 	%f12, %f7, %f11;
	mul.f32 	%f13, %f3, 0f41400000;
	lg2.approx.f32 	%f14, %f1;
	add.f32 	%f15, %f14, %f14;
	ex2.approx.f32 	%f16, %f15;
	mul.f32 	%f17, %f13, %f16;
	lg2.approx.f32 	%f18, %f4;
	mul.f32 	%f19, %f18, 0f40800000;
	ex2.approx.f32 	%f20, %f19;
	div.rn.f32 	%f21, %f17, %f20;
	add.f32 	%f22, %f12, %f21;
	st.param.f32	[func_retval0+0], %f22;
	ret;
}

	// .globl	_Z27kernel_DerivativeIntGauss1DiffffPfS_
.visible .func _Z27kernel_DerivativeIntGauss1DiffffPfS_(
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_0,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_1,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_2,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_3,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_4,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_5,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_6
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r1, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_0];
	ld.param.f32 	%f12, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	ld.param.f32 	%f6, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	ld.param.f32 	%f13, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_3];
	ld.param.f32 	%f7, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_5];
	ld.param.u64 	%rd1, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_6];
	cvt.rn.f32.s32	%f14, %r1;
	add.f32 	%f15, %f14, 0f3F000000;
	sub.f32 	%f1, %f15, %f12;
	div.rn.f32 	%f16, %f1, %f6;
	lg2.approx.f32 	%f17, %f16;
	add.f32 	%f18, %f17, %f17;
	ex2.approx.f32 	%f19, %f18;
	mul.f32 	%f20, %f19, 0fBF000000;
	mul.f32 	%f21, %f20, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f22, %f21;
	mov.f32 	%f23, 0fBF317200;
	fma.rn.f32 	%f24, %f22, %f23, %f20;
	mov.f32 	%f25, 0fB5BFBE8E;
	fma.rn.f32 	%f26, %f22, %f25, %f24;
	mul.f32 	%f9, %f26, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f8,%f9;
	// inline asm
	add.f32 	%f27, %f22, 0f00000000;
	ex2.approx.f32 	%f28, %f27;
	mul.f32 	%f29, %f8, %f28;
	setp.lt.f32	%p1, %f20, 0fC2D20000;
	selp.f32	%f30, 0f00000000, %f29, %p1;
	setp.gt.f32	%p2, %f20, 0f42D20000;
	selp.f32	%f2, 0f7F800000, %f30, %p2;
	add.f32 	%f31, %f14, 0fBF000000;
	sub.f32 	%f3, %f31, %f12;
	div.rn.f32 	%f32, %f3, %f6;
	lg2.approx.f32 	%f33, %f32;
	add.f32 	%f34, %f33, %f33;
	ex2.approx.f32 	%f35, %f34;
	mul.f32 	%f36, %f35, 0fBF000000;
	mul.f32 	%f37, %f36, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f38, %f37;
	fma.rn.f32 	%f39, %f38, %f23, %f36;
	fma.rn.f32 	%f40, %f38, %f25, %f39;
	mul.f32 	%f11, %f40, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f10,%f11;
	// inline asm
	add.f32 	%f41, %f38, 0f00000000;
	ex2.approx.f32 	%f42, %f41;
	mul.f32 	%f43, %f10, %f42;
	setp.lt.f32	%p3, %f36, 0fC2D20000;
	selp.f32	%f44, 0f00000000, %f43, %p3;
	setp.gt.f32	%p4, %f36, 0f42D20000;
	selp.f32	%f4, 0f7F800000, %f44, %p4;
	div.rn.f32 	%f5, %f13, 0fC0206C99;
	div.rn.f32 	%f45, %f5, %f6;
	sub.f32 	%f46, %f2, %f4;
	mul.f32 	%f47, %f45, %f46;
	mul.f32 	%f48, %f47, %f7;
	st.f32 	[%rd2], %f48;
	setp.eq.s64	%p5, %rd1, 0;
	@%p5 bra 	BB6_2;

	lg2.approx.f32 	%f49, %f6;
	mul.f32 	%f50, %f49, 0f40400000;
	ex2.approx.f32 	%f51, %f50;
	div.rn.f32 	%f52, %f5, %f51;
	mul.f32 	%f53, %f3, %f4;
	mul.f32 	%f54, %f1, %f2;
	sub.f32 	%f55, %f54, %f53;
	mul.f32 	%f56, %f55, %f52;
	mul.f32 	%f57, %f56, %f7;
	st.f32 	[%rd1], %f57;

BB6_2:
	ret;
}

	// .globl	_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_
.visible .func _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6
)
{
	.reg .pred 	%p<51>;
	.reg .f32 	%f<284>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<4>;


	ld.param.u32 	%r1, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0];
	ld.param.f32 	%f38, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	ld.param.f32 	%f39, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6];
	cvt.rn.f32.s32	%f1, %r1;
	add.f32 	%f46, %f1, 0f3F000000;
	sub.f32 	%f47, %f46, %f38;
	div.rn.f32 	%f2, %f47, %f39;
	mov.f32 	%f48, 0f3F800000;
	cvt.rzi.f32.f32	%f49, %f48;
	add.f32 	%f50, %f49, %f49;
	mov.f32 	%f51, 0f40000000;
	sub.f32 	%f52, %f51, %f50;
	abs.f32 	%f3, %f52;
	abs.f32 	%f4, %f2;
	setp.lt.f32	%p3, %f4, 0f00800000;
	mul.f32 	%f53, %f4, 0f4B800000;
	selp.f32	%f54, 0fC3170000, 0fC2FE0000, %p3;
	selp.f32	%f55, %f53, %f4, %p3;
	mov.b32 	 %r2, %f55;
	and.b32  	%r3, %r2, 8388607;
	or.b32  	%r4, %r3, 1065353216;
	mov.b32 	 %f56, %r4;
	shr.u32 	%r5, %r2, 23;
	cvt.rn.f32.u32	%f57, %r5;
	add.f32 	%f58, %f54, %f57;
	setp.gt.f32	%p4, %f56, 0f3FB504F3;
	mul.f32 	%f59, %f56, 0f3F000000;
	add.f32 	%f60, %f58, 0f3F800000;
	selp.f32	%f61, %f59, %f56, %p4;
	selp.f32	%f62, %f60, %f58, %p4;
	add.f32 	%f63, %f61, 0fBF800000;
	add.f32 	%f43, %f61, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f42,%f43;
	// inline asm
	add.f32 	%f64, %f63, %f63;
	mul.f32 	%f65, %f42, %f64;
	mul.f32 	%f66, %f65, %f65;
	mov.f32 	%f67, 0f3C4CAF63;
	mov.f32 	%f68, 0f3B18F0FE;
	fma.rn.f32 	%f69, %f68, %f66, %f67;
	mov.f32 	%f70, 0f3DAAAABD;
	fma.rn.f32 	%f71, %f69, %f66, %f70;
	mul.rn.f32 	%f72, %f71, %f66;
	mul.rn.f32 	%f73, %f72, %f65;
	sub.f32 	%f74, %f63, %f65;
	neg.f32 	%f75, %f65;
	add.f32 	%f76, %f74, %f74;
	fma.rn.f32 	%f77, %f75, %f63, %f76;
	mul.rn.f32 	%f78, %f42, %f77;
	add.f32 	%f79, %f73, %f65;
	sub.f32 	%f80, %f65, %f79;
	add.f32 	%f81, %f73, %f80;
	add.f32 	%f82, %f78, %f81;
	add.f32 	%f83, %f79, %f82;
	sub.f32 	%f84, %f79, %f83;
	add.f32 	%f85, %f82, %f84;
	mov.f32 	%f86, 0f3F317200;
	mul.rn.f32 	%f87, %f62, %f86;
	mov.f32 	%f88, 0f35BFBE8E;
	mul.rn.f32 	%f89, %f62, %f88;
	add.f32 	%f90, %f87, %f83;
	sub.f32 	%f91, %f87, %f90;
	add.f32 	%f92, %f83, %f91;
	add.f32 	%f93, %f85, %f92;
	add.f32 	%f94, %f89, %f93;
	add.f32 	%f95, %f90, %f94;
	sub.f32 	%f96, %f90, %f95;
	add.f32 	%f97, %f94, %f96;
	abs.f32 	%f5, %f51;
	setp.gt.f32	%p5, %f5, 0f77F684DF;
	selp.f32	%f6, 0f39800000, 0f40000000, %p5;
	mul.rn.f32 	%f98, %f6, %f95;
	neg.f32 	%f99, %f98;
	fma.rn.f32 	%f100, %f6, %f95, %f99;
	fma.rn.f32 	%f101, %f6, %f97, %f100;
	mov.f32 	%f102, 0f00000000;
	fma.rn.f32 	%f103, %f102, %f95, %f101;
	add.rn.f32 	%f104, %f98, %f103;
	neg.f32 	%f105, %f104;
	add.rn.f32 	%f106, %f98, %f105;
	add.rn.f32 	%f107, %f106, %f103;
	mov.b32 	 %r6, %f104;
	setp.eq.s32	%p6, %r6, 1118925336;
	add.s32 	%r7, %r6, -1;
	mov.b32 	 %f108, %r7;
	add.f32 	%f109, %f107, 0f37000000;
	selp.f32	%f110, %f108, %f104, %p6;
	selp.f32	%f7, %f109, %f107, %p6;
	mul.f32 	%f111, %f110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f112, %f111;
	mov.f32 	%f113, 0fBF317200;
	fma.rn.f32 	%f114, %f112, %f113, %f110;
	mov.f32 	%f115, 0fB5BFBE8E;
	fma.rn.f32 	%f116, %f112, %f115, %f114;
	mul.f32 	%f45, %f116, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f44,%f45;
	// inline asm
	add.f32 	%f117, %f112, 0f00000000;
	ex2.approx.f32 	%f118, %f117;
	mul.f32 	%f119, %f44, %f118;
	setp.lt.f32	%p7, %f110, 0fC2D20000;
	selp.f32	%f120, 0f00000000, %f119, %p7;
	setp.gt.f32	%p8, %f110, 0f42D20000;
	selp.f32	%f280, 0f7F800000, %f120, %p8;
	setp.eq.f32	%p9, %f280, 0f7F800000;
	@%p9 bra 	BB7_2;

	fma.rn.f32 	%f280, %f280, %f7, %f280;

BB7_2:
	setp.lt.f32	%p10, %f2, 0f00000000;
	setp.eq.f32	%p11, %f3, 0f3F800000;
	and.pred  	%p1, %p10, %p11;
	mov.b32 	 %r8, %f280;
	xor.b32  	%r9, %r8, -2147483648;
	mov.b32 	 %f121, %r9;
	selp.f32	%f281, %f121, %f280, %p1;
	setp.eq.f32	%p12, %f2, 0f00000000;
	@%p12 bra 	BB7_5;
	bra.uni 	BB7_3;

BB7_5:
	add.f32 	%f124, %f2, %f2;
	selp.f32	%f281, %f124, 0f00000000, %p11;
	bra.uni 	BB7_6;

BB7_3:
	setp.geu.f32	%p13, %f2, 0f00000000;
	@%p13 bra 	BB7_6;

	mov.f32 	%f279, 0f40000000;
	cvt.rzi.f32.f32	%f123, %f279;
	setp.neu.f32	%p14, %f123, 0f40000000;
	selp.f32	%f281, 0f7FFFFFFF, %f281, %p14;

BB7_6:
	add.f32 	%f125, %f4, %f5;
	mov.b32 	 %r10, %f125;
	setp.lt.s32	%p16, %r10, 2139095040;
	@%p16 bra 	BB7_13;

	setp.gtu.f32	%p17, %f4, 0f7F800000;
	setp.gtu.f32	%p18, %f5, 0f7F800000;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	BB7_12;
	bra.uni 	BB7_8;

BB7_12:
	add.f32 	%f281, %f2, 0f40000000;
	bra.uni 	BB7_13;

BB7_8:
	setp.eq.f32	%p20, %f5, 0f7F800000;
	@%p20 bra 	BB7_11;
	bra.uni 	BB7_9;

BB7_11:
	setp.gt.f32	%p22, %f4, 0f3F800000;
	selp.f32	%f126, 0f7F800000, 0f00000000, %p22;
	setp.eq.f32	%p23, %f2, 0fBF800000;
	selp.f32	%f281, 0f3F800000, %f126, %p23;
	bra.uni 	BB7_13;

BB7_9:
	setp.neu.f32	%p21, %f4, 0f7F800000;
	@%p21 bra 	BB7_13;

	selp.f32	%f281, 0fFF800000, 0f7F800000, %p1;

BB7_13:
	mov.f32 	%f269, 0f00000000;
	mov.f32 	%f268, 0f35BFBE8E;
	mov.f32 	%f267, 0f3F317200;
	mov.f32 	%f266, 0f3DAAAABD;
	mov.f32 	%f265, 0f3C4CAF63;
	mov.f32 	%f264, 0f3B18F0FE;
	ld.param.f32 	%f263, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.f32 	%f262, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	mov.f32 	%f261, 0fB5BFBE8E;
	mov.f32 	%f260, 0fBF317200;
	mul.f32 	%f133, %f281, 0fBF000000;
	setp.eq.f32	%p24, %f2, 0f3F800000;
	selp.f32	%f134, 0fBF000000, %f133, %p24;
	mul.f32 	%f135, %f134, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f136, %f135;
	fma.rn.f32 	%f138, %f136, %f260, %f134;
	fma.rn.f32 	%f140, %f136, %f261, %f138;
	mul.f32 	%f128, %f140, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f127,%f128;
	// inline asm
	add.f32 	%f141, %f136, 0f00000000;
	ex2.approx.f32 	%f142, %f141;
	mul.f32 	%f143, %f127, %f142;
	setp.lt.f32	%p25, %f134, 0fC2D20000;
	selp.f32	%f144, 0f00000000, %f143, %p25;
	setp.gt.f32	%p26, %f134, 0f42D20000;
	selp.f32	%f19, 0f7F800000, %f144, %p26;
	add.f32 	%f145, %f1, 0fBF000000;
	sub.f32 	%f146, %f145, %f262;
	div.rn.f32 	%f20, %f146, %f263;
	abs.f32 	%f21, %f20;
	setp.lt.f32	%p27, %f21, 0f00800000;
	mul.f32 	%f147, %f21, 0f4B800000;
	selp.f32	%f148, 0fC3170000, 0fC2FE0000, %p27;
	selp.f32	%f149, %f147, %f21, %p27;
	mov.b32 	 %r11, %f149;
	and.b32  	%r12, %r11, 8388607;
	or.b32  	%r13, %r12, 1065353216;
	mov.b32 	 %f150, %r13;
	shr.u32 	%r14, %r11, 23;
	cvt.rn.f32.u32	%f151, %r14;
	add.f32 	%f152, %f148, %f151;
	setp.gt.f32	%p28, %f150, 0f3FB504F3;
	mul.f32 	%f153, %f150, 0f3F000000;
	add.f32 	%f154, %f152, 0f3F800000;
	selp.f32	%f155, %f153, %f150, %p28;
	selp.f32	%f156, %f154, %f152, %p28;
	add.f32 	%f157, %f155, 0fBF800000;
	add.f32 	%f130, %f155, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f129,%f130;
	// inline asm
	add.f32 	%f158, %f157, %f157;
	mul.f32 	%f159, %f129, %f158;
	mul.f32 	%f160, %f159, %f159;
	fma.rn.f32 	%f163, %f264, %f160, %f265;
	fma.rn.f32 	%f165, %f163, %f160, %f266;
	mul.rn.f32 	%f166, %f165, %f160;
	mul.rn.f32 	%f167, %f166, %f159;
	sub.f32 	%f168, %f157, %f159;
	neg.f32 	%f169, %f159;
	add.f32 	%f170, %f168, %f168;
	fma.rn.f32 	%f171, %f169, %f157, %f170;
	mul.rn.f32 	%f172, %f129, %f171;
	add.f32 	%f173, %f167, %f159;
	sub.f32 	%f174, %f159, %f173;
	add.f32 	%f175, %f167, %f174;
	add.f32 	%f176, %f172, %f175;
	add.f32 	%f177, %f173, %f176;
	sub.f32 	%f178, %f173, %f177;
	add.f32 	%f179, %f176, %f178;
	mul.rn.f32 	%f181, %f156, %f267;
	mul.rn.f32 	%f183, %f156, %f268;
	add.f32 	%f184, %f181, %f177;
	sub.f32 	%f185, %f181, %f184;
	add.f32 	%f186, %f177, %f185;
	add.f32 	%f187, %f179, %f186;
	add.f32 	%f188, %f183, %f187;
	add.f32 	%f189, %f184, %f188;
	sub.f32 	%f190, %f184, %f189;
	add.f32 	%f191, %f188, %f190;
	mul.rn.f32 	%f192, %f6, %f189;
	neg.f32 	%f193, %f192;
	fma.rn.f32 	%f194, %f6, %f189, %f193;
	fma.rn.f32 	%f195, %f6, %f191, %f194;
	fma.rn.f32 	%f197, %f269, %f189, %f195;
	add.rn.f32 	%f198, %f192, %f197;
	neg.f32 	%f199, %f198;
	add.rn.f32 	%f200, %f192, %f199;
	add.rn.f32 	%f201, %f200, %f197;
	mov.b32 	 %r15, %f198;
	setp.eq.s32	%p29, %r15, 1118925336;
	add.s32 	%r16, %r15, -1;
	mov.b32 	 %f202, %r16;
	add.f32 	%f203, %f201, 0f37000000;
	selp.f32	%f204, %f202, %f198, %p29;
	selp.f32	%f22, %f203, %f201, %p29;
	mul.f32 	%f205, %f204, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f206, %f205;
	fma.rn.f32 	%f207, %f206, %f260, %f204;
	fma.rn.f32 	%f208, %f206, %f261, %f207;
	mul.f32 	%f132, %f208, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f131,%f132;
	// inline asm
	add.f32 	%f209, %f206, 0f00000000;
	ex2.approx.f32 	%f210, %f209;
	mul.f32 	%f211, %f131, %f210;
	setp.lt.f32	%p30, %f204, 0fC2D20000;
	selp.f32	%f212, 0f00000000, %f211, %p30;
	setp.gt.f32	%p31, %f204, 0f42D20000;
	selp.f32	%f282, 0f7F800000, %f212, %p31;
	setp.eq.f32	%p32, %f282, 0f7F800000;
	@%p32 bra 	BB7_15;

	fma.rn.f32 	%f282, %f282, %f22, %f282;

BB7_15:
	setp.lt.f32	%p33, %f20, 0f00000000;
	and.pred  	%p2, %p33, %p11;
	mov.b32 	 %r17, %f282;
	xor.b32  	%r18, %r17, -2147483648;
	mov.b32 	 %f213, %r18;
	selp.f32	%f283, %f213, %f282, %p2;
	setp.eq.f32	%p35, %f20, 0f00000000;
	@%p35 bra 	BB7_18;
	bra.uni 	BB7_16;

BB7_18:
	add.f32 	%f216, %f20, %f20;
	selp.f32	%f283, %f216, 0f00000000, %p11;
	bra.uni 	BB7_19;

BB7_16:
	setp.geu.f32	%p36, %f20, 0f00000000;
	@%p36 bra 	BB7_19;

	mov.f32 	%f278, 0f40000000;
	cvt.rzi.f32.f32	%f215, %f278;
	setp.neu.f32	%p37, %f215, 0f40000000;
	selp.f32	%f283, 0f7FFFFFFF, %f283, %p37;

BB7_19:
	add.f32 	%f217, %f21, %f5;
	mov.b32 	 %r19, %f217;
	setp.lt.s32	%p39, %r19, 2139095040;
	@%p39 bra 	BB7_26;

	setp.gtu.f32	%p40, %f21, 0f7F800000;
	setp.gtu.f32	%p41, %f5, 0f7F800000;
	or.pred  	%p42, %p40, %p41;
	@%p42 bra 	BB7_25;
	bra.uni 	BB7_21;

BB7_25:
	add.f32 	%f283, %f20, 0f40000000;
	bra.uni 	BB7_26;

BB7_21:
	setp.eq.f32	%p43, %f5, 0f7F800000;
	@%p43 bra 	BB7_24;
	bra.uni 	BB7_22;

BB7_24:
	setp.gt.f32	%p45, %f21, 0f3F800000;
	selp.f32	%f218, 0f7F800000, 0f00000000, %p45;
	setp.eq.f32	%p46, %f20, 0fBF800000;
	selp.f32	%f283, 0f3F800000, %f218, %p46;
	bra.uni 	BB7_26;

BB7_22:
	setp.neu.f32	%p44, %f21, 0f7F800000;
	@%p44 bra 	BB7_26;

	selp.f32	%f283, 0fFF800000, 0f7F800000, %p2;

BB7_26:
	ld.param.u64 	%rd3, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5];
	ld.param.f32 	%f275, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	ld.param.f32 	%f274, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3];
	ld.param.f32 	%f273, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.f32 	%f272, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	mov.f32 	%f271, 0fB5BFBE8E;
	mov.f32 	%f270, 0fBF317200;
	mul.f32 	%f221, %f283, 0fBF000000;
	setp.eq.f32	%p47, %f20, 0f3F800000;
	selp.f32	%f222, 0fBF000000, %f221, %p47;
	mul.f32 	%f223, %f222, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f224, %f223;
	fma.rn.f32 	%f226, %f224, %f270, %f222;
	fma.rn.f32 	%f228, %f224, %f271, %f226;
	mul.f32 	%f220, %f228, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f219,%f220;
	// inline asm
	add.f32 	%f229, %f224, 0f00000000;
	ex2.approx.f32 	%f230, %f229;
	mul.f32 	%f231, %f219, %f230;
	setp.lt.f32	%p48, %f222, 0fC2D20000;
	selp.f32	%f232, 0f00000000, %f231, %p48;
	setp.gt.f32	%p49, %f222, 0f42D20000;
	selp.f32	%f34, 0f7F800000, %f232, %p49;
	div.rn.f32 	%f233, %f274, 0fC0206C99;
	div.rn.f32 	%f234, %f233, %f273;
	div.rn.f32 	%f235, %f234, %f273;
	sub.f32 	%f236, %f1, %f272;
	add.f32 	%f35, %f236, 0f3F000000;
	mul.f32 	%f237, %f35, %f19;
	add.f32 	%f36, %f236, 0fBF000000;
	mul.f32 	%f238, %f36, %f34;
	sub.f32 	%f239, %f237, %f238;
	mul.f32 	%f240, %f235, %f239;
	mul.f32 	%f37, %f240, %f275;
	st.f32 	[%rd3], %f37;
	setp.eq.s64	%p50, %rd2, 0;
	@%p50 bra 	BB7_28;

	ld.param.f32 	%f277, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	ld.param.f32 	%f276, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	mov.f32 	%f241, 0fC0000000;
	div.rn.f32 	%f242, %f241, %f276;
	lg2.approx.f32 	%f243, %f276;
	mul.f32 	%f244, %f243, 0f40A00000;
	ex2.approx.f32 	%f245, %f244;
	div.rn.f32 	%f247, %f233, %f245;
	lg2.approx.f32 	%f248, %f35;
	mul.f32 	%f249, %f248, 0f40400000;
	ex2.approx.f32 	%f250, %f249;
	mul.f32 	%f251, %f19, %f250;
	lg2.approx.f32 	%f252, %f36;
	mul.f32 	%f253, %f252, 0f40400000;
	ex2.approx.f32 	%f254, %f253;
	mul.f32 	%f255, %f34, %f254;
	sub.f32 	%f256, %f251, %f255;
	mul.f32 	%f257, %f247, %f256;
	mul.f32 	%f258, %f257, %f277;
	fma.rn.f32 	%f259, %f242, %f37, %f258;
	st.f32 	[%rd2], %f259;

BB7_28:
	ret;
}

	// .globl	_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_
.visible .func _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9
)
{
	.reg .pred 	%p<100>;
	.reg .f32 	%f<549>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<4>;


	ld.param.u32 	%r2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0];
	ld.param.f32 	%f70, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	ld.param.f32 	%f72, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9];
	cvt.rn.f32.s32	%f1, %r2;
	add.f32 	%f80, %f1, 0f3F000000;
	sub.f32 	%f81, %f80, %f70;
	div.rn.f32 	%f2, %f81, %f72;
	mov.f32 	%f82, 0f3F800000;
	cvt.rzi.f32.f32	%f83, %f82;
	add.f32 	%f84, %f83, %f83;
	mov.f32 	%f85, 0f40000000;
	sub.f32 	%f86, %f85, %f84;
	abs.f32 	%f3, %f86;
	abs.f32 	%f4, %f2;
	setp.lt.f32	%p5, %f4, 0f00800000;
	mul.f32 	%f87, %f4, 0f4B800000;
	selp.f32	%f88, 0fC3170000, 0fC2FE0000, %p5;
	selp.f32	%f89, %f87, %f4, %p5;
	mov.b32 	 %r3, %f89;
	and.b32  	%r4, %r3, 8388607;
	or.b32  	%r5, %r4, 1065353216;
	mov.b32 	 %f90, %r5;
	shr.u32 	%r6, %r3, 23;
	cvt.rn.f32.u32	%f91, %r6;
	add.f32 	%f92, %f88, %f91;
	setp.gt.f32	%p6, %f90, 0f3FB504F3;
	mul.f32 	%f93, %f90, 0f3F000000;
	add.f32 	%f94, %f92, 0f3F800000;
	selp.f32	%f95, %f93, %f90, %p6;
	selp.f32	%f96, %f94, %f92, %p6;
	add.f32 	%f97, %f95, 0fBF800000;
	add.f32 	%f77, %f95, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f76,%f77;
	// inline asm
	add.f32 	%f98, %f97, %f97;
	mul.f32 	%f99, %f76, %f98;
	mul.f32 	%f100, %f99, %f99;
	mov.f32 	%f101, 0f3C4CAF63;
	mov.f32 	%f102, 0f3B18F0FE;
	fma.rn.f32 	%f103, %f102, %f100, %f101;
	mov.f32 	%f104, 0f3DAAAABD;
	fma.rn.f32 	%f105, %f103, %f100, %f104;
	mul.rn.f32 	%f106, %f105, %f100;
	mul.rn.f32 	%f107, %f106, %f99;
	sub.f32 	%f108, %f97, %f99;
	neg.f32 	%f109, %f99;
	add.f32 	%f110, %f108, %f108;
	fma.rn.f32 	%f111, %f109, %f97, %f110;
	mul.rn.f32 	%f112, %f76, %f111;
	add.f32 	%f113, %f107, %f99;
	sub.f32 	%f114, %f99, %f113;
	add.f32 	%f115, %f107, %f114;
	add.f32 	%f116, %f112, %f115;
	add.f32 	%f117, %f113, %f116;
	sub.f32 	%f118, %f113, %f117;
	add.f32 	%f119, %f116, %f118;
	mov.f32 	%f120, 0f3F317200;
	mul.rn.f32 	%f121, %f96, %f120;
	mov.f32 	%f122, 0f35BFBE8E;
	mul.rn.f32 	%f123, %f96, %f122;
	add.f32 	%f124, %f121, %f117;
	sub.f32 	%f125, %f121, %f124;
	add.f32 	%f126, %f117, %f125;
	add.f32 	%f127, %f119, %f126;
	add.f32 	%f128, %f123, %f127;
	add.f32 	%f129, %f124, %f128;
	sub.f32 	%f130, %f124, %f129;
	add.f32 	%f131, %f128, %f130;
	abs.f32 	%f5, %f85;
	setp.gt.f32	%p7, %f5, 0f77F684DF;
	selp.f32	%f6, 0f39800000, 0f40000000, %p7;
	mul.rn.f32 	%f132, %f6, %f129;
	neg.f32 	%f133, %f132;
	fma.rn.f32 	%f134, %f6, %f129, %f133;
	fma.rn.f32 	%f135, %f6, %f131, %f134;
	mov.f32 	%f136, 0f00000000;
	fma.rn.f32 	%f137, %f136, %f129, %f135;
	add.rn.f32 	%f138, %f132, %f137;
	neg.f32 	%f139, %f138;
	add.rn.f32 	%f140, %f132, %f139;
	add.rn.f32 	%f141, %f140, %f137;
	mov.b32 	 %r7, %f138;
	setp.eq.s32	%p8, %r7, 1118925336;
	add.s32 	%r8, %r7, -1;
	mov.b32 	 %f142, %r8;
	add.f32 	%f143, %f141, 0f37000000;
	selp.f32	%f144, %f142, %f138, %p8;
	selp.f32	%f7, %f143, %f141, %p8;
	mul.f32 	%f145, %f144, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f146, %f145;
	mov.f32 	%f147, 0fBF317200;
	fma.rn.f32 	%f148, %f146, %f147, %f144;
	mov.f32 	%f149, 0fB5BFBE8E;
	fma.rn.f32 	%f150, %f146, %f149, %f148;
	mul.f32 	%f79, %f150, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f78,%f79;
	// inline asm
	add.f32 	%f151, %f146, 0f00000000;
	ex2.approx.f32 	%f152, %f151;
	mul.f32 	%f153, %f78, %f152;
	setp.lt.f32	%p9, %f144, 0fC2D20000;
	selp.f32	%f154, 0f00000000, %f153, %p9;
	setp.gt.f32	%p10, %f144, 0f42D20000;
	selp.f32	%f541, 0f7F800000, %f154, %p10;
	setp.eq.f32	%p11, %f541, 0f7F800000;
	@%p11 bra 	BB8_2;

	fma.rn.f32 	%f541, %f541, %f7, %f541;

BB8_2:
	setp.lt.f32	%p12, %f2, 0f00000000;
	setp.eq.f32	%p13, %f3, 0f3F800000;
	and.pred  	%p1, %p12, %p13;
	mov.b32 	 %r9, %f541;
	xor.b32  	%r10, %r9, -2147483648;
	mov.b32 	 %f155, %r10;
	selp.f32	%f542, %f155, %f541, %p1;
	setp.eq.f32	%p14, %f2, 0f00000000;
	@%p14 bra 	BB8_5;
	bra.uni 	BB8_3;

BB8_5:
	add.f32 	%f158, %f2, %f2;
	selp.f32	%f542, %f158, 0f00000000, %p13;
	bra.uni 	BB8_6;

BB8_3:
	setp.geu.f32	%p15, %f2, 0f00000000;
	@%p15 bra 	BB8_6;

	mov.f32 	%f535, 0f40000000;
	cvt.rzi.f32.f32	%f157, %f535;
	setp.neu.f32	%p16, %f157, 0f40000000;
	selp.f32	%f542, 0f7FFFFFFF, %f542, %p16;

BB8_6:
	add.f32 	%f159, %f4, %f5;
	mov.b32 	 %r11, %f159;
	setp.lt.s32	%p18, %r11, 2139095040;
	@%p18 bra 	BB8_13;

	setp.gtu.f32	%p19, %f4, 0f7F800000;
	setp.gtu.f32	%p20, %f5, 0f7F800000;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	BB8_12;
	bra.uni 	BB8_8;

BB8_12:
	add.f32 	%f542, %f2, 0f40000000;
	bra.uni 	BB8_13;

BB8_8:
	setp.eq.f32	%p22, %f5, 0f7F800000;
	@%p22 bra 	BB8_11;
	bra.uni 	BB8_9;

BB8_11:
	setp.gt.f32	%p24, %f4, 0f3F800000;
	selp.f32	%f160, 0f7F800000, 0f00000000, %p24;
	setp.eq.f32	%p25, %f2, 0fBF800000;
	selp.f32	%f542, 0f3F800000, %f160, %p25;
	bra.uni 	BB8_13;

BB8_9:
	setp.neu.f32	%p23, %f4, 0f7F800000;
	@%p23 bra 	BB8_13;

	selp.f32	%f542, 0fFF800000, 0f7F800000, %p1;

BB8_13:
	mov.f32 	%f534, 0f00000000;
	mov.f32 	%f533, 0f35BFBE8E;
	mov.f32 	%f532, 0f3F317200;
	mov.f32 	%f531, 0f3DAAAABD;
	mov.f32 	%f530, 0f3C4CAF63;
	mov.f32 	%f529, 0f3B18F0FE;
	ld.param.f32 	%f528, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.f32 	%f527, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	mul.f32 	%f167, %f542, 0fBF000000;
	setp.eq.f32	%p26, %f2, 0f3F800000;
	selp.f32	%f168, 0fBF000000, %f167, %p26;
	mul.f32 	%f169, %f168, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f170, %f169;
	fma.rn.f32 	%f172, %f170, %f147, %f168;
	fma.rn.f32 	%f174, %f170, %f149, %f172;
	mul.f32 	%f162, %f174, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f161,%f162;
	// inline asm
	add.f32 	%f175, %f170, 0f00000000;
	ex2.approx.f32 	%f176, %f175;
	mul.f32 	%f177, %f161, %f176;
	setp.lt.f32	%p27, %f168, 0fC2D20000;
	selp.f32	%f178, 0f00000000, %f177, %p27;
	setp.gt.f32	%p28, %f168, 0f42D20000;
	selp.f32	%f19, 0f7F800000, %f178, %p28;
	add.f32 	%f179, %f1, 0fBF000000;
	sub.f32 	%f180, %f179, %f527;
	div.rn.f32 	%f20, %f180, %f528;
	abs.f32 	%f21, %f20;
	setp.lt.f32	%p29, %f21, 0f00800000;
	mul.f32 	%f181, %f21, 0f4B800000;
	selp.f32	%f182, 0fC3170000, 0fC2FE0000, %p29;
	selp.f32	%f183, %f181, %f21, %p29;
	mov.b32 	 %r12, %f183;
	and.b32  	%r13, %r12, 8388607;
	or.b32  	%r14, %r13, 1065353216;
	mov.b32 	 %f184, %r14;
	shr.u32 	%r15, %r12, 23;
	cvt.rn.f32.u32	%f185, %r15;
	add.f32 	%f186, %f182, %f185;
	setp.gt.f32	%p30, %f184, 0f3FB504F3;
	mul.f32 	%f187, %f184, 0f3F000000;
	add.f32 	%f188, %f186, 0f3F800000;
	selp.f32	%f189, %f187, %f184, %p30;
	selp.f32	%f190, %f188, %f186, %p30;
	add.f32 	%f191, %f189, 0fBF800000;
	add.f32 	%f164, %f189, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f163,%f164;
	// inline asm
	add.f32 	%f192, %f191, %f191;
	mul.f32 	%f193, %f163, %f192;
	mul.f32 	%f194, %f193, %f193;
	fma.rn.f32 	%f197, %f529, %f194, %f530;
	fma.rn.f32 	%f199, %f197, %f194, %f531;
	mul.rn.f32 	%f200, %f199, %f194;
	mul.rn.f32 	%f201, %f200, %f193;
	sub.f32 	%f202, %f191, %f193;
	neg.f32 	%f203, %f193;
	add.f32 	%f204, %f202, %f202;
	fma.rn.f32 	%f205, %f203, %f191, %f204;
	mul.rn.f32 	%f206, %f163, %f205;
	add.f32 	%f207, %f201, %f193;
	sub.f32 	%f208, %f193, %f207;
	add.f32 	%f209, %f201, %f208;
	add.f32 	%f210, %f206, %f209;
	add.f32 	%f211, %f207, %f210;
	sub.f32 	%f212, %f207, %f211;
	add.f32 	%f213, %f210, %f212;
	mul.rn.f32 	%f215, %f190, %f532;
	mul.rn.f32 	%f217, %f190, %f533;
	add.f32 	%f218, %f215, %f211;
	sub.f32 	%f219, %f215, %f218;
	add.f32 	%f220, %f211, %f219;
	add.f32 	%f221, %f213, %f220;
	add.f32 	%f222, %f217, %f221;
	add.f32 	%f223, %f218, %f222;
	sub.f32 	%f224, %f218, %f223;
	add.f32 	%f225, %f222, %f224;
	mul.rn.f32 	%f226, %f6, %f223;
	neg.f32 	%f227, %f226;
	fma.rn.f32 	%f228, %f6, %f223, %f227;
	fma.rn.f32 	%f229, %f6, %f225, %f228;
	fma.rn.f32 	%f231, %f534, %f223, %f229;
	add.rn.f32 	%f232, %f226, %f231;
	neg.f32 	%f233, %f232;
	add.rn.f32 	%f234, %f226, %f233;
	add.rn.f32 	%f235, %f234, %f231;
	mov.b32 	 %r16, %f232;
	setp.eq.s32	%p31, %r16, 1118925336;
	add.s32 	%r17, %r16, -1;
	mov.b32 	 %f236, %r17;
	add.f32 	%f237, %f235, 0f37000000;
	selp.f32	%f238, %f236, %f232, %p31;
	selp.f32	%f22, %f237, %f235, %p31;
	mul.f32 	%f239, %f238, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f240, %f239;
	fma.rn.f32 	%f241, %f240, %f147, %f238;
	fma.rn.f32 	%f242, %f240, %f149, %f241;
	mul.f32 	%f166, %f242, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f165,%f166;
	// inline asm
	add.f32 	%f243, %f240, 0f00000000;
	ex2.approx.f32 	%f244, %f243;
	mul.f32 	%f245, %f165, %f244;
	setp.lt.f32	%p32, %f238, 0fC2D20000;
	selp.f32	%f246, 0f00000000, %f245, %p32;
	setp.gt.f32	%p33, %f238, 0f42D20000;
	selp.f32	%f543, 0f7F800000, %f246, %p33;
	setp.eq.f32	%p34, %f543, 0f7F800000;
	@%p34 bra 	BB8_15;

	fma.rn.f32 	%f543, %f543, %f22, %f543;

BB8_15:
	setp.lt.f32	%p35, %f20, 0f00000000;
	and.pred  	%p2, %p35, %p13;
	mov.b32 	 %r18, %f543;
	xor.b32  	%r19, %r18, -2147483648;
	mov.b32 	 %f247, %r19;
	selp.f32	%f544, %f247, %f543, %p2;
	setp.eq.f32	%p37, %f20, 0f00000000;
	@%p37 bra 	BB8_18;
	bra.uni 	BB8_16;

BB8_18:
	add.f32 	%f250, %f20, %f20;
	selp.f32	%f544, %f250, 0f00000000, %p13;
	bra.uni 	BB8_19;

BB8_16:
	setp.geu.f32	%p38, %f20, 0f00000000;
	@%p38 bra 	BB8_19;

	mov.f32 	%f526, 0f40000000;
	cvt.rzi.f32.f32	%f249, %f526;
	setp.neu.f32	%p39, %f249, 0f40000000;
	selp.f32	%f544, 0f7FFFFFFF, %f544, %p39;

BB8_19:
	add.f32 	%f251, %f21, %f5;
	mov.b32 	 %r20, %f251;
	setp.lt.s32	%p41, %r20, 2139095040;
	@%p41 bra 	BB8_26;

	setp.gtu.f32	%p42, %f21, 0f7F800000;
	setp.gtu.f32	%p43, %f5, 0f7F800000;
	or.pred  	%p44, %p42, %p43;
	@%p44 bra 	BB8_25;
	bra.uni 	BB8_21;

BB8_25:
	add.f32 	%f544, %f20, 0f40000000;
	bra.uni 	BB8_26;

BB8_21:
	setp.eq.f32	%p45, %f5, 0f7F800000;
	@%p45 bra 	BB8_24;
	bra.uni 	BB8_22;

BB8_24:
	setp.gt.f32	%p47, %f21, 0f3F800000;
	selp.f32	%f252, 0f7F800000, 0f00000000, %p47;
	setp.eq.f32	%p48, %f20, 0fBF800000;
	selp.f32	%f544, 0f3F800000, %f252, %p48;
	bra.uni 	BB8_26;

BB8_22:
	setp.neu.f32	%p46, %f21, 0f7F800000;
	@%p46 bra 	BB8_26;

	selp.f32	%f544, 0fFF800000, 0f7F800000, %p2;

BB8_26:
	mov.f32 	%f540, 0fBF317200;
	ld.param.f32 	%f513, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	ld.param.u32 	%r39, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1];
	ld.param.f32 	%f512, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7];
	ld.param.f32 	%f511, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5];
	mov.f32 	%f510, 0f00000000;
	mov.f32 	%f509, 0f35BFBE8E;
	mov.f32 	%f508, 0f3F317200;
	mov.f32 	%f507, 0f3DAAAABD;
	mov.f32 	%f506, 0f3C4CAF63;
	mov.f32 	%f505, 0f3B18F0FE;
	ld.param.f32 	%f504, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.f32 	%f503, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	mul.f32 	%f259, %f544, 0fBF000000;
	setp.eq.f32	%p49, %f20, 0f3F800000;
	selp.f32	%f260, 0fBF000000, %f259, %p49;
	mul.f32 	%f261, %f260, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f262, %f261;
	fma.rn.f32 	%f264, %f262, %f540, %f260;
	fma.rn.f32 	%f266, %f262, %f149, %f264;
	mul.f32 	%f254, %f266, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f253,%f254;
	// inline asm
	add.f32 	%f267, %f262, 0f00000000;
	ex2.approx.f32 	%f268, %f267;
	mul.f32 	%f269, %f253, %f268;
	setp.lt.f32	%p50, %f260, 0fC2D20000;
	selp.f32	%f270, 0f00000000, %f269, %p50;
	setp.gt.f32	%p51, %f260, 0f42D20000;
	selp.f32	%f271, 0f7F800000, %f270, %p51;
	neg.f32 	%f272, %f511;
	div.rn.f32 	%f273, %f272, 0f40206C99;
	div.rn.f32 	%f274, %f273, %f504;
	div.rn.f32 	%f34, %f274, %f504;
	sub.f32 	%f275, %f1, %f503;
	add.f32 	%f276, %f275, 0f3F000000;
	mul.f32 	%f277, %f276, %f19;
	add.f32 	%f278, %f275, 0fBF000000;
	mul.f32 	%f279, %f278, %f271;
	sub.f32 	%f280, %f277, %f279;
	mul.f32 	%f281, %f34, %f280;
	mul.f32 	%f35, %f281, %f512;
	mov.f32 	%f282, 0fC0000000;
	div.rn.f32 	%f36, %f282, %f504;
	mul.f32 	%f283, %f36, %f35;
	lg2.approx.f32 	%f284, %f504;
	mul.f32 	%f285, %f284, 0f40A00000;
	ex2.approx.f32 	%f286, %f285;
	div.rn.f32 	%f287, %f511, 0f40206C99;
	div.rn.f32 	%f37, %f287, %f286;
	lg2.approx.f32 	%f288, %f276;
	mul.f32 	%f289, %f288, 0f40400000;
	ex2.approx.f32 	%f290, %f289;
	mul.f32 	%f291, %f19, %f290;
	lg2.approx.f32 	%f292, %f278;
	mul.f32 	%f293, %f292, 0f40400000;
	ex2.approx.f32 	%f294, %f293;
	mul.f32 	%f295, %f271, %f294;
	sub.f32 	%f296, %f291, %f295;
	mul.f32 	%f297, %f37, %f296;
	mul.f32 	%f298, %f297, %f512;
	sub.f32 	%f38, %f283, %f298;
	cvt.rn.f32.s32	%f39, %r39;
	add.f32 	%f299, %f39, 0f3F000000;
	sub.f32 	%f300, %f299, %f513;
	div.rn.f32 	%f40, %f300, %f504;
	abs.f32 	%f41, %f40;
	setp.lt.f32	%p52, %f41, 0f00800000;
	mul.f32 	%f301, %f41, 0f4B800000;
	selp.f32	%f302, 0fC3170000, 0fC2FE0000, %p52;
	selp.f32	%f303, %f301, %f41, %p52;
	mov.b32 	 %r21, %f303;
	and.b32  	%r22, %r21, 8388607;
	or.b32  	%r23, %r22, 1065353216;
	mov.b32 	 %f304, %r23;
	shr.u32 	%r24, %r21, 23;
	cvt.rn.f32.u32	%f305, %r24;
	add.f32 	%f306, %f302, %f305;
	setp.gt.f32	%p53, %f304, 0f3FB504F3;
	mul.f32 	%f307, %f304, 0f3F000000;
	add.f32 	%f308, %f306, 0f3F800000;
	selp.f32	%f309, %f307, %f304, %p53;
	selp.f32	%f310, %f308, %f306, %p53;
	add.f32 	%f311, %f309, 0fBF800000;
	add.f32 	%f256, %f309, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f255,%f256;
	// inline asm
	add.f32 	%f312, %f311, %f311;
	mul.f32 	%f313, %f255, %f312;
	mul.f32 	%f314, %f313, %f313;
	fma.rn.f32 	%f317, %f505, %f314, %f506;
	fma.rn.f32 	%f319, %f317, %f314, %f507;
	mul.rn.f32 	%f320, %f319, %f314;
	mul.rn.f32 	%f321, %f320, %f313;
	sub.f32 	%f322, %f311, %f313;
	neg.f32 	%f323, %f313;
	add.f32 	%f324, %f322, %f322;
	fma.rn.f32 	%f325, %f323, %f311, %f324;
	mul.rn.f32 	%f326, %f255, %f325;
	add.f32 	%f327, %f321, %f313;
	sub.f32 	%f328, %f313, %f327;
	add.f32 	%f329, %f321, %f328;
	add.f32 	%f330, %f326, %f329;
	add.f32 	%f331, %f327, %f330;
	sub.f32 	%f332, %f327, %f331;
	add.f32 	%f333, %f330, %f332;
	mul.rn.f32 	%f335, %f310, %f508;
	mul.rn.f32 	%f337, %f310, %f509;
	add.f32 	%f338, %f335, %f331;
	sub.f32 	%f339, %f335, %f338;
	add.f32 	%f340, %f331, %f339;
	add.f32 	%f341, %f333, %f340;
	add.f32 	%f342, %f337, %f341;
	add.f32 	%f343, %f338, %f342;
	sub.f32 	%f344, %f338, %f343;
	add.f32 	%f345, %f342, %f344;
	mul.rn.f32 	%f346, %f6, %f343;
	neg.f32 	%f347, %f346;
	fma.rn.f32 	%f348, %f6, %f343, %f347;
	fma.rn.f32 	%f349, %f6, %f345, %f348;
	fma.rn.f32 	%f351, %f510, %f343, %f349;
	add.rn.f32 	%f352, %f346, %f351;
	neg.f32 	%f353, %f352;
	add.rn.f32 	%f354, %f346, %f353;
	add.rn.f32 	%f355, %f354, %f351;
	mov.b32 	 %r25, %f352;
	setp.eq.s32	%p54, %r25, 1118925336;
	add.s32 	%r26, %r25, -1;
	mov.b32 	 %f356, %r26;
	add.f32 	%f357, %f355, 0f37000000;
	selp.f32	%f358, %f356, %f352, %p54;
	selp.f32	%f42, %f357, %f355, %p54;
	mul.f32 	%f359, %f358, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f360, %f359;
	fma.rn.f32 	%f361, %f360, %f540, %f358;
	fma.rn.f32 	%f362, %f360, %f149, %f361;
	mul.f32 	%f258, %f362, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f257,%f258;
	// inline asm
	add.f32 	%f363, %f360, 0f00000000;
	ex2.approx.f32 	%f364, %f363;
	mul.f32 	%f365, %f257, %f364;
	setp.lt.f32	%p55, %f358, 0fC2D20000;
	selp.f32	%f366, 0f00000000, %f365, %p55;
	setp.gt.f32	%p56, %f358, 0f42D20000;
	selp.f32	%f545, 0f7F800000, %f366, %p56;
	setp.eq.f32	%p57, %f545, 0f7F800000;
	@%p57 bra 	BB8_28;

	fma.rn.f32 	%f545, %f545, %f42, %f545;

BB8_28:
	setp.lt.f32	%p58, %f40, 0f00000000;
	and.pred  	%p3, %p58, %p13;
	mov.b32 	 %r27, %f545;
	xor.b32  	%r28, %r27, -2147483648;
	mov.b32 	 %f367, %r28;
	selp.f32	%f546, %f367, %f545, %p3;
	setp.eq.f32	%p60, %f40, 0f00000000;
	@%p60 bra 	BB8_31;
	bra.uni 	BB8_29;

BB8_31:
	add.f32 	%f370, %f40, %f40;
	selp.f32	%f546, %f370, 0f00000000, %p13;
	bra.uni 	BB8_32;

BB8_29:
	setp.geu.f32	%p61, %f40, 0f00000000;
	@%p61 bra 	BB8_32;

	mov.f32 	%f525, 0f40000000;
	cvt.rzi.f32.f32	%f369, %f525;
	setp.neu.f32	%p62, %f369, 0f40000000;
	selp.f32	%f546, 0f7FFFFFFF, %f546, %p62;

BB8_32:
	add.f32 	%f371, %f41, %f5;
	mov.b32 	 %r29, %f371;
	setp.lt.s32	%p64, %r29, 2139095040;
	@%p64 bra 	BB8_39;

	setp.gtu.f32	%p65, %f41, 0f7F800000;
	setp.gtu.f32	%p66, %f5, 0f7F800000;
	or.pred  	%p67, %p65, %p66;
	@%p67 bra 	BB8_38;
	bra.uni 	BB8_34;

BB8_38:
	add.f32 	%f546, %f40, 0f40000000;
	bra.uni 	BB8_39;

BB8_34:
	setp.eq.f32	%p68, %f5, 0f7F800000;
	@%p68 bra 	BB8_37;
	bra.uni 	BB8_35;

BB8_37:
	setp.gt.f32	%p70, %f41, 0f3F800000;
	selp.f32	%f372, 0f7F800000, 0f00000000, %p70;
	setp.eq.f32	%p71, %f40, 0fBF800000;
	selp.f32	%f546, 0f3F800000, %f372, %p71;
	bra.uni 	BB8_39;

BB8_35:
	setp.neu.f32	%p69, %f41, 0f7F800000;
	@%p69 bra 	BB8_39;

	selp.f32	%f546, 0fFF800000, 0f7F800000, %p3;

BB8_39:
	mov.f32 	%f537, 0fB5BFBE8E;
	mov.f32 	%f536, 0fBF317200;
	ld.param.f32 	%f521, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	mov.f32 	%f520, 0f00000000;
	mov.f32 	%f519, 0f35BFBE8E;
	mov.f32 	%f518, 0f3F317200;
	mov.f32 	%f517, 0f3DAAAABD;
	mov.f32 	%f516, 0f3C4CAF63;
	mov.f32 	%f515, 0f3B18F0FE;
	ld.param.f32 	%f514, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	mul.f32 	%f379, %f546, 0fBF000000;
	setp.eq.f32	%p72, %f40, 0f3F800000;
	selp.f32	%f380, 0fBF000000, %f379, %p72;
	mul.f32 	%f381, %f380, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f382, %f381;
	fma.rn.f32 	%f384, %f382, %f536, %f380;
	fma.rn.f32 	%f386, %f382, %f537, %f384;
	mul.f32 	%f374, %f386, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f373,%f374;
	// inline asm
	add.f32 	%f387, %f382, 0f00000000;
	ex2.approx.f32 	%f388, %f387;
	mul.f32 	%f389, %f373, %f388;
	setp.lt.f32	%p73, %f380, 0fC2D20000;
	selp.f32	%f390, 0f00000000, %f389, %p73;
	setp.gt.f32	%p74, %f380, 0f42D20000;
	selp.f32	%f54, 0f7F800000, %f390, %p74;
	add.f32 	%f391, %f39, 0fBF000000;
	sub.f32 	%f392, %f391, %f521;
	div.rn.f32 	%f55, %f392, %f514;
	abs.f32 	%f56, %f55;
	setp.lt.f32	%p75, %f56, 0f00800000;
	mul.f32 	%f393, %f56, 0f4B800000;
	selp.f32	%f394, 0fC3170000, 0fC2FE0000, %p75;
	selp.f32	%f395, %f393, %f56, %p75;
	mov.b32 	 %r30, %f395;
	and.b32  	%r31, %r30, 8388607;
	or.b32  	%r32, %r31, 1065353216;
	mov.b32 	 %f396, %r32;
	shr.u32 	%r33, %r30, 23;
	cvt.rn.f32.u32	%f397, %r33;
	add.f32 	%f398, %f394, %f397;
	setp.gt.f32	%p76, %f396, 0f3FB504F3;
	mul.f32 	%f399, %f396, 0f3F000000;
	add.f32 	%f400, %f398, 0f3F800000;
	selp.f32	%f401, %f399, %f396, %p76;
	selp.f32	%f402, %f400, %f398, %p76;
	add.f32 	%f403, %f401, 0fBF800000;
	add.f32 	%f376, %f401, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f375,%f376;
	// inline asm
	add.f32 	%f404, %f403, %f403;
	mul.f32 	%f405, %f375, %f404;
	mul.f32 	%f406, %f405, %f405;
	fma.rn.f32 	%f409, %f515, %f406, %f516;
	fma.rn.f32 	%f411, %f409, %f406, %f517;
	mul.rn.f32 	%f412, %f411, %f406;
	mul.rn.f32 	%f413, %f412, %f405;
	sub.f32 	%f414, %f403, %f405;
	neg.f32 	%f415, %f405;
	add.f32 	%f416, %f414, %f414;
	fma.rn.f32 	%f417, %f415, %f403, %f416;
	mul.rn.f32 	%f418, %f375, %f417;
	add.f32 	%f419, %f413, %f405;
	sub.f32 	%f420, %f405, %f419;
	add.f32 	%f421, %f413, %f420;
	add.f32 	%f422, %f418, %f421;
	add.f32 	%f423, %f419, %f422;
	sub.f32 	%f424, %f419, %f423;
	add.f32 	%f425, %f422, %f424;
	mul.rn.f32 	%f427, %f402, %f518;
	mul.rn.f32 	%f429, %f402, %f519;
	add.f32 	%f430, %f427, %f423;
	sub.f32 	%f431, %f427, %f430;
	add.f32 	%f432, %f423, %f431;
	add.f32 	%f433, %f425, %f432;
	add.f32 	%f434, %f429, %f433;
	add.f32 	%f435, %f430, %f434;
	sub.f32 	%f436, %f430, %f435;
	add.f32 	%f437, %f434, %f436;
	mul.rn.f32 	%f439, %f6, %f435;
	neg.f32 	%f440, %f439;
	fma.rn.f32 	%f441, %f6, %f435, %f440;
	fma.rn.f32 	%f442, %f6, %f437, %f441;
	fma.rn.f32 	%f444, %f520, %f435, %f442;
	add.rn.f32 	%f445, %f439, %f444;
	neg.f32 	%f446, %f445;
	add.rn.f32 	%f447, %f439, %f446;
	add.rn.f32 	%f448, %f447, %f444;
	mov.b32 	 %r34, %f445;
	setp.eq.s32	%p78, %r34, 1118925336;
	add.s32 	%r35, %r34, -1;
	mov.b32 	 %f449, %r35;
	add.f32 	%f450, %f448, 0f37000000;
	selp.f32	%f451, %f449, %f445, %p78;
	selp.f32	%f57, %f450, %f448, %p78;
	mul.f32 	%f452, %f451, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f453, %f452;
	fma.rn.f32 	%f454, %f453, %f536, %f451;
	fma.rn.f32 	%f455, %f453, %f537, %f454;
	mul.f32 	%f378, %f455, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f377,%f378;
	// inline asm
	add.f32 	%f456, %f453, 0f00000000;
	ex2.approx.f32 	%f457, %f456;
	mul.f32 	%f458, %f377, %f457;
	setp.lt.f32	%p79, %f451, 0fC2D20000;
	selp.f32	%f459, 0f00000000, %f458, %p79;
	setp.gt.f32	%p80, %f451, 0f42D20000;
	selp.f32	%f547, 0f7F800000, %f459, %p80;
	setp.eq.f32	%p81, %f547, 0f7F800000;
	@%p81 bra 	BB8_41;

	fma.rn.f32 	%f547, %f547, %f57, %f547;

BB8_41:
	setp.lt.f32	%p82, %f55, 0f00000000;
	and.pred  	%p4, %p82, %p13;
	mov.b32 	 %r36, %f547;
	xor.b32  	%r37, %r36, -2147483648;
	mov.b32 	 %f460, %r37;
	selp.f32	%f548, %f460, %f547, %p4;
	setp.eq.f32	%p84, %f55, 0f00000000;
	@%p84 bra 	BB8_44;
	bra.uni 	BB8_42;

BB8_44:
	add.f32 	%f463, %f55, %f55;
	selp.f32	%f548, %f463, 0f00000000, %p13;
	bra.uni 	BB8_45;

BB8_42:
	setp.geu.f32	%p85, %f55, 0f00000000;
	@%p85 bra 	BB8_45;

	mov.f32 	%f524, 0f40000000;
	cvt.rzi.f32.f32	%f462, %f524;
	setp.neu.f32	%p86, %f462, 0f40000000;
	selp.f32	%f548, 0f7FFFFFFF, %f548, %p86;

BB8_45:
	add.f32 	%f464, %f56, %f5;
	mov.b32 	 %r38, %f464;
	setp.lt.s32	%p88, %r38, 2139095040;
	@%p88 bra 	BB8_52;

	setp.gtu.f32	%p89, %f56, 0f7F800000;
	setp.gtu.f32	%p90, %f5, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	@%p91 bra 	BB8_51;
	bra.uni 	BB8_47;

BB8_51:
	add.f32 	%f548, %f55, 0f40000000;
	bra.uni 	BB8_52;

BB8_47:
	setp.eq.f32	%p92, %f5, 0f7F800000;
	@%p92 bra 	BB8_50;
	bra.uni 	BB8_48;

BB8_50:
	setp.gt.f32	%p94, %f56, 0f3F800000;
	selp.f32	%f465, 0f7F800000, 0f00000000, %p94;
	setp.eq.f32	%p95, %f55, 0fBF800000;
	selp.f32	%f548, 0f3F800000, %f465, %p95;
	bra.uni 	BB8_52;

BB8_48:
	setp.neu.f32	%p93, %f56, 0f7F800000;
	@%p93 bra 	BB8_52;

	selp.f32	%f548, 0fFF800000, 0f7F800000, %p4;

BB8_52:
	mov.f32 	%f539, 0fB5BFBE8E;
	mov.f32 	%f538, 0fBF317200;
	ld.param.u64 	%rd3, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8];
	ld.param.f32 	%f523, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6];
	ld.param.f32 	%f522, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	mul.f32 	%f468, %f548, 0fBF000000;
	setp.eq.f32	%p96, %f55, 0f3F800000;
	selp.f32	%f469, 0fBF000000, %f468, %p96;
	mul.f32 	%f470, %f469, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f471, %f470;
	fma.rn.f32 	%f473, %f471, %f538, %f469;
	fma.rn.f32 	%f475, %f471, %f539, %f473;
	mul.f32 	%f467, %f475, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f466,%f467;
	// inline asm
	add.f32 	%f476, %f471, 0f00000000;
	ex2.approx.f32 	%f477, %f476;
	mul.f32 	%f478, %f466, %f477;
	setp.lt.f32	%p97, %f469, 0fC2D20000;
	selp.f32	%f479, 0f00000000, %f478, %p97;
	setp.gt.f32	%p98, %f469, 0f42D20000;
	selp.f32	%f480, 0f7F800000, %f479, %p98;
	sub.f32 	%f481, %f39, %f522;
	add.f32 	%f482, %f481, 0f3F000000;
	mul.f32 	%f483, %f482, %f54;
	add.f32 	%f484, %f481, 0fBF000000;
	mul.f32 	%f485, %f484, %f480;
	sub.f32 	%f486, %f483, %f485;
	mul.f32 	%f487, %f34, %f486;
	mul.f32 	%f488, %f487, %f523;
	mul.f32 	%f489, %f36, %f488;
	lg2.approx.f32 	%f490, %f482;
	mul.f32 	%f491, %f490, 0f40400000;
	ex2.approx.f32 	%f492, %f491;
	mul.f32 	%f493, %f54, %f492;
	lg2.approx.f32 	%f494, %f484;
	mul.f32 	%f495, %f494, 0f40400000;
	ex2.approx.f32 	%f496, %f495;
	mul.f32 	%f497, %f480, %f496;
	sub.f32 	%f498, %f493, %f497;
	mul.f32 	%f499, %f37, %f498;
	mul.f32 	%f500, %f499, %f523;
	sub.f32 	%f69, %f489, %f500;
	add.f32 	%f501, %f35, %f488;
	st.f32 	[%rd3], %f501;
	setp.eq.s64	%p99, %rd2, 0;
	@%p99 bra 	BB8_54;

	add.f32 	%f502, %f38, %f69;
	st.f32 	[%rd2], %f502;

BB8_54:
	ret;
}

	// .globl	_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_
.visible .func _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_(
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14
)
{
	.reg .pred 	%p<118>;
	.reg .f32 	%f<1002>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	ld.param.u32 	%r1, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	ld.param.u64 	%rd2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	ld.param.f32 	%f120, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	ld.param.f32 	%f121, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f122, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f123, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f124, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f125, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f126, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	ld.param.f32 	%f127, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10];
	ld.param.u64 	%rd3, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11];
	ld.param.u64 	%rd4, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12];
	ld.param.u64 	%rd5, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	ld.param.u64 	%rd6, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14];
	ld.f32 	%f1, [%rd2+16];
	sub.f32 	%f128, %f1, %f126;
	div.rn.f32 	%f129, %f128, %f127;
	lg2.approx.f32 	%f130, %f129;
	add.f32 	%f131, %f130, %f130;
	ex2.approx.f32 	%f132, %f131;
	add.f32 	%f133, %f132, 0f3F800000;
	mul.f32 	%f134, %f130, 0f40400000;
	ex2.approx.f32 	%f135, %f134;
	fma.rn.f32 	%f136, %f135, %f122, %f133;
	mul.f32 	%f137, %f130, 0f40800000;
	ex2.approx.f32 	%f138, %f137;
	fma.rn.f32 	%f2, %f138, %f124, %f136;
	add.f32 	%f139, %f1, %f126;
	div.rn.f32 	%f140, %f139, %f127;
	lg2.approx.f32 	%f141, %f140;
	add.f32 	%f142, %f141, %f141;
	ex2.approx.f32 	%f143, %f142;
	add.f32 	%f144, %f143, 0f3F800000;
	mul.f32 	%f145, %f141, 0f40400000;
	ex2.approx.f32 	%f146, %f145;
	fma.rn.f32 	%f147, %f146, %f123, %f144;
	mul.f32 	%f148, %f141, 0f40800000;
	ex2.approx.f32 	%f149, %f148;
	fma.rn.f32 	%f3, %f149, %f125, %f147;
	sqrt.rn.f32 	%f4, %f2;
	mul.f32 	%f5, %f4, %f120;
	sqrt.rn.f32 	%f6, %f3;
	mul.f32 	%f7, %f6, %f121;
	mov.f32 	%f150, 0f3F000000;
	div.rn.f32 	%f151, %f150, %f5;
	div.rn.f32 	%f152, %f151, %f5;
	cvt.rn.f32.s32	%f8, %r2;
	ld.f32 	%f153, [%rd2];
	sub.f32 	%f9, %f8, %f153;
	add.f32 	%f154, %f9, 0f3F000000;
	sqrt.rn.f32 	%f10, %f152;
	mul.f32 	%f11, %f154, %f10;
	abs.f32 	%f12, %f11;
	setp.ltu.f32	%p5, %f12, 0f3F800000;
	@%p5 bra 	BB9_2;
	bra.uni 	BB9_1;

BB9_2:
	mul.f32 	%f173, %f11, %f11;
	mov.f32 	%f174, 0f3BA0C9F8;
	mov.f32 	%f175, 0fBA1268FB;
	fma.rn.f32 	%f176, %f175, %f173, %f174;
	mov.f32 	%f177, 0fBCDABFD4;
	fma.rn.f32 	%f178, %f176, %f173, %f177;
	mov.f32 	%f179, 0f3DE70331;
	fma.rn.f32 	%f180, %f178, %f173, %f179;
	mov.f32 	%f181, 0fBEC09330;
	fma.rn.f32 	%f182, %f180, %f173, %f181;
	mov.f32 	%f183, 0f3F906EBA;
	fma.rn.f32 	%f184, %f182, %f173, %f183;
	mul.f32 	%f990, %f11, %f184;
	bra.uni 	BB9_3;

BB9_1:
	mov.f32 	%f157, 0f3A03BB71;
	mov.f32 	%f158, 0fB7B730FB;
	fma.rn.f32 	%f159, %f158, %f12, %f157;
	mov.f32 	%f160, 0fBBACA3B3;
	fma.rn.f32 	%f161, %f159, %f12, %f160;
	mov.f32 	%f162, 0f3D0A7445;
	fma.rn.f32 	%f163, %f161, %f12, %f162;
	mov.f32 	%f164, 0fBE1B3B75;
	fma.rn.f32 	%f165, %f163, %f12, %f164;
	mov.f32 	%f166, 0fBF6B385A;
	fma.rn.f32 	%f167, %f165, %f12, %f166;
	mov.f32 	%f168, 0fBFD0316E;
	fma.rn.f32 	%f169, %f167, %f12, %f168;
	mov.f32 	%f170, 0fBA031CCE;
	fma.rn.f32 	%f156, %f169, %f12, %f170;
	// inline asm
	ex2.approx.ftz.f32 %f155,%f156;
	// inline asm
	mov.f32 	%f171, 0f3F800000;
	sub.f32 	%f172, %f171, %f155;
	mov.b32 	 %r3, %f172;
	setp.ltu.f32	%p6, %f12, 0f407AD445;
	selp.b32	%r4, %r3, 1065353216, %p6;
	mov.b32 	 %r5, %f11;
	and.b32  	%r6, %r5, -2147483648;
	or.b32  	%r7, %r4, %r6;
	mov.b32 	 %f990, %r7;

BB9_3:
	add.f32 	%f185, %f9, 0fBF000000;
	mul.f32 	%f16, %f185, %f10;
	abs.f32 	%f17, %f16;
	setp.ltu.f32	%p7, %f17, 0f3F800000;
	@%p7 bra 	BB9_5;
	bra.uni 	BB9_4;

BB9_5:
	mul.f32 	%f204, %f16, %f16;
	mov.f32 	%f205, 0f3BA0C9F8;
	mov.f32 	%f206, 0fBA1268FB;
	fma.rn.f32 	%f207, %f206, %f204, %f205;
	mov.f32 	%f208, 0fBCDABFD4;
	fma.rn.f32 	%f209, %f207, %f204, %f208;
	mov.f32 	%f210, 0f3DE70331;
	fma.rn.f32 	%f211, %f209, %f204, %f210;
	mov.f32 	%f212, 0fBEC09330;
	fma.rn.f32 	%f213, %f211, %f204, %f212;
	mov.f32 	%f214, 0f3F906EBA;
	fma.rn.f32 	%f215, %f213, %f204, %f214;
	mul.f32 	%f991, %f16, %f215;
	bra.uni 	BB9_6;

BB9_4:
	mov.f32 	%f188, 0f3A03BB71;
	mov.f32 	%f189, 0fB7B730FB;
	fma.rn.f32 	%f190, %f189, %f17, %f188;
	mov.f32 	%f191, 0fBBACA3B3;
	fma.rn.f32 	%f192, %f190, %f17, %f191;
	mov.f32 	%f193, 0f3D0A7445;
	fma.rn.f32 	%f194, %f192, %f17, %f193;
	mov.f32 	%f195, 0fBE1B3B75;
	fma.rn.f32 	%f196, %f194, %f17, %f195;
	mov.f32 	%f197, 0fBF6B385A;
	fma.rn.f32 	%f198, %f196, %f17, %f197;
	mov.f32 	%f199, 0fBFD0316E;
	fma.rn.f32 	%f200, %f198, %f17, %f199;
	mov.f32 	%f201, 0fBA031CCE;
	fma.rn.f32 	%f187, %f200, %f17, %f201;
	// inline asm
	ex2.approx.ftz.f32 %f186,%f187;
	// inline asm
	mov.f32 	%f202, 0f3F800000;
	sub.f32 	%f203, %f202, %f186;
	mov.b32 	 %r8, %f203;
	setp.ltu.f32	%p8, %f17, 0f407AD445;
	selp.b32	%r9, %r8, 1065353216, %p8;
	mov.b32 	 %r10, %f16;
	and.b32  	%r11, %r10, -2147483648;
	or.b32  	%r12, %r9, %r11;
	mov.b32 	 %f991, %r12;

BB9_6:
	sub.f32 	%f216, %f990, %f991;
	mul.f32 	%f21, %f216, 0f3F000000;
	div.rn.f32 	%f218, %f150, %f7;
	div.rn.f32 	%f219, %f218, %f7;
	cvt.rn.f32.s32	%f22, %r1;
	ld.f32 	%f220, [%rd2+4];
	sub.f32 	%f23, %f22, %f220;
	add.f32 	%f221, %f23, 0f3F000000;
	sqrt.rn.f32 	%f24, %f219;
	mul.f32 	%f25, %f221, %f24;
	abs.f32 	%f26, %f25;
	setp.ltu.f32	%p9, %f26, 0f3F800000;
	@%p9 bra 	BB9_8;
	bra.uni 	BB9_7;

BB9_8:
	mul.f32 	%f240, %f25, %f25;
	mov.f32 	%f241, 0f3BA0C9F8;
	mov.f32 	%f242, 0fBA1268FB;
	fma.rn.f32 	%f243, %f242, %f240, %f241;
	mov.f32 	%f244, 0fBCDABFD4;
	fma.rn.f32 	%f245, %f243, %f240, %f244;
	mov.f32 	%f246, 0f3DE70331;
	fma.rn.f32 	%f247, %f245, %f240, %f246;
	mov.f32 	%f248, 0fBEC09330;
	fma.rn.f32 	%f249, %f247, %f240, %f248;
	mov.f32 	%f250, 0f3F906EBA;
	fma.rn.f32 	%f251, %f249, %f240, %f250;
	mul.f32 	%f992, %f25, %f251;
	bra.uni 	BB9_9;

BB9_7:
	mov.f32 	%f224, 0f3A03BB71;
	mov.f32 	%f225, 0fB7B730FB;
	fma.rn.f32 	%f226, %f225, %f26, %f224;
	mov.f32 	%f227, 0fBBACA3B3;
	fma.rn.f32 	%f228, %f226, %f26, %f227;
	mov.f32 	%f229, 0f3D0A7445;
	fma.rn.f32 	%f230, %f228, %f26, %f229;
	mov.f32 	%f231, 0fBE1B3B75;
	fma.rn.f32 	%f232, %f230, %f26, %f231;
	mov.f32 	%f233, 0fBF6B385A;
	fma.rn.f32 	%f234, %f232, %f26, %f233;
	mov.f32 	%f235, 0fBFD0316E;
	fma.rn.f32 	%f236, %f234, %f26, %f235;
	mov.f32 	%f237, 0fBA031CCE;
	fma.rn.f32 	%f223, %f236, %f26, %f237;
	// inline asm
	ex2.approx.ftz.f32 %f222,%f223;
	// inline asm
	mov.f32 	%f238, 0f3F800000;
	sub.f32 	%f239, %f238, %f222;
	mov.b32 	 %r13, %f239;
	setp.ltu.f32	%p10, %f26, 0f407AD445;
	selp.b32	%r14, %r13, 1065353216, %p10;
	mov.b32 	 %r15, %f25;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r14, %r16;
	mov.b32 	 %f992, %r17;

BB9_9:
	add.f32 	%f252, %f23, 0fBF000000;
	mul.f32 	%f30, %f252, %f24;
	abs.f32 	%f31, %f30;
	setp.ltu.f32	%p11, %f31, 0f3F800000;
	@%p11 bra 	BB9_11;
	bra.uni 	BB9_10;

BB9_11:
	mul.f32 	%f271, %f30, %f30;
	mov.f32 	%f272, 0f3BA0C9F8;
	mov.f32 	%f273, 0fBA1268FB;
	fma.rn.f32 	%f274, %f273, %f271, %f272;
	mov.f32 	%f275, 0fBCDABFD4;
	fma.rn.f32 	%f276, %f274, %f271, %f275;
	mov.f32 	%f277, 0f3DE70331;
	fma.rn.f32 	%f278, %f276, %f271, %f277;
	mov.f32 	%f279, 0fBEC09330;
	fma.rn.f32 	%f280, %f278, %f271, %f279;
	mov.f32 	%f281, 0f3F906EBA;
	fma.rn.f32 	%f282, %f280, %f271, %f281;
	mul.f32 	%f993, %f30, %f282;
	bra.uni 	BB9_12;

BB9_10:
	mov.f32 	%f255, 0f3A03BB71;
	mov.f32 	%f256, 0fB7B730FB;
	fma.rn.f32 	%f257, %f256, %f31, %f255;
	mov.f32 	%f258, 0fBBACA3B3;
	fma.rn.f32 	%f259, %f257, %f31, %f258;
	mov.f32 	%f260, 0f3D0A7445;
	fma.rn.f32 	%f261, %f259, %f31, %f260;
	mov.f32 	%f262, 0fBE1B3B75;
	fma.rn.f32 	%f263, %f261, %f31, %f262;
	mov.f32 	%f264, 0fBF6B385A;
	fma.rn.f32 	%f265, %f263, %f31, %f264;
	mov.f32 	%f266, 0fBFD0316E;
	fma.rn.f32 	%f267, %f265, %f31, %f266;
	mov.f32 	%f268, 0fBA031CCE;
	fma.rn.f32 	%f254, %f267, %f31, %f268;
	// inline asm
	ex2.approx.ftz.f32 %f253,%f254;
	// inline asm
	mov.f32 	%f269, 0f3F800000;
	sub.f32 	%f270, %f269, %f253;
	mov.b32 	 %r18, %f270;
	setp.ltu.f32	%p12, %f31, 0f407AD445;
	selp.b32	%r19, %r18, 1065353216, %p12;
	mov.b32 	 %r20, %f30;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r19, %r21;
	mov.b32 	 %f993, %r22;

BB9_12:
	sub.f32 	%f295, %f992, %f993;
	mul.f32 	%f35, %f295, 0f3F000000;
	st.f32 	[%rd3], %f21;
	st.f32 	[%rd4], %f35;
	ld.f32 	%f296, [%rd2+8];
	add.f32 	%f297, %f8, 0f3F000000;
	ld.f32 	%f298, [%rd2];
	sub.f32 	%f299, %f297, %f298;
	div.rn.f32 	%f300, %f299, %f5;
	lg2.approx.f32 	%f301, %f300;
	add.f32 	%f302, %f301, %f301;
	ex2.approx.f32 	%f303, %f302;
	mul.f32 	%f304, %f303, 0fBF000000;
	mul.f32 	%f305, %f304, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f306, %f305;
	mov.f32 	%f307, 0fBF317200;
	fma.rn.f32 	%f308, %f306, %f307, %f304;
	mov.f32 	%f309, 0fB5BFBE8E;
	fma.rn.f32 	%f310, %f306, %f309, %f308;
	mul.f32 	%f284, %f310, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f283,%f284;
	// inline asm
	add.f32 	%f311, %f306, 0f00000000;
	ex2.approx.f32 	%f312, %f311;
	mul.f32 	%f313, %f283, %f312;
	setp.lt.f32	%p13, %f304, 0fC2D20000;
	selp.f32	%f314, 0f00000000, %f313, %p13;
	setp.gt.f32	%p14, %f304, 0f42D20000;
	selp.f32	%f315, 0f7F800000, %f314, %p14;
	add.f32 	%f316, %f8, 0fBF000000;
	sub.f32 	%f317, %f316, %f298;
	div.rn.f32 	%f318, %f317, %f5;
	lg2.approx.f32 	%f319, %f318;
	add.f32 	%f320, %f319, %f319;
	ex2.approx.f32 	%f321, %f320;
	mul.f32 	%f322, %f321, 0fBF000000;
	mul.f32 	%f323, %f322, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f324, %f323;
	fma.rn.f32 	%f325, %f324, %f307, %f322;
	fma.rn.f32 	%f326, %f324, %f309, %f325;
	mul.f32 	%f286, %f326, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f285,%f286;
	// inline asm
	add.f32 	%f327, %f324, 0f00000000;
	ex2.approx.f32 	%f328, %f327;
	mul.f32 	%f329, %f285, %f328;
	setp.lt.f32	%p15, %f322, 0fC2D20000;
	selp.f32	%f330, 0f00000000, %f329, %p15;
	setp.gt.f32	%p16, %f322, 0f42D20000;
	selp.f32	%f331, 0f7F800000, %f330, %p16;
	neg.f32 	%f332, %f296;
	div.rn.f32 	%f333, %f332, 0f40206C99;
	div.rn.f32 	%f334, %f333, %f5;
	sub.f32 	%f335, %f315, %f331;
	mul.f32 	%f336, %f334, %f335;
	mul.f32 	%f337, %f35, %f336;
	st.f32 	[%rd5], %f337;
	lg2.approx.f32 	%f36, %f5;
	mul.f32 	%f338, %f36, 0f40400000;
	ex2.approx.f32 	%f339, %f338;
	div.rn.f32 	%f340, %f333, %f339;
	mul.f32 	%f341, %f299, %f315;
	mul.f32 	%f342, %f317, %f331;
	sub.f32 	%f343, %f341, %f342;
	mul.f32 	%f344, %f340, %f343;
	mul.f32 	%f37, %f35, %f344;
	ld.f32 	%f345, [%rd2+8];
	add.f32 	%f346, %f22, 0f3F000000;
	ld.f32 	%f347, [%rd2+4];
	sub.f32 	%f348, %f346, %f347;
	div.rn.f32 	%f349, %f348, %f7;
	lg2.approx.f32 	%f350, %f349;
	add.f32 	%f351, %f350, %f350;
	ex2.approx.f32 	%f352, %f351;
	mul.f32 	%f353, %f352, 0fBF000000;
	mul.f32 	%f354, %f353, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f355, %f354;
	fma.rn.f32 	%f356, %f355, %f307, %f353;
	fma.rn.f32 	%f357, %f355, %f309, %f356;
	mul.f32 	%f288, %f357, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f287,%f288;
	// inline asm
	add.f32 	%f358, %f355, 0f00000000;
	ex2.approx.f32 	%f359, %f358;
	mul.f32 	%f360, %f287, %f359;
	setp.lt.f32	%p17, %f353, 0fC2D20000;
	selp.f32	%f361, 0f00000000, %f360, %p17;
	setp.gt.f32	%p18, %f353, 0f42D20000;
	selp.f32	%f362, 0f7F800000, %f361, %p18;
	add.f32 	%f363, %f22, 0fBF000000;
	sub.f32 	%f364, %f363, %f347;
	div.rn.f32 	%f365, %f364, %f7;
	lg2.approx.f32 	%f366, %f365;
	add.f32 	%f367, %f366, %f366;
	ex2.approx.f32 	%f368, %f367;
	mul.f32 	%f369, %f368, 0fBF000000;
	mul.f32 	%f370, %f369, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f371, %f370;
	fma.rn.f32 	%f372, %f371, %f307, %f369;
	fma.rn.f32 	%f373, %f371, %f309, %f372;
	mul.f32 	%f290, %f373, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f289,%f290;
	// inline asm
	add.f32 	%f374, %f371, 0f00000000;
	ex2.approx.f32 	%f375, %f374;
	mul.f32 	%f376, %f289, %f375;
	setp.lt.f32	%p19, %f369, 0fC2D20000;
	selp.f32	%f377, 0f00000000, %f376, %p19;
	setp.gt.f32	%p20, %f369, 0f42D20000;
	selp.f32	%f378, 0f7F800000, %f377, %p20;
	neg.f32 	%f379, %f345;
	div.rn.f32 	%f380, %f379, 0f40206C99;
	div.rn.f32 	%f381, %f380, %f7;
	sub.f32 	%f382, %f362, %f378;
	mul.f32 	%f383, %f381, %f382;
	mul.f32 	%f384, %f21, %f383;
	st.f32 	[%rd5+4], %f384;
	lg2.approx.f32 	%f38, %f7;
	mul.f32 	%f385, %f38, 0f40400000;
	ex2.approx.f32 	%f386, %f385;
	div.rn.f32 	%f387, %f380, %f386;
	mul.f32 	%f388, %f348, %f362;
	mul.f32 	%f389, %f364, %f378;
	sub.f32 	%f390, %f388, %f389;
	mul.f32 	%f391, %f387, %f390;
	mul.f32 	%f39, %f21, %f391;
	ld.f32 	%f40, [%rd2+8];
	ld.f32 	%f41, [%rd2];
	sub.f32 	%f392, %f297, %f41;
	div.rn.f32 	%f42, %f392, %f5;
	mov.f32 	%f393, 0f3F800000;
	cvt.rzi.f32.f32	%f394, %f393;
	add.f32 	%f395, %f394, %f394;
	mov.f32 	%f396, 0f40000000;
	sub.f32 	%f397, %f396, %f395;
	abs.f32 	%f43, %f397;
	abs.f32 	%f44, %f42;
	setp.lt.f32	%p21, %f44, 0f00800000;
	mul.f32 	%f398, %f44, 0f4B800000;
	selp.f32	%f399, 0fC3170000, 0fC2FE0000, %p21;
	selp.f32	%f400, %f398, %f44, %p21;
	mov.b32 	 %r23, %f400;
	and.b32  	%r24, %r23, 8388607;
	or.b32  	%r25, %r24, 1065353216;
	mov.b32 	 %f401, %r25;
	shr.u32 	%r26, %r23, 23;
	cvt.rn.f32.u32	%f402, %r26;
	add.f32 	%f403, %f399, %f402;
	setp.gt.f32	%p22, %f401, 0f3FB504F3;
	mul.f32 	%f404, %f401, 0f3F000000;
	add.f32 	%f405, %f403, 0f3F800000;
	selp.f32	%f406, %f404, %f401, %p22;
	selp.f32	%f407, %f405, %f403, %p22;
	add.f32 	%f408, %f406, 0fBF800000;
	add.f32 	%f292, %f406, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f291,%f292;
	// inline asm
	add.f32 	%f409, %f408, %f408;
	mul.f32 	%f410, %f291, %f409;
	mul.f32 	%f411, %f410, %f410;
	mov.f32 	%f412, 0f3C4CAF63;
	mov.f32 	%f413, 0f3B18F0FE;
	fma.rn.f32 	%f414, %f413, %f411, %f412;
	mov.f32 	%f415, 0f3DAAAABD;
	fma.rn.f32 	%f416, %f414, %f411, %f415;
	mul.rn.f32 	%f417, %f416, %f411;
	mul.rn.f32 	%f418, %f417, %f410;
	sub.f32 	%f419, %f408, %f410;
	neg.f32 	%f420, %f410;
	add.f32 	%f421, %f419, %f419;
	fma.rn.f32 	%f422, %f420, %f408, %f421;
	mul.rn.f32 	%f423, %f291, %f422;
	add.f32 	%f424, %f418, %f410;
	sub.f32 	%f425, %f410, %f424;
	add.f32 	%f426, %f418, %f425;
	add.f32 	%f427, %f423, %f426;
	add.f32 	%f428, %f424, %f427;
	sub.f32 	%f429, %f424, %f428;
	add.f32 	%f430, %f427, %f429;
	mov.f32 	%f431, 0f3F317200;
	mul.rn.f32 	%f432, %f407, %f431;
	mov.f32 	%f433, 0f35BFBE8E;
	mul.rn.f32 	%f434, %f407, %f433;
	add.f32 	%f435, %f432, %f428;
	sub.f32 	%f436, %f432, %f435;
	add.f32 	%f437, %f428, %f436;
	add.f32 	%f438, %f430, %f437;
	add.f32 	%f439, %f434, %f438;
	add.f32 	%f440, %f435, %f439;
	sub.f32 	%f441, %f435, %f440;
	add.f32 	%f442, %f439, %f441;
	abs.f32 	%f45, %f396;
	setp.gt.f32	%p23, %f45, 0f77F684DF;
	selp.f32	%f443, 0f39800000, 0f40000000, %p23;
	mul.rn.f32 	%f444, %f443, %f440;
	neg.f32 	%f445, %f444;
	fma.rn.f32 	%f446, %f443, %f440, %f445;
	fma.rn.f32 	%f447, %f443, %f442, %f446;
	mov.f32 	%f448, 0f00000000;
	fma.rn.f32 	%f449, %f448, %f440, %f447;
	add.rn.f32 	%f450, %f444, %f449;
	neg.f32 	%f451, %f450;
	add.rn.f32 	%f452, %f444, %f451;
	add.rn.f32 	%f453, %f452, %f449;
	mov.b32 	 %r27, %f450;
	setp.eq.s32	%p24, %r27, 1118925336;
	add.s32 	%r28, %r27, -1;
	mov.b32 	 %f454, %r28;
	add.f32 	%f455, %f453, 0f37000000;
	selp.f32	%f456, %f454, %f450, %p24;
	selp.f32	%f46, %f455, %f453, %p24;
	mul.f32 	%f457, %f456, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f458, %f457;
	fma.rn.f32 	%f459, %f458, %f307, %f456;
	fma.rn.f32 	%f460, %f458, %f309, %f459;
	mul.f32 	%f294, %f460, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f293,%f294;
	// inline asm
	add.f32 	%f461, %f458, 0f00000000;
	ex2.approx.f32 	%f462, %f461;
	mul.f32 	%f463, %f293, %f462;
	setp.lt.f32	%p25, %f456, 0fC2D20000;
	selp.f32	%f464, 0f00000000, %f463, %p25;
	setp.gt.f32	%p26, %f456, 0f42D20000;
	selp.f32	%f994, 0f7F800000, %f464, %p26;
	setp.eq.f32	%p27, %f994, 0f7F800000;
	@%p27 bra 	BB9_14;

	fma.rn.f32 	%f994, %f994, %f46, %f994;

BB9_14:
	setp.lt.f32	%p28, %f42, 0f00000000;
	setp.eq.f32	%p29, %f43, 0f3F800000;
	and.pred  	%p1, %p28, %p29;
	mov.b32 	 %r29, %f994;
	xor.b32  	%r30, %r29, -2147483648;
	mov.b32 	 %f465, %r30;
	selp.f32	%f995, %f465, %f994, %p1;
	setp.eq.f32	%p30, %f42, 0f00000000;
	@%p30 bra 	BB9_17;
	bra.uni 	BB9_15;

BB9_17:
	add.f32 	%f468, %f42, %f42;
	selp.f32	%f995, %f468, 0f00000000, %p29;
	bra.uni 	BB9_18;

BB9_15:
	setp.geu.f32	%p31, %f42, 0f00000000;
	@%p31 bra 	BB9_18;

	mov.f32 	%f989, 0f40000000;
	cvt.rzi.f32.f32	%f467, %f989;
	setp.neu.f32	%p32, %f467, 0f40000000;
	selp.f32	%f995, 0f7FFFFFFF, %f995, %p32;

BB9_18:
	add.f32 	%f469, %f44, %f45;
	mov.b32 	 %r31, %f469;
	setp.lt.s32	%p34, %r31, 2139095040;
	@%p34 bra 	BB9_25;

	setp.gtu.f32	%p35, %f44, 0f7F800000;
	setp.gtu.f32	%p36, %f45, 0f7F800000;
	or.pred  	%p37, %p35, %p36;
	@%p37 bra 	BB9_24;
	bra.uni 	BB9_20;

BB9_24:
	add.f32 	%f995, %f42, 0f40000000;
	bra.uni 	BB9_25;

BB9_20:
	setp.eq.f32	%p38, %f45, 0f7F800000;
	@%p38 bra 	BB9_23;
	bra.uni 	BB9_21;

BB9_23:
	setp.gt.f32	%p40, %f44, 0f3F800000;
	selp.f32	%f470, 0f7F800000, 0f00000000, %p40;
	setp.eq.f32	%p41, %f42, 0fBF800000;
	selp.f32	%f995, 0f3F800000, %f470, %p41;
	bra.uni 	BB9_25;

BB9_21:
	setp.neu.f32	%p39, %f44, 0f7F800000;
	@%p39 bra 	BB9_25;

	selp.f32	%f995, 0fFF800000, 0f7F800000, %p1;

BB9_25:
	mov.f32 	%f985, 0fB5BFBE8E;
	mov.f32 	%f984, 0fBF317200;
	mov.f32 	%f904, 0f00000000;
	mov.f32 	%f903, 0f35BFBE8E;
	mov.f32 	%f902, 0f3F317200;
	mov.f32 	%f901, 0f3DAAAABD;
	mov.f32 	%f900, 0f3C4CAF63;
	mov.f32 	%f899, 0f3B18F0FE;
	mul.f32 	%f477, %f995, 0fBF000000;
	setp.eq.f32	%p42, %f42, 0f3F800000;
	selp.f32	%f478, 0fBF000000, %f477, %p42;
	mul.f32 	%f479, %f478, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f480, %f479;
	fma.rn.f32 	%f482, %f480, %f984, %f478;
	fma.rn.f32 	%f484, %f480, %f985, %f482;
	mul.f32 	%f472, %f484, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f471,%f472;
	// inline asm
	add.f32 	%f485, %f480, 0f00000000;
	ex2.approx.f32 	%f486, %f485;
	mul.f32 	%f487, %f471, %f486;
	setp.lt.f32	%p43, %f478, 0fC2D20000;
	selp.f32	%f488, 0f00000000, %f487, %p43;
	setp.gt.f32	%p44, %f478, 0f42D20000;
	selp.f32	%f58, 0f7F800000, %f488, %p44;
	sub.f32 	%f490, %f316, %f41;
	div.rn.f32 	%f59, %f490, %f5;
	abs.f32 	%f60, %f59;
	setp.lt.f32	%p45, %f60, 0f00800000;
	mul.f32 	%f491, %f60, 0f4B800000;
	selp.f32	%f492, 0fC3170000, 0fC2FE0000, %p45;
	selp.f32	%f493, %f491, %f60, %p45;
	mov.b32 	 %r32, %f493;
	and.b32  	%r33, %r32, 8388607;
	or.b32  	%r34, %r33, 1065353216;
	mov.b32 	 %f494, %r34;
	shr.u32 	%r35, %r32, 23;
	cvt.rn.f32.u32	%f495, %r35;
	add.f32 	%f496, %f492, %f495;
	setp.gt.f32	%p46, %f494, 0f3FB504F3;
	mul.f32 	%f497, %f494, 0f3F000000;
	add.f32 	%f498, %f496, 0f3F800000;
	selp.f32	%f499, %f497, %f494, %p46;
	selp.f32	%f500, %f498, %f496, %p46;
	add.f32 	%f501, %f499, 0fBF800000;
	add.f32 	%f474, %f499, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f473,%f474;
	// inline asm
	add.f32 	%f502, %f501, %f501;
	mul.f32 	%f503, %f473, %f502;
	mul.f32 	%f504, %f503, %f503;
	fma.rn.f32 	%f507, %f899, %f504, %f900;
	fma.rn.f32 	%f509, %f507, %f504, %f901;
	mul.rn.f32 	%f510, %f509, %f504;
	mul.rn.f32 	%f511, %f510, %f503;
	sub.f32 	%f512, %f501, %f503;
	neg.f32 	%f513, %f503;
	add.f32 	%f514, %f512, %f512;
	fma.rn.f32 	%f515, %f513, %f501, %f514;
	mul.rn.f32 	%f516, %f473, %f515;
	add.f32 	%f517, %f511, %f503;
	sub.f32 	%f518, %f503, %f517;
	add.f32 	%f519, %f511, %f518;
	add.f32 	%f520, %f516, %f519;
	add.f32 	%f521, %f517, %f520;
	sub.f32 	%f522, %f517, %f521;
	add.f32 	%f523, %f520, %f522;
	mul.rn.f32 	%f525, %f500, %f902;
	mul.rn.f32 	%f527, %f500, %f903;
	add.f32 	%f528, %f525, %f521;
	sub.f32 	%f529, %f525, %f528;
	add.f32 	%f530, %f521, %f529;
	add.f32 	%f531, %f523, %f530;
	add.f32 	%f532, %f527, %f531;
	add.f32 	%f533, %f528, %f532;
	sub.f32 	%f534, %f528, %f533;
	add.f32 	%f535, %f532, %f534;
	mul.rn.f32 	%f537, %f443, %f533;
	neg.f32 	%f538, %f537;
	fma.rn.f32 	%f539, %f443, %f533, %f538;
	fma.rn.f32 	%f540, %f443, %f535, %f539;
	fma.rn.f32 	%f542, %f904, %f533, %f540;
	add.rn.f32 	%f543, %f537, %f542;
	neg.f32 	%f544, %f543;
	add.rn.f32 	%f545, %f537, %f544;
	add.rn.f32 	%f546, %f545, %f542;
	mov.b32 	 %r36, %f543;
	setp.eq.s32	%p48, %r36, 1118925336;
	add.s32 	%r37, %r36, -1;
	mov.b32 	 %f547, %r37;
	add.f32 	%f548, %f546, 0f37000000;
	selp.f32	%f549, %f547, %f543, %p48;
	selp.f32	%f61, %f548, %f546, %p48;
	mul.f32 	%f550, %f549, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f551, %f550;
	fma.rn.f32 	%f552, %f551, %f984, %f549;
	fma.rn.f32 	%f553, %f551, %f985, %f552;
	mul.f32 	%f476, %f553, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f475,%f476;
	// inline asm
	add.f32 	%f554, %f551, 0f00000000;
	ex2.approx.f32 	%f555, %f554;
	mul.f32 	%f556, %f475, %f555;
	setp.lt.f32	%p49, %f549, 0fC2D20000;
	selp.f32	%f557, 0f00000000, %f556, %p49;
	setp.gt.f32	%p50, %f549, 0f42D20000;
	selp.f32	%f996, 0f7F800000, %f557, %p50;
	setp.eq.f32	%p51, %f996, 0f7F800000;
	@%p51 bra 	BB9_27;

	fma.rn.f32 	%f996, %f996, %f61, %f996;

BB9_27:
	setp.lt.f32	%p52, %f59, 0f00000000;
	and.pred  	%p2, %p52, %p29;
	mov.b32 	 %r38, %f996;
	xor.b32  	%r39, %r38, -2147483648;
	mov.b32 	 %f558, %r39;
	selp.f32	%f997, %f558, %f996, %p2;
	setp.eq.f32	%p54, %f59, 0f00000000;
	@%p54 bra 	BB9_30;
	bra.uni 	BB9_28;

BB9_30:
	add.f32 	%f561, %f59, %f59;
	selp.f32	%f997, %f561, 0f00000000, %p29;
	bra.uni 	BB9_31;

BB9_28:
	setp.geu.f32	%p55, %f59, 0f00000000;
	@%p55 bra 	BB9_31;

	mov.f32 	%f988, 0f40000000;
	cvt.rzi.f32.f32	%f560, %f988;
	setp.neu.f32	%p56, %f560, 0f40000000;
	selp.f32	%f997, 0f7FFFFFFF, %f997, %p56;

BB9_31:
	add.f32 	%f562, %f60, %f45;
	mov.b32 	 %r40, %f562;
	setp.lt.s32	%p58, %r40, 2139095040;
	@%p58 bra 	BB9_38;

	setp.gtu.f32	%p59, %f60, 0f7F800000;
	setp.gtu.f32	%p60, %f45, 0f7F800000;
	or.pred  	%p61, %p59, %p60;
	@%p61 bra 	BB9_37;
	bra.uni 	BB9_33;

BB9_37:
	add.f32 	%f997, %f59, 0f40000000;
	bra.uni 	BB9_38;

BB9_33:
	setp.eq.f32	%p62, %f45, 0f7F800000;
	@%p62 bra 	BB9_36;
	bra.uni 	BB9_34;

BB9_36:
	setp.gt.f32	%p64, %f60, 0f3F800000;
	selp.f32	%f563, 0f7F800000, 0f00000000, %p64;
	setp.eq.f32	%p65, %f59, 0fBF800000;
	selp.f32	%f997, 0f3F800000, %f563, %p65;
	bra.uni 	BB9_38;

BB9_34:
	setp.neu.f32	%p63, %f60, 0f7F800000;
	@%p63 bra 	BB9_38;

	selp.f32	%f997, 0fFF800000, 0f7F800000, %p2;

BB9_38:
	mov.f32 	%f987, 0fB5BFBE8E;
	mov.f32 	%f986, 0fBF317200;
	ld.param.u32 	%r59, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	cvt.rn.f32.s32	%f974, %r59;
	ld.param.u64 	%rd7, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	lg2.approx.f32 	%f911, %f5;
	mov.f32 	%f910, 0f00000000;
	mov.f32 	%f909, 0f35BFBE8E;
	mov.f32 	%f908, 0f3F317200;
	mov.f32 	%f907, 0f3DAAAABD;
	mov.f32 	%f906, 0f3C4CAF63;
	mov.f32 	%f905, 0f3B18F0FE;
	mul.f32 	%f570, %f997, 0fBF000000;
	setp.eq.f32	%p66, %f59, 0f3F800000;
	selp.f32	%f571, 0fBF000000, %f570, %p66;
	mul.f32 	%f572, %f571, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f573, %f572;
	fma.rn.f32 	%f575, %f573, %f986, %f571;
	fma.rn.f32 	%f577, %f573, %f987, %f575;
	mul.f32 	%f565, %f577, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f564,%f565;
	// inline asm
	add.f32 	%f578, %f573, 0f00000000;
	ex2.approx.f32 	%f579, %f578;
	mul.f32 	%f580, %f564, %f579;
	setp.lt.f32	%p67, %f571, 0fC2D20000;
	selp.f32	%f581, 0f00000000, %f580, %p67;
	setp.gt.f32	%p68, %f571, 0f42D20000;
	selp.f32	%f582, 0f7F800000, %f581, %p68;
	neg.f32 	%f583, %f40;
	div.rn.f32 	%f73, %f583, 0f40206C99;
	div.rn.f32 	%f584, %f73, %f5;
	div.rn.f32 	%f585, %f584, %f5;
	sub.f32 	%f586, %f974, %f41;
	add.f32 	%f587, %f586, 0f3F000000;
	mul.f32 	%f588, %f587, %f58;
	add.f32 	%f589, %f586, 0fBF000000;
	mul.f32 	%f590, %f589, %f582;
	sub.f32 	%f591, %f588, %f590;
	mul.f32 	%f592, %f585, %f591;
	mul.f32 	%f74, %f35, %f592;
	mov.f32 	%f593, 0fC0000000;
	div.rn.f32 	%f594, %f593, %f5;
	mul.f32 	%f595, %f594, %f74;
	mul.f32 	%f596, %f911, 0f40A00000;
	ex2.approx.f32 	%f597, %f596;
	div.rn.f32 	%f75, %f40, 0f40206C99;
	div.rn.f32 	%f598, %f75, %f597;
	lg2.approx.f32 	%f599, %f587;
	mul.f32 	%f600, %f599, 0f40400000;
	ex2.approx.f32 	%f601, %f600;
	mul.f32 	%f602, %f58, %f601;
	lg2.approx.f32 	%f603, %f589;
	mul.f32 	%f604, %f603, 0f40400000;
	ex2.approx.f32 	%f605, %f604;
	mul.f32 	%f606, %f582, %f605;
	sub.f32 	%f607, %f602, %f606;
	mul.f32 	%f608, %f598, %f607;
	mul.f32 	%f609, %f35, %f608;
	sub.f32 	%f76, %f595, %f609;
	ld.f32 	%f77, [%rd7+4];
	sub.f32 	%f611, %f346, %f77;
	div.rn.f32 	%f78, %f611, %f7;
	abs.f32 	%f79, %f78;
	setp.lt.f32	%p69, %f79, 0f00800000;
	mul.f32 	%f612, %f79, 0f4B800000;
	selp.f32	%f613, 0fC3170000, 0fC2FE0000, %p69;
	selp.f32	%f614, %f612, %f79, %p69;
	mov.b32 	 %r41, %f614;
	and.b32  	%r42, %r41, 8388607;
	or.b32  	%r43, %r42, 1065353216;
	mov.b32 	 %f615, %r43;
	shr.u32 	%r44, %r41, 23;
	cvt.rn.f32.u32	%f616, %r44;
	add.f32 	%f617, %f613, %f616;
	setp.gt.f32	%p70, %f615, 0f3FB504F3;
	mul.f32 	%f618, %f615, 0f3F000000;
	add.f32 	%f619, %f617, 0f3F800000;
	selp.f32	%f620, %f618, %f615, %p70;
	selp.f32	%f621, %f619, %f617, %p70;
	add.f32 	%f622, %f620, 0fBF800000;
	add.f32 	%f567, %f620, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f566,%f567;
	// inline asm
	add.f32 	%f623, %f622, %f622;
	mul.f32 	%f624, %f566, %f623;
	mul.f32 	%f625, %f624, %f624;
	fma.rn.f32 	%f628, %f905, %f625, %f906;
	fma.rn.f32 	%f630, %f628, %f625, %f907;
	mul.rn.f32 	%f631, %f630, %f625;
	mul.rn.f32 	%f632, %f631, %f624;
	sub.f32 	%f633, %f622, %f624;
	neg.f32 	%f634, %f624;
	add.f32 	%f635, %f633, %f633;
	fma.rn.f32 	%f636, %f634, %f622, %f635;
	mul.rn.f32 	%f637, %f566, %f636;
	add.f32 	%f638, %f632, %f624;
	sub.f32 	%f639, %f624, %f638;
	add.f32 	%f640, %f632, %f639;
	add.f32 	%f641, %f637, %f640;
	add.f32 	%f642, %f638, %f641;
	sub.f32 	%f643, %f638, %f642;
	add.f32 	%f644, %f641, %f643;
	mul.rn.f32 	%f646, %f621, %f908;
	mul.rn.f32 	%f648, %f621, %f909;
	add.f32 	%f649, %f646, %f642;
	sub.f32 	%f650, %f646, %f649;
	add.f32 	%f651, %f642, %f650;
	add.f32 	%f652, %f644, %f651;
	add.f32 	%f653, %f648, %f652;
	add.f32 	%f654, %f649, %f653;
	sub.f32 	%f655, %f649, %f654;
	add.f32 	%f656, %f653, %f655;
	mul.rn.f32 	%f658, %f443, %f654;
	neg.f32 	%f659, %f658;
	fma.rn.f32 	%f660, %f443, %f654, %f659;
	fma.rn.f32 	%f661, %f443, %f656, %f660;
	fma.rn.f32 	%f663, %f910, %f654, %f661;
	add.rn.f32 	%f664, %f658, %f663;
	neg.f32 	%f665, %f664;
	add.rn.f32 	%f666, %f658, %f665;
	add.rn.f32 	%f667, %f666, %f663;
	mov.b32 	 %r45, %f664;
	setp.eq.s32	%p72, %r45, 1118925336;
	add.s32 	%r46, %r45, -1;
	mov.b32 	 %f668, %r46;
	add.f32 	%f669, %f667, 0f37000000;
	selp.f32	%f670, %f668, %f664, %p72;
	selp.f32	%f80, %f669, %f667, %p72;
	mul.f32 	%f671, %f670, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f672, %f671;
	fma.rn.f32 	%f673, %f672, %f986, %f670;
	fma.rn.f32 	%f674, %f672, %f987, %f673;
	mul.f32 	%f569, %f674, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f568,%f569;
	// inline asm
	add.f32 	%f675, %f672, 0f00000000;
	ex2.approx.f32 	%f676, %f675;
	mul.f32 	%f677, %f568, %f676;
	setp.lt.f32	%p73, %f670, 0fC2D20000;
	selp.f32	%f678, 0f00000000, %f677, %p73;
	setp.gt.f32	%p74, %f670, 0f42D20000;
	selp.f32	%f998, 0f7F800000, %f678, %p74;
	setp.eq.f32	%p75, %f998, 0f7F800000;
	@%p75 bra 	BB9_40;

	fma.rn.f32 	%f998, %f998, %f80, %f998;

BB9_40:
	setp.lt.f32	%p76, %f78, 0f00000000;
	and.pred  	%p3, %p76, %p29;
	mov.b32 	 %r47, %f998;
	xor.b32  	%r48, %r47, -2147483648;
	mov.b32 	 %f679, %r48;
	selp.f32	%f999, %f679, %f998, %p3;
	setp.eq.f32	%p78, %f78, 0f00000000;
	@%p78 bra 	BB9_43;
	bra.uni 	BB9_41;

BB9_43:
	add.f32 	%f682, %f78, %f78;
	selp.f32	%f999, %f682, 0f00000000, %p29;
	bra.uni 	BB9_44;

BB9_41:
	setp.geu.f32	%p79, %f78, 0f00000000;
	@%p79 bra 	BB9_44;

	mov.f32 	%f983, 0f40000000;
	cvt.rzi.f32.f32	%f681, %f983;
	setp.neu.f32	%p80, %f681, 0f40000000;
	selp.f32	%f999, 0f7FFFFFFF, %f999, %p80;

BB9_44:
	add.f32 	%f683, %f79, %f45;
	mov.b32 	 %r49, %f683;
	setp.lt.s32	%p82, %r49, 2139095040;
	@%p82 bra 	BB9_51;

	setp.gtu.f32	%p83, %f79, 0f7F800000;
	setp.gtu.f32	%p84, %f45, 0f7F800000;
	or.pred  	%p85, %p83, %p84;
	@%p85 bra 	BB9_50;
	bra.uni 	BB9_46;

BB9_50:
	add.f32 	%f999, %f78, 0f40000000;
	bra.uni 	BB9_51;

BB9_46:
	setp.eq.f32	%p86, %f45, 0f7F800000;
	@%p86 bra 	BB9_49;
	bra.uni 	BB9_47;

BB9_49:
	setp.gt.f32	%p88, %f79, 0f3F800000;
	selp.f32	%f684, 0f7F800000, 0f00000000, %p88;
	setp.eq.f32	%p89, %f78, 0fBF800000;
	selp.f32	%f999, 0f3F800000, %f684, %p89;
	bra.uni 	BB9_51;

BB9_47:
	setp.neu.f32	%p87, %f79, 0f7F800000;
	@%p87 bra 	BB9_51;

	selp.f32	%f999, 0fFF800000, 0f7F800000, %p3;

BB9_51:
	mov.f32 	%f977, 0fB5BFBE8E;
	mov.f32 	%f976, 0fBF317200;
	mov.f32 	%f917, 0f00000000;
	mov.f32 	%f916, 0f35BFBE8E;
	mov.f32 	%f915, 0f3F317200;
	mov.f32 	%f914, 0f3DAAAABD;
	mov.f32 	%f913, 0f3C4CAF63;
	mov.f32 	%f912, 0f3B18F0FE;
	mul.f32 	%f691, %f999, 0fBF000000;
	setp.eq.f32	%p90, %f78, 0f3F800000;
	selp.f32	%f692, 0fBF000000, %f691, %p90;
	mul.f32 	%f693, %f692, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f694, %f693;
	fma.rn.f32 	%f696, %f694, %f976, %f692;
	fma.rn.f32 	%f698, %f694, %f977, %f696;
	mul.f32 	%f686, %f698, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f685,%f686;
	// inline asm
	add.f32 	%f699, %f694, 0f00000000;
	ex2.approx.f32 	%f700, %f699;
	mul.f32 	%f701, %f685, %f700;
	setp.lt.f32	%p91, %f692, 0fC2D20000;
	selp.f32	%f702, 0f00000000, %f701, %p91;
	setp.gt.f32	%p92, %f692, 0f42D20000;
	selp.f32	%f92, 0f7F800000, %f702, %p92;
	sub.f32 	%f704, %f363, %f77;
	div.rn.f32 	%f93, %f704, %f7;
	abs.f32 	%f94, %f93;
	setp.lt.f32	%p93, %f94, 0f00800000;
	mul.f32 	%f705, %f94, 0f4B800000;
	selp.f32	%f706, 0fC3170000, 0fC2FE0000, %p93;
	selp.f32	%f707, %f705, %f94, %p93;
	mov.b32 	 %r50, %f707;
	and.b32  	%r51, %r50, 8388607;
	or.b32  	%r52, %r51, 1065353216;
	mov.b32 	 %f708, %r52;
	shr.u32 	%r53, %r50, 23;
	cvt.rn.f32.u32	%f709, %r53;
	add.f32 	%f710, %f706, %f709;
	setp.gt.f32	%p94, %f708, 0f3FB504F3;
	mul.f32 	%f711, %f708, 0f3F000000;
	add.f32 	%f712, %f710, 0f3F800000;
	selp.f32	%f713, %f711, %f708, %p94;
	selp.f32	%f714, %f712, %f710, %p94;
	add.f32 	%f715, %f713, 0fBF800000;
	add.f32 	%f688, %f713, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// inline asm
	add.f32 	%f716, %f715, %f715;
	mul.f32 	%f717, %f687, %f716;
	mul.f32 	%f718, %f717, %f717;
	fma.rn.f32 	%f721, %f912, %f718, %f913;
	fma.rn.f32 	%f723, %f721, %f718, %f914;
	mul.rn.f32 	%f724, %f723, %f718;
	mul.rn.f32 	%f725, %f724, %f717;
	sub.f32 	%f726, %f715, %f717;
	neg.f32 	%f727, %f717;
	add.f32 	%f728, %f726, %f726;
	fma.rn.f32 	%f729, %f727, %f715, %f728;
	mul.rn.f32 	%f730, %f687, %f729;
	add.f32 	%f731, %f725, %f717;
	sub.f32 	%f732, %f717, %f731;
	add.f32 	%f733, %f725, %f732;
	add.f32 	%f734, %f730, %f733;
	add.f32 	%f735, %f731, %f734;
	sub.f32 	%f736, %f731, %f735;
	add.f32 	%f737, %f734, %f736;
	mul.rn.f32 	%f739, %f714, %f915;
	mul.rn.f32 	%f741, %f714, %f916;
	add.f32 	%f742, %f739, %f735;
	sub.f32 	%f743, %f739, %f742;
	add.f32 	%f744, %f735, %f743;
	add.f32 	%f745, %f737, %f744;
	add.f32 	%f746, %f741, %f745;
	add.f32 	%f747, %f742, %f746;
	sub.f32 	%f748, %f742, %f747;
	add.f32 	%f749, %f746, %f748;
	mul.rn.f32 	%f751, %f443, %f747;
	neg.f32 	%f752, %f751;
	fma.rn.f32 	%f753, %f443, %f747, %f752;
	fma.rn.f32 	%f754, %f443, %f749, %f753;
	fma.rn.f32 	%f756, %f917, %f747, %f754;
	add.rn.f32 	%f757, %f751, %f756;
	neg.f32 	%f758, %f757;
	add.rn.f32 	%f759, %f751, %f758;
	add.rn.f32 	%f760, %f759, %f756;
	mov.b32 	 %r54, %f757;
	setp.eq.s32	%p96, %r54, 1118925336;
	add.s32 	%r55, %r54, -1;
	mov.b32 	 %f761, %r55;
	add.f32 	%f762, %f760, 0f37000000;
	selp.f32	%f763, %f761, %f757, %p96;
	selp.f32	%f95, %f762, %f760, %p96;
	mul.f32 	%f764, %f763, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f765, %f764;
	fma.rn.f32 	%f766, %f765, %f976, %f763;
	fma.rn.f32 	%f767, %f765, %f977, %f766;
	mul.f32 	%f690, %f767, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f689,%f690;
	// inline asm
	add.f32 	%f768, %f765, 0f00000000;
	ex2.approx.f32 	%f769, %f768;
	mul.f32 	%f770, %f689, %f769;
	setp.lt.f32	%p97, %f763, 0fC2D20000;
	selp.f32	%f771, 0f00000000, %f770, %p97;
	setp.gt.f32	%p98, %f763, 0f42D20000;
	selp.f32	%f1000, 0f7F800000, %f771, %p98;
	setp.eq.f32	%p99, %f1000, 0f7F800000;
	@%p99 bra 	BB9_53;

	fma.rn.f32 	%f1000, %f1000, %f95, %f1000;

BB9_53:
	setp.lt.f32	%p100, %f93, 0f00000000;
	and.pred  	%p4, %p100, %p29;
	mov.b32 	 %r56, %f1000;
	xor.b32  	%r57, %r56, -2147483648;
	mov.b32 	 %f772, %r57;
	selp.f32	%f1001, %f772, %f1000, %p4;
	setp.eq.f32	%p102, %f93, 0f00000000;
	@%p102 bra 	BB9_56;
	bra.uni 	BB9_54;

BB9_56:
	add.f32 	%f775, %f93, %f93;
	selp.f32	%f1001, %f775, 0f00000000, %p29;
	bra.uni 	BB9_57;

BB9_54:
	setp.geu.f32	%p103, %f93, 0f00000000;
	@%p103 bra 	BB9_57;

	mov.f32 	%f982, 0f40000000;
	cvt.rzi.f32.f32	%f774, %f982;
	setp.neu.f32	%p104, %f774, 0f40000000;
	selp.f32	%f1001, 0f7FFFFFFF, %f1001, %p104;

BB9_57:
	add.f32 	%f776, %f94, %f45;
	mov.b32 	 %r58, %f776;
	setp.lt.s32	%p106, %r58, 2139095040;
	@%p106 bra 	BB9_64;

	setp.gtu.f32	%p107, %f94, 0f7F800000;
	setp.gtu.f32	%p108, %f45, 0f7F800000;
	or.pred  	%p109, %p107, %p108;
	@%p109 bra 	BB9_63;
	bra.uni 	BB9_59;

BB9_63:
	add.f32 	%f1001, %f93, 0f40000000;
	bra.uni 	BB9_64;

BB9_59:
	setp.eq.f32	%p110, %f45, 0f7F800000;
	@%p110 bra 	BB9_62;
	bra.uni 	BB9_60;

BB9_62:
	setp.gt.f32	%p112, %f94, 0f3F800000;
	selp.f32	%f777, 0f7F800000, 0f00000000, %p112;
	setp.eq.f32	%p113, %f93, 0fBF800000;
	selp.f32	%f1001, 0f3F800000, %f777, %p113;
	bra.uni 	BB9_64;

BB9_60:
	setp.neu.f32	%p111, %f94, 0f7F800000;
	@%p111 bra 	BB9_64;

	selp.f32	%f1001, 0fFF800000, 0f7F800000, %p4;

BB9_64:
	mov.f32 	%f980, 0fC0000000;
	mov.f32 	%f979, 0fB5BFBE8E;
	mov.f32 	%f978, 0fBF317200;
	ld.param.u32 	%r60, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	cvt.rn.f32.s32	%f975, %r60;
	ld.param.u64 	%rd8, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	ld.param.f32 	%f947, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f946, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	lg2.approx.f32 	%f945, %f140;
	lg2.approx.f32 	%f944, %f129;
	ld.param.f32 	%f943, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f942, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	mul.f32 	%f941, %f945, 0f40800000;
	mul.f32 	%f940, %f945, 0f40400000;
	add.f32 	%f939, %f945, %f945;
	ex2.approx.f32 	%f938, %f939;
	add.f32 	%f937, %f938, 0f3F800000;
	ex2.approx.f32 	%f936, %f940;
	fma.rn.f32 	%f935, %f936, %f947, %f937;
	ex2.approx.f32 	%f934, %f941;
	fma.rn.f32 	%f933, %f934, %f942, %f935;
	sqrt.rn.f32 	%f932, %f933;
	mul.f32 	%f931, %f944, 0f40800000;
	mul.f32 	%f930, %f944, 0f40400000;
	add.f32 	%f929, %f944, %f944;
	ex2.approx.f32 	%f928, %f929;
	add.f32 	%f927, %f928, 0f3F800000;
	ex2.approx.f32 	%f926, %f930;
	fma.rn.f32 	%f925, %f926, %f943, %f927;
	ex2.approx.f32 	%f924, %f931;
	fma.rn.f32 	%f923, %f924, %f946, %f925;
	sqrt.rn.f32 	%f922, %f923;
	lg2.approx.f32 	%f921, %f7;
	ld.param.f32 	%f920, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10];
	ld.param.f32 	%f919, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f918, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	mul.f32 	%f780, %f1001, 0fBF000000;
	setp.eq.f32	%p114, %f93, 0f3F800000;
	selp.f32	%f781, 0fBF000000, %f780, %p114;
	mul.f32 	%f782, %f781, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f783, %f782;
	fma.rn.f32 	%f785, %f783, %f978, %f781;
	fma.rn.f32 	%f787, %f783, %f979, %f785;
	mul.f32 	%f779, %f787, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f778,%f779;
	// inline asm
	add.f32 	%f788, %f783, 0f00000000;
	ex2.approx.f32 	%f789, %f788;
	mul.f32 	%f790, %f778, %f789;
	setp.lt.f32	%p115, %f781, 0fC2D20000;
	selp.f32	%f791, 0f00000000, %f790, %p115;
	setp.gt.f32	%p116, %f781, 0f42D20000;
	selp.f32	%f792, 0f7F800000, %f791, %p116;
	div.rn.f32 	%f793, %f73, %f7;
	div.rn.f32 	%f794, %f793, %f7;
	sub.f32 	%f795, %f975, %f77;
	add.f32 	%f796, %f795, 0f3F000000;
	mul.f32 	%f797, %f796, %f92;
	add.f32 	%f798, %f795, 0fBF000000;
	mul.f32 	%f799, %f798, %f792;
	sub.f32 	%f800, %f797, %f799;
	mul.f32 	%f801, %f794, %f800;
	mul.f32 	%f107, %f21, %f801;
	div.rn.f32 	%f803, %f980, %f7;
	mul.f32 	%f804, %f803, %f107;
	mul.f32 	%f805, %f921, 0f40A00000;
	ex2.approx.f32 	%f806, %f805;
	div.rn.f32 	%f807, %f75, %f806;
	lg2.approx.f32 	%f808, %f796;
	mul.f32 	%f809, %f808, 0f40400000;
	ex2.approx.f32 	%f810, %f809;
	mul.f32 	%f811, %f92, %f810;
	lg2.approx.f32 	%f812, %f798;
	mul.f32 	%f813, %f812, 0f40400000;
	ex2.approx.f32 	%f814, %f813;
	mul.f32 	%f815, %f792, %f814;
	sub.f32 	%f816, %f811, %f815;
	mul.f32 	%f817, %f807, %f816;
	mul.f32 	%f818, %f21, %f817;
	sub.f32 	%f108, %f804, %f818;
	mul.f32 	%f819, %f918, 0f3F000000;
	div.rn.f32 	%f109, %f819, %f922;
	mul.f32 	%f820, %f919, 0f3F000000;
	div.rn.f32 	%f110, %f820, %f932;
	add.f32 	%f822, %f128, %f128;
	mul.f32 	%f111, %f920, %f920;
	div.rn.f32 	%f823, %f822, %f111;
	lg2.approx.f32 	%f824, %f128;
	add.f32 	%f825, %f824, %f824;
	ex2.approx.f32 	%f112, %f825;
	mul.f32 	%f826, %f943, 0f40400000;
	mul.f32 	%f827, %f826, %f112;
	mul.f32 	%f113, %f111, %f920;
	div.rn.f32 	%f828, %f827, %f113;
	add.f32 	%f829, %f823, %f828;
	mul.f32 	%f830, %f824, 0f40400000;
	ex2.approx.f32 	%f831, %f830;
	mul.f32 	%f832, %f946, 0f40800000;
	mul.f32 	%f833, %f832, %f831;
	lg2.approx.f32 	%f834, %f920;
	mul.f32 	%f835, %f834, 0f40800000;
	ex2.approx.f32 	%f114, %f835;
	div.rn.f32 	%f836, %f833, %f114;
	add.f32 	%f115, %f829, %f836;
	mul.f32 	%f116, %f109, %f115;
	add.f32 	%f838, %f139, %f139;
	div.rn.f32 	%f839, %f838, %f111;
	lg2.approx.f32 	%f840, %f139;
	add.f32 	%f841, %f840, %f840;
	ex2.approx.f32 	%f117, %f841;
	mul.f32 	%f842, %f947, 0f40400000;
	mul.f32 	%f843, %f842, %f117;
	div.rn.f32 	%f844, %f843, %f113;
	add.f32 	%f845, %f839, %f844;
	mul.f32 	%f846, %f840, 0f40400000;
	ex2.approx.f32 	%f847, %f846;
	mul.f32 	%f848, %f942, 0f40800000;
	mul.f32 	%f849, %f848, %f847;
	div.rn.f32 	%f850, %f849, %f114;
	add.f32 	%f118, %f845, %f850;
	mul.f32 	%f119, %f110, %f118;
	mul.f32 	%f851, %f107, %f119;
	fma.rn.f32 	%f852, %f74, %f116, %f851;
	st.f32 	[%rd8+16], %f852;
	setp.eq.s64	%p117, %rd6, 0;
	@%p117 bra 	BB9_66;

	mov.f32 	%f981, 0f40000000;
	ld.param.f32 	%f973, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	lg2.approx.f32 	%f972, %f129;
	lg2.approx.f32 	%f971, %f140;
	ld.param.f32 	%f970, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f969, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f968, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	mul.f32 	%f967, %f971, 0f40800000;
	mul.f32 	%f966, %f971, 0f40400000;
	add.f32 	%f965, %f971, %f971;
	ex2.approx.f32 	%f964, %f965;
	add.f32 	%f963, %f964, 0f3F800000;
	ex2.approx.f32 	%f962, %f966;
	fma.rn.f32 	%f961, %f962, %f970, %f963;
	ex2.approx.f32 	%f960, %f967;
	fma.rn.f32 	%f959, %f960, %f973, %f961;
	mul.f32 	%f958, %f972, 0f40800000;
	mul.f32 	%f957, %f972, 0f40400000;
	add.f32 	%f956, %f972, %f972;
	ex2.approx.f32 	%f955, %f956;
	add.f32 	%f954, %f955, 0f3F800000;
	ex2.approx.f32 	%f953, %f957;
	fma.rn.f32 	%f952, %f953, %f968, %f954;
	ex2.approx.f32 	%f951, %f958;
	fma.rn.f32 	%f950, %f951, %f969, %f952;
	ld.param.f32 	%f949, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f948, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	st.f32 	[%rd6], %f37;
	st.f32 	[%rd6+4], %f39;
	lg2.approx.f32 	%f853, %f950;
	mul.f32 	%f854, %f853, 0f3FC00000;
	ex2.approx.f32 	%f855, %f854;
	mul.f32 	%f856, %f948, 0fBE800000;
	div.rn.f32 	%f857, %f856, %f855;
	lg2.approx.f32 	%f858, %f959;
	mul.f32 	%f859, %f858, 0f3FC00000;
	ex2.approx.f32 	%f860, %f859;
	mul.f32 	%f861, %f949, 0fBE800000;
	div.rn.f32 	%f862, %f861, %f860;
	lg2.approx.f32 	%f863, %f115;
	add.f32 	%f864, %f863, %f863;
	ex2.approx.f32 	%f865, %f864;
	mul.f32 	%f867, %f968, 0f40C00000;
	mul.f32 	%f868, %f867, %f128;
	div.rn.f32 	%f869, %f868, %f113;
	div.rn.f32 	%f871, %f981, %f111;
	add.f32 	%f872, %f871, %f869;
	mul.f32 	%f873, %f969, 0f41400000;
	mul.f32 	%f874, %f873, %f112;
	div.rn.f32 	%f875, %f874, %f114;
	add.f32 	%f876, %f872, %f875;
	mul.f32 	%f877, %f109, %f876;
	fma.rn.f32 	%f878, %f857, %f865, %f877;
	lg2.approx.f32 	%f879, %f118;
	add.f32 	%f880, %f879, %f879;
	ex2.approx.f32 	%f881, %f880;
	mul.f32 	%f883, %f970, 0f40C00000;
	mul.f32 	%f884, %f883, %f139;
	div.rn.f32 	%f885, %f884, %f113;
	add.f32 	%f886, %f871, %f885;
	mul.f32 	%f887, %f973, 0f41400000;
	mul.f32 	%f888, %f887, %f117;
	div.rn.f32 	%f889, %f888, %f114;
	add.f32 	%f890, %f886, %f889;
	mul.f32 	%f891, %f110, %f890;
	fma.rn.f32 	%f892, %f862, %f881, %f891;
	mul.f32 	%f893, %f116, %f116;
	mul.f32 	%f894, %f74, %f878;
	fma.rn.f32 	%f895, %f76, %f893, %f894;
	mul.f32 	%f896, %f119, %f119;
	fma.rn.f32 	%f897, %f108, %f896, %f895;
	fma.rn.f32 	%f898, %f107, %f892, %f897;
	st.f32 	[%rd6+16], %f898;

BB9_66:
	ret;
}

	// .globl	_Z21kernel_CenterofMass2DiPKfPfS1_
.visible .func _Z21kernel_CenterofMass2DiPKfPfS1_(
	.param .b32 _Z21kernel_CenterofMass2DiPKfPfS1__param_0,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_1,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_2,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<6>;


	ld.param.u32 	%r5, [_Z21kernel_CenterofMass2DiPKfPfS1__param_0];
	ld.param.u64 	%rd1, [_Z21kernel_CenterofMass2DiPKfPfS1__param_1];
	ld.param.u64 	%rd2, [_Z21kernel_CenterofMass2DiPKfPfS1__param_2];
	ld.param.u64 	%rd3, [_Z21kernel_CenterofMass2DiPKfPfS1__param_3];
	mov.f32 	%f39, 0f00000000;
	mov.f32 	%f33, %f39;
	mov.f32 	%f27, %f39;
	mov.f32 	%f41, %f39;
	mov.f32 	%f35, %f39;
	mov.f32 	%f29, %f39;
	mov.u32 	%r6, 0;
	setp.lt.s32	%p1, %r5, 1;
	@%p1 bra 	BB10_5;

	mov.u32 	%r11, %r6;

BB10_2:
	mov.f32 	%f38, %f41;
	mov.f32 	%f40, %f38;
	mov.f32 	%f32, %f35;
	mov.f32 	%f34, %f32;
	mov.f32 	%f26, %f29;
	mov.f32 	%f28, %f26;
	cvt.rn.f32.s32	%f4, %r11;
	mov.u32 	%r10, %r6;

BB10_3:
	mov.u32 	%r2, %r10;
	mad.lo.s32 	%r8, %r2, %r5, %r11;
	mul.wide.s32 	%rd4, %r8, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.f32 	%f20, [%rd5];
	fma.rn.f32 	%f40, %f4, %f20, %f40;
	cvt.rn.f32.s32	%f21, %r2;
	fma.rn.f32 	%f34, %f21, %f20, %f34;
	add.f32 	%f28, %f28, %f20;
	add.s32 	%r3, %r2, 1;
	setp.lt.s32	%p2, %r3, %r5;
	mov.u32 	%r10, %r3;
	@%p2 bra 	BB10_3;

	add.s32 	%r11, %r11, 1;
	setp.lt.s32	%p3, %r11, %r5;
	mov.f32 	%f29, %f28;
	mov.f32 	%f27, %f28;
	mov.f32 	%f35, %f34;
	mov.f32 	%f33, %f34;
	mov.f32 	%f41, %f40;
	mov.f32 	%f39, %f40;
	@%p3 bra 	BB10_2;

BB10_5:
	div.rn.f32 	%f22, %f39, %f27;
	st.f32 	[%rd2], %f22;
	div.rn.f32 	%f23, %f33, %f27;
	st.f32 	[%rd3], %f23;
	ret;
}

	// .globl	_Z21kernel_GaussFMaxMin2DifPfS_S_
.visible .func _Z21kernel_GaussFMaxMin2DifPfS_S_(
	.param .b32 _Z21kernel_GaussFMaxMin2DifPfS_S__param_0,
	.param .b32 _Z21kernel_GaussFMaxMin2DifPfS_S__param_1,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_2,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_3,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_4
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<28>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r11, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_0];
	ld.param.f32 	%f9, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_1];
	ld.param.u64 	%rd4, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_2];
	ld.param.u64 	%rd5, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_3];
	ld.param.u64 	%rd6, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_4];
	mov.u32 	%r12, 0;
	st.u32 	[%rd5], %r12;
	mov.u32 	%r13, 1371161527;
	st.u32 	[%rd6], %r13;
	mov.f32 	%f10, 0f3F000000;
	div.rn.f32 	%f11, %f10, %f9;
	div.rn.f32 	%f1, %f11, %f9;
	setp.lt.s32	%p1, %r11, 1;
	@%p1 bra 	BB11_9;

	mov.u32 	%r27, %r12;

BB11_2:
	mov.u32 	%r26, %r12;

BB11_3:
	mov.u32 	%r22, %r26;
	mov.u32 	%r2, %r22;
	mov.f32 	%f31, 0f00000000;
	mov.f32 	%f30, %f31;
	mov.u32 	%r25, %r12;

BB11_4:
	mul.lo.s32 	%r17, %r11, %r25;
	mul.wide.s32 	%rd7, %r17, 4;
	add.s64 	%rd8, %rd4, %rd7;
	sub.s32 	%r18, %r25, %r27;
	cvt.rn.f32.s32	%f14, %r18;
	mul.f32 	%f15, %f14, %f14;
	mul.f32 	%f16, %f1, %f15;
	mul.f32 	%f17, %f16, 0fBFB8AA3B;
	ex2.approx.f32 	%f4, %f17;
	mov.u32 	%r23, %r12;
	mov.u32 	%r24, %r2;

BB11_5:
	mov.u32 	%r4, %r24;
	mov.u32 	%r5, %r23;
	cvt.rn.f32.s32	%f18, %r4;
	mul.f32 	%f19, %f18, %f18;
	mul.f32 	%f20, %f1, %f19;
	mul.f32 	%f21, %f20, 0fBFB8AA3B;
	ex2.approx.f32 	%f22, %f21;
	mul.f32 	%f23, %f4, %f22;
	ld.f32 	%f24, [%rd8];
	fma.rn.f32 	%f31, %f23, %f24, %f31;
	add.f32 	%f30, %f30, %f23;
	add.s32 	%r6, %r4, -1;
	add.s64 	%rd8, %rd8, 4;
	add.s32 	%r7, %r5, 1;
	setp.lt.s32	%p2, %r7, %r11;
	mov.u32 	%r23, %r7;
	mov.u32 	%r24, %r6;
	@%p2 bra 	BB11_5;

	add.s32 	%r25, %r25, 1;
	setp.lt.s32	%p3, %r25, %r11;
	@%p3 bra 	BB11_4;

	div.rn.f32 	%f25, %f31, %f30;
	ld.f32 	%f26, [%rd5];
	max.f32 	%f27, %f26, %f25;
	st.f32 	[%rd5], %f27;
	ld.f32 	%f28, [%rd6];
	min.f32 	%f29, %f28, %f25;
	st.f32 	[%rd6], %f29;
	add.s32 	%r26, %r2, 1;
	setp.lt.s32	%p4, %r26, %r11;
	@%p4 bra 	BB11_3;

	add.s32 	%r27, %r27, 1;
	setp.lt.s32	%p5, %r27, %r11;
	@%p5 bra 	BB11_2;

BB11_9:
	ret;
}

	// .globl	_Z21kernel_CentroidFitteriPKfPfS1_S1_S1_
.visible .func _Z21kernel_CentroidFitteriPKfPfS1_S1_S1_(
	.param .b32 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_0,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_1,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_2,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_3,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_4,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_5
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<149>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<14>;


	ld.param.u32 	%r18, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_0];
	ld.param.u64 	%rd1, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_1];
	ld.param.u64 	%rd2, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_2];
	ld.param.u64 	%rd3, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_3];
	ld.param.u64 	%rd4, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_4];
	ld.param.u64 	%rd5, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_5];
	add.s32 	%r20, %r18, -1;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r22, %r20, %r21;
	shr.s32 	%r1, %r22, 1;
	mov.f32 	%f51, 0f00000000;
	mov.u32 	%r19, 0;
	mov.f32 	%f114, %f51;
	setp.lt.s32	%p1, %r18, 1;
	mov.f32 	%f112, %f51;
	@%p1 bra 	BB12_5;

	mov.u32 	%r40, %r19;

BB12_2:
	mov.f32 	%f101, %f114;
	mov.f32 	%f113, %f101;
	mov.u32 	%r39, %r19;

BB12_3:
	mov.u32 	%r3, %r39;
	mad.lo.s32 	%r24, %r3, %r18, %r40;
	mul.wide.s32 	%rd6, %r24, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.f32 	%f52, [%rd7];
	add.f32 	%f113, %f113, %f52;
	add.s32 	%r4, %r3, 1;
	setp.lt.s32	%p2, %r4, %r18;
	mov.u32 	%r39, %r4;
	@%p2 bra 	BB12_3;

	add.s32 	%r40, %r40, 1;
	setp.lt.s32	%p3, %r40, %r18;
	mov.f32 	%f114, %f113;
	mov.f32 	%f100, %f113;
	mov.f32 	%f112, %f100;
	@%p3 bra 	BB12_2;

BB12_5:
	mov.f32 	%f4, %f112;
	mul.lo.s32 	%r26, %r18, %r18;
	cvt.rn.f32.s32	%f59, %r26;
	div.rn.f32 	%f5, %f4, %f59;
	mov.f32 	%f95, %f51;
	mov.f32 	%f86, %f51;
	mov.f32 	%f111, %f51;
	mov.f32 	%f98, %f51;
	mov.f32 	%f89, %f51;
	mov.u32 	%r25, 0;
	mov.f32 	%f108, %f51;
	@%p1 bra 	BB12_12;

	mov.u32 	%r43, %r25;

BB12_7:
	mov.f32 	%f104, %f111;
	mov.f32 	%f109, %f104;
	mov.f32 	%f91, %f98;
	mov.f32 	%f96, %f91;
	mov.f32 	%f82, %f89;
	mov.f32 	%f87, %f82;
	cvt.rn.f32.s32	%f9, %r43;
	mov.u32 	%r42, %r25;

BB12_8:
	mov.f32 	%f103, %f109;
	mov.f32 	%f110, %f103;
	mov.f32 	%f90, %f96;
	mov.f32 	%f97, %f90;
	mov.f32 	%f81, %f87;
	mov.f32 	%f88, %f81;
	mov.u32 	%r7, %r42;
	mad.lo.s32 	%r28, %r7, %r18, %r43;
	mul.wide.s32 	%rd8, %r28, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.f32 	%f13, [%rd9];
	setp.leu.f32	%p5, %f13, %f5;
	@%p5 bra 	BB12_10;

	fma.rn.f32 	%f97, %f9, %f13, %f97;
	cvt.rn.f32.s32	%f60, %r7;
	fma.rn.f32 	%f110, %f60, %f13, %f110;
	add.f32 	%f88, %f88, %f13;

BB12_10:
	mov.f32 	%f109, %f110;
	mov.f32 	%f96, %f97;
	mov.f32 	%f87, %f88;
	add.s32 	%r8, %r7, 1;
	setp.lt.s32	%p6, %r8, %r18;
	mov.u32 	%r42, %r8;
	@%p6 bra 	BB12_8;

	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p7, %r43, %r18;
	mov.f32 	%f89, %f87;
	mov.f32 	%f86, %f87;
	mov.f32 	%f98, %f96;
	mov.f32 	%f95, %f96;
	mov.f32 	%f111, %f109;
	mov.f32 	%f108, %f109;
	@%p7 bra 	BB12_7;

BB12_12:
	div.rn.f32 	%f61, %f95, %f86;
	st.f32 	[%rd2], %f61;
	div.rn.f32 	%f62, %f108, %f86;
	st.f32 	[%rd3], %f62;
	add.s32 	%r29, %r1, 1;
	cvt.rn.f32.s32	%f23, %r29;
	ld.f32 	%f24, [%rd2];
	setp.gt.f32	%p8, %f24, %f23;
	@%p8 bra 	BB12_15;
	bra.uni 	BB12_13;

BB12_15:
	st.f32 	[%rd2], %f23;
	bra.uni 	BB12_16;

BB12_13:
	add.s32 	%r30, %r1, -1;
	cvt.rn.f32.s32	%f25, %r30;
	setp.geu.f32	%p9, %f24, %f25;
	@%p9 bra 	BB12_16;

	st.f32 	[%rd2], %f25;

BB12_16:
	ld.f32 	%f26, [%rd3];
	setp.gt.f32	%p10, %f26, %f23;
	@%p10 bra 	BB12_19;
	bra.uni 	BB12_17;

BB12_19:
	st.f32 	[%rd3], %f23;
	mov.f32 	%f115, %f23;
	bra.uni 	BB12_20;

BB12_17:
	add.s32 	%r31, %r1, -1;
	cvt.rn.f32.s32	%f27, %r31;
	setp.geu.f32	%p11, %f26, %f27;
	mov.f32 	%f115, %f26;
	@%p11 bra 	BB12_20;

	st.f32 	[%rd3], %f27;
	mov.f32 	%f115, %f27;

BB12_20:
	mov.f32 	%f119, 0f461C4000;
	mov.f32 	%f121, %f119;
	mov.u32 	%r32, 0;
	@%p1 bra 	BB12_25;

	mov.u32 	%r46, %r32;

BB12_22:
	mov.f32 	%f118, %f121;
	mov.f32 	%f120, %f118;
	mov.u32 	%r45, %r32;

BB12_23:
	mov.u32 	%r11, %r45;
	mad.lo.s32 	%r34, %r11, %r18, %r46;
	mul.wide.s32 	%rd10, %r34, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.f32 	%f65, [%rd11];
	setp.lt.f32	%p13, %f65, %f120;
	selp.f32	%f120, %f65, %f120, %p13;
	add.s32 	%r12, %r11, 1;
	setp.lt.s32	%p14, %r12, %r18;
	mov.u32 	%r45, %r12;
	@%p14 bra 	BB12_23;

	add.s32 	%r46, %r46, 1;
	setp.lt.s32	%p15, %r46, %r18;
	mov.f32 	%f121, %f120;
	mov.f32 	%f119, %f120;
	@%p15 bra 	BB12_22;

BB12_25:
	mov.f32 	%f145, 0f00000000;
	mov.f32 	%f136, %f145;
	mov.f32 	%f127, %f145;
	mov.f32 	%f148, %f145;
	mov.f32 	%f139, %f145;
	mov.f32 	%f130, %f145;
	mov.u32 	%r35, 0;
	@%p1 bra 	BB12_32;

	mov.u32 	%r49, %r35;

BB12_27:
	mov.f32 	%f141, %f148;
	mov.f32 	%f146, %f141;
	mov.f32 	%f132, %f139;
	mov.f32 	%f137, %f132;
	mov.f32 	%f123, %f130;
	mov.f32 	%f128, %f123;
	cvt.rn.f32.s32	%f36, %r49;
	mov.u32 	%r48, %r35;

BB12_28:
	mov.f32 	%f140, %f146;
	mov.f32 	%f147, %f140;
	mov.f32 	%f131, %f137;
	mov.f32 	%f138, %f131;
	mov.f32 	%f122, %f128;
	mov.f32 	%f129, %f122;
	mov.u32 	%r15, %r48;
	mad.lo.s32 	%r37, %r15, %r18, %r49;
	mul.wide.s32 	%rd12, %r37, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.f32 	%f40, [%rd13];
	setp.leu.f32	%p17, %f40, %f5;
	@%p17 bra 	BB12_30;

	sub.f32 	%f72, %f40, %f119;
	add.f32 	%f129, %f129, %f72;
	ld.f32 	%f73, [%rd2];
	sub.f32 	%f74, %f36, %f73;
	mul.f32 	%f75, %f72, %f74;
	fma.rn.f32 	%f138, %f74, %f75, %f138;
	cvt.rn.f32.s32	%f76, %r15;
	sub.f32 	%f77, %f76, %f115;
	mul.f32 	%f78, %f72, %f77;
	fma.rn.f32 	%f147, %f77, %f78, %f147;

BB12_30:
	mov.f32 	%f146, %f147;
	mov.f32 	%f137, %f138;
	mov.f32 	%f128, %f129;
	add.s32 	%r16, %r15, 1;
	setp.lt.s32	%p18, %r16, %r18;
	mov.u32 	%r48, %r16;
	@%p18 bra 	BB12_28;

	add.s32 	%r49, %r49, 1;
	setp.lt.s32	%p19, %r49, %r18;
	mov.f32 	%f130, %f128;
	mov.f32 	%f127, %f128;
	mov.f32 	%f139, %f137;
	mov.f32 	%f136, %f137;
	mov.f32 	%f148, %f146;
	mov.f32 	%f145, %f146;
	@%p19 bra 	BB12_27;

BB12_32:
	div.rn.f32 	%f79, %f136, %f127;
	st.f32 	[%rd4], %f79;
	div.rn.f32 	%f80, %f145, %f127;
	st.f32 	[%rd5], %f80;
	ret;
}

	// .globl	kernel_MLEFit
.visible .entry kernel_MLEFit(
	.param .u64 kernel_MLEFit_param_0,
	.param .f32 kernel_MLEFit_param_1,
	.param .u32 kernel_MLEFit_param_2,
	.param .u32 kernel_MLEFit_param_3,
	.param .u64 kernel_MLEFit_param_4,
	.param .u64 kernel_MLEFit_param_5,
	.param .u64 kernel_MLEFit_param_6,
	.param .u32 kernel_MLEFit_param_7
)
{
	.local .align 4 .b8 	__local_depot13[244];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<153>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<1206>;
	.reg .b32 	%r<222>;
	.reg .b64 	%rd<155>;


	mov.u64 	%rd154, __local_depot13;
	cvta.local.u64 	%SP, %rd154;
	ld.param.u64 	%rd59, [kernel_MLEFit_param_0];
	ld.param.f32 	%f240, [kernel_MLEFit_param_1];
	ld.param.u32 	%r62, [kernel_MLEFit_param_2];
	ld.param.u32 	%r63, [kernel_MLEFit_param_3];
	ld.param.u32 	%r64, [kernel_MLEFit_param_7];
	cvta.to.global.u64 	%rd1, %rd59;
	add.u64 	%rd63, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd63;
	add.u64 	%rd64, %SP, 100;
	cvta.to.local.u64 	%rd3, %rd64;
	add.u64 	%rd65, %SP, 164;
	cvta.to.local.u64 	%rd4, %rd65;
	add.u64 	%rd66, %SP, 228;
	cvta.to.local.u64 	%rd5, %rd66;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p4, %r4, %r64;
	@%p4 bra 	BB13_138;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd3+63], %rs1;
	st.local.u8 	[%rd3+62], %rs1;
	st.local.u8 	[%rd3+61], %rs1;
	st.local.u8 	[%rd3+60], %rs1;
	st.local.u8 	[%rd3+59], %rs1;
	st.local.u8 	[%rd3+58], %rs1;
	st.local.u8 	[%rd3+57], %rs1;
	st.local.u8 	[%rd3+56], %rs1;
	st.local.u8 	[%rd3+55], %rs1;
	st.local.u8 	[%rd3+54], %rs1;
	st.local.u8 	[%rd3+53], %rs1;
	st.local.u8 	[%rd3+52], %rs1;
	st.local.u8 	[%rd3+51], %rs1;
	st.local.u8 	[%rd3+50], %rs1;
	st.local.u8 	[%rd3+49], %rs1;
	st.local.u8 	[%rd3+48], %rs1;
	st.local.u8 	[%rd3+47], %rs1;
	st.local.u8 	[%rd3+46], %rs1;
	st.local.u8 	[%rd3+45], %rs1;
	st.local.u8 	[%rd3+44], %rs1;
	st.local.u8 	[%rd3+43], %rs1;
	st.local.u8 	[%rd3+42], %rs1;
	st.local.u8 	[%rd3+41], %rs1;
	st.local.u8 	[%rd3+40], %rs1;
	st.local.u8 	[%rd3+39], %rs1;
	st.local.u8 	[%rd3+38], %rs1;
	st.local.u8 	[%rd3+37], %rs1;
	st.local.u8 	[%rd3+36], %rs1;
	st.local.u8 	[%rd3+35], %rs1;
	st.local.u8 	[%rd3+34], %rs1;
	st.local.u8 	[%rd3+33], %rs1;
	st.local.u8 	[%rd3+32], %rs1;
	st.local.u8 	[%rd3+31], %rs1;
	st.local.u8 	[%rd3+30], %rs1;
	st.local.u8 	[%rd3+29], %rs1;
	st.local.u8 	[%rd3+28], %rs1;
	st.local.u8 	[%rd3+27], %rs1;
	st.local.u8 	[%rd3+26], %rs1;
	st.local.u8 	[%rd3+25], %rs1;
	st.local.u8 	[%rd3+24], %rs1;
	st.local.u8 	[%rd3+23], %rs1;
	st.local.u8 	[%rd3+22], %rs1;
	st.local.u8 	[%rd3+21], %rs1;
	st.local.u8 	[%rd3+20], %rs1;
	st.local.u8 	[%rd3+19], %rs1;
	st.local.u8 	[%rd3+18], %rs1;
	st.local.u8 	[%rd3+17], %rs1;
	st.local.u8 	[%rd3+16], %rs1;
	st.local.u8 	[%rd3+15], %rs1;
	st.local.u8 	[%rd3+14], %rs1;
	st.local.u8 	[%rd3+13], %rs1;
	st.local.u8 	[%rd3+12], %rs1;
	st.local.u8 	[%rd3+11], %rs1;
	st.local.u8 	[%rd3+10], %rs1;
	st.local.u8 	[%rd3+9], %rs1;
	st.local.u8 	[%rd3+8], %rs1;
	st.local.u8 	[%rd3+7], %rs1;
	st.local.u8 	[%rd3+6], %rs1;
	st.local.u8 	[%rd3+5], %rs1;
	st.local.u8 	[%rd3+4], %rs1;
	st.local.u8 	[%rd3+3], %rs1;
	st.local.u8 	[%rd3+2], %rs1;
	st.local.u8 	[%rd3+1], %rs1;
	st.local.u8 	[%rd3], %rs1;
	st.local.u8 	[%rd4+63], %rs1;
	st.local.u8 	[%rd4+62], %rs1;
	st.local.u8 	[%rd4+61], %rs1;
	st.local.u8 	[%rd4+60], %rs1;
	st.local.u8 	[%rd4+59], %rs1;
	st.local.u8 	[%rd4+58], %rs1;
	st.local.u8 	[%rd4+57], %rs1;
	st.local.u8 	[%rd4+56], %rs1;
	st.local.u8 	[%rd4+55], %rs1;
	st.local.u8 	[%rd4+54], %rs1;
	st.local.u8 	[%rd4+53], %rs1;
	st.local.u8 	[%rd4+52], %rs1;
	st.local.u8 	[%rd4+51], %rs1;
	st.local.u8 	[%rd4+50], %rs1;
	st.local.u8 	[%rd4+49], %rs1;
	st.local.u8 	[%rd4+48], %rs1;
	st.local.u8 	[%rd4+47], %rs1;
	st.local.u8 	[%rd4+46], %rs1;
	st.local.u8 	[%rd4+45], %rs1;
	st.local.u8 	[%rd4+44], %rs1;
	st.local.u8 	[%rd4+43], %rs1;
	st.local.u8 	[%rd4+42], %rs1;
	st.local.u8 	[%rd4+41], %rs1;
	st.local.u8 	[%rd4+40], %rs1;
	st.local.u8 	[%rd4+39], %rs1;
	st.local.u8 	[%rd4+38], %rs1;
	st.local.u8 	[%rd4+37], %rs1;
	st.local.u8 	[%rd4+36], %rs1;
	st.local.u8 	[%rd4+35], %rs1;
	st.local.u8 	[%rd4+34], %rs1;
	st.local.u8 	[%rd4+33], %rs1;
	st.local.u8 	[%rd4+32], %rs1;
	st.local.u8 	[%rd4+31], %rs1;
	st.local.u8 	[%rd4+30], %rs1;
	st.local.u8 	[%rd4+29], %rs1;
	st.local.u8 	[%rd4+28], %rs1;
	st.local.u8 	[%rd4+27], %rs1;
	st.local.u8 	[%rd4+26], %rs1;
	st.local.u8 	[%rd4+25], %rs1;
	st.local.u8 	[%rd4+24], %rs1;
	st.local.u8 	[%rd4+23], %rs1;
	st.local.u8 	[%rd4+22], %rs1;
	st.local.u8 	[%rd4+21], %rs1;
	st.local.u8 	[%rd4+20], %rs1;
	st.local.u8 	[%rd4+19], %rs1;
	st.local.u8 	[%rd4+18], %rs1;
	st.local.u8 	[%rd4+17], %rs1;
	st.local.u8 	[%rd4+16], %rs1;
	st.local.u8 	[%rd4+15], %rs1;
	st.local.u8 	[%rd4+14], %rs1;
	st.local.u8 	[%rd4+13], %rs1;
	st.local.u8 	[%rd4+12], %rs1;
	st.local.u8 	[%rd4+11], %rs1;
	st.local.u8 	[%rd4+10], %rs1;
	st.local.u8 	[%rd4+9], %rs1;
	st.local.u8 	[%rd4+8], %rs1;
	st.local.u8 	[%rd4+7], %rs1;
	st.local.u8 	[%rd4+6], %rs1;
	st.local.u8 	[%rd4+5], %rs1;
	st.local.u8 	[%rd4+4], %rs1;
	st.local.u8 	[%rd4+3], %rs1;
	st.local.u8 	[%rd4+2], %rs1;
	st.local.u8 	[%rd4+1], %rs1;
	st.local.u8 	[%rd4], %rs1;
	mul.lo.s32 	%r66, %r62, %r62;
	mul.lo.s32 	%r67, %r66, %r4;
	cvt.s64.s32	%rd6, %r67;
	mov.f32 	%f246, 0f00000000;
	mov.f32 	%f1143, %f246;
	mov.f32 	%f1137, %f246;
	mov.f32 	%f1160, %f246;
	mov.f32 	%f1145, %f246;
	mov.f32 	%f1139, %f246;
	mov.u32 	%r65, 0;
	setp.lt.s32	%p5, %r62, 1;
	mov.f32 	%f1158, %f246;
	@%p5 bra 	BB13_6;

	mov.u32 	%r193, %r65;

BB13_3:
	mov.f32 	%f1150, %f1160;
	mov.f32 	%f1159, %f1150;
	mov.f32 	%f1142, %f1145;
	mov.f32 	%f1144, %f1142;
	mov.f32 	%f1136, %f1139;
	mov.f32 	%f1138, %f1136;
	cvt.rn.f32.s32	%f4, %r193;
	mov.u32 	%r192, %r65;

BB13_4:
	mov.u32 	%r6, %r192;
	mad.lo.s32 	%r69, %r6, %r62, %r193;
	cvt.s64.s32	%rd71, %r69;
	add.s64 	%rd72, %rd71, %rd6;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.f32 	%f247, [%rd74];
	fma.rn.f32 	%f1159, %f4, %f247, %f1159;
	cvt.rn.f32.s32	%f248, %r6;
	fma.rn.f32 	%f1144, %f248, %f247, %f1144;
	add.f32 	%f1138, %f1138, %f247;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p6, %r7, %r62;
	mov.u32 	%r192, %r7;
	@%p6 bra 	BB13_4;

	add.s32 	%r193, %r193, 1;
	setp.lt.s32	%p7, %r193, %r62;
	mov.f32 	%f1139, %f1138;
	mov.f32 	%f1137, %f1138;
	mov.f32 	%f1145, %f1144;
	mov.f32 	%f1143, %f1144;
	mov.f32 	%f1160, %f1159;
	mov.f32 	%f1149, %f1159;
	mov.f32 	%f1158, %f1149;
	@%p7 bra 	BB13_3;

BB13_6:
	mov.f32 	%f13, %f1158;
	div.rn.f32 	%f1185, %f13, %f1137;
	div.rn.f32 	%f1184, %f1143, %f1137;
	mov.f32 	%f251, 0f3F000000;
	div.rn.f32 	%f252, %f251, %f240;
	div.rn.f32 	%f16, %f252, %f240;
	mov.f32 	%f1182, 0f51BA43B7;
	mov.f32 	%f1155, %f246;
	@%p5 bra 	BB13_15;

	mul.wide.s32 	%rd75, %r67, 4;
	add.s64 	%rd7, %rd1, %rd75;
	mov.f32 	%f1157, 0f00000000;
	mov.u32 	%r70, 0;
	mov.f32 	%f1182, 0f51BA43B7;
	mov.u32 	%r202, %r70;

BB13_8:
	mov.f32 	%f1154, %f1157;
	mov.f32 	%f1156, %f1154;
	mov.u32 	%r201, %r70;

BB13_9:
	mov.u32 	%r197, %r201;
	mov.u32 	%r10, %r197;
	mov.f32 	%f1147, 0f00000000;
	mov.f32 	%f1146, %f1147;
	mov.u32 	%r200, %r70;

BB13_10:
	mul.lo.s32 	%r77, %r62, %r200;
	mul.wide.s32 	%rd76, %r77, 4;
	add.s64 	%rd138, %rd7, %rd76;
	sub.s32 	%r78, %r200, %r202;
	cvt.rn.f32.s32	%f257, %r78;
	mul.f32 	%f258, %f257, %f257;
	mul.f32 	%f259, %f16, %f258;
	mul.f32 	%f260, %f259, 0fBFB8AA3B;
	ex2.approx.f32 	%f23, %f260;
	mov.u32 	%r198, %r70;
	mov.u32 	%r199, %r10;

BB13_11:
	mov.u32 	%r12, %r199;
	mov.u32 	%r13, %r198;
	cvt.rn.f32.s32	%f261, %r12;
	mul.f32 	%f262, %f261, %f261;
	mul.f32 	%f263, %f16, %f262;
	mul.f32 	%f264, %f263, 0fBFB8AA3B;
	ex2.approx.f32 	%f265, %f264;
	mul.f32 	%f266, %f23, %f265;
	ld.global.f32 	%f267, [%rd138];
	fma.rn.f32 	%f1147, %f266, %f267, %f1147;
	add.f32 	%f1146, %f1146, %f266;
	add.s64 	%rd138, %rd138, 4;
	add.s32 	%r14, %r12, -1;
	add.s32 	%r15, %r13, 1;
	setp.lt.s32	%p9, %r15, %r62;
	mov.u32 	%r198, %r15;
	mov.u32 	%r199, %r14;
	@%p9 bra 	BB13_11;

	add.s32 	%r200, %r200, 1;
	setp.lt.s32	%p10, %r200, %r62;
	@%p10 bra 	BB13_10;

	div.rn.f32 	%f268, %f1147, %f1146;
	max.f32 	%f1156, %f1156, %f268;
	min.f32 	%f1182, %f1182, %f268;
	add.s32 	%r201, %r10, 1;
	setp.lt.s32	%p11, %r201, %r62;
	@%p11 bra 	BB13_9;

	add.s32 	%r202, %r202, 1;
	setp.lt.s32	%p12, %r202, %r62;
	mov.f32 	%f1157, %f1156;
	mov.f32 	%f1155, %f1156;
	@%p12 bra 	BB13_8;

BB13_15:
	sub.f32 	%f269, %f1155, %f1182;
	add.f32 	%f270, %f269, %f269;
	mul.f32 	%f271, %f270, 0f40490FDB;
	mul.f32 	%f272, %f271, %f240;
	mul.f32 	%f273, %f272, %f240;
	max.f32 	%f1183, %f246, %f273;
	setp.lt.s32	%p13, %r63, 1;
	@%p13 bra 	BB13_78;

	mov.u32 	%r203, 0;

BB13_17:
	mov.f32 	%f1181, 0f00000000;
	mov.f32 	%f1180, %f1181;
	mov.f32 	%f1179, %f1181;
	mov.f32 	%f1178, %f1181;
	mov.f32 	%f1177, %f1181;
	mov.f32 	%f1176, %f1181;
	mov.f32 	%f1175, %f1181;
	mov.f32 	%f1174, %f1181;
	@%p5 bra 	BB13_77;

	div.rn.f32 	%f37, %f1183, 0fC0206C99;
	div.rn.f32 	%f38, %f37, %f240;
	mov.u32 	%r204, 0;
	mov.f32 	%f1181, 0f00000000;
	mov.f32 	%f1180, %f1181;
	mov.f32 	%f1179, %f1181;
	mov.f32 	%f1178, %f1181;
	mov.f32 	%f1177, %f1181;
	mov.f32 	%f1176, %f1181;
	mov.f32 	%f1175, %f1181;
	mov.f32 	%f1174, %f1181;

BB13_19:
	mov.u32 	%r205, 0;
	cvt.rn.f32.s32	%f47, %r204;
	sub.f32 	%f291, %f47, %f1185;
	add.f32 	%f292, %f291, 0f3F000000;
	sqrt.rn.f32 	%f48, %f16;
	mul.f32 	%f49, %f292, %f48;
	abs.f32 	%f50, %f49;
	add.f32 	%f293, %f291, 0fBF000000;
	mul.f32 	%f52, %f293, %f48;
	abs.f32 	%f53, %f52;
	add.f32 	%f294, %f47, 0f3F000000;
	sub.f32 	%f295, %f294, %f1185;
	div.rn.f32 	%f296, %f295, %f240;
	lg2.approx.f32 	%f297, %f296;
	add.f32 	%f298, %f297, %f297;
	ex2.approx.f32 	%f299, %f298;
	mul.f32 	%f55, %f299, 0fBF000000;
	mul.f32 	%f300, %f55, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f301, %f300;
	mov.f32 	%f302, 0fBF317200;
	fma.rn.f32 	%f303, %f301, %f302, %f55;
	mov.f32 	%f304, 0fB5BFBE8E;
	fma.rn.f32 	%f305, %f301, %f304, %f303;
	mul.f32 	%f56, %f305, 0f3FB8AA3B;
	add.f32 	%f306, %f301, 0f00000000;
	ex2.approx.f32 	%f57, %f306;
	add.f32 	%f307, %f47, 0fBF000000;
	sub.f32 	%f308, %f307, %f1185;
	div.rn.f32 	%f309, %f308, %f240;
	lg2.approx.f32 	%f310, %f309;
	add.f32 	%f311, %f310, %f310;
	ex2.approx.f32 	%f312, %f311;
	mul.f32 	%f58, %f312, 0fBF000000;
	mul.f32 	%f313, %f58, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f314, %f313;
	fma.rn.f32 	%f315, %f314, %f302, %f58;
	fma.rn.f32 	%f316, %f314, %f304, %f315;
	mul.f32 	%f59, %f316, 0f3FB8AA3B;
	add.f32 	%f317, %f314, 0f00000000;
	ex2.approx.f32 	%f60, %f317;
	lg2.approx.f32 	%f318, %f240;
	mul.f32 	%f319, %f318, 0f40400000;
	ex2.approx.f32 	%f320, %f319;
	div.rn.f32 	%f61, %f37, %f320;
	mov.f32 	%f321, 0f3F800000;
	cvt.rzi.f32.f32	%f322, %f321;
	add.f32 	%f323, %f322, %f322;
	mov.f32 	%f324, 0f40000000;
	sub.f32 	%f325, %f324, %f323;
	abs.f32 	%f62, %f325;
	abs.f32 	%f63, %f324;
	setp.gt.f32	%p15, %f63, 0f77F684DF;
	selp.f32	%f64, 0f39800000, 0f40000000, %p15;

BB13_20:
	setp.ltu.f32	%p18, %f50, 0f3F800000;
	@%p18 bra 	BB13_22;
	bra.uni 	BB13_21;

BB13_22:
	mul.f32 	%f1130, %f49, %f49;
	mov.f32 	%f357, 0f3BA0C9F8;
	mov.f32 	%f358, 0fBA1268FB;
	fma.rn.f32 	%f359, %f358, %f1130, %f357;
	mov.f32 	%f360, 0fBCDABFD4;
	fma.rn.f32 	%f361, %f359, %f1130, %f360;
	mov.f32 	%f362, 0f3DE70331;
	fma.rn.f32 	%f363, %f361, %f1130, %f362;
	mov.f32 	%f364, 0fBEC09330;
	fma.rn.f32 	%f365, %f363, %f1130, %f364;
	mov.f32 	%f366, 0f3F906EBA;
	fma.rn.f32 	%f367, %f365, %f1130, %f366;
	mul.f32 	%f1161, %f49, %f367;
	bra.uni 	BB13_23;

BB13_21:
	setp.ltu.f32	%p19, %f50, 0f407AD445;
	mov.f32 	%f341, 0f3A03BB71;
	mov.f32 	%f342, 0fB7B730FB;
	fma.rn.f32 	%f343, %f342, %f50, %f341;
	mov.f32 	%f344, 0fBBACA3B3;
	fma.rn.f32 	%f345, %f343, %f50, %f344;
	mov.f32 	%f346, 0f3D0A7445;
	fma.rn.f32 	%f347, %f345, %f50, %f346;
	mov.f32 	%f348, 0fBE1B3B75;
	fma.rn.f32 	%f349, %f347, %f50, %f348;
	mov.f32 	%f350, 0fBF6B385A;
	fma.rn.f32 	%f351, %f349, %f50, %f350;
	mov.f32 	%f352, 0fBFD0316E;
	fma.rn.f32 	%f353, %f351, %f50, %f352;
	mov.f32 	%f354, 0fBA031CCE;
	fma.rn.f32 	%f340, %f353, %f50, %f354;
	// inline asm
	ex2.approx.ftz.f32 %f339,%f340;
	// inline asm
	sub.f32 	%f356, %f321, %f339;
	mov.b32 	 %r86, %f356;
	selp.b32	%r87, %r86, 1065353216, %p19;
	mov.b32 	 %r88, %f49;
	and.b32  	%r89, %r88, -2147483648;
	or.b32  	%r90, %r87, %r89;
	mov.b32 	 %f1161, %r90;

BB13_23:
	setp.ltu.f32	%p20, %f53, 0f3F800000;
	@%p20 bra 	BB13_25;
	bra.uni 	BB13_24;

BB13_25:
	mul.f32 	%f1133, %f52, %f52;
	mov.f32 	%f386, 0f3BA0C9F8;
	mov.f32 	%f387, 0fBA1268FB;
	fma.rn.f32 	%f388, %f387, %f1133, %f386;
	mov.f32 	%f389, 0fBCDABFD4;
	fma.rn.f32 	%f390, %f388, %f1133, %f389;
	mov.f32 	%f391, 0f3DE70331;
	fma.rn.f32 	%f392, %f390, %f1133, %f391;
	mov.f32 	%f393, 0fBEC09330;
	fma.rn.f32 	%f394, %f392, %f1133, %f393;
	mov.f32 	%f395, 0f3F906EBA;
	fma.rn.f32 	%f396, %f394, %f1133, %f395;
	mul.f32 	%f1162, %f52, %f396;
	bra.uni 	BB13_26;

BB13_24:
	setp.ltu.f32	%p21, %f53, 0f407AD445;
	mov.f32 	%f370, 0f3A03BB71;
	mov.f32 	%f371, 0fB7B730FB;
	fma.rn.f32 	%f372, %f371, %f53, %f370;
	mov.f32 	%f373, 0fBBACA3B3;
	fma.rn.f32 	%f374, %f372, %f53, %f373;
	mov.f32 	%f375, 0f3D0A7445;
	fma.rn.f32 	%f376, %f374, %f53, %f375;
	mov.f32 	%f377, 0fBE1B3B75;
	fma.rn.f32 	%f378, %f376, %f53, %f377;
	mov.f32 	%f379, 0fBF6B385A;
	fma.rn.f32 	%f380, %f378, %f53, %f379;
	mov.f32 	%f381, 0fBFD0316E;
	fma.rn.f32 	%f382, %f380, %f53, %f381;
	mov.f32 	%f383, 0fBA031CCE;
	fma.rn.f32 	%f369, %f382, %f53, %f383;
	// inline asm
	ex2.approx.ftz.f32 %f368,%f369;
	// inline asm
	sub.f32 	%f385, %f321, %f368;
	mov.b32 	 %r91, %f385;
	selp.b32	%r92, %r91, 1065353216, %p21;
	mov.b32 	 %r93, %f52;
	and.b32  	%r94, %r93, -2147483648;
	or.b32  	%r95, %r92, %r94;
	mov.b32 	 %f1162, %r95;

BB13_26:
	sqrt.rn.f32 	%f1122, %f16;
	sub.f32 	%f84, %f1161, %f1162;
	cvt.rn.f32.s32	%f85, %r205;
	sub.f32 	%f86, %f85, %f1184;
	add.f32 	%f397, %f86, 0f3F000000;
	mul.f32 	%f87, %f397, %f1122;
	abs.f32 	%f88, %f87;
	setp.ltu.f32	%p22, %f88, 0f3F800000;
	@%p22 bra 	BB13_28;
	bra.uni 	BB13_27;

BB13_28:
	mul.f32 	%f416, %f87, %f87;
	mov.f32 	%f417, 0f3BA0C9F8;
	mov.f32 	%f418, 0fBA1268FB;
	fma.rn.f32 	%f419, %f418, %f416, %f417;
	mov.f32 	%f420, 0fBCDABFD4;
	fma.rn.f32 	%f421, %f419, %f416, %f420;
	mov.f32 	%f422, 0f3DE70331;
	fma.rn.f32 	%f423, %f421, %f416, %f422;
	mov.f32 	%f424, 0fBEC09330;
	fma.rn.f32 	%f425, %f423, %f416, %f424;
	mov.f32 	%f426, 0f3F906EBA;
	fma.rn.f32 	%f427, %f425, %f416, %f426;
	mul.f32 	%f1163, %f87, %f427;
	bra.uni 	BB13_29;

BB13_27:
	mov.f32 	%f400, 0f3A03BB71;
	mov.f32 	%f401, 0fB7B730FB;
	fma.rn.f32 	%f402, %f401, %f88, %f400;
	mov.f32 	%f403, 0fBBACA3B3;
	fma.rn.f32 	%f404, %f402, %f88, %f403;
	mov.f32 	%f405, 0f3D0A7445;
	fma.rn.f32 	%f406, %f404, %f88, %f405;
	mov.f32 	%f407, 0fBE1B3B75;
	fma.rn.f32 	%f408, %f406, %f88, %f407;
	mov.f32 	%f409, 0fBF6B385A;
	fma.rn.f32 	%f410, %f408, %f88, %f409;
	mov.f32 	%f411, 0fBFD0316E;
	fma.rn.f32 	%f412, %f410, %f88, %f411;
	mov.f32 	%f413, 0fBA031CCE;
	fma.rn.f32 	%f399, %f412, %f88, %f413;
	// inline asm
	ex2.approx.ftz.f32 %f398,%f399;
	// inline asm
	sub.f32 	%f415, %f321, %f398;
	mov.b32 	 %r96, %f415;
	setp.ltu.f32	%p23, %f88, 0f407AD445;
	selp.b32	%r97, %r96, 1065353216, %p23;
	mov.b32 	 %r98, %f87;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r97, %r99;
	mov.b32 	 %f1163, %r100;

BB13_29:
	sqrt.rn.f32 	%f1123, %f16;
	add.f32 	%f428, %f86, 0fBF000000;
	mul.f32 	%f92, %f428, %f1123;
	abs.f32 	%f93, %f92;
	setp.ltu.f32	%p24, %f93, 0f3F800000;
	@%p24 bra 	BB13_31;
	bra.uni 	BB13_30;

BB13_31:
	mul.f32 	%f447, %f92, %f92;
	mov.f32 	%f448, 0f3BA0C9F8;
	mov.f32 	%f449, 0fBA1268FB;
	fma.rn.f32 	%f450, %f449, %f447, %f448;
	mov.f32 	%f451, 0fBCDABFD4;
	fma.rn.f32 	%f452, %f450, %f447, %f451;
	mov.f32 	%f453, 0f3DE70331;
	fma.rn.f32 	%f454, %f452, %f447, %f453;
	mov.f32 	%f455, 0fBEC09330;
	fma.rn.f32 	%f456, %f454, %f447, %f455;
	mov.f32 	%f457, 0f3F906EBA;
	fma.rn.f32 	%f458, %f456, %f447, %f457;
	mul.f32 	%f1164, %f92, %f458;
	bra.uni 	BB13_32;

BB13_30:
	mov.f32 	%f431, 0f3A03BB71;
	mov.f32 	%f432, 0fB7B730FB;
	fma.rn.f32 	%f433, %f432, %f93, %f431;
	mov.f32 	%f434, 0fBBACA3B3;
	fma.rn.f32 	%f435, %f433, %f93, %f434;
	mov.f32 	%f436, 0f3D0A7445;
	fma.rn.f32 	%f437, %f435, %f93, %f436;
	mov.f32 	%f438, 0fBE1B3B75;
	fma.rn.f32 	%f439, %f437, %f93, %f438;
	mov.f32 	%f440, 0fBF6B385A;
	fma.rn.f32 	%f441, %f439, %f93, %f440;
	mov.f32 	%f442, 0fBFD0316E;
	fma.rn.f32 	%f443, %f441, %f93, %f442;
	mov.f32 	%f444, 0fBA031CCE;
	fma.rn.f32 	%f430, %f443, %f93, %f444;
	// inline asm
	ex2.approx.ftz.f32 %f429,%f430;
	// inline asm
	sub.f32 	%f446, %f321, %f429;
	mov.b32 	 %r101, %f446;
	setp.ltu.f32	%p25, %f93, 0f407AD445;
	selp.b32	%r102, %r101, 1065353216, %p25;
	mov.b32 	 %r103, %f92;
	and.b32  	%r104, %r103, -2147483648;
	or.b32  	%r105, %r102, %r104;
	mov.b32 	 %f1164, %r105;

BB13_32:
	mul.f32 	%f468, %f84, 0f3F000000;
	sub.f32 	%f469, %f1163, %f1164;
	mul.f32 	%f470, %f469, 0f3F000000;
	mul.f32 	%f471, %f468, %f1183;
	fma.rn.f32 	%f97, %f470, %f471, %f1182;
	mad.lo.s32 	%r106, %r205, %r62, %r204;
	cvt.s64.s32	%rd77, %r106;
	add.s64 	%rd78, %rd77, %rd6;
	shl.b64 	%rd80, %rd78, 2;
	add.s64 	%rd81, %rd1, %rd80;
	ld.global.f32 	%f98, [%rd81];
	// inline asm
	ex2.approx.ftz.f32 %f459,%f56;
	// inline asm
	mul.f32 	%f472, %f459, %f57;
	setp.lt.f32	%p26, %f55, 0fC2D20000;
	selp.f32	%f473, 0f00000000, %f472, %p26;
	setp.gt.f32	%p27, %f55, 0f42D20000;
	selp.f32	%f474, 0f7F800000, %f473, %p27;
	// inline asm
	ex2.approx.ftz.f32 %f461,%f59;
	// inline asm
	mul.f32 	%f475, %f461, %f60;
	setp.lt.f32	%p28, %f58, 0fC2D20000;
	selp.f32	%f476, 0f00000000, %f475, %p28;
	setp.gt.f32	%p29, %f58, 0f42D20000;
	selp.f32	%f477, 0f7F800000, %f476, %p29;
	sub.f32 	%f478, %f474, %f477;
	mul.f32 	%f479, %f38, %f478;
	mul.f32 	%f99, %f470, %f479;
	mul.f32 	%f482, %f295, %f474;
	mul.f32 	%f485, %f308, %f477;
	sub.f32 	%f486, %f482, %f485;
	mul.f32 	%f487, %f61, %f486;
	mul.f32 	%f100, %f470, %f487;
	add.f32 	%f488, %f85, 0f3F000000;
	sub.f32 	%f489, %f488, %f1184;
	div.rn.f32 	%f490, %f489, %f240;
	lg2.approx.f32 	%f491, %f490;
	add.f32 	%f492, %f491, %f491;
	ex2.approx.f32 	%f493, %f492;
	mul.f32 	%f494, %f493, 0fBF000000;
	mul.f32 	%f495, %f494, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f496, %f495;
	fma.rn.f32 	%f498, %f496, %f302, %f494;
	fma.rn.f32 	%f500, %f496, %f304, %f498;
	mul.f32 	%f464, %f500, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f463,%f464;
	// inline asm
	add.f32 	%f501, %f496, 0f00000000;
	ex2.approx.f32 	%f502, %f501;
	mul.f32 	%f503, %f463, %f502;
	setp.lt.f32	%p30, %f494, 0fC2D20000;
	selp.f32	%f504, 0f00000000, %f503, %p30;
	setp.gt.f32	%p31, %f494, 0f42D20000;
	selp.f32	%f505, 0f7F800000, %f504, %p31;
	add.f32 	%f506, %f85, 0fBF000000;
	sub.f32 	%f507, %f506, %f1184;
	div.rn.f32 	%f508, %f507, %f240;
	lg2.approx.f32 	%f509, %f508;
	add.f32 	%f510, %f509, %f509;
	ex2.approx.f32 	%f511, %f510;
	mul.f32 	%f512, %f511, 0fBF000000;
	mul.f32 	%f513, %f512, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f514, %f513;
	fma.rn.f32 	%f515, %f514, %f302, %f512;
	fma.rn.f32 	%f516, %f514, %f304, %f515;
	mul.f32 	%f466, %f516, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f465,%f466;
	// inline asm
	add.f32 	%f517, %f514, 0f00000000;
	ex2.approx.f32 	%f518, %f517;
	mul.f32 	%f519, %f465, %f518;
	setp.lt.f32	%p32, %f512, 0fC2D20000;
	selp.f32	%f520, 0f00000000, %f519, %p32;
	setp.gt.f32	%p33, %f512, 0f42D20000;
	selp.f32	%f521, 0f7F800000, %f520, %p33;
	sub.f32 	%f522, %f505, %f521;
	mul.f32 	%f523, %f38, %f522;
	mul.f32 	%f101, %f468, %f523;
	mul.f32 	%f524, %f489, %f505;
	mul.f32 	%f525, %f507, %f521;
	sub.f32 	%f526, %f524, %f525;
	mul.f32 	%f527, %f61, %f526;
	mul.f32 	%f102, %f468, %f527;
	mul.f32 	%f103, %f468, %f470;
	mov.f32 	%f467, 0f00000000;
	setp.leu.f32	%p34, %f97, 0f3C23D70A;
	mov.f32 	%f1167, %f467;
	@%p34 bra 	BB13_34;

	div.rn.f32 	%f528, %f98, %f97;
	add.f32 	%f104, %f528, 0fBF800000;
	mov.f32 	%f1167, %f104;

BB13_34:
	mov.f32 	%f105, %f1167;
	mov.f32 	%f1166, %f467;
	@%p34 bra 	BB13_36;

	mul.f32 	%f530, %f97, %f97;
	div.rn.f32 	%f1166, %f98, %f530;

BB13_36:
	mov.f32 	%f535, 0f47C35000;
	min.f32 	%f108, %f1166, %f535;
	min.f32 	%f109, %f105, %f535;
	fma.rn.f32 	%f1178, %f109, %f99, %f1178;
	mul.f32 	%f111, %f109, %f100;
	abs.f32 	%f112, %f99;
	setp.lt.f32	%p36, %f112, 0f00800000;
	mul.f32 	%f536, %f112, 0f4B800000;
	selp.f32	%f537, 0fC3170000, 0fC2FE0000, %p36;
	selp.f32	%f538, %f536, %f112, %p36;
	mov.b32 	 %r107, %f538;
	and.b32  	%r108, %r107, 8388607;
	or.b32  	%r109, %r108, 1065353216;
	mov.b32 	 %f539, %r109;
	shr.u32 	%r110, %r107, 23;
	cvt.rn.f32.u32	%f540, %r110;
	add.f32 	%f541, %f537, %f540;
	setp.gt.f32	%p37, %f539, 0f3FB504F3;
	mul.f32 	%f542, %f539, 0f3F000000;
	add.f32 	%f543, %f541, 0f3F800000;
	selp.f32	%f544, %f542, %f539, %p37;
	selp.f32	%f545, %f543, %f541, %p37;
	add.f32 	%f546, %f544, 0fBF800000;
	add.f32 	%f532, %f544, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f531,%f532;
	// inline asm
	add.f32 	%f547, %f546, %f546;
	mul.f32 	%f548, %f531, %f547;
	mul.f32 	%f549, %f548, %f548;
	mov.f32 	%f550, 0f3C4CAF63;
	mov.f32 	%f551, 0f3B18F0FE;
	fma.rn.f32 	%f552, %f551, %f549, %f550;
	mov.f32 	%f553, 0f3DAAAABD;
	fma.rn.f32 	%f554, %f552, %f549, %f553;
	mul.rn.f32 	%f555, %f554, %f549;
	mul.rn.f32 	%f556, %f555, %f548;
	sub.f32 	%f557, %f546, %f548;
	neg.f32 	%f558, %f548;
	add.f32 	%f559, %f557, %f557;
	fma.rn.f32 	%f560, %f558, %f546, %f559;
	mul.rn.f32 	%f561, %f531, %f560;
	add.f32 	%f562, %f556, %f548;
	sub.f32 	%f563, %f548, %f562;
	add.f32 	%f564, %f556, %f563;
	add.f32 	%f565, %f561, %f564;
	add.f32 	%f566, %f562, %f565;
	sub.f32 	%f567, %f562, %f566;
	add.f32 	%f568, %f565, %f567;
	mov.f32 	%f569, 0f3F317200;
	mul.rn.f32 	%f570, %f545, %f569;
	mov.f32 	%f571, 0f35BFBE8E;
	mul.rn.f32 	%f572, %f545, %f571;
	add.f32 	%f573, %f570, %f566;
	sub.f32 	%f574, %f570, %f573;
	add.f32 	%f575, %f566, %f574;
	add.f32 	%f576, %f568, %f575;
	add.f32 	%f577, %f572, %f576;
	add.f32 	%f578, %f573, %f577;
	sub.f32 	%f579, %f573, %f578;
	add.f32 	%f580, %f577, %f579;
	mul.rn.f32 	%f581, %f64, %f578;
	neg.f32 	%f582, %f581;
	fma.rn.f32 	%f583, %f64, %f578, %f582;
	fma.rn.f32 	%f584, %f64, %f580, %f583;
	fma.rn.f32 	%f586, %f467, %f578, %f584;
	add.rn.f32 	%f587, %f581, %f586;
	neg.f32 	%f588, %f587;
	add.rn.f32 	%f589, %f581, %f588;
	add.rn.f32 	%f590, %f589, %f586;
	mov.b32 	 %r111, %f587;
	setp.eq.s32	%p38, %r111, 1118925336;
	add.s32 	%r112, %r111, -1;
	mov.b32 	 %f591, %r112;
	add.f32 	%f592, %f590, 0f37000000;
	selp.f32	%f593, %f591, %f587, %p38;
	selp.f32	%f113, %f592, %f590, %p38;
	mul.f32 	%f594, %f593, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f595, %f594;
	fma.rn.f32 	%f597, %f595, %f302, %f593;
	fma.rn.f32 	%f599, %f595, %f304, %f597;
	mul.f32 	%f534, %f599, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f533,%f534;
	// inline asm
	add.f32 	%f600, %f595, 0f00000000;
	ex2.approx.f32 	%f601, %f600;
	mul.f32 	%f602, %f533, %f601;
	setp.lt.f32	%p39, %f593, 0fC2D20000;
	selp.f32	%f603, 0f00000000, %f602, %p39;
	setp.gt.f32	%p40, %f593, 0f42D20000;
	selp.f32	%f1168, 0f7F800000, %f603, %p40;
	setp.eq.f32	%p41, %f1168, 0f7F800000;
	@%p41 bra 	BB13_38;

	fma.rn.f32 	%f1168, %f1168, %f113, %f1168;

BB13_38:
	setp.lt.f32	%p42, %f99, 0f00000000;
	setp.eq.f32	%p43, %f62, 0f3F800000;
	and.pred  	%p1, %p42, %p43;
	mov.b32 	 %r113, %f1168;
	xor.b32  	%r114, %r113, -2147483648;
	mov.b32 	 %f604, %r114;
	selp.f32	%f1169, %f604, %f1168, %p1;
	setp.eq.f32	%p44, %f99, 0f00000000;
	@%p44 bra 	BB13_41;
	bra.uni 	BB13_39;

BB13_41:
	add.f32 	%f607, %f99, %f99;
	selp.f32	%f1169, %f607, 0f00000000, %p43;
	bra.uni 	BB13_42;

BB13_39:
	setp.geu.f32	%p45, %f99, 0f00000000;
	@%p45 bra 	BB13_42;

	mov.f32 	%f1129, 0f40000000;
	cvt.rzi.f32.f32	%f606, %f1129;
	setp.neu.f32	%p46, %f606, 0f40000000;
	selp.f32	%f1169, 0f7FFFFFFF, %f1169, %p46;

BB13_42:
	add.f32 	%f608, %f112, %f63;
	mov.b32 	 %r115, %f608;
	setp.lt.s32	%p48, %r115, 2139095040;
	@%p48 bra 	BB13_49;

	setp.gtu.f32	%p49, %f63, 0f7F800000;
	setp.gtu.f32	%p50, %f112, 0f7F800000;
	or.pred  	%p51, %p50, %p49;
	@%p51 bra 	BB13_48;
	bra.uni 	BB13_44;

BB13_48:
	add.f32 	%f1169, %f99, 0f40000000;
	bra.uni 	BB13_49;

BB13_44:
	setp.eq.f32	%p52, %f63, 0f7F800000;
	@%p52 bra 	BB13_47;
	bra.uni 	BB13_45;

BB13_47:
	setp.gt.f32	%p54, %f112, 0f3F800000;
	selp.f32	%f609, 0f7F800000, 0f00000000, %p54;
	setp.eq.f32	%p55, %f99, 0fBF800000;
	selp.f32	%f1169, 0f3F800000, %f609, %p55;
	bra.uni 	BB13_49;

BB13_45:
	setp.neu.f32	%p53, %f112, 0f7F800000;
	@%p53 bra 	BB13_49;

	selp.f32	%f1169, 0fFF800000, 0f7F800000, %p1;

BB13_49:
	mov.f32 	%f1128, 0f35BFBE8E;
	mov.f32 	%f1127, 0f3F317200;
	mov.f32 	%f1126, 0f3DAAAABD;
	mov.f32 	%f1125, 0f3C4CAF63;
	mov.f32 	%f1124, 0f3B18F0FE;
	setp.eq.f32	%p56, %f99, 0f3F800000;
	selp.f32	%f614, 0f3F800000, %f1169, %p56;
	mul.f32 	%f615, %f108, %f614;
	sub.f32 	%f616, %f111, %f615;
	add.f32 	%f1174, %f1174, %f616;
	fma.rn.f32 	%f1179, %f109, %f101, %f1179;
	mul.f32 	%f127, %f109, %f102;
	abs.f32 	%f128, %f101;
	setp.lt.f32	%p57, %f128, 0f00800000;
	mul.f32 	%f617, %f128, 0f4B800000;
	selp.f32	%f618, 0fC3170000, 0fC2FE0000, %p57;
	selp.f32	%f619, %f617, %f128, %p57;
	mov.b32 	 %r116, %f619;
	and.b32  	%r117, %r116, 8388607;
	or.b32  	%r118, %r117, 1065353216;
	mov.b32 	 %f620, %r118;
	shr.u32 	%r119, %r116, 23;
	cvt.rn.f32.u32	%f621, %r119;
	add.f32 	%f622, %f618, %f621;
	setp.gt.f32	%p58, %f620, 0f3FB504F3;
	mul.f32 	%f623, %f620, 0f3F000000;
	add.f32 	%f624, %f622, 0f3F800000;
	selp.f32	%f625, %f623, %f620, %p58;
	selp.f32	%f626, %f624, %f622, %p58;
	add.f32 	%f627, %f625, 0fBF800000;
	add.f32 	%f611, %f625, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f610,%f611;
	// inline asm
	add.f32 	%f628, %f627, %f627;
	mul.f32 	%f629, %f610, %f628;
	mul.f32 	%f630, %f629, %f629;
	fma.rn.f32 	%f633, %f1124, %f630, %f1125;
	fma.rn.f32 	%f635, %f633, %f630, %f1126;
	mul.rn.f32 	%f636, %f635, %f630;
	mul.rn.f32 	%f637, %f636, %f629;
	sub.f32 	%f638, %f627, %f629;
	neg.f32 	%f639, %f629;
	add.f32 	%f640, %f638, %f638;
	fma.rn.f32 	%f641, %f639, %f627, %f640;
	mul.rn.f32 	%f642, %f610, %f641;
	add.f32 	%f643, %f637, %f629;
	sub.f32 	%f644, %f629, %f643;
	add.f32 	%f645, %f637, %f644;
	add.f32 	%f646, %f642, %f645;
	add.f32 	%f647, %f643, %f646;
	sub.f32 	%f648, %f643, %f647;
	add.f32 	%f649, %f646, %f648;
	mul.rn.f32 	%f651, %f626, %f1127;
	mul.rn.f32 	%f653, %f626, %f1128;
	add.f32 	%f654, %f651, %f647;
	sub.f32 	%f655, %f651, %f654;
	add.f32 	%f656, %f647, %f655;
	add.f32 	%f657, %f649, %f656;
	add.f32 	%f658, %f653, %f657;
	add.f32 	%f659, %f654, %f658;
	sub.f32 	%f660, %f654, %f659;
	add.f32 	%f661, %f658, %f660;
	mul.rn.f32 	%f662, %f64, %f659;
	neg.f32 	%f663, %f662;
	fma.rn.f32 	%f664, %f64, %f659, %f663;
	fma.rn.f32 	%f665, %f64, %f661, %f664;
	mov.f32 	%f666, 0f00000000;
	fma.rn.f32 	%f667, %f666, %f659, %f665;
	add.rn.f32 	%f668, %f662, %f667;
	neg.f32 	%f669, %f668;
	add.rn.f32 	%f670, %f662, %f669;
	add.rn.f32 	%f671, %f670, %f667;
	mov.b32 	 %r120, %f668;
	setp.eq.s32	%p59, %r120, 1118925336;
	add.s32 	%r121, %r120, -1;
	mov.b32 	 %f672, %r121;
	add.f32 	%f673, %f671, 0f37000000;
	selp.f32	%f674, %f672, %f668, %p59;
	selp.f32	%f129, %f673, %f671, %p59;
	mul.f32 	%f675, %f674, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f676, %f675;
	fma.rn.f32 	%f678, %f676, %f302, %f674;
	fma.rn.f32 	%f680, %f676, %f304, %f678;
	mul.f32 	%f613, %f680, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f612,%f613;
	// inline asm
	add.f32 	%f681, %f676, 0f00000000;
	ex2.approx.f32 	%f682, %f681;
	mul.f32 	%f683, %f612, %f682;
	setp.lt.f32	%p60, %f674, 0fC2D20000;
	selp.f32	%f684, 0f00000000, %f683, %p60;
	setp.gt.f32	%p61, %f674, 0f42D20000;
	selp.f32	%f1170, 0f7F800000, %f684, %p61;
	setp.eq.f32	%p62, %f1170, 0f7F800000;
	@%p62 bra 	BB13_51;

	fma.rn.f32 	%f1170, %f1170, %f129, %f1170;

BB13_51:
	setp.lt.f32	%p63, %f101, 0f00000000;
	and.pred  	%p2, %p63, %p43;
	mov.b32 	 %r122, %f1170;
	xor.b32  	%r123, %r122, -2147483648;
	mov.b32 	 %f685, %r123;
	selp.f32	%f1171, %f685, %f1170, %p2;
	setp.eq.f32	%p65, %f101, 0f00000000;
	@%p65 bra 	BB13_54;
	bra.uni 	BB13_52;

BB13_54:
	add.f32 	%f688, %f101, %f101;
	selp.f32	%f1171, %f688, 0f00000000, %p43;
	bra.uni 	BB13_55;

BB13_52:
	setp.geu.f32	%p66, %f101, 0f00000000;
	@%p66 bra 	BB13_55;

	mov.f32 	%f1132, 0f40000000;
	cvt.rzi.f32.f32	%f687, %f1132;
	setp.neu.f32	%p67, %f687, 0f40000000;
	selp.f32	%f1171, 0f7FFFFFFF, %f1171, %p67;

BB13_55:
	add.f32 	%f689, %f128, %f63;
	mov.b32 	 %r124, %f689;
	setp.lt.s32	%p69, %r124, 2139095040;
	@%p69 bra 	BB13_62;

	setp.gtu.f32	%p70, %f63, 0f7F800000;
	setp.gtu.f32	%p71, %f128, 0f7F800000;
	or.pred  	%p72, %p71, %p70;
	@%p72 bra 	BB13_61;
	bra.uni 	BB13_57;

BB13_61:
	add.f32 	%f1171, %f101, 0f40000000;
	bra.uni 	BB13_62;

BB13_57:
	setp.eq.f32	%p73, %f63, 0f7F800000;
	@%p73 bra 	BB13_60;
	bra.uni 	BB13_58;

BB13_60:
	setp.gt.f32	%p75, %f128, 0f3F800000;
	selp.f32	%f690, 0f7F800000, 0f00000000, %p75;
	setp.eq.f32	%p76, %f101, 0fBF800000;
	selp.f32	%f1171, 0f3F800000, %f690, %p76;
	bra.uni 	BB13_62;

BB13_58:
	setp.neu.f32	%p74, %f128, 0f7F800000;
	@%p74 bra 	BB13_62;

	selp.f32	%f1171, 0fFF800000, 0f7F800000, %p2;

BB13_62:
	mov.f32 	%f1121, 0f00000000;
	mov.f32 	%f1120, 0f35BFBE8E;
	mov.f32 	%f1119, 0f3F317200;
	mov.f32 	%f1118, 0f3DAAAABD;
	mov.f32 	%f1117, 0f3C4CAF63;
	mov.f32 	%f1116, 0f3B18F0FE;
	setp.eq.f32	%p77, %f101, 0f3F800000;
	selp.f32	%f695, 0f3F800000, %f1171, %p77;
	mul.f32 	%f696, %f108, %f695;
	sub.f32 	%f697, %f127, %f696;
	add.f32 	%f1175, %f1175, %f697;
	fma.rn.f32 	%f1180, %f109, %f103, %f1180;
	mul.f32 	%f143, %f109, 0f00000000;
	abs.f32 	%f144, %f103;
	setp.lt.f32	%p78, %f144, 0f00800000;
	mul.f32 	%f698, %f144, 0f4B800000;
	selp.f32	%f699, 0fC3170000, 0fC2FE0000, %p78;
	selp.f32	%f700, %f698, %f144, %p78;
	mov.b32 	 %r125, %f700;
	and.b32  	%r126, %r125, 8388607;
	or.b32  	%r127, %r126, 1065353216;
	mov.b32 	 %f701, %r127;
	shr.u32 	%r128, %r125, 23;
	cvt.rn.f32.u32	%f702, %r128;
	add.f32 	%f703, %f699, %f702;
	setp.gt.f32	%p79, %f701, 0f3FB504F3;
	mul.f32 	%f704, %f701, 0f3F000000;
	add.f32 	%f705, %f703, 0f3F800000;
	selp.f32	%f706, %f704, %f701, %p79;
	selp.f32	%f707, %f705, %f703, %p79;
	add.f32 	%f708, %f706, 0fBF800000;
	add.f32 	%f692, %f706, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f691,%f692;
	// inline asm
	add.f32 	%f709, %f708, %f708;
	mul.f32 	%f710, %f691, %f709;
	mul.f32 	%f711, %f710, %f710;
	fma.rn.f32 	%f714, %f1116, %f711, %f1117;
	fma.rn.f32 	%f716, %f714, %f711, %f1118;
	mul.rn.f32 	%f717, %f716, %f711;
	mul.rn.f32 	%f718, %f717, %f710;
	sub.f32 	%f719, %f708, %f710;
	neg.f32 	%f720, %f710;
	add.f32 	%f721, %f719, %f719;
	fma.rn.f32 	%f722, %f720, %f708, %f721;
	mul.rn.f32 	%f723, %f691, %f722;
	add.f32 	%f724, %f718, %f710;
	sub.f32 	%f725, %f710, %f724;
	add.f32 	%f726, %f718, %f725;
	add.f32 	%f727, %f723, %f726;
	add.f32 	%f728, %f724, %f727;
	sub.f32 	%f729, %f724, %f728;
	add.f32 	%f730, %f727, %f729;
	mul.rn.f32 	%f732, %f707, %f1119;
	mul.rn.f32 	%f734, %f707, %f1120;
	add.f32 	%f735, %f732, %f728;
	sub.f32 	%f736, %f732, %f735;
	add.f32 	%f737, %f728, %f736;
	add.f32 	%f738, %f730, %f737;
	add.f32 	%f739, %f734, %f738;
	add.f32 	%f740, %f735, %f739;
	sub.f32 	%f741, %f735, %f740;
	add.f32 	%f742, %f739, %f741;
	mul.rn.f32 	%f743, %f64, %f740;
	neg.f32 	%f744, %f743;
	fma.rn.f32 	%f745, %f64, %f740, %f744;
	fma.rn.f32 	%f746, %f64, %f742, %f745;
	fma.rn.f32 	%f748, %f1121, %f740, %f746;
	add.rn.f32 	%f749, %f743, %f748;
	neg.f32 	%f750, %f749;
	add.rn.f32 	%f751, %f743, %f750;
	add.rn.f32 	%f752, %f751, %f748;
	mov.b32 	 %r129, %f749;
	setp.eq.s32	%p80, %r129, 1118925336;
	add.s32 	%r130, %r129, -1;
	mov.b32 	 %f753, %r130;
	add.f32 	%f754, %f752, 0f37000000;
	selp.f32	%f755, %f753, %f749, %p80;
	selp.f32	%f145, %f754, %f752, %p80;
	mul.f32 	%f756, %f755, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f757, %f756;
	fma.rn.f32 	%f759, %f757, %f302, %f755;
	fma.rn.f32 	%f761, %f757, %f304, %f759;
	mul.f32 	%f694, %f761, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f693,%f694;
	// inline asm
	add.f32 	%f762, %f757, 0f00000000;
	ex2.approx.f32 	%f763, %f762;
	mul.f32 	%f764, %f693, %f763;
	setp.lt.f32	%p81, %f755, 0fC2D20000;
	selp.f32	%f765, 0f00000000, %f764, %p81;
	setp.gt.f32	%p82, %f755, 0f42D20000;
	selp.f32	%f1172, 0f7F800000, %f765, %p82;
	setp.eq.f32	%p83, %f1172, 0f7F800000;
	@%p83 bra 	BB13_64;

	fma.rn.f32 	%f1172, %f1172, %f145, %f1172;

BB13_64:
	setp.lt.f32	%p84, %f103, 0f00000000;
	and.pred  	%p3, %p84, %p43;
	mov.b32 	 %r131, %f1172;
	xor.b32  	%r132, %r131, -2147483648;
	mov.b32 	 %f766, %r132;
	selp.f32	%f1173, %f766, %f1172, %p3;
	setp.eq.f32	%p86, %f103, 0f00000000;
	@%p86 bra 	BB13_67;
	bra.uni 	BB13_65;

BB13_67:
	add.f32 	%f769, %f103, %f103;
	selp.f32	%f1173, %f769, 0f00000000, %p43;
	bra.uni 	BB13_68;

BB13_65:
	setp.geu.f32	%p87, %f103, 0f00000000;
	@%p87 bra 	BB13_68;

	mov.f32 	%f1131, 0f40000000;
	cvt.rzi.f32.f32	%f768, %f1131;
	setp.neu.f32	%p88, %f768, 0f40000000;
	selp.f32	%f1173, 0f7FFFFFFF, %f1173, %p88;

BB13_68:
	add.f32 	%f770, %f144, %f63;
	mov.b32 	 %r133, %f770;
	setp.lt.s32	%p90, %r133, 2139095040;
	@%p90 bra 	BB13_75;

	setp.gtu.f32	%p91, %f63, 0f7F800000;
	setp.gtu.f32	%p92, %f144, 0f7F800000;
	or.pred  	%p93, %p92, %p91;
	@%p93 bra 	BB13_74;
	bra.uni 	BB13_70;

BB13_74:
	add.f32 	%f1173, %f103, 0f40000000;
	bra.uni 	BB13_75;

BB13_70:
	setp.eq.f32	%p94, %f63, 0f7F800000;
	@%p94 bra 	BB13_73;
	bra.uni 	BB13_71;

BB13_73:
	setp.gt.f32	%p96, %f144, 0f3F800000;
	selp.f32	%f771, 0f7F800000, 0f00000000, %p96;
	setp.eq.f32	%p97, %f103, 0fBF800000;
	selp.f32	%f1173, 0f3F800000, %f771, %p97;
	bra.uni 	BB13_75;

BB13_71:
	setp.neu.f32	%p95, %f144, 0f7F800000;
	@%p95 bra 	BB13_75;

	selp.f32	%f1173, 0fFF800000, 0f7F800000, %p3;

BB13_75:
	setp.eq.f32	%p98, %f103, 0f3F800000;
	selp.f32	%f776, 0f3F800000, %f1173, %p98;
	mul.f32 	%f777, %f108, %f776;
	sub.f32 	%f778, %f143, %f777;
	add.f32 	%f1176, %f1176, %f778;
	add.f32 	%f1181, %f1181, %f109;
	sub.f32 	%f779, %f143, %f108;
	add.f32 	%f1177, %f1177, %f779;
	add.s32 	%r205, %r205, 1;
	setp.lt.s32	%p99, %r205, %r62;
	@%p99 bra 	BB13_20;

	st.local.f32 	[%rd5], %f99;
	st.local.f32 	[%rd5+4], %f101;
	st.local.f32 	[%rd5+8], %f103;
	mov.u32 	%r134, 1065353216;
	st.local.u32 	[%rd5+12], %r134;
	add.s32 	%r204, %r204, 1;
	setp.lt.s32	%p100, %r204, %r62;
	@%p100 bra 	BB13_19;

BB13_77:
	div.rn.f32 	%f780, %f1178, %f1174;
	mov.f32 	%f781, 0fBF800000;
	max.f32 	%f782, %f780, %f781;
	mov.f32 	%f783, 0f3F800000;
	min.f32 	%f784, %f782, %f783;
	div.rn.f32 	%f785, %f1179, %f1175;
	max.f32 	%f786, %f785, %f781;
	min.f32 	%f787, %f786, %f783;
	div.rn.f32 	%f788, %f1180, %f1176;
	mov.f32 	%f789, 0fC2C80000;
	max.f32 	%f790, %f788, %f789;
	mov.f32 	%f791, 0f42C80000;
	min.f32 	%f792, %f790, %f791;
	div.rn.f32 	%f793, %f1181, %f1177;
	mov.f32 	%f794, 0fC0000000;
	max.f32 	%f795, %f793, %f794;
	mov.f32 	%f796, 0f40000000;
	min.f32 	%f797, %f795, %f796;
	mul.f32 	%f798, %f792, 0f3F000000;
	setp.lt.s32	%p101, %r203, 2;
	selp.f32	%f799, %f798, %f792, %p101;
	sub.f32 	%f1185, %f1185, %f784;
	sub.f32 	%f1184, %f1184, %f787;
	sub.f32 	%f800, %f1183, %f799;
	sub.f32 	%f801, %f1182, %f797;
	max.f32 	%f1183, %f800, %f783;
	mov.f32 	%f802, 0f3C23D70A;
	max.f32 	%f1182, %f801, %f802;
	add.s32 	%r203, %r203, 1;
	setp.lt.s32	%p102, %r203, %r63;
	@%p102 bra 	BB13_17;

BB13_78:
	mov.f32 	%f1193, 0f00000000;
	@%p5 bra 	BB13_110;

	div.rn.f32 	%f805, %f1183, 0fC0206C99;
	div.rn.f32 	%f176, %f805, %f240;
	add.s64 	%rd11, %rd5, 4;
	mov.u32 	%r135, 0;
	mov.f32 	%f1193, 0f00000000;
	mov.u32 	%r208, %r135;

BB13_80:
	cvt.rn.f32.s32	%f806, %r208;
	sub.f32 	%f807, %f806, %f1185;
	add.f32 	%f808, %f807, 0f3F000000;
	sqrt.rn.f32 	%f178, %f16;
	mul.f32 	%f179, %f808, %f178;
	abs.f32 	%f180, %f179;
	mul.f32 	%f181, %f179, %f179;
	add.f32 	%f809, %f807, 0fBF000000;
	mul.f32 	%f182, %f809, %f178;
	abs.f32 	%f183, %f182;
	mul.f32 	%f184, %f182, %f182;
	add.f32 	%f810, %f806, 0f3F000000;
	sub.f32 	%f811, %f810, %f1185;
	div.rn.f32 	%f812, %f811, %f240;
	lg2.approx.f32 	%f813, %f812;
	add.f32 	%f814, %f813, %f813;
	ex2.approx.f32 	%f815, %f814;
	mul.f32 	%f185, %f815, 0fBF000000;
	mul.f32 	%f816, %f185, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f817, %f816;
	mov.f32 	%f818, 0fBF317200;
	fma.rn.f32 	%f819, %f817, %f818, %f185;
	mov.f32 	%f820, 0fB5BFBE8E;
	fma.rn.f32 	%f821, %f817, %f820, %f819;
	mul.f32 	%f186, %f821, 0f3FB8AA3B;
	add.f32 	%f822, %f817, 0f00000000;
	ex2.approx.f32 	%f187, %f822;
	add.f32 	%f823, %f806, 0fBF000000;
	sub.f32 	%f824, %f823, %f1185;
	div.rn.f32 	%f825, %f824, %f240;
	lg2.approx.f32 	%f826, %f825;
	add.f32 	%f827, %f826, %f826;
	ex2.approx.f32 	%f828, %f827;
	mul.f32 	%f188, %f828, 0fBF000000;
	mul.f32 	%f829, %f188, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f830, %f829;
	fma.rn.f32 	%f831, %f830, %f818, %f188;
	fma.rn.f32 	%f832, %f830, %f820, %f831;
	mul.f32 	%f189, %f832, 0f3FB8AA3B;
	add.f32 	%f833, %f830, 0f00000000;
	ex2.approx.f32 	%f190, %f833;
	mov.b32 	 %r137, %f182;
	and.b32  	%r26, %r137, -2147483648;
	mov.b32 	 %r138, %f179;
	and.b32  	%r27, %r138, -2147483648;
	mov.u32 	%r207, %r135;

BB13_81:
	mov.u32 	%r28, %r207;
	setp.ltu.f32	%p104, %f180, 0f3F800000;
	@%p104 bra 	BB13_83;
	bra.uni 	BB13_82;

BB13_83:
	mov.f32 	%f852, 0f3BA0C9F8;
	mov.f32 	%f853, 0fBA1268FB;
	fma.rn.f32 	%f854, %f853, %f181, %f852;
	mov.f32 	%f855, 0fBCDABFD4;
	fma.rn.f32 	%f856, %f854, %f181, %f855;
	mov.f32 	%f857, 0f3DE70331;
	fma.rn.f32 	%f858, %f856, %f181, %f857;
	mov.f32 	%f859, 0fBEC09330;
	fma.rn.f32 	%f860, %f858, %f181, %f859;
	mov.f32 	%f861, 0f3F906EBA;
	fma.rn.f32 	%f862, %f860, %f181, %f861;
	mul.f32 	%f1186, %f179, %f862;
	bra.uni 	BB13_84;

BB13_82:
	setp.ltu.f32	%p105, %f180, 0f407AD445;
	mov.f32 	%f836, 0f3A03BB71;
	mov.f32 	%f837, 0fB7B730FB;
	fma.rn.f32 	%f838, %f837, %f180, %f836;
	mov.f32 	%f839, 0fBBACA3B3;
	fma.rn.f32 	%f840, %f838, %f180, %f839;
	mov.f32 	%f841, 0f3D0A7445;
	fma.rn.f32 	%f842, %f840, %f180, %f841;
	mov.f32 	%f843, 0fBE1B3B75;
	fma.rn.f32 	%f844, %f842, %f180, %f843;
	mov.f32 	%f845, 0fBF6B385A;
	fma.rn.f32 	%f846, %f844, %f180, %f845;
	mov.f32 	%f847, 0fBFD0316E;
	fma.rn.f32 	%f848, %f846, %f180, %f847;
	mov.f32 	%f849, 0fBA031CCE;
	fma.rn.f32 	%f835, %f848, %f180, %f849;
	// inline asm
	ex2.approx.ftz.f32 %f834,%f835;
	// inline asm
	mov.f32 	%f850, 0f3F800000;
	sub.f32 	%f851, %f850, %f834;
	mov.b32 	 %r139, %f851;
	selp.b32	%r140, %r139, 1065353216, %p105;
	or.b32  	%r141, %r140, %r27;
	mov.b32 	 %f1186, %r141;

BB13_84:
	setp.ltu.f32	%p106, %f183, 0f3F800000;
	@%p106 bra 	BB13_86;
	bra.uni 	BB13_85;

BB13_86:
	mov.f32 	%f881, 0f3BA0C9F8;
	mov.f32 	%f882, 0fBA1268FB;
	fma.rn.f32 	%f883, %f882, %f184, %f881;
	mov.f32 	%f884, 0fBCDABFD4;
	fma.rn.f32 	%f885, %f883, %f184, %f884;
	mov.f32 	%f886, 0f3DE70331;
	fma.rn.f32 	%f887, %f885, %f184, %f886;
	mov.f32 	%f888, 0fBEC09330;
	fma.rn.f32 	%f889, %f887, %f184, %f888;
	mov.f32 	%f890, 0f3F906EBA;
	fma.rn.f32 	%f891, %f889, %f184, %f890;
	mul.f32 	%f1187, %f182, %f891;
	bra.uni 	BB13_87;

BB13_85:
	setp.ltu.f32	%p107, %f183, 0f407AD445;
	mov.f32 	%f865, 0f3A03BB71;
	mov.f32 	%f866, 0fB7B730FB;
	fma.rn.f32 	%f867, %f866, %f183, %f865;
	mov.f32 	%f868, 0fBBACA3B3;
	fma.rn.f32 	%f869, %f867, %f183, %f868;
	mov.f32 	%f870, 0f3D0A7445;
	fma.rn.f32 	%f871, %f869, %f183, %f870;
	mov.f32 	%f872, 0fBE1B3B75;
	fma.rn.f32 	%f873, %f871, %f183, %f872;
	mov.f32 	%f874, 0fBF6B385A;
	fma.rn.f32 	%f875, %f873, %f183, %f874;
	mov.f32 	%f876, 0fBFD0316E;
	fma.rn.f32 	%f877, %f875, %f183, %f876;
	mov.f32 	%f878, 0fBA031CCE;
	fma.rn.f32 	%f864, %f877, %f183, %f878;
	// inline asm
	ex2.approx.ftz.f32 %f863,%f864;
	// inline asm
	mov.f32 	%f879, 0f3F800000;
	sub.f32 	%f880, %f879, %f863;
	mov.b32 	 %r142, %f880;
	selp.b32	%r143, %r142, 1065353216, %p107;
	or.b32  	%r144, %r143, %r26;
	mov.b32 	 %f1187, %r144;

BB13_87:
	sub.f32 	%f198, %f1186, %f1187;
	cvt.rn.f32.s32	%f199, %r28;
	sub.f32 	%f200, %f199, %f1184;
	add.f32 	%f892, %f200, 0f3F000000;
	mul.f32 	%f201, %f892, %f178;
	abs.f32 	%f202, %f201;
	setp.ltu.f32	%p108, %f202, 0f3F800000;
	@%p108 bra 	BB13_89;
	bra.uni 	BB13_88;

BB13_89:
	mul.f32 	%f911, %f201, %f201;
	mov.f32 	%f912, 0f3BA0C9F8;
	mov.f32 	%f913, 0fBA1268FB;
	fma.rn.f32 	%f914, %f913, %f911, %f912;
	mov.f32 	%f915, 0fBCDABFD4;
	fma.rn.f32 	%f916, %f914, %f911, %f915;
	mov.f32 	%f917, 0f3DE70331;
	fma.rn.f32 	%f918, %f916, %f911, %f917;
	mov.f32 	%f919, 0fBEC09330;
	fma.rn.f32 	%f920, %f918, %f911, %f919;
	mov.f32 	%f921, 0f3F906EBA;
	fma.rn.f32 	%f922, %f920, %f911, %f921;
	mul.f32 	%f1188, %f201, %f922;
	bra.uni 	BB13_90;

BB13_88:
	mov.f32 	%f895, 0f3A03BB71;
	mov.f32 	%f896, 0fB7B730FB;
	fma.rn.f32 	%f897, %f896, %f202, %f895;
	mov.f32 	%f898, 0fBBACA3B3;
	fma.rn.f32 	%f899, %f897, %f202, %f898;
	mov.f32 	%f900, 0f3D0A7445;
	fma.rn.f32 	%f901, %f899, %f202, %f900;
	mov.f32 	%f902, 0fBE1B3B75;
	fma.rn.f32 	%f903, %f901, %f202, %f902;
	mov.f32 	%f904, 0fBF6B385A;
	fma.rn.f32 	%f905, %f903, %f202, %f904;
	mov.f32 	%f906, 0fBFD0316E;
	fma.rn.f32 	%f907, %f905, %f202, %f906;
	mov.f32 	%f908, 0fBA031CCE;
	fma.rn.f32 	%f894, %f907, %f202, %f908;
	// inline asm
	ex2.approx.ftz.f32 %f893,%f894;
	// inline asm
	mov.f32 	%f909, 0f3F800000;
	sub.f32 	%f910, %f909, %f893;
	mov.b32 	 %r145, %f910;
	setp.ltu.f32	%p109, %f202, 0f407AD445;
	selp.b32	%r146, %r145, 1065353216, %p109;
	mov.b32 	 %r147, %f201;
	and.b32  	%r148, %r147, -2147483648;
	or.b32  	%r149, %r146, %r148;
	mov.b32 	 %f1188, %r149;

BB13_90:
	add.f32 	%f923, %f200, 0fBF000000;
	mul.f32 	%f206, %f923, %f178;
	abs.f32 	%f207, %f206;
	setp.ltu.f32	%p110, %f207, 0f3F800000;
	@%p110 bra 	BB13_92;
	bra.uni 	BB13_91;

BB13_92:
	mul.f32 	%f942, %f206, %f206;
	mov.f32 	%f943, 0f3BA0C9F8;
	mov.f32 	%f944, 0fBA1268FB;
	fma.rn.f32 	%f945, %f944, %f942, %f943;
	mov.f32 	%f946, 0fBCDABFD4;
	fma.rn.f32 	%f947, %f945, %f942, %f946;
	mov.f32 	%f948, 0f3DE70331;
	fma.rn.f32 	%f949, %f947, %f942, %f948;
	mov.f32 	%f950, 0fBEC09330;
	fma.rn.f32 	%f951, %f949, %f942, %f950;
	mov.f32 	%f952, 0f3F906EBA;
	fma.rn.f32 	%f953, %f951, %f942, %f952;
	mul.f32 	%f1189, %f206, %f953;
	bra.uni 	BB13_93;

BB13_91:
	mov.f32 	%f926, 0f3A03BB71;
	mov.f32 	%f927, 0fB7B730FB;
	fma.rn.f32 	%f928, %f927, %f207, %f926;
	mov.f32 	%f929, 0fBBACA3B3;
	fma.rn.f32 	%f930, %f928, %f207, %f929;
	mov.f32 	%f931, 0f3D0A7445;
	fma.rn.f32 	%f932, %f930, %f207, %f931;
	mov.f32 	%f933, 0fBE1B3B75;
	fma.rn.f32 	%f934, %f932, %f207, %f933;
	mov.f32 	%f935, 0fBF6B385A;
	fma.rn.f32 	%f936, %f934, %f207, %f935;
	mov.f32 	%f937, 0fBFD0316E;
	fma.rn.f32 	%f938, %f936, %f207, %f937;
	mov.f32 	%f939, 0fBA031CCE;
	fma.rn.f32 	%f925, %f938, %f207, %f939;
	// inline asm
	ex2.approx.ftz.f32 %f924,%f925;
	// inline asm
	mov.f32 	%f940, 0f3F800000;
	sub.f32 	%f941, %f940, %f924;
	mov.b32 	 %r150, %f941;
	setp.ltu.f32	%p111, %f207, 0f407AD445;
	selp.b32	%r151, %r150, 1065353216, %p111;
	mov.b32 	 %r152, %f206;
	and.b32  	%r153, %r152, -2147483648;
	or.b32  	%r154, %r151, %r153;
	mov.b32 	 %f1189, %r154;

BB13_93:
	mul.f32 	%f962, %f198, 0f3F000000;
	sub.f32 	%f963, %f1188, %f1189;
	mul.f32 	%f964, %f963, 0f3F000000;
	mul.f32 	%f965, %f962, %f1183;
	fma.rn.f32 	%f211, %f964, %f965, %f1182;
	mad.lo.s32 	%r156, %r28, %r62, %r208;
	cvt.s64.s32	%rd82, %r156;
	add.s64 	%rd83, %rd82, %rd6;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd85, %rd1, %rd84;
	ld.global.f32 	%f212, [%rd85];
	// inline asm
	ex2.approx.ftz.f32 %f954,%f186;
	// inline asm
	mul.f32 	%f966, %f954, %f187;
	setp.lt.f32	%p112, %f185, 0fC2D20000;
	selp.f32	%f967, 0f00000000, %f966, %p112;
	setp.gt.f32	%p113, %f185, 0f42D20000;
	selp.f32	%f968, 0f7F800000, %f967, %p113;
	// inline asm
	ex2.approx.ftz.f32 %f956,%f189;
	// inline asm
	mul.f32 	%f969, %f956, %f190;
	setp.lt.f32	%p114, %f188, 0fC2D20000;
	selp.f32	%f970, 0f00000000, %f969, %p114;
	setp.gt.f32	%p115, %f188, 0f42D20000;
	selp.f32	%f971, 0f7F800000, %f970, %p115;
	sub.f32 	%f972, %f968, %f971;
	mul.f32 	%f973, %f176, %f972;
	mul.f32 	%f974, %f964, %f973;
	st.local.f32 	[%rd5], %f974;
	add.f32 	%f975, %f199, 0f3F000000;
	sub.f32 	%f976, %f975, %f1184;
	div.rn.f32 	%f977, %f976, %f240;
	lg2.approx.f32 	%f978, %f977;
	add.f32 	%f979, %f978, %f978;
	ex2.approx.f32 	%f980, %f979;
	mul.f32 	%f981, %f980, 0fBF000000;
	mul.f32 	%f982, %f981, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f983, %f982;
	fma.rn.f32 	%f985, %f983, %f818, %f981;
	fma.rn.f32 	%f987, %f983, %f820, %f985;
	mul.f32 	%f959, %f987, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f958,%f959;
	// inline asm
	add.f32 	%f988, %f983, 0f00000000;
	ex2.approx.f32 	%f989, %f988;
	mul.f32 	%f990, %f958, %f989;
	setp.lt.f32	%p116, %f981, 0fC2D20000;
	selp.f32	%f991, 0f00000000, %f990, %p116;
	setp.gt.f32	%p117, %f981, 0f42D20000;
	selp.f32	%f992, 0f7F800000, %f991, %p117;
	add.f32 	%f993, %f199, 0fBF000000;
	sub.f32 	%f994, %f993, %f1184;
	div.rn.f32 	%f995, %f994, %f240;
	lg2.approx.f32 	%f996, %f995;
	add.f32 	%f997, %f996, %f996;
	ex2.approx.f32 	%f998, %f997;
	mul.f32 	%f999, %f998, 0fBF000000;
	mul.f32 	%f1000, %f999, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1001, %f1000;
	fma.rn.f32 	%f1002, %f1001, %f818, %f999;
	fma.rn.f32 	%f1003, %f1001, %f820, %f1002;
	mul.f32 	%f961, %f1003, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f960,%f961;
	// inline asm
	add.f32 	%f1004, %f1001, 0f00000000;
	ex2.approx.f32 	%f1005, %f1004;
	mul.f32 	%f1006, %f960, %f1005;
	setp.lt.f32	%p118, %f999, 0fC2D20000;
	selp.f32	%f1007, 0f00000000, %f1006, %p118;
	setp.gt.f32	%p119, %f999, 0f42D20000;
	selp.f32	%f1008, 0f7F800000, %f1007, %p119;
	sub.f32 	%f1009, %f992, %f1008;
	mul.f32 	%f1010, %f176, %f1009;
	mul.f32 	%f1011, %f962, %f1010;
	st.local.f32 	[%rd5+4], %f1011;
	mul.f32 	%f1012, %f962, %f964;
	st.local.f32 	[%rd5+8], %f1012;
	mov.u32 	%r157, 1065353216;
	st.local.u32 	[%rd5+12], %r157;
	mov.u32 	%r209, 0;

BB13_94:
	setp.gt.s32	%p120, %r209, 3;
	@%p120 bra 	BB13_97;

	mul.wide.s32 	%rd86, %r209, 5;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd142, %rd3, %rd87;
	mul.wide.s32 	%rd88, %r209, 4;
	add.s64 	%rd139, %rd11, %rd88;
	add.s64 	%rd89, %rd5, %rd88;
	ld.local.f32 	%f213, [%rd89];
	add.s32 	%r210, %r209, 1;
	mov.u64 	%rd141, %rd142;
	mov.f32 	%f1190, %f213;
	bra.uni 	BB13_96;

BB13_139:
	ld.local.f32 	%f239, [%rd139];
	add.s64 	%rd141, %rd141, 16;
	add.s64 	%rd139, %rd139, 4;
	add.s32 	%r210, %r210, 1;
	add.s64 	%rd142, %rd142, 4;
	mov.f32 	%f1190, %f239;

BB13_96:
	mov.f32 	%f214, %f1190;
	mul.f32 	%f1013, %f214, %f213;
	div.rn.f32 	%f1014, %f1013, %f211;
	ld.local.f32 	%f1015, [%rd142];
	add.f32 	%f1016, %f1014, %f1015;
	st.local.f32 	[%rd142], %f1016;
	st.local.f32 	[%rd141], %f1016;
	setp.lt.s32	%p121, %r210, 4;
	@%p121 bra 	BB13_139;

BB13_97:
	add.s32 	%r209, %r209, 1;
	setp.lt.s32	%p122, %r209, 4;
	@%p122 bra 	BB13_94;

	setp.leu.f32	%p123, %f211, 0f00000000;
	@%p123 bra 	BB13_108;

	setp.gt.f32	%p124, %f212, 0f00000000;
	@%p124 bra 	BB13_101;
	bra.uni 	BB13_100;

BB13_101:
	setp.lt.f32	%p125, %f211, 0f7F800000;
	@%p125 bra 	BB13_103;
	bra.uni 	BB13_102;

BB13_103:
	setp.lt.f32	%p126, %f211, 0f00800000;
	mul.f32 	%f1019, %f211, 0f4B800000;
	selp.f32	%f1020, %f1019, %f211, %p126;
	selp.f32	%f1021, 0fC3170000, 0fC2FE0000, %p126;
	mov.b32 	 %r158, %f1020;
	and.b32  	%r159, %r158, 8388607;
	or.b32  	%r160, %r159, 1065353216;
	mov.b32 	 %f1022, %r160;
	shr.u32 	%r161, %r158, 23;
	cvt.rn.f32.u32	%f1023, %r161;
	add.f32 	%f1024, %f1021, %f1023;
	setp.gt.f32	%p127, %f1022, 0f3FAE147B;
	mul.f32 	%f1025, %f1022, 0f3F000000;
	add.f32 	%f1026, %f1024, 0f3F800000;
	selp.f32	%f1027, %f1025, %f1022, %p127;
	selp.f32	%f1028, %f1026, %f1024, %p127;
	add.f32 	%f1018, %f1027, 0f3F800000;
	add.f32 	%f1029, %f1027, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1017,%f1018;
	// inline asm
	mul.f32 	%f1030, %f1029, %f1029;
	neg.f32 	%f1031, %f1030;
	mul.rn.f32 	%f1032, %f1017, %f1031;
	add.rn.f32 	%f1033, %f1029, %f1032;
	mul.f32 	%f1034, %f1033, %f1033;
	mov.f32 	%f1035, 0f3C4C6A36;
	mov.f32 	%f1036, 0f3B1E94E6;
	fma.rn.f32 	%f1037, %f1036, %f1034, %f1035;
	mov.f32 	%f1038, 0f3DAAAB1A;
	fma.rn.f32 	%f1039, %f1037, %f1034, %f1038;
	mul.f32 	%f1040, %f1034, %f1039;
	fma.rn.f32 	%f1041, %f1040, %f1033, %f1032;
	add.f32 	%f1042, %f1029, %f1041;
	mov.f32 	%f1043, 0f3F317218;
	fma.rn.f32 	%f1191, %f1028, %f1043, %f1042;
	bra.uni 	BB13_104;

BB13_100:
	sub.f32 	%f1193, %f1193, %f211;
	bra.uni 	BB13_108;

BB13_102:
	lg2.approx.f32 	%f1191, %f211;

BB13_104:
	mul.f32 	%f1044, %f212, %f1191;
	sub.f32 	%f219, %f1044, %f211;
	setp.lt.f32	%p128, %f212, 0f7F800000;
	@%p128 bra 	BB13_106;
	bra.uni 	BB13_105;

BB13_106:
	setp.lt.f32	%p129, %f212, 0f00800000;
	mul.f32 	%f1047, %f212, 0f4B800000;
	selp.f32	%f1048, %f1047, %f212, %p129;
	selp.f32	%f1049, 0fC3170000, 0fC2FE0000, %p129;
	mov.b32 	 %r162, %f1048;
	and.b32  	%r163, %r162, 8388607;
	or.b32  	%r164, %r163, 1065353216;
	mov.b32 	 %f1050, %r164;
	shr.u32 	%r165, %r162, 23;
	cvt.rn.f32.u32	%f1051, %r165;
	add.f32 	%f1052, %f1049, %f1051;
	setp.gt.f32	%p130, %f1050, 0f3FAE147B;
	mul.f32 	%f1053, %f1050, 0f3F000000;
	add.f32 	%f1054, %f1052, 0f3F800000;
	selp.f32	%f1055, %f1053, %f1050, %p130;
	selp.f32	%f1056, %f1054, %f1052, %p130;
	add.f32 	%f1046, %f1055, 0f3F800000;
	add.f32 	%f1057, %f1055, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1045,%f1046;
	// inline asm
	mul.f32 	%f1058, %f1057, %f1057;
	neg.f32 	%f1059, %f1058;
	mul.rn.f32 	%f1060, %f1045, %f1059;
	add.rn.f32 	%f1061, %f1057, %f1060;
	mul.f32 	%f1062, %f1061, %f1061;
	mov.f32 	%f1063, 0f3C4C6A36;
	mov.f32 	%f1064, 0f3B1E94E6;
	fma.rn.f32 	%f1065, %f1064, %f1062, %f1063;
	mov.f32 	%f1066, 0f3DAAAB1A;
	fma.rn.f32 	%f1067, %f1065, %f1062, %f1066;
	mul.f32 	%f1068, %f1062, %f1067;
	fma.rn.f32 	%f1069, %f1068, %f1061, %f1060;
	add.f32 	%f1070, %f1057, %f1069;
	mov.f32 	%f1071, 0f3F317218;
	fma.rn.f32 	%f1192, %f1056, %f1071, %f1070;
	bra.uni 	BB13_107;

BB13_105:
	lg2.approx.f32 	%f1192, %f212;

BB13_107:
	mul.f32 	%f1072, %f212, %f1192;
	sub.f32 	%f1073, %f219, %f1072;
	add.f32 	%f1074, %f212, %f1073;
	add.f32 	%f1193, %f1193, %f1074;

BB13_108:
	add.s32 	%r33, %r28, 1;
	setp.lt.s32	%p131, %r33, %r62;
	mov.u32 	%r207, %r33;
	@%p131 bra 	BB13_81;

	add.s32 	%r208, %r208, 1;
	setp.lt.s32	%p132, %r208, %r62;
	@%p132 bra 	BB13_80;

BB13_110:
	mov.u32 	%r215, 0;

BB13_111:
	mov.u32 	%r35, %r215;
	mul.wide.s32 	%rd90, %r35, 16;
	add.s64 	%rd19, %rd3, %rd90;
	setp.lt.s32	%p133, %r35, 0;
	@%p133 bra 	BB13_118;

	shl.b32 	%r36, %r35, 2;
	mov.u32 	%r211, 0;

BB13_113:
	mov.u32 	%r37, %r211;
	setp.lt.s32	%p134, %r37, 1;
	@%p134 bra 	BB13_117;

	mul.wide.s32 	%rd92, %r37, 4;
	add.s64 	%rd144, %rd3, %rd92;
	mov.u64 	%rd143, %rd19;
	add.s32 	%r38, %r37, -1;
	mov.f32 	%f1196, 0f00000000;
	mov.u32 	%r212, -1;
	mov.f32 	%f1195, %f1196;
	@%p134 bra 	BB13_116;

BB13_115:
	ld.local.f32 	%f1077, [%rd143];
	ld.local.f32 	%f1078, [%rd144];
	fma.rn.f32 	%f1196, %f1078, %f1077, %f1196;
	add.s64 	%rd144, %rd144, 16;
	add.s64 	%rd143, %rd143, 4;
	add.s32 	%r212, %r212, 1;
	setp.lt.s32	%p136, %r212, %r38;
	mov.f32 	%f1195, %f1196;
	@%p136 bra 	BB13_115;

BB13_116:
	add.s32 	%r169, %r37, %r36;
	mul.wide.s32 	%rd93, %r169, 4;
	add.s64 	%rd94, %rd3, %rd93;
	ld.local.f32 	%f1079, [%rd94];
	sub.f32 	%f1080, %f1079, %f1195;
	st.local.f32 	[%rd94], %f1080;

BB13_117:
	add.s32 	%r211, %r37, 1;
	setp.lt.s32	%p137, %r37, %r35;
	@%p137 bra 	BB13_113;

BB13_118:
	add.s32 	%r215, %r35, 1;
	setp.gt.s32	%p138, %r215, 3;
	@%p138 bra 	BB13_126;

	cvt.s64.s32	%rd96, %r35;
	add.s64 	%rd27, %rd96, 1;
	add.s32 	%r43, %r35, -1;
	shl.b32 	%r44, %r35, 2;
	mul.lo.s32 	%r170, %r35, 5;
	mul.wide.s32 	%rd97, %r170, 4;
	add.s64 	%rd28, %rd3, %rd97;
	mov.u64 	%rd145, 0;
	mov.u32 	%r214, %r215;

BB13_120:
	add.s64 	%rd98, %rd27, %rd145;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd30, %rd3, %rd99;
	add.s32 	%r171, %r214, %r44;
	mul.wide.s32 	%rd100, %r171, 4;
	add.s64 	%rd31, %rd3, %rd100;
	setp.gt.s32	%p139, %r35, 0;
	@%p139 bra 	BB13_122;
	bra.uni 	BB13_121;

BB13_122:
	mov.u64 	%rd147, %rd30;
	mov.u64 	%rd146, %rd19;
	setp.lt.s32	%p140, %r35, 1;
	mov.f32 	%f1199, 0f00000000;
	mov.u32 	%r216, -1;
	mov.f32 	%f1198, %f1199;
	@%p140 bra 	BB13_124;

BB13_123:
	ld.local.f32 	%f1087, [%rd146];
	ld.local.f32 	%f1088, [%rd147];
	fma.rn.f32 	%f1199, %f1088, %f1087, %f1199;
	add.s64 	%rd147, %rd147, 16;
	add.s64 	%rd146, %rd146, 4;
	add.s32 	%r216, %r216, 1;
	setp.lt.s32	%p141, %r216, %r43;
	mov.f32 	%f1198, %f1199;
	@%p141 bra 	BB13_123;

BB13_124:
	ld.local.f32 	%f1089, [%rd28];
	rcp.rn.f32 	%f1090, %f1089;
	ld.local.f32 	%f1091, [%rd31];
	sub.f32 	%f1092, %f1091, %f1198;
	mul.f32 	%f1093, %f1090, %f1092;
	st.local.f32 	[%rd31], %f1093;
	bra.uni 	BB13_125;

BB13_121:
	ld.local.f32 	%f1081, [%rd28];
	rcp.rn.f32 	%f1082, %f1081;
	ld.local.f32 	%f1083, [%rd31];
	mul.f32 	%f1084, %f1082, %f1083;
	st.local.f32 	[%rd31], %f1084;

BB13_125:
	add.s32 	%r214, %r214, 1;
	setp.lt.s32	%p142, %r214, 4;
	add.s64 	%rd145, %rd145, 1;
	@%p142 bra 	BB13_120;

BB13_126:
	setp.lt.s32	%p143, %r215, 4;
	@%p143 bra 	BB13_111;

	ld.local.f32 	%f232, [%rd3+60];
	mov.u32 	%r217, 0;

BB13_128:
	mul.wide.s32 	%rd102, %r217, 4;
	or.b64  	%rd39, %rd102, 3;
	setp.eq.s32	%p144, %r217, 0;
	selp.f32	%f1094, 0f3F800000, 0f00000000, %p144;
	st.local.f32 	[%rd2], %f1094;
	mov.u32 	%r218, 1;
	mov.u64 	%rd148, 0;

BB13_129:
	shl.b64 	%rd103, %rd148, 2;
	add.s64 	%rd104, %rd103, %rd3;
	add.s64 	%rd150, %rd104, 4;
	setp.lt.s32	%p145, %r218, 1;
	mov.f32 	%f1202, 0f00000000;
	mov.u32 	%r219, -1;
	mov.f32 	%f1201, %f1202;
	mov.u64 	%rd149, %rd2;
	@%p145 bra 	BB13_131;

BB13_130:
	mov.u64 	%rd43, %rd149;
	ld.local.f32 	%f1097, [%rd43];
	ld.local.f32 	%f1098, [%rd150];
	fma.rn.f32 	%f1202, %f1098, %f1097, %f1202;
	add.s64 	%rd150, %rd150, 16;
	add.s64 	%rd46, %rd43, 4;
	add.s32 	%r176, %r218, -1;
	add.s32 	%r219, %r219, 1;
	setp.lt.s32	%p146, %r219, %r176;
	mov.u64 	%rd149, %rd46;
	mov.f32 	%f1201, %f1202;
	@%p146 bra 	BB13_130;

BB13_131:
	setp.eq.s32	%p147, %r218, %r217;
	selp.f32	%f1099, 0f3F800000, 0f00000000, %p147;
	mul.wide.s32 	%rd105, %r218, 4;
	add.s64 	%rd106, %rd2, %rd105;
	sub.f32 	%f1100, %f1099, %f1201;
	st.local.f32 	[%rd106], %f1100;
	add.s32 	%r218, %r218, 1;
	setp.lt.s32	%p148, %r218, 4;
	add.s64 	%rd148, %rd148, 1;
	@%p148 bra 	BB13_129;

	ld.local.f32 	%f1101, [%rd2+12];
	div.rn.f32 	%f1102, %f1101, %f232;
	shl.b32 	%r54, %r217, 2;
	add.s32 	%r178, %r54, 3;
	mul.wide.s32 	%rd108, %r178, 4;
	add.s64 	%rd109, %rd4, %rd108;
	st.local.f32 	[%rd109], %f1102;
	mov.u32 	%r220, 2;
	mov.u64 	%rd151, 0;

BB13_133:
	mov.u32 	%r55, %r220;
	mul.lo.s64 	%rd110, %rd151, -5;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd112, %rd111, %rd3;
	add.s64 	%rd153, %rd112, 56;
	sub.s64 	%rd113, %rd39, %rd151;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd152, %rd4, %rd114;
	add.s32 	%r221, %r55, 1;
	mov.f32 	%f1204, 0f00000000;
	mov.f32 	%f1205, %f1204;
	setp.gt.s32	%p149, %r221, 3;
	@%p149 bra 	BB13_135;

BB13_134:
	ld.local.f32 	%f1105, [%rd152];
	ld.local.f32 	%f1106, [%rd153];
	fma.rn.f32 	%f1205, %f1106, %f1105, %f1205;
	add.s64 	%rd153, %rd153, 16;
	add.s64 	%rd152, %rd152, 4;
	add.s32 	%r221, %r221, 1;
	setp.lt.s32	%p150, %r221, 4;
	mov.f32 	%f1204, %f1205;
	@%p150 bra 	BB13_134;

BB13_135:
	mul.lo.s32 	%r179, %r55, 5;
	mul.wide.s32 	%rd115, %r179, 4;
	add.s64 	%rd116, %rd3, %rd115;
	ld.local.f32 	%f1107, [%rd116];
	rcp.rn.f32 	%f1108, %f1107;
	mul.wide.s32 	%rd117, %r55, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.local.f32 	%f1109, [%rd118];
	sub.f32 	%f1110, %f1109, %f1204;
	mul.f32 	%f1111, %f1108, %f1110;
	add.s32 	%r180, %r55, %r54;
	mul.wide.s32 	%rd119, %r180, 4;
	add.s64 	%rd120, %rd4, %rd119;
	st.local.f32 	[%rd120], %f1111;
	add.s32 	%r220, %r55, -1;
	add.s64 	%rd151, %rd151, 1;
	setp.gt.s32	%p151, %r55, 0;
	@%p151 bra 	BB13_133;

	add.s32 	%r217, %r217, 1;
	setp.lt.s32	%p152, %r217, 4;
	@%p152 bra 	BB13_128;

	ld.param.u64 	%rd137, [kernel_MLEFit_param_6];
	ld.param.u64 	%rd136, [kernel_MLEFit_param_5];
	ld.param.u32 	%r189, [kernel_MLEFit_param_7];
	ld.param.u64 	%rd135, [kernel_MLEFit_param_4];
	mov.u32 	%r188, %tid.x;
	mov.u32 	%r187, %ctaid.x;
	mov.u32 	%r186, %ntid.x;
	mad.lo.s32 	%r185, %r186, %r187, %r188;
	ld.local.f32 	%f1112, [%rd4];
	ld.local.f32 	%f1113, [%rd4+20];
	ld.local.f32 	%f1114, [%rd4+40];
	ld.local.f32 	%f1115, [%rd4+60];
	cvta.to.global.u64 	%rd121, %rd135;
	mul.wide.s32 	%rd122, %r185, 4;
	add.s64 	%rd123, %rd121, %rd122;
	st.global.f32 	[%rd123], %f1185;
	mul.wide.s32 	%rd124, %r189, 4;
	add.s64 	%rd125, %rd123, %rd124;
	st.global.f32 	[%rd125], %f1184;
	add.s64 	%rd126, %rd125, %rd124;
	st.global.f32 	[%rd126], %f1183;
	add.s64 	%rd127, %rd126, %rd124;
	st.global.f32 	[%rd127], %f1182;
	cvta.to.global.u64 	%rd128, %rd136;
	add.s64 	%rd129, %rd128, %rd122;
	st.global.f32 	[%rd129], %f1112;
	add.s64 	%rd130, %rd129, %rd124;
	st.global.f32 	[%rd130], %f1113;
	add.s64 	%rd131, %rd130, %rd124;
	st.global.f32 	[%rd131], %f1114;
	add.s64 	%rd132, %rd131, %rd124;
	st.global.f32 	[%rd132], %f1115;
	cvta.to.global.u64 	%rd133, %rd137;
	add.s64 	%rd134, %rd133, %rd122;
	st.global.f32 	[%rd134], %f1193;

BB13_138:
	ret;
}

	// .globl	kernel_MLEFit_sigma
.visible .entry kernel_MLEFit_sigma(
	.param .u64 kernel_MLEFit_sigma_param_0,
	.param .f32 kernel_MLEFit_sigma_param_1,
	.param .u32 kernel_MLEFit_sigma_param_2,
	.param .u32 kernel_MLEFit_sigma_param_3,
	.param .u64 kernel_MLEFit_sigma_param_4,
	.param .u64 kernel_MLEFit_sigma_param_5,
	.param .u64 kernel_MLEFit_sigma_param_6,
	.param .u32 kernel_MLEFit_sigma_param_7
)
{
	.local .align 4 .b8 	__local_depot14[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<397>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<2351>;
	.reg .b32 	%r<315>;
	.reg .b64 	%rd<150>;


	mov.u64 	%rd149, __local_depot14;
	cvta.local.u64 	%SP, %rd149;
	ld.param.u64 	%rd50, [kernel_MLEFit_sigma_param_0];
	ld.param.f32 	%f2316, [kernel_MLEFit_sigma_param_1];
	ld.param.u32 	%r64, [kernel_MLEFit_sigma_param_2];
	ld.param.u32 	%r65, [kernel_MLEFit_sigma_param_3];
	ld.param.u32 	%r66, [kernel_MLEFit_sigma_param_7];
	cvta.to.global.u64 	%rd1, %rd50;
	add.u64 	%rd54, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd54;
	add.u64 	%rd55, %SP, 100;
	cvta.to.local.u64 	%rd3, %rd55;
	add.u64 	%rd56, %SP, 200;
	cvta.to.local.u64 	%rd4, %rd56;
	add.u64 	%rd57, %SP, 300;
	cvta.to.local.u64 	%rd5, %rd57;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p15, %r4, %r66;
	@%p15 bra 	BB14_240;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd3+63], %rs1;
	st.local.u8 	[%rd3+62], %rs1;
	st.local.u8 	[%rd3+61], %rs1;
	st.local.u8 	[%rd3+60], %rs1;
	st.local.u8 	[%rd3+59], %rs1;
	st.local.u8 	[%rd3+58], %rs1;
	st.local.u8 	[%rd3+57], %rs1;
	st.local.u8 	[%rd3+56], %rs1;
	st.local.u8 	[%rd3+55], %rs1;
	st.local.u8 	[%rd3+54], %rs1;
	st.local.u8 	[%rd3+53], %rs1;
	st.local.u8 	[%rd3+52], %rs1;
	st.local.u8 	[%rd3+51], %rs1;
	st.local.u8 	[%rd3+50], %rs1;
	st.local.u8 	[%rd3+49], %rs1;
	st.local.u8 	[%rd3+48], %rs1;
	st.local.u8 	[%rd3+47], %rs1;
	st.local.u8 	[%rd3+46], %rs1;
	st.local.u8 	[%rd3+45], %rs1;
	st.local.u8 	[%rd3+44], %rs1;
	st.local.u8 	[%rd3+43], %rs1;
	st.local.u8 	[%rd3+42], %rs1;
	st.local.u8 	[%rd3+41], %rs1;
	st.local.u8 	[%rd3+40], %rs1;
	st.local.u8 	[%rd3+39], %rs1;
	st.local.u8 	[%rd3+38], %rs1;
	st.local.u8 	[%rd3+37], %rs1;
	st.local.u8 	[%rd3+36], %rs1;
	st.local.u8 	[%rd3+35], %rs1;
	st.local.u8 	[%rd3+34], %rs1;
	st.local.u8 	[%rd3+33], %rs1;
	st.local.u8 	[%rd3+32], %rs1;
	st.local.u8 	[%rd3+31], %rs1;
	st.local.u8 	[%rd3+30], %rs1;
	st.local.u8 	[%rd3+29], %rs1;
	st.local.u8 	[%rd3+28], %rs1;
	st.local.u8 	[%rd3+27], %rs1;
	st.local.u8 	[%rd3+26], %rs1;
	st.local.u8 	[%rd3+25], %rs1;
	st.local.u8 	[%rd3+24], %rs1;
	st.local.u8 	[%rd3+23], %rs1;
	st.local.u8 	[%rd3+22], %rs1;
	st.local.u8 	[%rd3+21], %rs1;
	st.local.u8 	[%rd3+20], %rs1;
	st.local.u8 	[%rd3+19], %rs1;
	st.local.u8 	[%rd3+18], %rs1;
	st.local.u8 	[%rd3+17], %rs1;
	st.local.u8 	[%rd3+16], %rs1;
	st.local.u8 	[%rd3+15], %rs1;
	st.local.u8 	[%rd3+14], %rs1;
	st.local.u8 	[%rd3+13], %rs1;
	st.local.u8 	[%rd3+12], %rs1;
	st.local.u8 	[%rd3+11], %rs1;
	st.local.u8 	[%rd3+10], %rs1;
	st.local.u8 	[%rd3+9], %rs1;
	st.local.u8 	[%rd3+8], %rs1;
	st.local.u8 	[%rd3+7], %rs1;
	st.local.u8 	[%rd3+6], %rs1;
	st.local.u8 	[%rd3+5], %rs1;
	st.local.u8 	[%rd3+4], %rs1;
	st.local.u8 	[%rd3+3], %rs1;
	st.local.u8 	[%rd3+2], %rs1;
	st.local.u8 	[%rd3+1], %rs1;
	st.local.u8 	[%rd3], %rs1;
	st.local.u8 	[%rd4+63], %rs1;
	st.local.u8 	[%rd4+62], %rs1;
	st.local.u8 	[%rd4+61], %rs1;
	st.local.u8 	[%rd4+60], %rs1;
	st.local.u8 	[%rd4+59], %rs1;
	st.local.u8 	[%rd4+58], %rs1;
	st.local.u8 	[%rd4+57], %rs1;
	st.local.u8 	[%rd4+56], %rs1;
	st.local.u8 	[%rd4+55], %rs1;
	st.local.u8 	[%rd4+54], %rs1;
	st.local.u8 	[%rd4+53], %rs1;
	st.local.u8 	[%rd4+52], %rs1;
	st.local.u8 	[%rd4+51], %rs1;
	st.local.u8 	[%rd4+50], %rs1;
	st.local.u8 	[%rd4+49], %rs1;
	st.local.u8 	[%rd4+48], %rs1;
	st.local.u8 	[%rd4+47], %rs1;
	st.local.u8 	[%rd4+46], %rs1;
	st.local.u8 	[%rd4+45], %rs1;
	st.local.u8 	[%rd4+44], %rs1;
	st.local.u8 	[%rd4+43], %rs1;
	st.local.u8 	[%rd4+42], %rs1;
	st.local.u8 	[%rd4+41], %rs1;
	st.local.u8 	[%rd4+40], %rs1;
	st.local.u8 	[%rd4+39], %rs1;
	st.local.u8 	[%rd4+38], %rs1;
	st.local.u8 	[%rd4+37], %rs1;
	st.local.u8 	[%rd4+36], %rs1;
	st.local.u8 	[%rd4+35], %rs1;
	st.local.u8 	[%rd4+34], %rs1;
	st.local.u8 	[%rd4+33], %rs1;
	st.local.u8 	[%rd4+32], %rs1;
	st.local.u8 	[%rd4+31], %rs1;
	st.local.u8 	[%rd4+30], %rs1;
	st.local.u8 	[%rd4+29], %rs1;
	st.local.u8 	[%rd4+28], %rs1;
	st.local.u8 	[%rd4+27], %rs1;
	st.local.u8 	[%rd4+26], %rs1;
	st.local.u8 	[%rd4+25], %rs1;
	st.local.u8 	[%rd4+24], %rs1;
	st.local.u8 	[%rd4+23], %rs1;
	st.local.u8 	[%rd4+22], %rs1;
	st.local.u8 	[%rd4+21], %rs1;
	st.local.u8 	[%rd4+20], %rs1;
	st.local.u8 	[%rd4+19], %rs1;
	st.local.u8 	[%rd4+18], %rs1;
	st.local.u8 	[%rd4+17], %rs1;
	st.local.u8 	[%rd4+16], %rs1;
	st.local.u8 	[%rd4+15], %rs1;
	st.local.u8 	[%rd4+14], %rs1;
	st.local.u8 	[%rd4+13], %rs1;
	st.local.u8 	[%rd4+12], %rs1;
	st.local.u8 	[%rd4+11], %rs1;
	st.local.u8 	[%rd4+10], %rs1;
	st.local.u8 	[%rd4+9], %rs1;
	st.local.u8 	[%rd4+8], %rs1;
	st.local.u8 	[%rd4+7], %rs1;
	st.local.u8 	[%rd4+6], %rs1;
	st.local.u8 	[%rd4+5], %rs1;
	st.local.u8 	[%rd4+4], %rs1;
	st.local.u8 	[%rd4+3], %rs1;
	st.local.u8 	[%rd4+2], %rs1;
	st.local.u8 	[%rd4+1], %rs1;
	st.local.u8 	[%rd4], %rs1;
	mul.lo.s32 	%r68, %r64, %r64;
	mul.lo.s32 	%r69, %r68, %r4;
	cvt.s64.s32	%rd6, %r69;
	mov.f32 	%f452, 0f00000000;
	mov.f32 	%f2261, %f452;
	mov.f32 	%f2255, %f452;
	mov.f32 	%f2278, %f452;
	mov.f32 	%f2263, %f452;
	mov.f32 	%f2257, %f452;
	mov.u32 	%r67, 0;
	setp.lt.s32	%p16, %r64, 1;
	mov.f32 	%f2276, %f452;
	@%p16 bra 	BB14_6;

	mov.u32 	%r285, %r67;

BB14_3:
	mov.f32 	%f2268, %f2278;
	mov.f32 	%f2277, %f2268;
	mov.f32 	%f2260, %f2263;
	mov.f32 	%f2262, %f2260;
	mov.f32 	%f2254, %f2257;
	mov.f32 	%f2256, %f2254;
	cvt.rn.f32.s32	%f4, %r285;
	mov.u32 	%r284, %r67;

BB14_4:
	mov.u32 	%r6, %r284;
	mad.lo.s32 	%r71, %r6, %r64, %r285;
	cvt.s64.s32	%rd62, %r71;
	add.s64 	%rd63, %rd62, %rd6;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.f32 	%f453, [%rd65];
	fma.rn.f32 	%f2277, %f4, %f453, %f2277;
	cvt.rn.f32.s32	%f454, %r6;
	fma.rn.f32 	%f2262, %f454, %f453, %f2262;
	add.f32 	%f2256, %f2256, %f453;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p17, %r7, %r64;
	mov.u32 	%r284, %r7;
	@%p17 bra 	BB14_4;

	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p18, %r285, %r64;
	mov.f32 	%f2257, %f2256;
	mov.f32 	%f2255, %f2256;
	mov.f32 	%f2263, %f2262;
	mov.f32 	%f2261, %f2262;
	mov.f32 	%f2278, %f2277;
	mov.f32 	%f2267, %f2277;
	mov.f32 	%f2276, %f2267;
	@%p18 bra 	BB14_3;

BB14_6:
	mov.f32 	%f13, %f2276;
	div.rn.f32 	%f2320, %f13, %f2255;
	div.rn.f32 	%f2319, %f2261, %f2255;
	mov.f32 	%f457, 0f3F000000;
	div.rn.f32 	%f458, %f457, %f2316;
	div.rn.f32 	%f16, %f458, %f2316;
	mov.f32 	%f2317, 0f51BA43B7;
	mov.f32 	%f2273, %f452;
	@%p16 bra 	BB14_15;

	mul.wide.s32 	%rd66, %r69, 4;
	add.s64 	%rd7, %rd1, %rd66;
	mov.f32 	%f2275, 0f00000000;
	mov.u32 	%r72, 0;
	mov.f32 	%f2317, 0f51BA43B7;
	mov.u32 	%r294, %r72;

BB14_8:
	mov.f32 	%f2272, %f2275;
	mov.f32 	%f2274, %f2272;
	mov.u32 	%r293, %r72;

BB14_9:
	mov.u32 	%r289, %r293;
	mov.u32 	%r10, %r289;
	mov.f32 	%f2265, 0f00000000;
	mov.f32 	%f2264, %f2265;
	mov.u32 	%r292, %r72;

BB14_10:
	mul.lo.s32 	%r79, %r64, %r292;
	mul.wide.s32 	%rd67, %r79, 4;
	add.s64 	%rd137, %rd7, %rd67;
	sub.s32 	%r80, %r292, %r294;
	cvt.rn.f32.s32	%f463, %r80;
	mul.f32 	%f464, %f463, %f463;
	mul.f32 	%f465, %f16, %f464;
	mul.f32 	%f466, %f465, 0fBFB8AA3B;
	ex2.approx.f32 	%f23, %f466;
	mov.u32 	%r290, %r72;
	mov.u32 	%r291, %r10;

BB14_11:
	mov.u32 	%r12, %r291;
	mov.u32 	%r13, %r290;
	cvt.rn.f32.s32	%f467, %r12;
	mul.f32 	%f468, %f467, %f467;
	mul.f32 	%f469, %f16, %f468;
	mul.f32 	%f470, %f469, 0fBFB8AA3B;
	ex2.approx.f32 	%f471, %f470;
	mul.f32 	%f472, %f23, %f471;
	ld.global.f32 	%f473, [%rd137];
	fma.rn.f32 	%f2265, %f472, %f473, %f2265;
	add.f32 	%f2264, %f2264, %f472;
	add.s32 	%r14, %r12, -1;
	add.s64 	%rd137, %rd137, 4;
	add.s32 	%r15, %r13, 1;
	setp.lt.s32	%p20, %r15, %r64;
	mov.u32 	%r290, %r15;
	mov.u32 	%r291, %r14;
	@%p20 bra 	BB14_11;

	add.s32 	%r292, %r292, 1;
	setp.lt.s32	%p21, %r292, %r64;
	@%p21 bra 	BB14_10;

	div.rn.f32 	%f474, %f2265, %f2264;
	max.f32 	%f2274, %f2274, %f474;
	min.f32 	%f2317, %f2317, %f474;
	add.s32 	%r293, %r10, 1;
	setp.lt.s32	%p22, %r293, %r64;
	@%p22 bra 	BB14_9;

	add.s32 	%r294, %r294, 1;
	setp.lt.s32	%p23, %r294, %r64;
	mov.f32 	%f2275, %f2274;
	mov.f32 	%f2273, %f2274;
	@%p23 bra 	BB14_8;

BB14_15:
	sub.f32 	%f475, %f2273, %f2317;
	add.f32 	%f476, %f475, %f475;
	mul.f32 	%f477, %f476, 0f40490FDB;
	mul.f32 	%f478, %f477, %f2316;
	mul.f32 	%f479, %f478, %f2316;
	max.f32 	%f2318, %f452, %f479;
	setp.lt.s32	%p24, %r65, 1;
	@%p24 bra 	BB14_142;

	cvt.rn.f32.s32	%f482, %r64;
	mul.f32 	%f33, %f482, 0f3F000000;
	mov.u32 	%r295, 0;

BB14_17:
	mov.f32 	%f2315, 0f00000000;
	mov.f32 	%f2314, %f2315;
	mov.f32 	%f2313, %f2315;
	mov.f32 	%f2312, %f2315;
	mov.f32 	%f2311, %f2315;
	mov.f32 	%f2310, %f2315;
	mov.f32 	%f2309, %f2315;
	mov.f32 	%f2308, %f2315;
	@%p16 bra 	BB14_141;

	div.rn.f32 	%f500, %f457, %f2316;
	div.rn.f32 	%f41, %f500, %f2316;
	neg.f32 	%f501, %f2318;
	div.rn.f32 	%f42, %f501, 0f40206C99;
	div.rn.f32 	%f43, %f42, %f2316;
	div.rn.f32 	%f44, %f43, %f2316;
	mov.f32 	%f502, 0fC0000000;
	div.rn.f32 	%f45, %f502, %f2316;
	div.rn.f32 	%f46, %f2318, 0f40206C99;
	mov.u32 	%r296, 0;
	mov.f32 	%f2315, 0f00000000;
	mov.f32 	%f2314, %f2315;
	mov.f32 	%f2313, %f2315;
	mov.f32 	%f2312, %f2315;
	mov.f32 	%f2311, %f2315;
	mov.f32 	%f2310, %f2315;
	mov.f32 	%f2309, %f2315;
	mov.f32 	%f2308, %f2315;

BB14_19:
	mov.u32 	%r297, 0;
	cvt.rn.f32.s32	%f57, %r296;
	sub.f32 	%f58, %f57, %f2320;
	add.f32 	%f503, %f58, 0f3F000000;
	sqrt.rn.f32 	%f59, %f41;
	mul.f32 	%f60, %f503, %f59;
	abs.f32 	%f61, %f60;
	add.f32 	%f504, %f58, 0fBF000000;
	mul.f32 	%f63, %f504, %f59;
	abs.f32 	%f64, %f63;
	add.f32 	%f505, %f57, 0f3F000000;
	sub.f32 	%f506, %f505, %f2320;
	div.rn.f32 	%f66, %f506, %f2316;
	lg2.approx.f32 	%f507, %f66;
	add.f32 	%f508, %f507, %f507;
	ex2.approx.f32 	%f509, %f508;
	mul.f32 	%f67, %f509, 0fBF000000;
	mul.f32 	%f510, %f67, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f511, %f510;
	mov.f32 	%f512, 0fBF317200;
	fma.rn.f32 	%f513, %f511, %f512, %f67;
	mov.f32 	%f514, 0fB5BFBE8E;
	fma.rn.f32 	%f515, %f511, %f514, %f513;
	mul.f32 	%f68, %f515, 0f3FB8AA3B;
	add.f32 	%f516, %f511, 0f00000000;
	ex2.approx.f32 	%f69, %f516;
	add.f32 	%f517, %f57, 0fBF000000;
	sub.f32 	%f518, %f517, %f2320;
	div.rn.f32 	%f70, %f518, %f2316;
	lg2.approx.f32 	%f519, %f70;
	add.f32 	%f520, %f519, %f519;
	ex2.approx.f32 	%f521, %f520;
	mul.f32 	%f71, %f521, 0fBF000000;
	mul.f32 	%f522, %f71, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f523, %f522;
	fma.rn.f32 	%f524, %f523, %f512, %f71;
	fma.rn.f32 	%f525, %f523, %f514, %f524;
	mul.f32 	%f72, %f525, 0f3FB8AA3B;
	add.f32 	%f526, %f523, 0f00000000;
	ex2.approx.f32 	%f73, %f526;
	lg2.approx.f32 	%f527, %f2316;
	mul.f32 	%f528, %f527, 0f40400000;
	ex2.approx.f32 	%f529, %f528;
	div.rn.f32 	%f74, %f42, %f529;
	mov.f32 	%f530, 0f3F800000;
	cvt.rzi.f32.f32	%f531, %f530;
	add.f32 	%f532, %f531, %f531;
	mov.f32 	%f533, 0f40000000;
	sub.f32 	%f534, %f533, %f532;
	abs.f32 	%f75, %f534;
	setp.eq.f32	%p1, %f75, 0f3F800000;
	abs.f32 	%f76, %f66;
	setp.lt.f32	%p26, %f76, 0f00800000;
	mul.f32 	%f535, %f76, 0f4B800000;
	selp.f32	%f536, 0fC3170000, 0fC2FE0000, %p26;
	selp.f32	%f537, %f535, %f76, %p26;
	mov.b32 	 %r84, %f537;
	and.b32  	%r85, %r84, 8388607;
	or.b32  	%r86, %r85, 1065353216;
	mov.b32 	 %f538, %r86;
	shr.u32 	%r87, %r84, 23;
	cvt.rn.f32.u32	%f539, %r87;
	add.f32 	%f540, %f536, %f539;
	setp.gt.f32	%p27, %f538, 0f3FB504F3;
	mul.f32 	%f541, %f538, 0f3F000000;
	add.f32 	%f542, %f540, 0f3F800000;
	selp.f32	%f543, %f541, %f538, %p27;
	selp.f32	%f544, %f542, %f540, %p27;
	add.f32 	%f77, %f543, 0fBF800000;
	add.f32 	%f78, %f543, 0f3F800000;
	add.f32 	%f79, %f77, %f77;
	mov.f32 	%f545, 0f3F317200;
	mul.rn.f32 	%f80, %f544, %f545;
	mov.f32 	%f546, 0f35BFBE8E;
	mul.rn.f32 	%f81, %f544, %f546;
	abs.f32 	%f82, %f533;
	setp.gt.f32	%p28, %f82, 0f77F684DF;
	selp.f32	%f83, 0f39800000, 0f40000000, %p28;
	abs.f32 	%f84, %f70;
	setp.lt.f32	%p29, %f84, 0f00800000;
	mul.f32 	%f547, %f84, 0f4B800000;
	selp.f32	%f548, 0fC3170000, 0fC2FE0000, %p29;
	selp.f32	%f549, %f547, %f84, %p29;
	mov.b32 	 %r88, %f549;
	and.b32  	%r89, %r88, 8388607;
	or.b32  	%r90, %r89, 1065353216;
	mov.b32 	 %f550, %r90;
	shr.u32 	%r91, %r88, 23;
	cvt.rn.f32.u32	%f551, %r91;
	add.f32 	%f552, %f548, %f551;
	setp.gt.f32	%p30, %f550, 0f3FB504F3;
	mul.f32 	%f553, %f550, 0f3F000000;
	add.f32 	%f554, %f552, 0f3F800000;
	selp.f32	%f555, %f553, %f550, %p30;
	selp.f32	%f556, %f554, %f552, %p30;
	add.f32 	%f85, %f555, 0fBF800000;
	add.f32 	%f86, %f555, 0f3F800000;
	add.f32 	%f87, %f85, %f85;
	mul.rn.f32 	%f88, %f556, %f545;
	mul.rn.f32 	%f89, %f556, %f546;
	mul.f32 	%f557, %f527, 0f40A00000;
	ex2.approx.f32 	%f558, %f557;
	div.rn.f32 	%f90, %f46, %f558;
	lg2.approx.f32 	%f559, %f503;
	mul.f32 	%f560, %f559, 0f40400000;
	ex2.approx.f32 	%f91, %f560;
	lg2.approx.f32 	%f561, %f504;
	mul.f32 	%f562, %f561, 0f40400000;
	ex2.approx.f32 	%f92, %f562;

BB14_20:
	setp.ltu.f32	%p33, %f61, 0f3F800000;
	@%p33 bra 	BB14_22;
	bra.uni 	BB14_21;

BB14_22:
	mul.f32 	%f2249, %f60, %f60;
	mov.f32 	%f592, 0f3BA0C9F8;
	mov.f32 	%f593, 0fBA1268FB;
	fma.rn.f32 	%f594, %f593, %f2249, %f592;
	mov.f32 	%f595, 0fBCDABFD4;
	fma.rn.f32 	%f596, %f594, %f2249, %f595;
	mov.f32 	%f597, 0f3DE70331;
	fma.rn.f32 	%f598, %f596, %f2249, %f597;
	mov.f32 	%f599, 0fBEC09330;
	fma.rn.f32 	%f600, %f598, %f2249, %f599;
	mov.f32 	%f601, 0f3F906EBA;
	fma.rn.f32 	%f602, %f600, %f2249, %f601;
	mul.f32 	%f2281, %f60, %f602;
	bra.uni 	BB14_23;

BB14_21:
	setp.ltu.f32	%p34, %f61, 0f407AD445;
	mov.f32 	%f576, 0f3A03BB71;
	mov.f32 	%f577, 0fB7B730FB;
	fma.rn.f32 	%f578, %f577, %f61, %f576;
	mov.f32 	%f579, 0fBBACA3B3;
	fma.rn.f32 	%f580, %f578, %f61, %f579;
	mov.f32 	%f581, 0f3D0A7445;
	fma.rn.f32 	%f582, %f580, %f61, %f581;
	mov.f32 	%f583, 0fBE1B3B75;
	fma.rn.f32 	%f584, %f582, %f61, %f583;
	mov.f32 	%f585, 0fBF6B385A;
	fma.rn.f32 	%f586, %f584, %f61, %f585;
	mov.f32 	%f587, 0fBFD0316E;
	fma.rn.f32 	%f588, %f586, %f61, %f587;
	mov.f32 	%f589, 0fBA031CCE;
	fma.rn.f32 	%f575, %f588, %f61, %f589;
	// inline asm
	ex2.approx.ftz.f32 %f574,%f575;
	// inline asm
	sub.f32 	%f591, %f530, %f574;
	mov.b32 	 %r96, %f591;
	selp.b32	%r97, %r96, 1065353216, %p34;
	mov.b32 	 %r98, %f60;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r97, %r99;
	mov.b32 	 %f2281, %r100;

BB14_23:
	setp.ltu.f32	%p35, %f64, 0f3F800000;
	@%p35 bra 	BB14_25;
	bra.uni 	BB14_24;

BB14_25:
	mul.f32 	%f2248, %f63, %f63;
	mov.f32 	%f621, 0f3BA0C9F8;
	mov.f32 	%f622, 0fBA1268FB;
	fma.rn.f32 	%f623, %f622, %f2248, %f621;
	mov.f32 	%f624, 0fBCDABFD4;
	fma.rn.f32 	%f625, %f623, %f2248, %f624;
	mov.f32 	%f626, 0f3DE70331;
	fma.rn.f32 	%f627, %f625, %f2248, %f626;
	mov.f32 	%f628, 0fBEC09330;
	fma.rn.f32 	%f629, %f627, %f2248, %f628;
	mov.f32 	%f630, 0f3F906EBA;
	fma.rn.f32 	%f631, %f629, %f2248, %f630;
	mul.f32 	%f2282, %f63, %f631;
	bra.uni 	BB14_26;

BB14_24:
	setp.ltu.f32	%p36, %f64, 0f407AD445;
	mov.f32 	%f605, 0f3A03BB71;
	mov.f32 	%f606, 0fB7B730FB;
	fma.rn.f32 	%f607, %f606, %f64, %f605;
	mov.f32 	%f608, 0fBBACA3B3;
	fma.rn.f32 	%f609, %f607, %f64, %f608;
	mov.f32 	%f610, 0f3D0A7445;
	fma.rn.f32 	%f611, %f609, %f64, %f610;
	mov.f32 	%f612, 0fBE1B3B75;
	fma.rn.f32 	%f613, %f611, %f64, %f612;
	mov.f32 	%f614, 0fBF6B385A;
	fma.rn.f32 	%f615, %f613, %f64, %f614;
	mov.f32 	%f616, 0fBFD0316E;
	fma.rn.f32 	%f617, %f615, %f64, %f616;
	mov.f32 	%f618, 0fBA031CCE;
	fma.rn.f32 	%f604, %f617, %f64, %f618;
	// inline asm
	ex2.approx.ftz.f32 %f603,%f604;
	// inline asm
	sub.f32 	%f620, %f530, %f603;
	mov.b32 	 %r101, %f620;
	selp.b32	%r102, %r101, 1065353216, %p36;
	mov.b32 	 %r103, %f63;
	and.b32  	%r104, %r103, -2147483648;
	or.b32  	%r105, %r102, %r104;
	mov.b32 	 %f2282, %r105;

BB14_26:
	sqrt.rn.f32 	%f2242, %f41;
	sub.f32 	%f632, %f2281, %f2282;
	mul.f32 	%f114, %f632, 0f3F000000;
	cvt.rn.f32.s32	%f115, %r297;
	sub.f32 	%f116, %f115, %f2319;
	add.f32 	%f117, %f116, 0f3F000000;
	mul.f32 	%f118, %f117, %f2242;
	abs.f32 	%f119, %f118;
	setp.ltu.f32	%p37, %f119, 0f3F800000;
	@%p37 bra 	BB14_28;
	bra.uni 	BB14_27;

BB14_28:
	mul.f32 	%f651, %f118, %f118;
	mov.f32 	%f652, 0f3BA0C9F8;
	mov.f32 	%f653, 0fBA1268FB;
	fma.rn.f32 	%f654, %f653, %f651, %f652;
	mov.f32 	%f655, 0fBCDABFD4;
	fma.rn.f32 	%f656, %f654, %f651, %f655;
	mov.f32 	%f657, 0f3DE70331;
	fma.rn.f32 	%f658, %f656, %f651, %f657;
	mov.f32 	%f659, 0fBEC09330;
	fma.rn.f32 	%f660, %f658, %f651, %f659;
	mov.f32 	%f661, 0f3F906EBA;
	fma.rn.f32 	%f662, %f660, %f651, %f661;
	mul.f32 	%f2283, %f118, %f662;
	bra.uni 	BB14_29;

BB14_27:
	mov.f32 	%f635, 0f3A03BB71;
	mov.f32 	%f636, 0fB7B730FB;
	fma.rn.f32 	%f637, %f636, %f119, %f635;
	mov.f32 	%f638, 0fBBACA3B3;
	fma.rn.f32 	%f639, %f637, %f119, %f638;
	mov.f32 	%f640, 0f3D0A7445;
	fma.rn.f32 	%f641, %f639, %f119, %f640;
	mov.f32 	%f642, 0fBE1B3B75;
	fma.rn.f32 	%f643, %f641, %f119, %f642;
	mov.f32 	%f644, 0fBF6B385A;
	fma.rn.f32 	%f645, %f643, %f119, %f644;
	mov.f32 	%f646, 0fBFD0316E;
	fma.rn.f32 	%f647, %f645, %f119, %f646;
	mov.f32 	%f648, 0fBA031CCE;
	fma.rn.f32 	%f634, %f647, %f119, %f648;
	// inline asm
	ex2.approx.ftz.f32 %f633,%f634;
	// inline asm
	sub.f32 	%f650, %f530, %f633;
	mov.b32 	 %r106, %f650;
	setp.ltu.f32	%p38, %f119, 0f407AD445;
	selp.b32	%r107, %r106, 1065353216, %p38;
	mov.b32 	 %r108, %f118;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r107, %r109;
	mov.b32 	 %f2283, %r110;

BB14_29:
	sqrt.rn.f32 	%f2243, %f41;
	add.f32 	%f123, %f116, 0fBF000000;
	mul.f32 	%f124, %f123, %f2243;
	abs.f32 	%f125, %f124;
	setp.ltu.f32	%p39, %f125, 0f3F800000;
	@%p39 bra 	BB14_31;
	bra.uni 	BB14_30;

BB14_31:
	mul.f32 	%f681, %f124, %f124;
	mov.f32 	%f682, 0f3BA0C9F8;
	mov.f32 	%f683, 0fBA1268FB;
	fma.rn.f32 	%f684, %f683, %f681, %f682;
	mov.f32 	%f685, 0fBCDABFD4;
	fma.rn.f32 	%f686, %f684, %f681, %f685;
	mov.f32 	%f687, 0f3DE70331;
	fma.rn.f32 	%f688, %f686, %f681, %f687;
	mov.f32 	%f689, 0fBEC09330;
	fma.rn.f32 	%f690, %f688, %f681, %f689;
	mov.f32 	%f691, 0f3F906EBA;
	fma.rn.f32 	%f692, %f690, %f681, %f691;
	mul.f32 	%f2284, %f124, %f692;
	bra.uni 	BB14_32;

BB14_30:
	mov.f32 	%f665, 0f3A03BB71;
	mov.f32 	%f666, 0fB7B730FB;
	fma.rn.f32 	%f667, %f666, %f125, %f665;
	mov.f32 	%f668, 0fBBACA3B3;
	fma.rn.f32 	%f669, %f667, %f125, %f668;
	mov.f32 	%f670, 0f3D0A7445;
	fma.rn.f32 	%f671, %f669, %f125, %f670;
	mov.f32 	%f672, 0fBE1B3B75;
	fma.rn.f32 	%f673, %f671, %f125, %f672;
	mov.f32 	%f674, 0fBF6B385A;
	fma.rn.f32 	%f675, %f673, %f125, %f674;
	mov.f32 	%f676, 0fBFD0316E;
	fma.rn.f32 	%f677, %f675, %f125, %f676;
	mov.f32 	%f678, 0fBA031CCE;
	fma.rn.f32 	%f664, %f677, %f125, %f678;
	// inline asm
	ex2.approx.ftz.f32 %f663,%f664;
	// inline asm
	sub.f32 	%f680, %f530, %f663;
	mov.b32 	 %r111, %f680;
	setp.ltu.f32	%p40, %f125, 0f407AD445;
	selp.b32	%r112, %r111, 1065353216, %p40;
	mov.b32 	 %r113, %f124;
	and.b32  	%r114, %r113, -2147483648;
	or.b32  	%r115, %r112, %r114;
	mov.b32 	 %f2284, %r115;

BB14_32:
	sub.f32 	%f705, %f2283, %f2284;
	mul.f32 	%f129, %f705, 0f3F000000;
	mul.f32 	%f706, %f114, %f2318;
	fma.rn.f32 	%f130, %f129, %f706, %f2317;
	mad.lo.s32 	%r116, %r297, %r64, %r296;
	cvt.s64.s32	%rd68, %r116;
	add.s64 	%rd69, %rd68, %rd6;
	shl.b64 	%rd71, %rd69, 2;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.f32 	%f131, [%rd72];
	// inline asm
	ex2.approx.ftz.f32 %f693,%f68;
	// inline asm
	mul.f32 	%f707, %f693, %f69;
	setp.lt.f32	%p41, %f67, 0fC2D20000;
	selp.f32	%f708, 0f00000000, %f707, %p41;
	setp.gt.f32	%p42, %f67, 0f42D20000;
	selp.f32	%f709, 0f7F800000, %f708, %p42;
	// inline asm
	ex2.approx.ftz.f32 %f695,%f72;
	// inline asm
	mul.f32 	%f710, %f695, %f73;
	setp.lt.f32	%p43, %f71, 0fC2D20000;
	selp.f32	%f711, 0f00000000, %f710, %p43;
	setp.gt.f32	%p44, %f71, 0f42D20000;
	selp.f32	%f712, 0f7F800000, %f711, %p44;
	sub.f32 	%f713, %f709, %f712;
	mul.f32 	%f714, %f43, %f713;
	mul.f32 	%f132, %f129, %f714;
	mul.f32 	%f717, %f506, %f709;
	mul.f32 	%f720, %f518, %f712;
	sub.f32 	%f721, %f717, %f720;
	mul.f32 	%f722, %f74, %f721;
	mul.f32 	%f133, %f129, %f722;
	add.f32 	%f723, %f115, 0f3F000000;
	sub.f32 	%f724, %f723, %f2319;
	div.rn.f32 	%f134, %f724, %f2316;
	lg2.approx.f32 	%f725, %f134;
	add.f32 	%f726, %f725, %f725;
	ex2.approx.f32 	%f727, %f726;
	mul.f32 	%f728, %f727, 0fBF000000;
	mul.f32 	%f729, %f728, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f730, %f729;
	fma.rn.f32 	%f732, %f730, %f512, %f728;
	fma.rn.f32 	%f734, %f730, %f514, %f732;
	mul.f32 	%f698, %f734, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f697,%f698;
	// inline asm
	add.f32 	%f735, %f730, 0f00000000;
	ex2.approx.f32 	%f736, %f735;
	mul.f32 	%f737, %f697, %f736;
	setp.lt.f32	%p45, %f728, 0fC2D20000;
	selp.f32	%f738, 0f00000000, %f737, %p45;
	setp.gt.f32	%p46, %f728, 0f42D20000;
	selp.f32	%f739, 0f7F800000, %f738, %p46;
	add.f32 	%f740, %f115, 0fBF000000;
	sub.f32 	%f741, %f740, %f2319;
	div.rn.f32 	%f135, %f741, %f2316;
	lg2.approx.f32 	%f742, %f135;
	add.f32 	%f743, %f742, %f742;
	ex2.approx.f32 	%f744, %f743;
	mul.f32 	%f745, %f744, 0fBF000000;
	mul.f32 	%f746, %f745, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f747, %f746;
	fma.rn.f32 	%f748, %f747, %f512, %f745;
	fma.rn.f32 	%f749, %f747, %f514, %f748;
	mul.f32 	%f700, %f749, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f699,%f700;
	// inline asm
	add.f32 	%f750, %f747, 0f00000000;
	ex2.approx.f32 	%f751, %f750;
	mul.f32 	%f752, %f699, %f751;
	setp.lt.f32	%p47, %f745, 0fC2D20000;
	selp.f32	%f753, 0f00000000, %f752, %p47;
	setp.gt.f32	%p48, %f745, 0f42D20000;
	selp.f32	%f754, 0f7F800000, %f753, %p48;
	sub.f32 	%f755, %f739, %f754;
	mul.f32 	%f756, %f43, %f755;
	mul.f32 	%f136, %f114, %f756;
	mul.f32 	%f757, %f724, %f739;
	mul.f32 	%f758, %f741, %f754;
	sub.f32 	%f759, %f757, %f758;
	mul.f32 	%f760, %f74, %f759;
	mul.f32 	%f137, %f114, %f760;
	// inline asm
	rcp.approx.ftz.f32 %f701,%f78;
	// inline asm
	mul.f32 	%f761, %f701, %f79;
	mul.f32 	%f762, %f761, %f761;
	mov.f32 	%f763, 0f3C4CAF63;
	mov.f32 	%f764, 0f3B18F0FE;
	fma.rn.f32 	%f765, %f764, %f762, %f763;
	mov.f32 	%f766, 0f3DAAAABD;
	fma.rn.f32 	%f767, %f765, %f762, %f766;
	mul.rn.f32 	%f768, %f767, %f762;
	mul.rn.f32 	%f769, %f768, %f761;
	sub.f32 	%f770, %f77, %f761;
	neg.f32 	%f771, %f761;
	add.f32 	%f772, %f770, %f770;
	fma.rn.f32 	%f773, %f771, %f77, %f772;
	mul.rn.f32 	%f774, %f701, %f773;
	add.f32 	%f775, %f769, %f761;
	sub.f32 	%f776, %f761, %f775;
	add.f32 	%f777, %f769, %f776;
	add.f32 	%f778, %f774, %f777;
	add.f32 	%f779, %f775, %f778;
	sub.f32 	%f780, %f775, %f779;
	add.f32 	%f781, %f778, %f780;
	add.f32 	%f782, %f80, %f779;
	sub.f32 	%f783, %f80, %f782;
	add.f32 	%f784, %f779, %f783;
	add.f32 	%f785, %f781, %f784;
	add.f32 	%f786, %f81, %f785;
	add.f32 	%f787, %f782, %f786;
	sub.f32 	%f788, %f782, %f787;
	add.f32 	%f789, %f786, %f788;
	mul.rn.f32 	%f790, %f83, %f787;
	neg.f32 	%f791, %f790;
	fma.rn.f32 	%f792, %f83, %f787, %f791;
	fma.rn.f32 	%f793, %f83, %f789, %f792;
	mov.f32 	%f794, 0f00000000;
	fma.rn.f32 	%f795, %f794, %f787, %f793;
	add.rn.f32 	%f796, %f790, %f795;
	neg.f32 	%f797, %f796;
	add.rn.f32 	%f798, %f790, %f797;
	add.rn.f32 	%f799, %f798, %f795;
	mov.b32 	 %r117, %f796;
	setp.eq.s32	%p49, %r117, 1118925336;
	add.s32 	%r118, %r117, -1;
	mov.b32 	 %f800, %r118;
	add.f32 	%f801, %f799, 0f37000000;
	selp.f32	%f802, %f800, %f796, %p49;
	selp.f32	%f138, %f801, %f799, %p49;
	mul.f32 	%f803, %f802, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f804, %f803;
	fma.rn.f32 	%f805, %f804, %f512, %f802;
	fma.rn.f32 	%f806, %f804, %f514, %f805;
	mul.f32 	%f704, %f806, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f703,%f704;
	// inline asm
	add.f32 	%f807, %f804, 0f00000000;
	ex2.approx.f32 	%f808, %f807;
	mul.f32 	%f809, %f703, %f808;
	setp.lt.f32	%p50, %f802, 0fC2D20000;
	selp.f32	%f810, 0f00000000, %f809, %p50;
	setp.gt.f32	%p51, %f802, 0f42D20000;
	selp.f32	%f2285, 0f7F800000, %f810, %p51;
	setp.eq.f32	%p52, %f2285, 0f7F800000;
	@%p52 bra 	BB14_34;

	fma.rn.f32 	%f2285, %f2285, %f138, %f2285;

BB14_34:
	mov.b32 	 %r119, %f2285;
	xor.b32  	%r120, %r119, -2147483648;
	mov.b32 	 %f811, %r120;
	setp.lt.f32	%p53, %f66, 0f00000000;
	and.pred  	%p54, %p53, %p1;
	selp.f32	%f142, %f811, %f2285, %p54;
	setp.eq.f32	%p55, %f66, 0f00000000;
	setp.geu.f32	%p56, %f66, 0f00000000;
	add.f32 	%f812, %f66, %f66;
	selp.f32	%f813, %f812, 0f00000000, %p1;
	selp.f32	%f2286, %f813, %f142, %p55;
	@%p56 bra 	BB14_36;

	cvt.rzi.f32.f32	%f815, %f533;
	setp.neu.f32	%p58, %f815, 0f40000000;
	selp.f32	%f2286, 0f7FFFFFFF, %f142, %p58;

BB14_36:
	abs.f32 	%f2244, %f66;
	add.f32 	%f816, %f2244, %f82;
	mov.b32 	 %r121, %f816;
	setp.lt.s32	%p59, %r121, 2139095040;
	setp.gtu.f32	%p60, %f82, 0f7F800000;
	setp.gtu.f32	%p61, %f2244, 0f7F800000;
	or.pred  	%p62, %p61, %p60;
	or.pred  	%p63, %p59, %p62;
	add.f32 	%f817, %f66, 0f40000000;
	selp.f32	%f2287, %f2286, %f817, %p59;
	@%p63 bra 	BB14_38;

	abs.f32 	%f2245, %f66;
	setp.eq.f32	%p64, %f82, 0f7F800000;
	setp.neu.f32	%p65, %f2245, 0f7F800000;
	or.pred  	%p66, %p64, %p65;
	setp.gt.f32	%p67, %f2245, 0f3F800000;
	selp.f32	%f818, 0f7F800000, 0f00000000, %p67;
	setp.eq.f32	%p68, %f66, 0fBF800000;
	selp.f32	%f819, 0f3F800000, %f818, %p68;
	selp.f32	%f820, %f819, %f2286, %p64;
	selp.f32	%f821, 0fFF800000, 0f7F800000, %p54;
	selp.f32	%f2287, %f820, %f821, %p66;

BB14_38:
	mul.f32 	%f828, %f2287, 0fBF000000;
	setp.eq.f32	%p71, %f66, 0f3F800000;
	selp.f32	%f829, 0fBF000000, %f828, %p71;
	mul.f32 	%f830, %f829, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f831, %f830;
	fma.rn.f32 	%f833, %f831, %f512, %f829;
	fma.rn.f32 	%f835, %f831, %f514, %f833;
	mul.f32 	%f823, %f835, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f822,%f823;
	// inline asm
	add.f32 	%f836, %f831, 0f00000000;
	ex2.approx.f32 	%f837, %f836;
	mul.f32 	%f838, %f822, %f837;
	setp.lt.f32	%p72, %f829, 0fC2D20000;
	selp.f32	%f839, 0f00000000, %f838, %p72;
	setp.gt.f32	%p73, %f829, 0f42D20000;
	selp.f32	%f149, 0f7F800000, %f839, %p73;
	// inline asm
	rcp.approx.ftz.f32 %f824,%f86;
	// inline asm
	mul.f32 	%f840, %f824, %f87;
	mul.f32 	%f841, %f840, %f840;
	fma.rn.f32 	%f844, %f764, %f841, %f763;
	fma.rn.f32 	%f846, %f844, %f841, %f766;
	mul.rn.f32 	%f847, %f846, %f841;
	mul.rn.f32 	%f848, %f847, %f840;
	sub.f32 	%f849, %f85, %f840;
	neg.f32 	%f850, %f840;
	add.f32 	%f851, %f849, %f849;
	fma.rn.f32 	%f852, %f850, %f85, %f851;
	mul.rn.f32 	%f853, %f824, %f852;
	add.f32 	%f854, %f848, %f840;
	sub.f32 	%f855, %f840, %f854;
	add.f32 	%f856, %f848, %f855;
	add.f32 	%f857, %f853, %f856;
	add.f32 	%f858, %f854, %f857;
	sub.f32 	%f859, %f854, %f858;
	add.f32 	%f860, %f857, %f859;
	add.f32 	%f861, %f88, %f858;
	sub.f32 	%f862, %f88, %f861;
	add.f32 	%f863, %f858, %f862;
	add.f32 	%f864, %f860, %f863;
	add.f32 	%f865, %f89, %f864;
	add.f32 	%f866, %f861, %f865;
	sub.f32 	%f867, %f861, %f866;
	add.f32 	%f868, %f865, %f867;
	mul.rn.f32 	%f869, %f83, %f866;
	neg.f32 	%f870, %f869;
	fma.rn.f32 	%f871, %f83, %f866, %f870;
	fma.rn.f32 	%f872, %f83, %f868, %f871;
	fma.rn.f32 	%f874, %f794, %f866, %f872;
	add.rn.f32 	%f875, %f869, %f874;
	neg.f32 	%f876, %f875;
	add.rn.f32 	%f877, %f869, %f876;
	add.rn.f32 	%f878, %f877, %f874;
	mov.b32 	 %r122, %f875;
	setp.eq.s32	%p74, %r122, 1118925336;
	add.s32 	%r123, %r122, -1;
	mov.b32 	 %f879, %r123;
	add.f32 	%f880, %f878, 0f37000000;
	selp.f32	%f881, %f879, %f875, %p74;
	selp.f32	%f150, %f880, %f878, %p74;
	mul.f32 	%f882, %f881, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f883, %f882;
	fma.rn.f32 	%f884, %f883, %f512, %f881;
	fma.rn.f32 	%f885, %f883, %f514, %f884;
	mul.f32 	%f827, %f885, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f826,%f827;
	// inline asm
	add.f32 	%f886, %f883, 0f00000000;
	ex2.approx.f32 	%f887, %f886;
	mul.f32 	%f888, %f826, %f887;
	setp.lt.f32	%p75, %f881, 0fC2D20000;
	selp.f32	%f889, 0f00000000, %f888, %p75;
	setp.gt.f32	%p76, %f881, 0f42D20000;
	selp.f32	%f2288, 0f7F800000, %f889, %p76;
	setp.eq.f32	%p77, %f2288, 0f7F800000;
	@%p77 bra 	BB14_40;

	fma.rn.f32 	%f2288, %f2288, %f150, %f2288;

BB14_40:
	mov.b32 	 %r124, %f2288;
	xor.b32  	%r125, %r124, -2147483648;
	mov.b32 	 %f890, %r125;
	setp.lt.f32	%p78, %f70, 0f00000000;
	and.pred  	%p79, %p78, %p1;
	selp.f32	%f154, %f890, %f2288, %p79;
	setp.eq.f32	%p80, %f70, 0f00000000;
	setp.geu.f32	%p81, %f70, 0f00000000;
	add.f32 	%f891, %f70, %f70;
	selp.f32	%f892, %f891, 0f00000000, %p1;
	selp.f32	%f2289, %f892, %f154, %p80;
	@%p81 bra 	BB14_42;

	cvt.rzi.f32.f32	%f894, %f533;
	setp.neu.f32	%p83, %f894, 0f40000000;
	selp.f32	%f2289, 0f7FFFFFFF, %f154, %p83;

BB14_42:
	abs.f32 	%f2246, %f70;
	add.f32 	%f895, %f2246, %f82;
	mov.b32 	 %r126, %f895;
	setp.lt.s32	%p84, %r126, 2139095040;
	setp.gtu.f32	%p86, %f2246, 0f7F800000;
	or.pred  	%p87, %p86, %p60;
	or.pred  	%p88, %p84, %p87;
	add.f32 	%f896, %f70, 0f40000000;
	selp.f32	%f2290, %f2289, %f896, %p84;
	@%p88 bra 	BB14_44;

	abs.f32 	%f2247, %f70;
	setp.eq.f32	%p89, %f82, 0f7F800000;
	setp.neu.f32	%p90, %f2247, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.gt.f32	%p92, %f2247, 0f3F800000;
	selp.f32	%f897, 0f7F800000, 0f00000000, %p92;
	setp.eq.f32	%p93, %f70, 0fBF800000;
	selp.f32	%f898, 0f3F800000, %f897, %p93;
	selp.f32	%f899, %f898, %f2289, %p89;
	selp.f32	%f900, 0fFF800000, 0f7F800000, %p79;
	selp.f32	%f2290, %f899, %f900, %p91;

BB14_44:
	mul.f32 	%f907, %f2290, 0fBF000000;
	setp.eq.f32	%p96, %f70, 0f3F800000;
	selp.f32	%f908, 0fBF000000, %f907, %p96;
	mul.f32 	%f909, %f908, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f910, %f909;
	fma.rn.f32 	%f912, %f910, %f512, %f908;
	fma.rn.f32 	%f914, %f910, %f514, %f912;
	mul.f32 	%f902, %f914, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f901,%f902;
	// inline asm
	add.f32 	%f915, %f910, 0f00000000;
	ex2.approx.f32 	%f916, %f915;
	mul.f32 	%f917, %f901, %f916;
	setp.lt.f32	%p97, %f908, 0fC2D20000;
	selp.f32	%f918, 0f00000000, %f917, %p97;
	setp.gt.f32	%p98, %f908, 0f42D20000;
	selp.f32	%f919, 0f7F800000, %f918, %p98;
	mul.f32 	%f921, %f503, %f149;
	mul.f32 	%f923, %f504, %f919;
	sub.f32 	%f924, %f921, %f923;
	mul.f32 	%f925, %f44, %f924;
	mul.f32 	%f161, %f129, %f925;
	mul.f32 	%f926, %f45, %f161;
	mul.f32 	%f927, %f919, %f92;
	mul.f32 	%f928, %f149, %f91;
	sub.f32 	%f929, %f928, %f927;
	mul.f32 	%f930, %f90, %f929;
	mul.f32 	%f931, %f129, %f930;
	sub.f32 	%f162, %f926, %f931;
	abs.f32 	%f163, %f134;
	setp.lt.f32	%p99, %f163, 0f00800000;
	mul.f32 	%f932, %f163, 0f4B800000;
	selp.f32	%f933, 0fC3170000, 0fC2FE0000, %p99;
	selp.f32	%f934, %f932, %f163, %p99;
	mov.b32 	 %r127, %f934;
	and.b32  	%r128, %r127, 8388607;
	or.b32  	%r129, %r128, 1065353216;
	mov.b32 	 %f935, %r129;
	shr.u32 	%r130, %r127, 23;
	cvt.rn.f32.u32	%f936, %r130;
	add.f32 	%f937, %f933, %f936;
	setp.gt.f32	%p100, %f935, 0f3FB504F3;
	mul.f32 	%f938, %f935, 0f3F000000;
	add.f32 	%f939, %f937, 0f3F800000;
	selp.f32	%f940, %f938, %f935, %p100;
	selp.f32	%f941, %f939, %f937, %p100;
	add.f32 	%f942, %f940, 0fBF800000;
	add.f32 	%f904, %f940, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f903,%f904;
	// inline asm
	add.f32 	%f943, %f942, %f942;
	mul.f32 	%f944, %f903, %f943;
	mul.f32 	%f945, %f944, %f944;
	fma.rn.f32 	%f948, %f764, %f945, %f763;
	fma.rn.f32 	%f950, %f948, %f945, %f766;
	mul.rn.f32 	%f951, %f950, %f945;
	mul.rn.f32 	%f952, %f951, %f944;
	sub.f32 	%f953, %f942, %f944;
	neg.f32 	%f954, %f944;
	add.f32 	%f955, %f953, %f953;
	fma.rn.f32 	%f956, %f954, %f942, %f955;
	mul.rn.f32 	%f957, %f903, %f956;
	add.f32 	%f958, %f952, %f944;
	sub.f32 	%f959, %f944, %f958;
	add.f32 	%f960, %f952, %f959;
	add.f32 	%f961, %f957, %f960;
	add.f32 	%f962, %f958, %f961;
	sub.f32 	%f963, %f958, %f962;
	add.f32 	%f964, %f961, %f963;
	mul.rn.f32 	%f966, %f941, %f545;
	mul.rn.f32 	%f968, %f941, %f546;
	add.f32 	%f969, %f966, %f962;
	sub.f32 	%f970, %f966, %f969;
	add.f32 	%f971, %f962, %f970;
	add.f32 	%f972, %f964, %f971;
	add.f32 	%f973, %f968, %f972;
	add.f32 	%f974, %f969, %f973;
	sub.f32 	%f975, %f969, %f974;
	add.f32 	%f976, %f973, %f975;
	mul.rn.f32 	%f977, %f83, %f974;
	neg.f32 	%f978, %f977;
	fma.rn.f32 	%f979, %f83, %f974, %f978;
	fma.rn.f32 	%f980, %f83, %f976, %f979;
	fma.rn.f32 	%f982, %f794, %f974, %f980;
	add.rn.f32 	%f983, %f977, %f982;
	neg.f32 	%f984, %f983;
	add.rn.f32 	%f985, %f977, %f984;
	add.rn.f32 	%f986, %f985, %f982;
	mov.b32 	 %r131, %f983;
	setp.eq.s32	%p101, %r131, 1118925336;
	add.s32 	%r132, %r131, -1;
	mov.b32 	 %f987, %r132;
	add.f32 	%f988, %f986, 0f37000000;
	selp.f32	%f989, %f987, %f983, %p101;
	selp.f32	%f164, %f988, %f986, %p101;
	mul.f32 	%f990, %f989, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f991, %f990;
	fma.rn.f32 	%f992, %f991, %f512, %f989;
	fma.rn.f32 	%f993, %f991, %f514, %f992;
	mul.f32 	%f906, %f993, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f905,%f906;
	// inline asm
	add.f32 	%f994, %f991, 0f00000000;
	ex2.approx.f32 	%f995, %f994;
	mul.f32 	%f996, %f905, %f995;
	setp.lt.f32	%p102, %f989, 0fC2D20000;
	selp.f32	%f997, 0f00000000, %f996, %p102;
	setp.gt.f32	%p103, %f989, 0f42D20000;
	selp.f32	%f2291, 0f7F800000, %f997, %p103;
	setp.eq.f32	%p104, %f2291, 0f7F800000;
	@%p104 bra 	BB14_46;

	fma.rn.f32 	%f2291, %f2291, %f164, %f2291;

BB14_46:
	setp.lt.f32	%p105, %f134, 0f00000000;
	and.pred  	%p2, %p105, %p1;
	mov.b32 	 %r133, %f2291;
	xor.b32  	%r134, %r133, -2147483648;
	mov.b32 	 %f998, %r134;
	selp.f32	%f2292, %f998, %f2291, %p2;
	setp.eq.f32	%p107, %f134, 0f00000000;
	@%p107 bra 	BB14_49;
	bra.uni 	BB14_47;

BB14_49:
	add.f32 	%f1001, %f134, %f134;
	selp.f32	%f2292, %f1001, 0f00000000, %p1;
	bra.uni 	BB14_50;

BB14_47:
	setp.geu.f32	%p108, %f134, 0f00000000;
	@%p108 bra 	BB14_50;

	cvt.rzi.f32.f32	%f1000, %f533;
	setp.neu.f32	%p109, %f1000, 0f40000000;
	selp.f32	%f2292, 0f7FFFFFFF, %f2292, %p109;

BB14_50:
	add.f32 	%f1002, %f163, %f82;
	mov.b32 	 %r135, %f1002;
	setp.lt.s32	%p111, %r135, 2139095040;
	@%p111 bra 	BB14_57;

	setp.gtu.f32	%p113, %f163, 0f7F800000;
	or.pred  	%p114, %p113, %p60;
	@%p114 bra 	BB14_56;
	bra.uni 	BB14_52;

BB14_56:
	add.f32 	%f2292, %f134, 0f40000000;
	bra.uni 	BB14_57;

BB14_52:
	setp.eq.f32	%p115, %f82, 0f7F800000;
	@%p115 bra 	BB14_55;
	bra.uni 	BB14_53;

BB14_55:
	setp.gt.f32	%p117, %f163, 0f3F800000;
	selp.f32	%f1003, 0f7F800000, 0f00000000, %p117;
	setp.eq.f32	%p118, %f134, 0fBF800000;
	selp.f32	%f2292, 0f3F800000, %f1003, %p118;
	bra.uni 	BB14_57;

BB14_53:
	setp.neu.f32	%p116, %f163, 0f7F800000;
	@%p116 bra 	BB14_57;

	selp.f32	%f2292, 0fFF800000, 0f7F800000, %p2;

BB14_57:
	mul.f32 	%f1010, %f2292, 0fBF000000;
	setp.eq.f32	%p119, %f134, 0f3F800000;
	selp.f32	%f1011, 0fBF000000, %f1010, %p119;
	mul.f32 	%f1012, %f1011, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1013, %f1012;
	fma.rn.f32 	%f1015, %f1013, %f512, %f1011;
	fma.rn.f32 	%f1017, %f1013, %f514, %f1015;
	mul.f32 	%f1005, %f1017, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1004,%f1005;
	// inline asm
	add.f32 	%f1018, %f1013, 0f00000000;
	ex2.approx.f32 	%f1019, %f1018;
	mul.f32 	%f1020, %f1004, %f1019;
	setp.lt.f32	%p120, %f1011, 0fC2D20000;
	selp.f32	%f1021, 0f00000000, %f1020, %p120;
	setp.gt.f32	%p121, %f1011, 0f42D20000;
	selp.f32	%f176, 0f7F800000, %f1021, %p121;
	abs.f32 	%f177, %f135;
	setp.lt.f32	%p122, %f177, 0f00800000;
	mul.f32 	%f1022, %f177, 0f4B800000;
	selp.f32	%f1023, 0fC3170000, 0fC2FE0000, %p122;
	selp.f32	%f1024, %f1022, %f177, %p122;
	mov.b32 	 %r136, %f1024;
	and.b32  	%r137, %r136, 8388607;
	or.b32  	%r138, %r137, 1065353216;
	mov.b32 	 %f1025, %r138;
	shr.u32 	%r139, %r136, 23;
	cvt.rn.f32.u32	%f1026, %r139;
	add.f32 	%f1027, %f1023, %f1026;
	setp.gt.f32	%p123, %f1025, 0f3FB504F3;
	mul.f32 	%f1028, %f1025, 0f3F000000;
	add.f32 	%f1029, %f1027, 0f3F800000;
	selp.f32	%f1030, %f1028, %f1025, %p123;
	selp.f32	%f1031, %f1029, %f1027, %p123;
	add.f32 	%f1032, %f1030, 0fBF800000;
	add.f32 	%f1007, %f1030, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1006,%f1007;
	// inline asm
	add.f32 	%f1033, %f1032, %f1032;
	mul.f32 	%f1034, %f1006, %f1033;
	mul.f32 	%f1035, %f1034, %f1034;
	fma.rn.f32 	%f1038, %f764, %f1035, %f763;
	fma.rn.f32 	%f1040, %f1038, %f1035, %f766;
	mul.rn.f32 	%f1041, %f1040, %f1035;
	mul.rn.f32 	%f1042, %f1041, %f1034;
	sub.f32 	%f1043, %f1032, %f1034;
	neg.f32 	%f1044, %f1034;
	add.f32 	%f1045, %f1043, %f1043;
	fma.rn.f32 	%f1046, %f1044, %f1032, %f1045;
	mul.rn.f32 	%f1047, %f1006, %f1046;
	add.f32 	%f1048, %f1042, %f1034;
	sub.f32 	%f1049, %f1034, %f1048;
	add.f32 	%f1050, %f1042, %f1049;
	add.f32 	%f1051, %f1047, %f1050;
	add.f32 	%f1052, %f1048, %f1051;
	sub.f32 	%f1053, %f1048, %f1052;
	add.f32 	%f1054, %f1051, %f1053;
	mul.rn.f32 	%f1056, %f1031, %f545;
	mul.rn.f32 	%f1058, %f1031, %f546;
	add.f32 	%f1059, %f1056, %f1052;
	sub.f32 	%f1060, %f1056, %f1059;
	add.f32 	%f1061, %f1052, %f1060;
	add.f32 	%f1062, %f1054, %f1061;
	add.f32 	%f1063, %f1058, %f1062;
	add.f32 	%f1064, %f1059, %f1063;
	sub.f32 	%f1065, %f1059, %f1064;
	add.f32 	%f1066, %f1063, %f1065;
	mul.rn.f32 	%f1067, %f83, %f1064;
	neg.f32 	%f1068, %f1067;
	fma.rn.f32 	%f1069, %f83, %f1064, %f1068;
	fma.rn.f32 	%f1070, %f83, %f1066, %f1069;
	fma.rn.f32 	%f1072, %f794, %f1064, %f1070;
	add.rn.f32 	%f1073, %f1067, %f1072;
	neg.f32 	%f1074, %f1073;
	add.rn.f32 	%f1075, %f1067, %f1074;
	add.rn.f32 	%f1076, %f1075, %f1072;
	mov.b32 	 %r140, %f1073;
	setp.eq.s32	%p124, %r140, 1118925336;
	add.s32 	%r141, %r140, -1;
	mov.b32 	 %f1077, %r141;
	add.f32 	%f1078, %f1076, 0f37000000;
	selp.f32	%f1079, %f1077, %f1073, %p124;
	selp.f32	%f178, %f1078, %f1076, %p124;
	mul.f32 	%f1080, %f1079, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1081, %f1080;
	fma.rn.f32 	%f1082, %f1081, %f512, %f1079;
	fma.rn.f32 	%f1083, %f1081, %f514, %f1082;
	mul.f32 	%f1009, %f1083, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1008,%f1009;
	// inline asm
	add.f32 	%f1084, %f1081, 0f00000000;
	ex2.approx.f32 	%f1085, %f1084;
	mul.f32 	%f1086, %f1008, %f1085;
	setp.lt.f32	%p125, %f1079, 0fC2D20000;
	selp.f32	%f1087, 0f00000000, %f1086, %p125;
	setp.gt.f32	%p126, %f1079, 0f42D20000;
	selp.f32	%f2293, 0f7F800000, %f1087, %p126;
	setp.eq.f32	%p127, %f2293, 0f7F800000;
	@%p127 bra 	BB14_59;

	fma.rn.f32 	%f2293, %f2293, %f178, %f2293;

BB14_59:
	setp.lt.f32	%p128, %f135, 0f00000000;
	and.pred  	%p3, %p128, %p1;
	mov.b32 	 %r142, %f2293;
	xor.b32  	%r143, %r142, -2147483648;
	mov.b32 	 %f1088, %r143;
	selp.f32	%f2294, %f1088, %f2293, %p3;
	setp.eq.f32	%p130, %f135, 0f00000000;
	@%p130 bra 	BB14_62;
	bra.uni 	BB14_60;

BB14_62:
	add.f32 	%f1091, %f135, %f135;
	selp.f32	%f2294, %f1091, 0f00000000, %p1;
	bra.uni 	BB14_63;

BB14_60:
	setp.geu.f32	%p131, %f135, 0f00000000;
	@%p131 bra 	BB14_63;

	cvt.rzi.f32.f32	%f1090, %f533;
	setp.neu.f32	%p132, %f1090, 0f40000000;
	selp.f32	%f2294, 0f7FFFFFFF, %f2294, %p132;

BB14_63:
	add.f32 	%f1092, %f177, %f82;
	mov.b32 	 %r144, %f1092;
	setp.lt.s32	%p134, %r144, 2139095040;
	@%p134 bra 	BB14_70;

	setp.gtu.f32	%p136, %f177, 0f7F800000;
	or.pred  	%p137, %p136, %p60;
	@%p137 bra 	BB14_69;
	bra.uni 	BB14_65;

BB14_69:
	add.f32 	%f2294, %f135, 0f40000000;
	bra.uni 	BB14_70;

BB14_65:
	setp.eq.f32	%p138, %f82, 0f7F800000;
	@%p138 bra 	BB14_68;
	bra.uni 	BB14_66;

BB14_68:
	setp.gt.f32	%p140, %f177, 0f3F800000;
	selp.f32	%f1093, 0f7F800000, 0f00000000, %p140;
	setp.eq.f32	%p141, %f135, 0fBF800000;
	selp.f32	%f2294, 0f3F800000, %f1093, %p141;
	bra.uni 	BB14_70;

BB14_66:
	setp.neu.f32	%p139, %f177, 0f7F800000;
	@%p139 bra 	BB14_70;

	selp.f32	%f2294, 0fFF800000, 0f7F800000, %p3;

BB14_70:
	mul.f32 	%f1097, %f2294, 0fBF000000;
	setp.eq.f32	%p142, %f135, 0f3F800000;
	selp.f32	%f1098, 0fBF000000, %f1097, %p142;
	mul.f32 	%f1099, %f1098, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1100, %f1099;
	fma.rn.f32 	%f1102, %f1100, %f512, %f1098;
	fma.rn.f32 	%f1104, %f1100, %f514, %f1102;
	mul.f32 	%f1095, %f1104, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1094,%f1095;
	// inline asm
	add.f32 	%f1105, %f1100, 0f00000000;
	ex2.approx.f32 	%f1106, %f1105;
	mul.f32 	%f1107, %f1094, %f1106;
	setp.lt.f32	%p143, %f1098, 0fC2D20000;
	selp.f32	%f1108, 0f00000000, %f1107, %p143;
	setp.gt.f32	%p144, %f1098, 0f42D20000;
	selp.f32	%f1109, 0f7F800000, %f1108, %p144;
	mul.f32 	%f1110, %f123, %f1109;
	mul.f32 	%f1111, %f117, %f176;
	sub.f32 	%f1112, %f1111, %f1110;
	mul.f32 	%f1113, %f44, %f1112;
	mul.f32 	%f1114, %f114, %f1113;
	mul.f32 	%f1115, %f45, %f1114;
	lg2.approx.f32 	%f1116, %f117;
	mul.f32 	%f1117, %f1116, 0f40400000;
	ex2.approx.f32 	%f1118, %f1117;
	mul.f32 	%f1119, %f176, %f1118;
	lg2.approx.f32 	%f1120, %f123;
	mul.f32 	%f1121, %f1120, 0f40400000;
	ex2.approx.f32 	%f1122, %f1121;
	mul.f32 	%f1123, %f1109, %f1122;
	sub.f32 	%f1124, %f1119, %f1123;
	mul.f32 	%f1125, %f90, %f1124;
	mul.f32 	%f1126, %f114, %f1125;
	sub.f32 	%f1127, %f1115, %f1126;
	add.f32 	%f190, %f161, %f1114;
	add.f32 	%f191, %f162, %f1127;
	mul.f32 	%f192, %f114, %f129;
	setp.leu.f32	%p145, %f130, 0f3C23D70A;
	mov.f32 	%f2299, %f794;
	@%p145 bra 	BB14_72;

	div.rn.f32 	%f1128, %f131, %f130;
	add.f32 	%f193, %f1128, 0fBF800000;
	mov.f32 	%f2299, %f193;

BB14_72:
	mov.f32 	%f194, %f2299;
	mov.f32 	%f2298, %f794;
	@%p145 bra 	BB14_87;

	abs.f32 	%f195, %f130;
	setp.lt.f32	%p147, %f195, 0f00800000;
	mul.f32 	%f1134, %f195, 0f4B800000;
	selp.f32	%f1135, 0fC3170000, 0fC2FE0000, %p147;
	selp.f32	%f1136, %f1134, %f195, %p147;
	mov.b32 	 %r145, %f1136;
	and.b32  	%r146, %r145, 8388607;
	or.b32  	%r147, %r146, 1065353216;
	mov.b32 	 %f1137, %r147;
	shr.u32 	%r148, %r145, 23;
	cvt.rn.f32.u32	%f1138, %r148;
	add.f32 	%f1139, %f1135, %f1138;
	setp.gt.f32	%p148, %f1137, 0f3FB504F3;
	mul.f32 	%f1140, %f1137, 0f3F000000;
	add.f32 	%f1141, %f1139, 0f3F800000;
	selp.f32	%f1142, %f1140, %f1137, %p148;
	selp.f32	%f1143, %f1141, %f1139, %p148;
	add.f32 	%f1144, %f1142, 0fBF800000;
	add.f32 	%f1131, %f1142, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1130,%f1131;
	// inline asm
	add.f32 	%f1145, %f1144, %f1144;
	mul.f32 	%f1146, %f1130, %f1145;
	mul.f32 	%f1147, %f1146, %f1146;
	fma.rn.f32 	%f1150, %f764, %f1147, %f763;
	fma.rn.f32 	%f1152, %f1150, %f1147, %f766;
	mul.rn.f32 	%f1153, %f1152, %f1147;
	mul.rn.f32 	%f1154, %f1153, %f1146;
	sub.f32 	%f1155, %f1144, %f1146;
	neg.f32 	%f1156, %f1146;
	add.f32 	%f1157, %f1155, %f1155;
	fma.rn.f32 	%f1158, %f1156, %f1144, %f1157;
	mul.rn.f32 	%f1159, %f1130, %f1158;
	add.f32 	%f1160, %f1154, %f1146;
	sub.f32 	%f1161, %f1146, %f1160;
	add.f32 	%f1162, %f1154, %f1161;
	add.f32 	%f1163, %f1159, %f1162;
	add.f32 	%f1164, %f1160, %f1163;
	sub.f32 	%f1165, %f1160, %f1164;
	add.f32 	%f1166, %f1163, %f1165;
	mul.rn.f32 	%f1168, %f1143, %f545;
	mul.rn.f32 	%f1170, %f1143, %f546;
	add.f32 	%f1171, %f1168, %f1164;
	sub.f32 	%f1172, %f1168, %f1171;
	add.f32 	%f1173, %f1164, %f1172;
	add.f32 	%f1174, %f1166, %f1173;
	add.f32 	%f1175, %f1170, %f1174;
	add.f32 	%f1176, %f1171, %f1175;
	sub.f32 	%f1177, %f1171, %f1176;
	add.f32 	%f1178, %f1175, %f1177;
	mul.rn.f32 	%f1179, %f83, %f1176;
	neg.f32 	%f1180, %f1179;
	fma.rn.f32 	%f1181, %f83, %f1176, %f1180;
	fma.rn.f32 	%f1182, %f83, %f1178, %f1181;
	mov.f32 	%f1183, 0f00000000;
	fma.rn.f32 	%f1184, %f1183, %f1176, %f1182;
	add.rn.f32 	%f1185, %f1179, %f1184;
	neg.f32 	%f1186, %f1185;
	add.rn.f32 	%f1187, %f1179, %f1186;
	add.rn.f32 	%f1188, %f1187, %f1184;
	mov.b32 	 %r149, %f1185;
	setp.eq.s32	%p149, %r149, 1118925336;
	add.s32 	%r150, %r149, -1;
	mov.b32 	 %f1189, %r150;
	add.f32 	%f1190, %f1188, 0f37000000;
	selp.f32	%f1191, %f1189, %f1185, %p149;
	selp.f32	%f196, %f1190, %f1188, %p149;
	mul.f32 	%f1192, %f1191, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1193, %f1192;
	fma.rn.f32 	%f1195, %f1193, %f512, %f1191;
	fma.rn.f32 	%f1197, %f1193, %f514, %f1195;
	mul.f32 	%f1133, %f1197, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1132,%f1133;
	// inline asm
	add.f32 	%f1198, %f1193, 0f00000000;
	ex2.approx.f32 	%f1199, %f1198;
	mul.f32 	%f1200, %f1132, %f1199;
	setp.lt.f32	%p150, %f1191, 0fC2D20000;
	selp.f32	%f1201, 0f00000000, %f1200, %p150;
	setp.gt.f32	%p151, %f1191, 0f42D20000;
	selp.f32	%f2295, 0f7F800000, %f1201, %p151;
	setp.eq.f32	%p152, %f2295, 0f7F800000;
	@%p152 bra 	BB14_75;

	fma.rn.f32 	%f2295, %f2295, %f196, %f2295;

BB14_75:
	setp.lt.f32	%p153, %f130, 0f00000000;
	and.pred  	%p4, %p153, %p1;
	mov.b32 	 %r151, %f2295;
	xor.b32  	%r152, %r151, -2147483648;
	mov.b32 	 %f1202, %r152;
	selp.f32	%f2296, %f1202, %f2295, %p4;
	setp.eq.f32	%p155, %f130, 0f00000000;
	@%p155 bra 	BB14_78;
	bra.uni 	BB14_76;

BB14_78:
	add.f32 	%f1205, %f130, %f130;
	selp.f32	%f2296, %f1205, 0f00000000, %p1;
	bra.uni 	BB14_79;

BB14_76:
	setp.geu.f32	%p156, %f130, 0f00000000;
	@%p156 bra 	BB14_79;

	cvt.rzi.f32.f32	%f1204, %f533;
	setp.neu.f32	%p157, %f1204, 0f40000000;
	selp.f32	%f2296, 0f7FFFFFFF, %f2296, %p157;

BB14_79:
	add.f32 	%f1206, %f195, %f82;
	mov.b32 	 %r153, %f1206;
	setp.lt.s32	%p159, %r153, 2139095040;
	@%p159 bra 	BB14_86;

	setp.gtu.f32	%p161, %f195, 0f7F800000;
	or.pred  	%p162, %p161, %p60;
	@%p162 bra 	BB14_85;
	bra.uni 	BB14_81;

BB14_85:
	add.f32 	%f2296, %f130, 0f40000000;
	bra.uni 	BB14_86;

BB14_81:
	setp.eq.f32	%p163, %f82, 0f7F800000;
	@%p163 bra 	BB14_84;
	bra.uni 	BB14_82;

BB14_84:
	setp.gt.f32	%p165, %f195, 0f3F800000;
	selp.f32	%f1207, 0f7F800000, 0f00000000, %p165;
	setp.eq.f32	%p166, %f130, 0fBF800000;
	selp.f32	%f2296, 0f3F800000, %f1207, %p166;
	bra.uni 	BB14_86;

BB14_82:
	setp.neu.f32	%p164, %f195, 0f7F800000;
	@%p164 bra 	BB14_86;

	selp.f32	%f2296, 0fFF800000, 0f7F800000, %p4;

BB14_86:
	setp.eq.f32	%p167, %f130, 0f3F800000;
	selp.f32	%f1208, 0f3F800000, %f2296, %p167;
	div.rn.f32 	%f2298, %f131, %f1208;

BB14_87:
	mov.f32 	%f1213, 0f47C35000;
	min.f32 	%f210, %f2298, %f1213;
	min.f32 	%f211, %f194, %f1213;
	fma.rn.f32 	%f2312, %f211, %f132, %f2312;
	mul.f32 	%f213, %f211, %f133;
	abs.f32 	%f214, %f132;
	setp.lt.f32	%p168, %f214, 0f00800000;
	mul.f32 	%f1214, %f214, 0f4B800000;
	selp.f32	%f1215, 0fC3170000, 0fC2FE0000, %p168;
	selp.f32	%f1216, %f1214, %f214, %p168;
	mov.b32 	 %r154, %f1216;
	and.b32  	%r155, %r154, 8388607;
	or.b32  	%r156, %r155, 1065353216;
	mov.b32 	 %f1217, %r156;
	shr.u32 	%r157, %r154, 23;
	cvt.rn.f32.u32	%f1218, %r157;
	add.f32 	%f1219, %f1215, %f1218;
	setp.gt.f32	%p169, %f1217, 0f3FB504F3;
	mul.f32 	%f1220, %f1217, 0f3F000000;
	add.f32 	%f1221, %f1219, 0f3F800000;
	selp.f32	%f1222, %f1220, %f1217, %p169;
	selp.f32	%f1223, %f1221, %f1219, %p169;
	add.f32 	%f1224, %f1222, 0fBF800000;
	add.f32 	%f1210, %f1222, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1209,%f1210;
	// inline asm
	add.f32 	%f1225, %f1224, %f1224;
	mul.f32 	%f1226, %f1209, %f1225;
	mul.f32 	%f1227, %f1226, %f1226;
	fma.rn.f32 	%f1230, %f764, %f1227, %f763;
	fma.rn.f32 	%f1232, %f1230, %f1227, %f766;
	mul.rn.f32 	%f1233, %f1232, %f1227;
	mul.rn.f32 	%f1234, %f1233, %f1226;
	sub.f32 	%f1235, %f1224, %f1226;
	neg.f32 	%f1236, %f1226;
	add.f32 	%f1237, %f1235, %f1235;
	fma.rn.f32 	%f1238, %f1236, %f1224, %f1237;
	mul.rn.f32 	%f1239, %f1209, %f1238;
	add.f32 	%f1240, %f1234, %f1226;
	sub.f32 	%f1241, %f1226, %f1240;
	add.f32 	%f1242, %f1234, %f1241;
	add.f32 	%f1243, %f1239, %f1242;
	add.f32 	%f1244, %f1240, %f1243;
	sub.f32 	%f1245, %f1240, %f1244;
	add.f32 	%f1246, %f1243, %f1245;
	mul.rn.f32 	%f1248, %f1223, %f545;
	mul.rn.f32 	%f1250, %f1223, %f546;
	add.f32 	%f1251, %f1248, %f1244;
	sub.f32 	%f1252, %f1248, %f1251;
	add.f32 	%f1253, %f1244, %f1252;
	add.f32 	%f1254, %f1246, %f1253;
	add.f32 	%f1255, %f1250, %f1254;
	add.f32 	%f1256, %f1251, %f1255;
	sub.f32 	%f1257, %f1251, %f1256;
	add.f32 	%f1258, %f1255, %f1257;
	mul.rn.f32 	%f1259, %f83, %f1256;
	neg.f32 	%f1260, %f1259;
	fma.rn.f32 	%f1261, %f83, %f1256, %f1260;
	fma.rn.f32 	%f1262, %f83, %f1258, %f1261;
	fma.rn.f32 	%f1264, %f794, %f1256, %f1262;
	add.rn.f32 	%f1265, %f1259, %f1264;
	neg.f32 	%f1266, %f1265;
	add.rn.f32 	%f1267, %f1259, %f1266;
	add.rn.f32 	%f1268, %f1267, %f1264;
	mov.b32 	 %r158, %f1265;
	setp.eq.s32	%p170, %r158, 1118925336;
	add.s32 	%r159, %r158, -1;
	mov.b32 	 %f1269, %r159;
	add.f32 	%f1270, %f1268, 0f37000000;
	selp.f32	%f1271, %f1269, %f1265, %p170;
	selp.f32	%f215, %f1270, %f1268, %p170;
	mul.f32 	%f1272, %f1271, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1273, %f1272;
	fma.rn.f32 	%f1275, %f1273, %f512, %f1271;
	fma.rn.f32 	%f1277, %f1273, %f514, %f1275;
	mul.f32 	%f1212, %f1277, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1211,%f1212;
	// inline asm
	add.f32 	%f1278, %f1273, 0f00000000;
	ex2.approx.f32 	%f1279, %f1278;
	mul.f32 	%f1280, %f1211, %f1279;
	setp.lt.f32	%p171, %f1271, 0fC2D20000;
	selp.f32	%f1281, 0f00000000, %f1280, %p171;
	setp.gt.f32	%p172, %f1271, 0f42D20000;
	selp.f32	%f2300, 0f7F800000, %f1281, %p172;
	setp.eq.f32	%p173, %f2300, 0f7F800000;
	@%p173 bra 	BB14_89;

	fma.rn.f32 	%f2300, %f2300, %f215, %f2300;

BB14_89:
	setp.lt.f32	%p174, %f132, 0f00000000;
	and.pred  	%p5, %p174, %p1;
	mov.b32 	 %r160, %f2300;
	xor.b32  	%r161, %r160, -2147483648;
	mov.b32 	 %f1282, %r161;
	selp.f32	%f2301, %f1282, %f2300, %p5;
	setp.eq.f32	%p176, %f132, 0f00000000;
	@%p176 bra 	BB14_92;
	bra.uni 	BB14_90;

BB14_92:
	add.f32 	%f1285, %f132, %f132;
	selp.f32	%f2301, %f1285, 0f00000000, %p1;
	bra.uni 	BB14_93;

BB14_90:
	setp.geu.f32	%p177, %f132, 0f00000000;
	@%p177 bra 	BB14_93;

	cvt.rzi.f32.f32	%f1284, %f533;
	setp.neu.f32	%p178, %f1284, 0f40000000;
	selp.f32	%f2301, 0f7FFFFFFF, %f2301, %p178;

BB14_93:
	add.f32 	%f1286, %f214, %f82;
	mov.b32 	 %r162, %f1286;
	setp.lt.s32	%p180, %r162, 2139095040;
	@%p180 bra 	BB14_100;

	setp.gtu.f32	%p182, %f214, 0f7F800000;
	or.pred  	%p183, %p182, %p60;
	@%p183 bra 	BB14_99;
	bra.uni 	BB14_95;

BB14_99:
	add.f32 	%f2301, %f132, 0f40000000;
	bra.uni 	BB14_100;

BB14_95:
	setp.eq.f32	%p184, %f82, 0f7F800000;
	@%p184 bra 	BB14_98;
	bra.uni 	BB14_96;

BB14_98:
	setp.gt.f32	%p186, %f214, 0f3F800000;
	selp.f32	%f1287, 0f7F800000, 0f00000000, %p186;
	setp.eq.f32	%p187, %f132, 0fBF800000;
	selp.f32	%f2301, 0f3F800000, %f1287, %p187;
	bra.uni 	BB14_100;

BB14_96:
	setp.neu.f32	%p185, %f214, 0f7F800000;
	@%p185 bra 	BB14_100;

	selp.f32	%f2301, 0fFF800000, 0f7F800000, %p5;

BB14_100:
	setp.eq.f32	%p188, %f132, 0f3F800000;
	selp.f32	%f1292, 0f3F800000, %f2301, %p188;
	mul.f32 	%f1293, %f210, %f1292;
	sub.f32 	%f1294, %f213, %f1293;
	add.f32 	%f2308, %f2308, %f1294;
	fma.rn.f32 	%f2313, %f211, %f136, %f2313;
	mul.f32 	%f229, %f211, %f137;
	abs.f32 	%f230, %f136;
	setp.lt.f32	%p189, %f230, 0f00800000;
	mul.f32 	%f1295, %f230, 0f4B800000;
	selp.f32	%f1296, 0fC3170000, 0fC2FE0000, %p189;
	selp.f32	%f1297, %f1295, %f230, %p189;
	mov.b32 	 %r163, %f1297;
	and.b32  	%r164, %r163, 8388607;
	or.b32  	%r165, %r164, 1065353216;
	mov.b32 	 %f1298, %r165;
	shr.u32 	%r166, %r163, 23;
	cvt.rn.f32.u32	%f1299, %r166;
	add.f32 	%f1300, %f1296, %f1299;
	setp.gt.f32	%p190, %f1298, 0f3FB504F3;
	mul.f32 	%f1301, %f1298, 0f3F000000;
	add.f32 	%f1302, %f1300, 0f3F800000;
	selp.f32	%f1303, %f1301, %f1298, %p190;
	selp.f32	%f1304, %f1302, %f1300, %p190;
	add.f32 	%f1305, %f1303, 0fBF800000;
	add.f32 	%f1289, %f1303, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1288,%f1289;
	// inline asm
	add.f32 	%f1306, %f1305, %f1305;
	mul.f32 	%f1307, %f1288, %f1306;
	mul.f32 	%f1308, %f1307, %f1307;
	fma.rn.f32 	%f1311, %f764, %f1308, %f763;
	fma.rn.f32 	%f1313, %f1311, %f1308, %f766;
	mul.rn.f32 	%f1314, %f1313, %f1308;
	mul.rn.f32 	%f1315, %f1314, %f1307;
	sub.f32 	%f1316, %f1305, %f1307;
	neg.f32 	%f1317, %f1307;
	add.f32 	%f1318, %f1316, %f1316;
	fma.rn.f32 	%f1319, %f1317, %f1305, %f1318;
	mul.rn.f32 	%f1320, %f1288, %f1319;
	add.f32 	%f1321, %f1315, %f1307;
	sub.f32 	%f1322, %f1307, %f1321;
	add.f32 	%f1323, %f1315, %f1322;
	add.f32 	%f1324, %f1320, %f1323;
	add.f32 	%f1325, %f1321, %f1324;
	sub.f32 	%f1326, %f1321, %f1325;
	add.f32 	%f1327, %f1324, %f1326;
	mul.rn.f32 	%f1329, %f1304, %f545;
	mul.rn.f32 	%f1331, %f1304, %f546;
	add.f32 	%f1332, %f1329, %f1325;
	sub.f32 	%f1333, %f1329, %f1332;
	add.f32 	%f1334, %f1325, %f1333;
	add.f32 	%f1335, %f1327, %f1334;
	add.f32 	%f1336, %f1331, %f1335;
	add.f32 	%f1337, %f1332, %f1336;
	sub.f32 	%f1338, %f1332, %f1337;
	add.f32 	%f1339, %f1336, %f1338;
	mul.rn.f32 	%f1340, %f83, %f1337;
	neg.f32 	%f1341, %f1340;
	fma.rn.f32 	%f1342, %f83, %f1337, %f1341;
	fma.rn.f32 	%f1343, %f83, %f1339, %f1342;
	mov.f32 	%f1344, 0f00000000;
	fma.rn.f32 	%f1345, %f1344, %f1337, %f1343;
	add.rn.f32 	%f1346, %f1340, %f1345;
	neg.f32 	%f1347, %f1346;
	add.rn.f32 	%f1348, %f1340, %f1347;
	add.rn.f32 	%f1349, %f1348, %f1345;
	mov.b32 	 %r167, %f1346;
	setp.eq.s32	%p191, %r167, 1118925336;
	add.s32 	%r168, %r167, -1;
	mov.b32 	 %f1350, %r168;
	add.f32 	%f1351, %f1349, 0f37000000;
	selp.f32	%f1352, %f1350, %f1346, %p191;
	selp.f32	%f231, %f1351, %f1349, %p191;
	mul.f32 	%f1353, %f1352, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1354, %f1353;
	fma.rn.f32 	%f1356, %f1354, %f512, %f1352;
	fma.rn.f32 	%f1358, %f1354, %f514, %f1356;
	mul.f32 	%f1291, %f1358, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1290,%f1291;
	// inline asm
	add.f32 	%f1359, %f1354, 0f00000000;
	ex2.approx.f32 	%f1360, %f1359;
	mul.f32 	%f1361, %f1290, %f1360;
	setp.lt.f32	%p192, %f1352, 0fC2D20000;
	selp.f32	%f1362, 0f00000000, %f1361, %p192;
	setp.gt.f32	%p193, %f1352, 0f42D20000;
	selp.f32	%f2302, 0f7F800000, %f1362, %p193;
	setp.eq.f32	%p194, %f2302, 0f7F800000;
	@%p194 bra 	BB14_102;

	fma.rn.f32 	%f2302, %f2302, %f231, %f2302;

BB14_102:
	setp.lt.f32	%p195, %f136, 0f00000000;
	and.pred  	%p6, %p195, %p1;
	mov.b32 	 %r169, %f2302;
	xor.b32  	%r170, %r169, -2147483648;
	mov.b32 	 %f1363, %r170;
	selp.f32	%f2303, %f1363, %f2302, %p6;
	setp.eq.f32	%p197, %f136, 0f00000000;
	@%p197 bra 	BB14_105;
	bra.uni 	BB14_103;

BB14_105:
	add.f32 	%f1366, %f136, %f136;
	selp.f32	%f2303, %f1366, 0f00000000, %p1;
	bra.uni 	BB14_106;

BB14_103:
	setp.geu.f32	%p198, %f136, 0f00000000;
	@%p198 bra 	BB14_106;

	cvt.rzi.f32.f32	%f1365, %f533;
	setp.neu.f32	%p199, %f1365, 0f40000000;
	selp.f32	%f2303, 0f7FFFFFFF, %f2303, %p199;

BB14_106:
	add.f32 	%f1367, %f230, %f82;
	mov.b32 	 %r171, %f1367;
	setp.lt.s32	%p201, %r171, 2139095040;
	@%p201 bra 	BB14_113;

	setp.gtu.f32	%p203, %f230, 0f7F800000;
	or.pred  	%p204, %p203, %p60;
	@%p204 bra 	BB14_112;
	bra.uni 	BB14_108;

BB14_112:
	add.f32 	%f2303, %f136, 0f40000000;
	bra.uni 	BB14_113;

BB14_108:
	setp.eq.f32	%p205, %f82, 0f7F800000;
	@%p205 bra 	BB14_111;
	bra.uni 	BB14_109;

BB14_111:
	setp.gt.f32	%p207, %f230, 0f3F800000;
	selp.f32	%f1368, 0f7F800000, 0f00000000, %p207;
	setp.eq.f32	%p208, %f136, 0fBF800000;
	selp.f32	%f2303, 0f3F800000, %f1368, %p208;
	bra.uni 	BB14_113;

BB14_109:
	setp.neu.f32	%p206, %f230, 0f7F800000;
	@%p206 bra 	BB14_113;

	selp.f32	%f2303, 0fFF800000, 0f7F800000, %p6;

BB14_113:
	mov.f32 	%f2250, 0f00000000;
	setp.eq.f32	%p209, %f136, 0f3F800000;
	selp.f32	%f1373, 0f3F800000, %f2303, %p209;
	mul.f32 	%f1374, %f210, %f1373;
	sub.f32 	%f1375, %f229, %f1374;
	add.f32 	%f2309, %f2309, %f1375;
	fma.rn.f32 	%f2314, %f211, %f192, %f2314;
	mul.f32 	%f245, %f211, 0f00000000;
	abs.f32 	%f246, %f192;
	setp.lt.f32	%p210, %f246, 0f00800000;
	mul.f32 	%f1376, %f246, 0f4B800000;
	selp.f32	%f1377, 0fC3170000, 0fC2FE0000, %p210;
	selp.f32	%f1378, %f1376, %f246, %p210;
	mov.b32 	 %r172, %f1378;
	and.b32  	%r173, %r172, 8388607;
	or.b32  	%r174, %r173, 1065353216;
	mov.b32 	 %f1379, %r174;
	shr.u32 	%r175, %r172, 23;
	cvt.rn.f32.u32	%f1380, %r175;
	add.f32 	%f1381, %f1377, %f1380;
	setp.gt.f32	%p211, %f1379, 0f3FB504F3;
	mul.f32 	%f1382, %f1379, 0f3F000000;
	add.f32 	%f1383, %f1381, 0f3F800000;
	selp.f32	%f1384, %f1382, %f1379, %p211;
	selp.f32	%f1385, %f1383, %f1381, %p211;
	add.f32 	%f1386, %f1384, 0fBF800000;
	add.f32 	%f1370, %f1384, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1369,%f1370;
	// inline asm
	add.f32 	%f1387, %f1386, %f1386;
	mul.f32 	%f1388, %f1369, %f1387;
	mul.f32 	%f1389, %f1388, %f1388;
	fma.rn.f32 	%f1392, %f764, %f1389, %f763;
	fma.rn.f32 	%f1394, %f1392, %f1389, %f766;
	mul.rn.f32 	%f1395, %f1394, %f1389;
	mul.rn.f32 	%f1396, %f1395, %f1388;
	sub.f32 	%f1397, %f1386, %f1388;
	neg.f32 	%f1398, %f1388;
	add.f32 	%f1399, %f1397, %f1397;
	fma.rn.f32 	%f1400, %f1398, %f1386, %f1399;
	mul.rn.f32 	%f1401, %f1369, %f1400;
	add.f32 	%f1402, %f1396, %f1388;
	sub.f32 	%f1403, %f1388, %f1402;
	add.f32 	%f1404, %f1396, %f1403;
	add.f32 	%f1405, %f1401, %f1404;
	add.f32 	%f1406, %f1402, %f1405;
	sub.f32 	%f1407, %f1402, %f1406;
	add.f32 	%f1408, %f1405, %f1407;
	mul.rn.f32 	%f1410, %f1385, %f545;
	mul.rn.f32 	%f1412, %f1385, %f546;
	add.f32 	%f1413, %f1410, %f1406;
	sub.f32 	%f1414, %f1410, %f1413;
	add.f32 	%f1415, %f1406, %f1414;
	add.f32 	%f1416, %f1408, %f1415;
	add.f32 	%f1417, %f1412, %f1416;
	add.f32 	%f1418, %f1413, %f1417;
	sub.f32 	%f1419, %f1413, %f1418;
	add.f32 	%f1420, %f1417, %f1419;
	mul.rn.f32 	%f1421, %f83, %f1418;
	neg.f32 	%f1422, %f1421;
	fma.rn.f32 	%f1423, %f83, %f1418, %f1422;
	fma.rn.f32 	%f1424, %f83, %f1420, %f1423;
	fma.rn.f32 	%f1426, %f2250, %f1418, %f1424;
	add.rn.f32 	%f1427, %f1421, %f1426;
	neg.f32 	%f1428, %f1427;
	add.rn.f32 	%f1429, %f1421, %f1428;
	add.rn.f32 	%f1430, %f1429, %f1426;
	mov.b32 	 %r176, %f1427;
	setp.eq.s32	%p212, %r176, 1118925336;
	add.s32 	%r177, %r176, -1;
	mov.b32 	 %f1431, %r177;
	add.f32 	%f1432, %f1430, 0f37000000;
	selp.f32	%f1433, %f1431, %f1427, %p212;
	selp.f32	%f247, %f1432, %f1430, %p212;
	mul.f32 	%f1434, %f1433, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1435, %f1434;
	fma.rn.f32 	%f1437, %f1435, %f512, %f1433;
	fma.rn.f32 	%f1439, %f1435, %f514, %f1437;
	mul.f32 	%f1372, %f1439, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1371,%f1372;
	// inline asm
	add.f32 	%f1440, %f1435, 0f00000000;
	ex2.approx.f32 	%f1441, %f1440;
	mul.f32 	%f1442, %f1371, %f1441;
	setp.lt.f32	%p213, %f1433, 0fC2D20000;
	selp.f32	%f1443, 0f00000000, %f1442, %p213;
	setp.gt.f32	%p214, %f1433, 0f42D20000;
	selp.f32	%f2304, 0f7F800000, %f1443, %p214;
	setp.eq.f32	%p215, %f2304, 0f7F800000;
	@%p215 bra 	BB14_115;

	fma.rn.f32 	%f2304, %f2304, %f247, %f2304;

BB14_115:
	setp.lt.f32	%p216, %f192, 0f00000000;
	and.pred  	%p7, %p216, %p1;
	mov.b32 	 %r178, %f2304;
	xor.b32  	%r179, %r178, -2147483648;
	mov.b32 	 %f1444, %r179;
	selp.f32	%f2305, %f1444, %f2304, %p7;
	setp.eq.f32	%p218, %f192, 0f00000000;
	@%p218 bra 	BB14_118;
	bra.uni 	BB14_116;

BB14_118:
	add.f32 	%f1447, %f192, %f192;
	selp.f32	%f2305, %f1447, 0f00000000, %p1;
	bra.uni 	BB14_119;

BB14_116:
	setp.geu.f32	%p219, %f192, 0f00000000;
	@%p219 bra 	BB14_119;

	cvt.rzi.f32.f32	%f1446, %f533;
	setp.neu.f32	%p220, %f1446, 0f40000000;
	selp.f32	%f2305, 0f7FFFFFFF, %f2305, %p220;

BB14_119:
	add.f32 	%f1448, %f246, %f82;
	mov.b32 	 %r180, %f1448;
	setp.lt.s32	%p222, %r180, 2139095040;
	@%p222 bra 	BB14_126;

	setp.gtu.f32	%p224, %f246, 0f7F800000;
	or.pred  	%p225, %p224, %p60;
	@%p225 bra 	BB14_125;
	bra.uni 	BB14_121;

BB14_125:
	add.f32 	%f2305, %f192, 0f40000000;
	bra.uni 	BB14_126;

BB14_121:
	setp.eq.f32	%p226, %f82, 0f7F800000;
	@%p226 bra 	BB14_124;
	bra.uni 	BB14_122;

BB14_124:
	setp.gt.f32	%p228, %f246, 0f3F800000;
	selp.f32	%f1449, 0f7F800000, 0f00000000, %p228;
	setp.eq.f32	%p229, %f192, 0fBF800000;
	selp.f32	%f2305, 0f3F800000, %f1449, %p229;
	bra.uni 	BB14_126;

BB14_122:
	setp.neu.f32	%p227, %f246, 0f7F800000;
	@%p227 bra 	BB14_126;

	selp.f32	%f2305, 0fFF800000, 0f7F800000, %p7;

BB14_126:
	mov.f32 	%f2251, 0f00000000;
	setp.eq.f32	%p230, %f192, 0f3F800000;
	selp.f32	%f1458, 0f3F800000, %f2305, %p230;
	mul.f32 	%f1459, %f210, %f1458;
	sub.f32 	%f1460, %f245, %f1459;
	add.f32 	%f2310, %f2310, %f1460;
	add.f32 	%f2315, %f2315, %f211;
	sub.f32 	%f1461, %f245, %f210;
	add.f32 	%f2311, %f2311, %f1461;
	fma.rn.f32 	%f2280, %f211, %f190, %f2280;
	mul.f32 	%f263, %f211, %f191;
	abs.f32 	%f264, %f190;
	setp.lt.f32	%p231, %f264, 0f00800000;
	mul.f32 	%f1462, %f264, 0f4B800000;
	selp.f32	%f1463, 0fC3170000, 0fC2FE0000, %p231;
	selp.f32	%f1464, %f1462, %f264, %p231;
	mov.b32 	 %r181, %f1464;
	and.b32  	%r182, %r181, 8388607;
	or.b32  	%r183, %r182, 1065353216;
	mov.b32 	 %f1465, %r183;
	shr.u32 	%r184, %r181, 23;
	cvt.rn.f32.u32	%f1466, %r184;
	add.f32 	%f1467, %f1463, %f1466;
	setp.gt.f32	%p232, %f1465, 0f3FB504F3;
	mul.f32 	%f1468, %f1465, 0f3F000000;
	add.f32 	%f1469, %f1467, 0f3F800000;
	selp.f32	%f1470, %f1468, %f1465, %p232;
	selp.f32	%f1471, %f1469, %f1467, %p232;
	add.f32 	%f1472, %f1470, 0fBF800000;
	add.f32 	%f1455, %f1470, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1454,%f1455;
	// inline asm
	add.f32 	%f1473, %f1472, %f1472;
	mul.f32 	%f1474, %f1454, %f1473;
	mul.f32 	%f1475, %f1474, %f1474;
	fma.rn.f32 	%f1478, %f764, %f1475, %f763;
	fma.rn.f32 	%f1480, %f1478, %f1475, %f766;
	mul.rn.f32 	%f1481, %f1480, %f1475;
	mul.rn.f32 	%f1482, %f1481, %f1474;
	sub.f32 	%f1483, %f1472, %f1474;
	neg.f32 	%f1484, %f1474;
	add.f32 	%f1485, %f1483, %f1483;
	fma.rn.f32 	%f1486, %f1484, %f1472, %f1485;
	mul.rn.f32 	%f1487, %f1454, %f1486;
	add.f32 	%f1488, %f1482, %f1474;
	sub.f32 	%f1489, %f1474, %f1488;
	add.f32 	%f1490, %f1482, %f1489;
	add.f32 	%f1491, %f1487, %f1490;
	add.f32 	%f1492, %f1488, %f1491;
	sub.f32 	%f1493, %f1488, %f1492;
	add.f32 	%f1494, %f1491, %f1493;
	mul.rn.f32 	%f1496, %f1471, %f545;
	mul.rn.f32 	%f1498, %f1471, %f546;
	add.f32 	%f1499, %f1496, %f1492;
	sub.f32 	%f1500, %f1496, %f1499;
	add.f32 	%f1501, %f1492, %f1500;
	add.f32 	%f1502, %f1494, %f1501;
	add.f32 	%f1503, %f1498, %f1502;
	add.f32 	%f1504, %f1499, %f1503;
	sub.f32 	%f1505, %f1499, %f1504;
	add.f32 	%f1506, %f1503, %f1505;
	mul.rn.f32 	%f1507, %f83, %f1504;
	neg.f32 	%f1508, %f1507;
	fma.rn.f32 	%f1509, %f83, %f1504, %f1508;
	fma.rn.f32 	%f1510, %f83, %f1506, %f1509;
	fma.rn.f32 	%f1512, %f2251, %f1504, %f1510;
	add.rn.f32 	%f1513, %f1507, %f1512;
	neg.f32 	%f1514, %f1513;
	add.rn.f32 	%f1515, %f1507, %f1514;
	add.rn.f32 	%f1516, %f1515, %f1512;
	mov.b32 	 %r185, %f1513;
	setp.eq.s32	%p233, %r185, 1118925336;
	add.s32 	%r186, %r185, -1;
	mov.b32 	 %f1517, %r186;
	add.f32 	%f1518, %f1516, 0f37000000;
	selp.f32	%f1519, %f1517, %f1513, %p233;
	selp.f32	%f265, %f1518, %f1516, %p233;
	mul.f32 	%f1520, %f1519, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1521, %f1520;
	fma.rn.f32 	%f1523, %f1521, %f512, %f1519;
	fma.rn.f32 	%f1525, %f1521, %f514, %f1523;
	mul.f32 	%f1457, %f1525, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1456,%f1457;
	// inline asm
	add.f32 	%f1526, %f1521, 0f00000000;
	ex2.approx.f32 	%f1527, %f1526;
	mul.f32 	%f1528, %f1456, %f1527;
	setp.lt.f32	%p234, %f1519, 0fC2D20000;
	selp.f32	%f1529, 0f00000000, %f1528, %p234;
	setp.gt.f32	%p235, %f1519, 0f42D20000;
	selp.f32	%f2306, 0f7F800000, %f1529, %p235;
	setp.eq.f32	%p236, %f2306, 0f7F800000;
	@%p236 bra 	BB14_128;

	fma.rn.f32 	%f2306, %f2306, %f265, %f2306;

BB14_128:
	setp.lt.f32	%p237, %f190, 0f00000000;
	and.pred  	%p8, %p237, %p1;
	mov.b32 	 %r187, %f2306;
	xor.b32  	%r188, %r187, -2147483648;
	mov.b32 	 %f1530, %r188;
	selp.f32	%f2307, %f1530, %f2306, %p8;
	setp.eq.f32	%p239, %f190, 0f00000000;
	@%p239 bra 	BB14_131;
	bra.uni 	BB14_129;

BB14_131:
	add.f32 	%f1533, %f190, %f190;
	selp.f32	%f2307, %f1533, 0f00000000, %p1;
	bra.uni 	BB14_132;

BB14_129:
	setp.geu.f32	%p240, %f190, 0f00000000;
	@%p240 bra 	BB14_132;

	cvt.rzi.f32.f32	%f1532, %f533;
	setp.neu.f32	%p241, %f1532, 0f40000000;
	selp.f32	%f2307, 0f7FFFFFFF, %f2307, %p241;

BB14_132:
	add.f32 	%f1534, %f264, %f82;
	mov.b32 	 %r189, %f1534;
	setp.lt.s32	%p243, %r189, 2139095040;
	@%p243 bra 	BB14_139;

	setp.gtu.f32	%p245, %f264, 0f7F800000;
	or.pred  	%p246, %p245, %p60;
	@%p246 bra 	BB14_138;
	bra.uni 	BB14_134;

BB14_138:
	add.f32 	%f2307, %f190, 0f40000000;
	bra.uni 	BB14_139;

BB14_134:
	setp.eq.f32	%p247, %f82, 0f7F800000;
	@%p247 bra 	BB14_137;
	bra.uni 	BB14_135;

BB14_137:
	setp.gt.f32	%p249, %f264, 0f3F800000;
	selp.f32	%f1535, 0f7F800000, 0f00000000, %p249;
	setp.eq.f32	%p250, %f190, 0fBF800000;
	selp.f32	%f2307, 0f3F800000, %f1535, %p250;
	bra.uni 	BB14_139;

BB14_135:
	setp.neu.f32	%p248, %f264, 0f7F800000;
	@%p248 bra 	BB14_139;

	selp.f32	%f2307, 0fFF800000, 0f7F800000, %p8;

BB14_139:
	setp.eq.f32	%p251, %f190, 0f3F800000;
	selp.f32	%f1536, 0f3F800000, %f2307, %p251;
	mul.f32 	%f1537, %f210, %f1536;
	sub.f32 	%f1538, %f263, %f1537;
	add.f32 	%f2279, %f2279, %f1538;
	add.s32 	%r297, %r297, 1;
	setp.lt.s32	%p252, %r297, %r64;
	@%p252 bra 	BB14_20;

	st.local.f32 	[%rd5], %f132;
	st.local.f32 	[%rd5+4], %f136;
	st.local.f32 	[%rd5+16], %f190;
	st.local.f32 	[%rd5+8], %f192;
	mov.u32 	%r190, 1065353216;
	st.local.u32 	[%rd5+12], %r190;
	add.s32 	%r296, %r296, 1;
	setp.lt.s32	%p253, %r296, %r64;
	@%p253 bra 	BB14_19;

BB14_141:
	div.rn.f32 	%f1539, %f2312, %f2308;
	mov.f32 	%f1540, 0fBF800000;
	max.f32 	%f1541, %f1539, %f1540;
	mov.f32 	%f1542, 0f3F800000;
	min.f32 	%f1543, %f1541, %f1542;
	div.rn.f32 	%f1544, %f2313, %f2309;
	max.f32 	%f1545, %f1544, %f1540;
	min.f32 	%f1546, %f1545, %f1542;
	div.rn.f32 	%f1547, %f2314, %f2310;
	mov.f32 	%f1548, 0fC2C80000;
	max.f32 	%f1549, %f1547, %f1548;
	mov.f32 	%f1550, 0f42C80000;
	min.f32 	%f1551, %f1549, %f1550;
	div.rn.f32 	%f1552, %f2315, %f2311;
	mov.f32 	%f1553, 0fC0000000;
	max.f32 	%f1554, %f1552, %f1553;
	mov.f32 	%f1555, 0f40000000;
	min.f32 	%f1556, %f1554, %f1555;
	div.rn.f32 	%f1557, %f2280, %f2279;
	mov.f32 	%f1558, 0fBF000000;
	max.f32 	%f1559, %f1557, %f1558;
	min.f32 	%f1561, %f1559, %f457;
	mul.f32 	%f1562, %f1551, 0f3F000000;
	setp.lt.s32	%p254, %r295, 5;
	selp.f32	%f1563, %f1562, %f1551, %p254;
	sub.f32 	%f2320, %f2320, %f1543;
	sub.f32 	%f2319, %f2319, %f1546;
	sub.f32 	%f1564, %f2318, %f1563;
	sub.f32 	%f1565, %f2317, %f1556;
	sub.f32 	%f1566, %f2316, %f1561;
	max.f32 	%f2318, %f1564, %f1542;
	mov.f32 	%f1567, 0f3C23D70A;
	max.f32 	%f2317, %f1565, %f1567;
	max.f32 	%f1568, %f1566, %f457;
	min.f32 	%f2316, %f1568, %f33;
	add.s32 	%r295, %r295, 1;
	setp.lt.s32	%p255, %r295, %r65;
	@%p255 bra 	BB14_17;

BB14_142:
	mov.f32 	%f2338, 0f00000000;
	@%p16 bra 	BB14_212;

	div.rn.f32 	%f1571, %f2318, 0fC0206C99;
	div.rn.f32 	%f298, %f1571, %f2316;
	div.rn.f32 	%f299, %f298, %f2316;
	mov.u32 	%r191, 0;
	mov.f32 	%f2338, 0f00000000;
	mov.u32 	%r300, %r191;

BB14_144:
	cvt.rn.f32.s32	%f1572, %r300;
	sub.f32 	%f1573, %f1572, %f2320;
	add.f32 	%f301, %f1573, 0f3F000000;
	sqrt.rn.f32 	%f302, %f16;
	mul.f32 	%f303, %f301, %f302;
	abs.f32 	%f304, %f303;
	mul.f32 	%f305, %f303, %f303;
	add.f32 	%f306, %f1573, 0fBF000000;
	mul.f32 	%f307, %f306, %f302;
	abs.f32 	%f308, %f307;
	mul.f32 	%f309, %f307, %f307;
	add.f32 	%f1574, %f1572, 0f3F000000;
	sub.f32 	%f1575, %f1574, %f2320;
	div.rn.f32 	%f310, %f1575, %f2316;
	lg2.approx.f32 	%f1576, %f310;
	add.f32 	%f1577, %f1576, %f1576;
	ex2.approx.f32 	%f1578, %f1577;
	mul.f32 	%f311, %f1578, 0fBF000000;
	mul.f32 	%f1579, %f311, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1580, %f1579;
	mov.f32 	%f1581, 0fBF317200;
	fma.rn.f32 	%f1582, %f1580, %f1581, %f311;
	mov.f32 	%f1583, 0fB5BFBE8E;
	fma.rn.f32 	%f1584, %f1580, %f1583, %f1582;
	mul.f32 	%f312, %f1584, 0f3FB8AA3B;
	add.f32 	%f1585, %f1580, 0f00000000;
	ex2.approx.f32 	%f313, %f1585;
	add.f32 	%f1586, %f1572, 0fBF000000;
	sub.f32 	%f1587, %f1586, %f2320;
	div.rn.f32 	%f314, %f1587, %f2316;
	lg2.approx.f32 	%f1588, %f314;
	add.f32 	%f1589, %f1588, %f1588;
	ex2.approx.f32 	%f1590, %f1589;
	mul.f32 	%f315, %f1590, 0fBF000000;
	mul.f32 	%f1591, %f315, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1592, %f1591;
	fma.rn.f32 	%f1593, %f1592, %f1581, %f315;
	fma.rn.f32 	%f1594, %f1592, %f1583, %f1593;
	mul.f32 	%f316, %f1594, 0f3FB8AA3B;
	add.f32 	%f1595, %f1592, 0f00000000;
	ex2.approx.f32 	%f317, %f1595;
	mov.f32 	%f1596, 0f3F800000;
	cvt.rzi.f32.f32	%f1597, %f1596;
	add.f32 	%f1598, %f1597, %f1597;
	mov.f32 	%f1599, 0f40000000;
	sub.f32 	%f1600, %f1599, %f1598;
	abs.f32 	%f318, %f1600;
	setp.eq.f32	%p257, %f318, 0f3F800000;
	abs.f32 	%f319, %f310;
	setp.lt.f32	%p258, %f319, 0f00800000;
	mul.f32 	%f1601, %f319, 0f4B800000;
	selp.f32	%f1602, 0fC3170000, 0fC2FE0000, %p258;
	selp.f32	%f1603, %f1601, %f319, %p258;
	mov.b32 	 %r193, %f1603;
	and.b32  	%r194, %r193, 8388607;
	or.b32  	%r195, %r194, 1065353216;
	mov.b32 	 %f1604, %r195;
	shr.u32 	%r196, %r193, 23;
	cvt.rn.f32.u32	%f1605, %r196;
	add.f32 	%f1606, %f1602, %f1605;
	setp.gt.f32	%p259, %f1604, 0f3FB504F3;
	mul.f32 	%f1607, %f1604, 0f3F000000;
	add.f32 	%f1608, %f1606, 0f3F800000;
	selp.f32	%f1609, %f1607, %f1604, %p259;
	selp.f32	%f1610, %f1608, %f1606, %p259;
	add.f32 	%f320, %f1609, 0fBF800000;
	add.f32 	%f321, %f1609, 0f3F800000;
	add.f32 	%f322, %f320, %f320;
	mov.f32 	%f1611, 0f3F317200;
	mul.rn.f32 	%f323, %f1610, %f1611;
	mov.f32 	%f1612, 0f35BFBE8E;
	mul.rn.f32 	%f324, %f1610, %f1612;
	abs.f32 	%f325, %f1599;
	setp.gt.f32	%p260, %f325, 0f77F684DF;
	selp.f32	%f326, 0f39800000, 0f40000000, %p260;
	setp.lt.f32	%p261, %f310, 0f00000000;
	and.pred  	%p9, %p261, %p257;
	add.f32 	%f1613, %f310, %f310;
	selp.f32	%f327, %f1613, 0f00000000, %p257;
	add.f32 	%f1614, %f319, %f325;
	mov.b32 	 %r26, %f1614;
	setp.gtu.f32	%p262, %f319, 0f7F800000;
	setp.gtu.f32	%p263, %f325, 0f7F800000;
	or.pred  	%p10, %p262, %p263;
	add.f32 	%f328, %f310, 0f40000000;
	setp.gt.f32	%p264, %f319, 0f3F800000;
	setp.eq.f32	%p265, %f310, 0fBF800000;
	selp.f32	%f1615, 0f7F800000, 0f00000000, %p264;
	selp.f32	%f329, 0f3F800000, %f1615, %p265;
	selp.f32	%f330, 0fFF800000, 0f7F800000, %p9;
	abs.f32 	%f331, %f314;
	setp.lt.f32	%p266, %f331, 0f00800000;
	mul.f32 	%f1616, %f331, 0f4B800000;
	selp.f32	%f1617, 0fC3170000, 0fC2FE0000, %p266;
	selp.f32	%f1618, %f1616, %f331, %p266;
	mov.b32 	 %r197, %f1618;
	and.b32  	%r198, %r197, 8388607;
	or.b32  	%r199, %r198, 1065353216;
	mov.b32 	 %f1619, %r199;
	shr.u32 	%r200, %r197, 23;
	cvt.rn.f32.u32	%f1620, %r200;
	add.f32 	%f1621, %f1617, %f1620;
	setp.gt.f32	%p267, %f1619, 0f3FB504F3;
	mul.f32 	%f1622, %f1619, 0f3F000000;
	add.f32 	%f1623, %f1621, 0f3F800000;
	selp.f32	%f1624, %f1622, %f1619, %p267;
	selp.f32	%f1625, %f1623, %f1621, %p267;
	add.f32 	%f332, %f1624, 0fBF800000;
	add.f32 	%f333, %f1624, 0f3F800000;
	add.f32 	%f334, %f332, %f332;
	mul.rn.f32 	%f335, %f1625, %f1611;
	mul.rn.f32 	%f336, %f1625, %f1612;
	setp.lt.f32	%p268, %f314, 0f00000000;
	and.pred  	%p11, %p268, %p257;
	add.f32 	%f1626, %f314, %f314;
	selp.f32	%f337, %f1626, 0f00000000, %p257;
	add.f32 	%f1627, %f331, %f325;
	mov.b32 	 %r27, %f1627;
	setp.gtu.f32	%p269, %f331, 0f7F800000;
	or.pred  	%p12, %p269, %p263;
	add.f32 	%f338, %f314, 0f40000000;
	setp.gt.f32	%p270, %f331, 0f3F800000;
	setp.eq.f32	%p271, %f314, 0fBF800000;
	selp.f32	%f1628, 0f7F800000, 0f00000000, %p270;
	selp.f32	%f339, 0f3F800000, %f1628, %p271;
	selp.f32	%f340, 0fFF800000, 0f7F800000, %p11;
	mov.b32 	 %r201, %f307;
	and.b32  	%r28, %r201, -2147483648;
	mov.b32 	 %r202, %f303;
	and.b32  	%r29, %r202, -2147483648;
	mov.u32 	%r299, %r191;

BB14_145:
	mov.u32 	%r30, %r299;
	setp.ltu.f32	%p272, %f304, 0f3F800000;
	@%p272 bra 	BB14_147;
	bra.uni 	BB14_146;

BB14_147:
	mov.f32 	%f1647, 0f3BA0C9F8;
	mov.f32 	%f1648, 0fBA1268FB;
	fma.rn.f32 	%f1649, %f1648, %f305, %f1647;
	mov.f32 	%f1650, 0fBCDABFD4;
	fma.rn.f32 	%f1651, %f1649, %f305, %f1650;
	mov.f32 	%f1652, 0f3DE70331;
	fma.rn.f32 	%f1653, %f1651, %f305, %f1652;
	mov.f32 	%f1654, 0fBEC09330;
	fma.rn.f32 	%f1655, %f1653, %f305, %f1654;
	mov.f32 	%f1656, 0f3F906EBA;
	fma.rn.f32 	%f1657, %f1655, %f305, %f1656;
	mul.f32 	%f2321, %f303, %f1657;
	bra.uni 	BB14_148;

BB14_146:
	setp.ltu.f32	%p273, %f304, 0f407AD445;
	mov.f32 	%f1631, 0f3A03BB71;
	mov.f32 	%f1632, 0fB7B730FB;
	fma.rn.f32 	%f1633, %f1632, %f304, %f1631;
	mov.f32 	%f1634, 0fBBACA3B3;
	fma.rn.f32 	%f1635, %f1633, %f304, %f1634;
	mov.f32 	%f1636, 0f3D0A7445;
	fma.rn.f32 	%f1637, %f1635, %f304, %f1636;
	mov.f32 	%f1638, 0fBE1B3B75;
	fma.rn.f32 	%f1639, %f1637, %f304, %f1638;
	mov.f32 	%f1640, 0fBF6B385A;
	fma.rn.f32 	%f1641, %f1639, %f304, %f1640;
	mov.f32 	%f1642, 0fBFD0316E;
	fma.rn.f32 	%f1643, %f1641, %f304, %f1642;
	mov.f32 	%f1644, 0fBA031CCE;
	fma.rn.f32 	%f1630, %f1643, %f304, %f1644;
	// inline asm
	ex2.approx.ftz.f32 %f1629,%f1630;
	// inline asm
	sub.f32 	%f1646, %f1596, %f1629;
	mov.b32 	 %r203, %f1646;
	selp.b32	%r204, %r203, 1065353216, %p273;
	or.b32  	%r205, %r204, %r29;
	mov.b32 	 %f2321, %r205;

BB14_148:
	setp.ltu.f32	%p274, %f308, 0f3F800000;
	@%p274 bra 	BB14_150;
	bra.uni 	BB14_149;

BB14_150:
	mov.f32 	%f1676, 0f3BA0C9F8;
	mov.f32 	%f1677, 0fBA1268FB;
	fma.rn.f32 	%f1678, %f1677, %f309, %f1676;
	mov.f32 	%f1679, 0fBCDABFD4;
	fma.rn.f32 	%f1680, %f1678, %f309, %f1679;
	mov.f32 	%f1681, 0f3DE70331;
	fma.rn.f32 	%f1682, %f1680, %f309, %f1681;
	mov.f32 	%f1683, 0fBEC09330;
	fma.rn.f32 	%f1684, %f1682, %f309, %f1683;
	mov.f32 	%f1685, 0f3F906EBA;
	fma.rn.f32 	%f1686, %f1684, %f309, %f1685;
	mul.f32 	%f2322, %f307, %f1686;
	bra.uni 	BB14_151;

BB14_149:
	setp.ltu.f32	%p275, %f308, 0f407AD445;
	mov.f32 	%f1660, 0f3A03BB71;
	mov.f32 	%f1661, 0fB7B730FB;
	fma.rn.f32 	%f1662, %f1661, %f308, %f1660;
	mov.f32 	%f1663, 0fBBACA3B3;
	fma.rn.f32 	%f1664, %f1662, %f308, %f1663;
	mov.f32 	%f1665, 0f3D0A7445;
	fma.rn.f32 	%f1666, %f1664, %f308, %f1665;
	mov.f32 	%f1667, 0fBE1B3B75;
	fma.rn.f32 	%f1668, %f1666, %f308, %f1667;
	mov.f32 	%f1669, 0fBF6B385A;
	fma.rn.f32 	%f1670, %f1668, %f308, %f1669;
	mov.f32 	%f1671, 0fBFD0316E;
	fma.rn.f32 	%f1672, %f1670, %f308, %f1671;
	mov.f32 	%f1673, 0fBA031CCE;
	fma.rn.f32 	%f1659, %f1672, %f308, %f1673;
	// inline asm
	ex2.approx.ftz.f32 %f1658,%f1659;
	// inline asm
	sub.f32 	%f1675, %f1596, %f1658;
	mov.b32 	 %r206, %f1675;
	selp.b32	%r207, %r206, 1065353216, %p275;
	or.b32  	%r208, %r207, %r28;
	mov.b32 	 %f2322, %r208;

BB14_151:
	sub.f32 	%f1687, %f2321, %f2322;
	mul.f32 	%f348, %f1687, 0f3F000000;
	cvt.rn.f32.s32	%f349, %r30;
	sub.f32 	%f350, %f349, %f2319;
	add.f32 	%f351, %f350, 0f3F000000;
	mul.f32 	%f352, %f351, %f302;
	abs.f32 	%f353, %f352;
	setp.ltu.f32	%p276, %f353, 0f3F800000;
	@%p276 bra 	BB14_153;
	bra.uni 	BB14_152;

BB14_153:
	mul.f32 	%f1706, %f352, %f352;
	mov.f32 	%f1707, 0f3BA0C9F8;
	mov.f32 	%f1708, 0fBA1268FB;
	fma.rn.f32 	%f1709, %f1708, %f1706, %f1707;
	mov.f32 	%f1710, 0fBCDABFD4;
	fma.rn.f32 	%f1711, %f1709, %f1706, %f1710;
	mov.f32 	%f1712, 0f3DE70331;
	fma.rn.f32 	%f1713, %f1711, %f1706, %f1712;
	mov.f32 	%f1714, 0fBEC09330;
	fma.rn.f32 	%f1715, %f1713, %f1706, %f1714;
	mov.f32 	%f1716, 0f3F906EBA;
	fma.rn.f32 	%f1717, %f1715, %f1706, %f1716;
	mul.f32 	%f2323, %f352, %f1717;
	bra.uni 	BB14_154;

BB14_152:
	mov.f32 	%f1690, 0f3A03BB71;
	mov.f32 	%f1691, 0fB7B730FB;
	fma.rn.f32 	%f1692, %f1691, %f353, %f1690;
	mov.f32 	%f1693, 0fBBACA3B3;
	fma.rn.f32 	%f1694, %f1692, %f353, %f1693;
	mov.f32 	%f1695, 0f3D0A7445;
	fma.rn.f32 	%f1696, %f1694, %f353, %f1695;
	mov.f32 	%f1697, 0fBE1B3B75;
	fma.rn.f32 	%f1698, %f1696, %f353, %f1697;
	mov.f32 	%f1699, 0fBF6B385A;
	fma.rn.f32 	%f1700, %f1698, %f353, %f1699;
	mov.f32 	%f1701, 0fBFD0316E;
	fma.rn.f32 	%f1702, %f1700, %f353, %f1701;
	mov.f32 	%f1703, 0fBA031CCE;
	fma.rn.f32 	%f1689, %f1702, %f353, %f1703;
	// inline asm
	ex2.approx.ftz.f32 %f1688,%f1689;
	// inline asm
	sub.f32 	%f1705, %f1596, %f1688;
	mov.b32 	 %r209, %f1705;
	setp.ltu.f32	%p277, %f353, 0f407AD445;
	selp.b32	%r210, %r209, 1065353216, %p277;
	mov.b32 	 %r211, %f352;
	and.b32  	%r212, %r211, -2147483648;
	or.b32  	%r213, %r210, %r212;
	mov.b32 	 %f2323, %r213;

BB14_154:
	add.f32 	%f357, %f350, 0fBF000000;
	mul.f32 	%f358, %f357, %f302;
	abs.f32 	%f359, %f358;
	setp.ltu.f32	%p278, %f359, 0f3F800000;
	@%p278 bra 	BB14_156;
	bra.uni 	BB14_155;

BB14_156:
	mul.f32 	%f1736, %f358, %f358;
	mov.f32 	%f1737, 0f3BA0C9F8;
	mov.f32 	%f1738, 0fBA1268FB;
	fma.rn.f32 	%f1739, %f1738, %f1736, %f1737;
	mov.f32 	%f1740, 0fBCDABFD4;
	fma.rn.f32 	%f1741, %f1739, %f1736, %f1740;
	mov.f32 	%f1742, 0f3DE70331;
	fma.rn.f32 	%f1743, %f1741, %f1736, %f1742;
	mov.f32 	%f1744, 0fBEC09330;
	fma.rn.f32 	%f1745, %f1743, %f1736, %f1744;
	mov.f32 	%f1746, 0f3F906EBA;
	fma.rn.f32 	%f1747, %f1745, %f1736, %f1746;
	mul.f32 	%f2324, %f358, %f1747;
	bra.uni 	BB14_157;

BB14_155:
	mov.f32 	%f1720, 0f3A03BB71;
	mov.f32 	%f1721, 0fB7B730FB;
	fma.rn.f32 	%f1722, %f1721, %f359, %f1720;
	mov.f32 	%f1723, 0fBBACA3B3;
	fma.rn.f32 	%f1724, %f1722, %f359, %f1723;
	mov.f32 	%f1725, 0f3D0A7445;
	fma.rn.f32 	%f1726, %f1724, %f359, %f1725;
	mov.f32 	%f1727, 0fBE1B3B75;
	fma.rn.f32 	%f1728, %f1726, %f359, %f1727;
	mov.f32 	%f1729, 0fBF6B385A;
	fma.rn.f32 	%f1730, %f1728, %f359, %f1729;
	mov.f32 	%f1731, 0fBFD0316E;
	fma.rn.f32 	%f1732, %f1730, %f359, %f1731;
	mov.f32 	%f1733, 0fBA031CCE;
	fma.rn.f32 	%f1719, %f1732, %f359, %f1733;
	// inline asm
	ex2.approx.ftz.f32 %f1718,%f1719;
	// inline asm
	sub.f32 	%f1735, %f1596, %f1718;
	mov.b32 	 %r214, %f1735;
	setp.ltu.f32	%p279, %f359, 0f407AD445;
	selp.b32	%r215, %r214, 1065353216, %p279;
	mov.b32 	 %r216, %f358;
	and.b32  	%r217, %r216, -2147483648;
	or.b32  	%r218, %r215, %r217;
	mov.b32 	 %f2324, %r218;

BB14_157:
	sub.f32 	%f1760, %f2323, %f2324;
	mul.f32 	%f363, %f1760, 0f3F000000;
	mul.f32 	%f1761, %f348, %f2318;
	fma.rn.f32 	%f364, %f363, %f1761, %f2317;
	mad.lo.s32 	%r219, %r30, %r64, %r300;
	cvt.s64.s32	%rd73, %r219;
	add.s64 	%rd74, %rd73, %rd6;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.f32 	%f365, [%rd76];
	// inline asm
	ex2.approx.ftz.f32 %f1748,%f312;
	// inline asm
	mul.f32 	%f1762, %f1748, %f313;
	setp.lt.f32	%p280, %f311, 0fC2D20000;
	selp.f32	%f1763, 0f00000000, %f1762, %p280;
	setp.gt.f32	%p281, %f311, 0f42D20000;
	selp.f32	%f1764, 0f7F800000, %f1763, %p281;
	// inline asm
	ex2.approx.ftz.f32 %f1750,%f316;
	// inline asm
	mul.f32 	%f1765, %f1750, %f317;
	setp.lt.f32	%p282, %f315, 0fC2D20000;
	selp.f32	%f1766, 0f00000000, %f1765, %p282;
	setp.gt.f32	%p283, %f315, 0f42D20000;
	selp.f32	%f1767, 0f7F800000, %f1766, %p283;
	sub.f32 	%f1768, %f1764, %f1767;
	mul.f32 	%f1769, %f298, %f1768;
	mul.f32 	%f1770, %f363, %f1769;
	st.local.f32 	[%rd5], %f1770;
	add.f32 	%f1771, %f349, 0f3F000000;
	sub.f32 	%f1772, %f1771, %f2319;
	div.rn.f32 	%f366, %f1772, %f2316;
	lg2.approx.f32 	%f1773, %f366;
	add.f32 	%f1774, %f1773, %f1773;
	ex2.approx.f32 	%f1775, %f1774;
	mul.f32 	%f1776, %f1775, 0fBF000000;
	mul.f32 	%f1777, %f1776, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1778, %f1777;
	fma.rn.f32 	%f1780, %f1778, %f1581, %f1776;
	fma.rn.f32 	%f1782, %f1778, %f1583, %f1780;
	mul.f32 	%f1753, %f1782, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1752,%f1753;
	// inline asm
	add.f32 	%f1783, %f1778, 0f00000000;
	ex2.approx.f32 	%f1784, %f1783;
	mul.f32 	%f1785, %f1752, %f1784;
	setp.lt.f32	%p284, %f1776, 0fC2D20000;
	selp.f32	%f1786, 0f00000000, %f1785, %p284;
	setp.gt.f32	%p285, %f1776, 0f42D20000;
	selp.f32	%f1787, 0f7F800000, %f1786, %p285;
	add.f32 	%f1788, %f349, 0fBF000000;
	sub.f32 	%f1789, %f1788, %f2319;
	div.rn.f32 	%f367, %f1789, %f2316;
	lg2.approx.f32 	%f1790, %f367;
	add.f32 	%f1791, %f1790, %f1790;
	ex2.approx.f32 	%f1792, %f1791;
	mul.f32 	%f1793, %f1792, 0fBF000000;
	mul.f32 	%f1794, %f1793, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1795, %f1794;
	fma.rn.f32 	%f1796, %f1795, %f1581, %f1793;
	fma.rn.f32 	%f1797, %f1795, %f1583, %f1796;
	mul.f32 	%f1755, %f1797, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1754,%f1755;
	// inline asm
	add.f32 	%f1798, %f1795, 0f00000000;
	ex2.approx.f32 	%f1799, %f1798;
	mul.f32 	%f1800, %f1754, %f1799;
	setp.lt.f32	%p286, %f1793, 0fC2D20000;
	selp.f32	%f1801, 0f00000000, %f1800, %p286;
	setp.gt.f32	%p287, %f1793, 0f42D20000;
	selp.f32	%f1802, 0f7F800000, %f1801, %p287;
	sub.f32 	%f1803, %f1787, %f1802;
	mul.f32 	%f1804, %f298, %f1803;
	mul.f32 	%f1805, %f348, %f1804;
	st.local.f32 	[%rd5+4], %f1805;
	// inline asm
	rcp.approx.ftz.f32 %f1756,%f321;
	// inline asm
	mul.f32 	%f1806, %f1756, %f322;
	mul.f32 	%f1807, %f1806, %f1806;
	mov.f32 	%f1808, 0f3C4CAF63;
	mov.f32 	%f1809, 0f3B18F0FE;
	fma.rn.f32 	%f1810, %f1809, %f1807, %f1808;
	mov.f32 	%f1811, 0f3DAAAABD;
	fma.rn.f32 	%f1812, %f1810, %f1807, %f1811;
	mul.rn.f32 	%f1813, %f1812, %f1807;
	mul.rn.f32 	%f1814, %f1813, %f1806;
	sub.f32 	%f1815, %f320, %f1806;
	neg.f32 	%f1816, %f1806;
	add.f32 	%f1817, %f1815, %f1815;
	fma.rn.f32 	%f1818, %f1816, %f320, %f1817;
	mul.rn.f32 	%f1819, %f1756, %f1818;
	add.f32 	%f1820, %f1814, %f1806;
	sub.f32 	%f1821, %f1806, %f1820;
	add.f32 	%f1822, %f1814, %f1821;
	add.f32 	%f1823, %f1819, %f1822;
	add.f32 	%f1824, %f1820, %f1823;
	sub.f32 	%f1825, %f1820, %f1824;
	add.f32 	%f1826, %f1823, %f1825;
	add.f32 	%f1827, %f323, %f1824;
	sub.f32 	%f1828, %f323, %f1827;
	add.f32 	%f1829, %f1824, %f1828;
	add.f32 	%f1830, %f1826, %f1829;
	add.f32 	%f1831, %f324, %f1830;
	add.f32 	%f1832, %f1827, %f1831;
	sub.f32 	%f1833, %f1827, %f1832;
	add.f32 	%f1834, %f1831, %f1833;
	mul.rn.f32 	%f1835, %f326, %f1832;
	neg.f32 	%f1836, %f1835;
	fma.rn.f32 	%f1837, %f326, %f1832, %f1836;
	fma.rn.f32 	%f1838, %f326, %f1834, %f1837;
	mov.f32 	%f1839, 0f00000000;
	fma.rn.f32 	%f1840, %f1839, %f1832, %f1838;
	add.rn.f32 	%f1841, %f1835, %f1840;
	neg.f32 	%f1842, %f1841;
	add.rn.f32 	%f1843, %f1835, %f1842;
	add.rn.f32 	%f1844, %f1843, %f1840;
	mov.b32 	 %r220, %f1841;
	setp.eq.s32	%p288, %r220, 1118925336;
	add.s32 	%r221, %r220, -1;
	mov.b32 	 %f1845, %r221;
	add.f32 	%f1846, %f1844, 0f37000000;
	selp.f32	%f1847, %f1845, %f1841, %p288;
	selp.f32	%f368, %f1846, %f1844, %p288;
	mul.f32 	%f1848, %f1847, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1849, %f1848;
	fma.rn.f32 	%f1850, %f1849, %f1581, %f1847;
	fma.rn.f32 	%f1851, %f1849, %f1583, %f1850;
	mul.f32 	%f1759, %f1851, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1758,%f1759;
	// inline asm
	add.f32 	%f1852, %f1849, 0f00000000;
	ex2.approx.f32 	%f1853, %f1852;
	mul.f32 	%f1854, %f1758, %f1853;
	setp.lt.f32	%p289, %f1847, 0fC2D20000;
	selp.f32	%f1855, 0f00000000, %f1854, %p289;
	setp.gt.f32	%p290, %f1847, 0f42D20000;
	selp.f32	%f2325, 0f7F800000, %f1855, %p290;
	setp.eq.f32	%p291, %f2325, 0f7F800000;
	@%p291 bra 	BB14_159;

	fma.rn.f32 	%f2325, %f2325, %f368, %f2325;

BB14_159:
	mov.b32 	 %r222, %f2325;
	xor.b32  	%r223, %r222, -2147483648;
	mov.b32 	 %f1856, %r223;
	selp.f32	%f372, %f1856, %f2325, %p9;
	setp.eq.f32	%p292, %f310, 0f00000000;
	setp.geu.f32	%p293, %f310, 0f00000000;
	selp.f32	%f2326, %f327, %f372, %p292;
	@%p293 bra 	BB14_161;

	cvt.rzi.f32.f32	%f1858, %f1599;
	setp.neu.f32	%p294, %f1858, 0f40000000;
	selp.f32	%f2326, 0f7FFFFFFF, %f372, %p294;

BB14_161:
	setp.lt.s32	%p295, %r26, 2139095040;
	or.pred  	%p296, %p295, %p10;
	selp.f32	%f2327, %f2326, %f328, %p295;
	@%p296 bra 	BB14_163;

	setp.eq.f32	%p297, %f325, 0f7F800000;
	setp.neu.f32	%p298, %f319, 0f7F800000;
	or.pred  	%p299, %p297, %p298;
	selp.f32	%f1859, %f329, %f2326, %p297;
	selp.f32	%f2327, %f1859, %f330, %p299;

BB14_163:
	mul.f32 	%f1866, %f2327, 0fBF000000;
	setp.eq.f32	%p300, %f310, 0f3F800000;
	selp.f32	%f1867, 0fBF000000, %f1866, %p300;
	mul.f32 	%f1868, %f1867, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1869, %f1868;
	fma.rn.f32 	%f1871, %f1869, %f1581, %f1867;
	fma.rn.f32 	%f1873, %f1869, %f1583, %f1871;
	mul.f32 	%f1861, %f1873, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1860,%f1861;
	// inline asm
	add.f32 	%f1874, %f1869, 0f00000000;
	ex2.approx.f32 	%f1875, %f1874;
	mul.f32 	%f1876, %f1860, %f1875;
	setp.lt.f32	%p301, %f1867, 0fC2D20000;
	selp.f32	%f1877, 0f00000000, %f1876, %p301;
	setp.gt.f32	%p302, %f1867, 0f42D20000;
	selp.f32	%f379, 0f7F800000, %f1877, %p302;
	// inline asm
	rcp.approx.ftz.f32 %f1862,%f333;
	// inline asm
	mul.f32 	%f1878, %f1862, %f334;
	mul.f32 	%f1879, %f1878, %f1878;
	fma.rn.f32 	%f1882, %f1809, %f1879, %f1808;
	fma.rn.f32 	%f1884, %f1882, %f1879, %f1811;
	mul.rn.f32 	%f1885, %f1884, %f1879;
	mul.rn.f32 	%f1886, %f1885, %f1878;
	sub.f32 	%f1887, %f332, %f1878;
	neg.f32 	%f1888, %f1878;
	add.f32 	%f1889, %f1887, %f1887;
	fma.rn.f32 	%f1890, %f1888, %f332, %f1889;
	mul.rn.f32 	%f1891, %f1862, %f1890;
	add.f32 	%f1892, %f1886, %f1878;
	sub.f32 	%f1893, %f1878, %f1892;
	add.f32 	%f1894, %f1886, %f1893;
	add.f32 	%f1895, %f1891, %f1894;
	add.f32 	%f1896, %f1892, %f1895;
	sub.f32 	%f1897, %f1892, %f1896;
	add.f32 	%f1898, %f1895, %f1897;
	add.f32 	%f1899, %f335, %f1896;
	sub.f32 	%f1900, %f335, %f1899;
	add.f32 	%f1901, %f1896, %f1900;
	add.f32 	%f1902, %f1898, %f1901;
	add.f32 	%f1903, %f336, %f1902;
	add.f32 	%f1904, %f1899, %f1903;
	sub.f32 	%f1905, %f1899, %f1904;
	add.f32 	%f1906, %f1903, %f1905;
	mul.rn.f32 	%f1907, %f326, %f1904;
	neg.f32 	%f1908, %f1907;
	fma.rn.f32 	%f1909, %f326, %f1904, %f1908;
	fma.rn.f32 	%f1910, %f326, %f1906, %f1909;
	fma.rn.f32 	%f1912, %f1839, %f1904, %f1910;
	add.rn.f32 	%f1913, %f1907, %f1912;
	neg.f32 	%f1914, %f1913;
	add.rn.f32 	%f1915, %f1907, %f1914;
	add.rn.f32 	%f1916, %f1915, %f1912;
	mov.b32 	 %r224, %f1913;
	setp.eq.s32	%p303, %r224, 1118925336;
	add.s32 	%r225, %r224, -1;
	mov.b32 	 %f1917, %r225;
	add.f32 	%f1918, %f1916, 0f37000000;
	selp.f32	%f1919, %f1917, %f1913, %p303;
	selp.f32	%f380, %f1918, %f1916, %p303;
	mul.f32 	%f1920, %f1919, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1921, %f1920;
	fma.rn.f32 	%f1922, %f1921, %f1581, %f1919;
	fma.rn.f32 	%f1923, %f1921, %f1583, %f1922;
	mul.f32 	%f1865, %f1923, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1864,%f1865;
	// inline asm
	add.f32 	%f1924, %f1921, 0f00000000;
	ex2.approx.f32 	%f1925, %f1924;
	mul.f32 	%f1926, %f1864, %f1925;
	setp.lt.f32	%p304, %f1919, 0fC2D20000;
	selp.f32	%f1927, 0f00000000, %f1926, %p304;
	setp.gt.f32	%p305, %f1919, 0f42D20000;
	selp.f32	%f2328, 0f7F800000, %f1927, %p305;
	setp.eq.f32	%p306, %f2328, 0f7F800000;
	@%p306 bra 	BB14_165;

	fma.rn.f32 	%f2328, %f2328, %f380, %f2328;

BB14_165:
	mov.b32 	 %r226, %f2328;
	xor.b32  	%r227, %r226, -2147483648;
	mov.b32 	 %f1928, %r227;
	selp.f32	%f384, %f1928, %f2328, %p11;
	setp.eq.f32	%p307, %f314, 0f00000000;
	setp.geu.f32	%p308, %f314, 0f00000000;
	selp.f32	%f2329, %f337, %f384, %p307;
	@%p308 bra 	BB14_167;

	cvt.rzi.f32.f32	%f1930, %f1599;
	setp.neu.f32	%p309, %f1930, 0f40000000;
	selp.f32	%f2329, 0f7FFFFFFF, %f384, %p309;

BB14_167:
	setp.lt.s32	%p310, %r27, 2139095040;
	or.pred  	%p311, %p310, %p12;
	selp.f32	%f2330, %f2329, %f338, %p310;
	@%p311 bra 	BB14_169;

	setp.eq.f32	%p312, %f325, 0f7F800000;
	setp.neu.f32	%p313, %f331, 0f7F800000;
	or.pred  	%p314, %p312, %p313;
	selp.f32	%f1931, %f339, %f2329, %p312;
	selp.f32	%f2330, %f1931, %f340, %p314;

BB14_169:
	mul.f32 	%f1938, %f2330, 0fBF000000;
	setp.eq.f32	%p315, %f314, 0f3F800000;
	selp.f32	%f1939, 0fBF000000, %f1938, %p315;
	mul.f32 	%f1940, %f1939, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1941, %f1940;
	fma.rn.f32 	%f1943, %f1941, %f1581, %f1939;
	fma.rn.f32 	%f1945, %f1941, %f1583, %f1943;
	mul.f32 	%f1933, %f1945, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1932,%f1933;
	// inline asm
	add.f32 	%f1946, %f1941, 0f00000000;
	ex2.approx.f32 	%f1947, %f1946;
	mul.f32 	%f1948, %f1932, %f1947;
	setp.lt.f32	%p316, %f1939, 0fC2D20000;
	selp.f32	%f1949, 0f00000000, %f1948, %p316;
	setp.gt.f32	%p317, %f1939, 0f42D20000;
	selp.f32	%f1950, 0f7F800000, %f1949, %p317;
	mul.f32 	%f1951, %f306, %f1950;
	mul.f32 	%f1952, %f301, %f379;
	sub.f32 	%f1953, %f1952, %f1951;
	mul.f32 	%f1954, %f299, %f1953;
	mul.f32 	%f391, %f363, %f1954;
	abs.f32 	%f392, %f366;
	setp.lt.f32	%p318, %f392, 0f00800000;
	mul.f32 	%f1955, %f392, 0f4B800000;
	selp.f32	%f1956, 0fC3170000, 0fC2FE0000, %p318;
	selp.f32	%f1957, %f1955, %f392, %p318;
	mov.b32 	 %r228, %f1957;
	and.b32  	%r229, %r228, 8388607;
	or.b32  	%r230, %r229, 1065353216;
	mov.b32 	 %f1958, %r230;
	shr.u32 	%r231, %r228, 23;
	cvt.rn.f32.u32	%f1959, %r231;
	add.f32 	%f1960, %f1956, %f1959;
	setp.gt.f32	%p319, %f1958, 0f3FB504F3;
	mul.f32 	%f1961, %f1958, 0f3F000000;
	add.f32 	%f1962, %f1960, 0f3F800000;
	selp.f32	%f1963, %f1961, %f1958, %p319;
	selp.f32	%f1964, %f1962, %f1960, %p319;
	add.f32 	%f1965, %f1963, 0fBF800000;
	add.f32 	%f1935, %f1963, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1934,%f1935;
	// inline asm
	add.f32 	%f1966, %f1965, %f1965;
	mul.f32 	%f1967, %f1934, %f1966;
	mul.f32 	%f1968, %f1967, %f1967;
	fma.rn.f32 	%f1971, %f1809, %f1968, %f1808;
	fma.rn.f32 	%f1973, %f1971, %f1968, %f1811;
	mul.rn.f32 	%f1974, %f1973, %f1968;
	mul.rn.f32 	%f1975, %f1974, %f1967;
	sub.f32 	%f1976, %f1965, %f1967;
	neg.f32 	%f1977, %f1967;
	add.f32 	%f1978, %f1976, %f1976;
	fma.rn.f32 	%f1979, %f1977, %f1965, %f1978;
	mul.rn.f32 	%f1980, %f1934, %f1979;
	add.f32 	%f1981, %f1975, %f1967;
	sub.f32 	%f1982, %f1967, %f1981;
	add.f32 	%f1983, %f1975, %f1982;
	add.f32 	%f1984, %f1980, %f1983;
	add.f32 	%f1985, %f1981, %f1984;
	sub.f32 	%f1986, %f1981, %f1985;
	add.f32 	%f1987, %f1984, %f1986;
	mul.rn.f32 	%f1989, %f1964, %f1611;
	mul.rn.f32 	%f1991, %f1964, %f1612;
	add.f32 	%f1992, %f1989, %f1985;
	sub.f32 	%f1993, %f1989, %f1992;
	add.f32 	%f1994, %f1985, %f1993;
	add.f32 	%f1995, %f1987, %f1994;
	add.f32 	%f1996, %f1991, %f1995;
	add.f32 	%f1997, %f1992, %f1996;
	sub.f32 	%f1998, %f1992, %f1997;
	add.f32 	%f1999, %f1996, %f1998;
	mul.rn.f32 	%f2000, %f326, %f1997;
	neg.f32 	%f2001, %f2000;
	fma.rn.f32 	%f2002, %f326, %f1997, %f2001;
	fma.rn.f32 	%f2003, %f326, %f1999, %f2002;
	fma.rn.f32 	%f2005, %f1839, %f1997, %f2003;
	add.rn.f32 	%f2006, %f2000, %f2005;
	neg.f32 	%f2007, %f2006;
	add.rn.f32 	%f2008, %f2000, %f2007;
	add.rn.f32 	%f2009, %f2008, %f2005;
	mov.b32 	 %r232, %f2006;
	setp.eq.s32	%p320, %r232, 1118925336;
	add.s32 	%r233, %r232, -1;
	mov.b32 	 %f2010, %r233;
	add.f32 	%f2011, %f2009, 0f37000000;
	selp.f32	%f2012, %f2010, %f2006, %p320;
	selp.f32	%f393, %f2011, %f2009, %p320;
	mul.f32 	%f2013, %f2012, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2014, %f2013;
	fma.rn.f32 	%f2015, %f2014, %f1581, %f2012;
	fma.rn.f32 	%f2016, %f2014, %f1583, %f2015;
	mul.f32 	%f1937, %f2016, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1936,%f1937;
	// inline asm
	add.f32 	%f2017, %f2014, 0f00000000;
	ex2.approx.f32 	%f2018, %f2017;
	mul.f32 	%f2019, %f1936, %f2018;
	setp.lt.f32	%p321, %f2012, 0fC2D20000;
	selp.f32	%f2020, 0f00000000, %f2019, %p321;
	setp.gt.f32	%p322, %f2012, 0f42D20000;
	selp.f32	%f2331, 0f7F800000, %f2020, %p322;
	setp.eq.f32	%p323, %f2331, 0f7F800000;
	@%p323 bra 	BB14_171;

	fma.rn.f32 	%f2331, %f2331, %f393, %f2331;

BB14_171:
	setp.lt.f32	%p324, %f366, 0f00000000;
	and.pred  	%p13, %p324, %p257;
	mov.b32 	 %r234, %f2331;
	xor.b32  	%r235, %r234, -2147483648;
	mov.b32 	 %f2021, %r235;
	selp.f32	%f2332, %f2021, %f2331, %p13;
	setp.eq.f32	%p326, %f366, 0f00000000;
	@%p326 bra 	BB14_174;
	bra.uni 	BB14_172;

BB14_174:
	add.f32 	%f2024, %f366, %f366;
	selp.f32	%f2332, %f2024, 0f00000000, %p257;
	bra.uni 	BB14_175;

BB14_172:
	setp.geu.f32	%p327, %f366, 0f00000000;
	@%p327 bra 	BB14_175;

	cvt.rzi.f32.f32	%f2023, %f1599;
	setp.neu.f32	%p328, %f2023, 0f40000000;
	selp.f32	%f2332, 0f7FFFFFFF, %f2332, %p328;

BB14_175:
	add.f32 	%f2025, %f392, %f325;
	mov.b32 	 %r236, %f2025;
	setp.lt.s32	%p330, %r236, 2139095040;
	@%p330 bra 	BB14_182;

	setp.gtu.f32	%p332, %f392, 0f7F800000;
	or.pred  	%p333, %p332, %p263;
	@%p333 bra 	BB14_181;
	bra.uni 	BB14_177;

BB14_181:
	add.f32 	%f2332, %f366, 0f40000000;
	bra.uni 	BB14_182;

BB14_177:
	setp.eq.f32	%p334, %f325, 0f7F800000;
	@%p334 bra 	BB14_180;
	bra.uni 	BB14_178;

BB14_180:
	setp.gt.f32	%p336, %f392, 0f3F800000;
	selp.f32	%f2026, 0f7F800000, 0f00000000, %p336;
	setp.eq.f32	%p337, %f366, 0fBF800000;
	selp.f32	%f2332, 0f3F800000, %f2026, %p337;
	bra.uni 	BB14_182;

BB14_178:
	setp.neu.f32	%p335, %f392, 0f7F800000;
	@%p335 bra 	BB14_182;

	selp.f32	%f2332, 0fFF800000, 0f7F800000, %p13;

BB14_182:
	mul.f32 	%f2033, %f2332, 0fBF000000;
	setp.eq.f32	%p338, %f366, 0f3F800000;
	selp.f32	%f2034, 0fBF000000, %f2033, %p338;
	mul.f32 	%f2035, %f2034, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2036, %f2035;
	fma.rn.f32 	%f2038, %f2036, %f1581, %f2034;
	fma.rn.f32 	%f2040, %f2036, %f1583, %f2038;
	mul.f32 	%f2028, %f2040, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2027,%f2028;
	// inline asm
	add.f32 	%f2041, %f2036, 0f00000000;
	ex2.approx.f32 	%f2042, %f2041;
	mul.f32 	%f2043, %f2027, %f2042;
	setp.lt.f32	%p339, %f2034, 0fC2D20000;
	selp.f32	%f2044, 0f00000000, %f2043, %p339;
	setp.gt.f32	%p340, %f2034, 0f42D20000;
	selp.f32	%f405, 0f7F800000, %f2044, %p340;
	abs.f32 	%f406, %f367;
	setp.lt.f32	%p341, %f406, 0f00800000;
	mul.f32 	%f2045, %f406, 0f4B800000;
	selp.f32	%f2046, 0fC3170000, 0fC2FE0000, %p341;
	selp.f32	%f2047, %f2045, %f406, %p341;
	mov.b32 	 %r237, %f2047;
	and.b32  	%r238, %r237, 8388607;
	or.b32  	%r239, %r238, 1065353216;
	mov.b32 	 %f2048, %r239;
	shr.u32 	%r240, %r237, 23;
	cvt.rn.f32.u32	%f2049, %r240;
	add.f32 	%f2050, %f2046, %f2049;
	setp.gt.f32	%p342, %f2048, 0f3FB504F3;
	mul.f32 	%f2051, %f2048, 0f3F000000;
	add.f32 	%f2052, %f2050, 0f3F800000;
	selp.f32	%f2053, %f2051, %f2048, %p342;
	selp.f32	%f2054, %f2052, %f2050, %p342;
	add.f32 	%f2055, %f2053, 0fBF800000;
	add.f32 	%f2030, %f2053, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2029,%f2030;
	// inline asm
	add.f32 	%f2056, %f2055, %f2055;
	mul.f32 	%f2057, %f2029, %f2056;
	mul.f32 	%f2058, %f2057, %f2057;
	fma.rn.f32 	%f2061, %f1809, %f2058, %f1808;
	fma.rn.f32 	%f2063, %f2061, %f2058, %f1811;
	mul.rn.f32 	%f2064, %f2063, %f2058;
	mul.rn.f32 	%f2065, %f2064, %f2057;
	sub.f32 	%f2066, %f2055, %f2057;
	neg.f32 	%f2067, %f2057;
	add.f32 	%f2068, %f2066, %f2066;
	fma.rn.f32 	%f2069, %f2067, %f2055, %f2068;
	mul.rn.f32 	%f2070, %f2029, %f2069;
	add.f32 	%f2071, %f2065, %f2057;
	sub.f32 	%f2072, %f2057, %f2071;
	add.f32 	%f2073, %f2065, %f2072;
	add.f32 	%f2074, %f2070, %f2073;
	add.f32 	%f2075, %f2071, %f2074;
	sub.f32 	%f2076, %f2071, %f2075;
	add.f32 	%f2077, %f2074, %f2076;
	mul.rn.f32 	%f2079, %f2054, %f1611;
	mul.rn.f32 	%f2081, %f2054, %f1612;
	add.f32 	%f2082, %f2079, %f2075;
	sub.f32 	%f2083, %f2079, %f2082;
	add.f32 	%f2084, %f2075, %f2083;
	add.f32 	%f2085, %f2077, %f2084;
	add.f32 	%f2086, %f2081, %f2085;
	add.f32 	%f2087, %f2082, %f2086;
	sub.f32 	%f2088, %f2082, %f2087;
	add.f32 	%f2089, %f2086, %f2088;
	mul.rn.f32 	%f2090, %f326, %f2087;
	neg.f32 	%f2091, %f2090;
	fma.rn.f32 	%f2092, %f326, %f2087, %f2091;
	fma.rn.f32 	%f2093, %f326, %f2089, %f2092;
	fma.rn.f32 	%f2095, %f1839, %f2087, %f2093;
	add.rn.f32 	%f2096, %f2090, %f2095;
	neg.f32 	%f2097, %f2096;
	add.rn.f32 	%f2098, %f2090, %f2097;
	add.rn.f32 	%f2099, %f2098, %f2095;
	mov.b32 	 %r241, %f2096;
	setp.eq.s32	%p343, %r241, 1118925336;
	add.s32 	%r242, %r241, -1;
	mov.b32 	 %f2100, %r242;
	add.f32 	%f2101, %f2099, 0f37000000;
	selp.f32	%f2102, %f2100, %f2096, %p343;
	selp.f32	%f407, %f2101, %f2099, %p343;
	mul.f32 	%f2103, %f2102, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2104, %f2103;
	fma.rn.f32 	%f2105, %f2104, %f1581, %f2102;
	fma.rn.f32 	%f2106, %f2104, %f1583, %f2105;
	mul.f32 	%f2032, %f2106, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2031,%f2032;
	// inline asm
	add.f32 	%f2107, %f2104, 0f00000000;
	ex2.approx.f32 	%f2108, %f2107;
	mul.f32 	%f2109, %f2031, %f2108;
	setp.lt.f32	%p344, %f2102, 0fC2D20000;
	selp.f32	%f2110, 0f00000000, %f2109, %p344;
	setp.gt.f32	%p345, %f2102, 0f42D20000;
	selp.f32	%f2333, 0f7F800000, %f2110, %p345;
	setp.eq.f32	%p346, %f2333, 0f7F800000;
	@%p346 bra 	BB14_184;

	fma.rn.f32 	%f2333, %f2333, %f407, %f2333;

BB14_184:
	setp.lt.f32	%p347, %f367, 0f00000000;
	and.pred  	%p14, %p347, %p257;
	mov.b32 	 %r243, %f2333;
	xor.b32  	%r244, %r243, -2147483648;
	mov.b32 	 %f2111, %r244;
	selp.f32	%f2334, %f2111, %f2333, %p14;
	setp.eq.f32	%p349, %f367, 0f00000000;
	@%p349 bra 	BB14_187;
	bra.uni 	BB14_185;

BB14_187:
	add.f32 	%f2114, %f367, %f367;
	selp.f32	%f2334, %f2114, 0f00000000, %p257;
	bra.uni 	BB14_188;

BB14_185:
	setp.geu.f32	%p350, %f367, 0f00000000;
	@%p350 bra 	BB14_188;

	cvt.rzi.f32.f32	%f2113, %f1599;
	setp.neu.f32	%p351, %f2113, 0f40000000;
	selp.f32	%f2334, 0f7FFFFFFF, %f2334, %p351;

BB14_188:
	add.f32 	%f2115, %f406, %f325;
	mov.b32 	 %r245, %f2115;
	setp.lt.s32	%p353, %r245, 2139095040;
	@%p353 bra 	BB14_195;

	setp.gtu.f32	%p355, %f406, 0f7F800000;
	or.pred  	%p356, %p355, %p263;
	@%p356 bra 	BB14_194;
	bra.uni 	BB14_190;

BB14_194:
	add.f32 	%f2334, %f367, 0f40000000;
	bra.uni 	BB14_195;

BB14_190:
	setp.eq.f32	%p357, %f325, 0f7F800000;
	@%p357 bra 	BB14_193;
	bra.uni 	BB14_191;

BB14_193:
	setp.gt.f32	%p359, %f406, 0f3F800000;
	selp.f32	%f2116, 0f7F800000, 0f00000000, %p359;
	setp.eq.f32	%p360, %f367, 0fBF800000;
	selp.f32	%f2334, 0f3F800000, %f2116, %p360;
	bra.uni 	BB14_195;

BB14_191:
	setp.neu.f32	%p358, %f406, 0f7F800000;
	@%p358 bra 	BB14_195;

	selp.f32	%f2334, 0fFF800000, 0f7F800000, %p14;

BB14_195:
	mul.f32 	%f2119, %f2334, 0fBF000000;
	setp.eq.f32	%p361, %f367, 0f3F800000;
	selp.f32	%f2120, 0fBF000000, %f2119, %p361;
	mul.f32 	%f2121, %f2120, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2122, %f2121;
	fma.rn.f32 	%f2124, %f2122, %f1581, %f2120;
	fma.rn.f32 	%f2126, %f2122, %f1583, %f2124;
	mul.f32 	%f2118, %f2126, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2117,%f2118;
	// inline asm
	add.f32 	%f2127, %f2122, 0f00000000;
	ex2.approx.f32 	%f2128, %f2127;
	mul.f32 	%f2129, %f2117, %f2128;
	setp.lt.f32	%p362, %f2120, 0fC2D20000;
	selp.f32	%f2130, 0f00000000, %f2129, %p362;
	setp.gt.f32	%p363, %f2120, 0f42D20000;
	selp.f32	%f2131, 0f7F800000, %f2130, %p363;
	mul.f32 	%f2132, %f357, %f2131;
	mul.f32 	%f2133, %f351, %f405;
	sub.f32 	%f2134, %f2133, %f2132;
	mul.f32 	%f2135, %f299, %f2134;
	fma.rn.f32 	%f2136, %f348, %f2135, %f391;
	st.local.f32 	[%rd5+16], %f2136;
	mul.f32 	%f2137, %f348, %f363;
	st.local.f32 	[%rd5+8], %f2137;
	mov.u32 	%r247, 1065353216;
	st.local.u32 	[%rd5+12], %r247;
	mov.u32 	%r303, 0;

BB14_196:
	mov.u32 	%r301, %r303;
	mov.u32 	%r31, %r301;
	setp.gt.s32	%p364, %r31, 4;
	@%p364 bra 	BB14_199;

	mul.wide.s32 	%rd77, %r31, 4;
	add.s64 	%rd78, %rd5, %rd77;
	ld.local.f32 	%f419, [%rd78];
	mul.lo.s32 	%r32, %r31, 5;
	mov.f32 	%f2335, %f419;
	mov.u32 	%r302, %r31;
	bra.uni 	BB14_198;

BB14_241:
	mul.wide.s32 	%rd132, %r34, 4;
	add.s64 	%rd133, %rd5, %rd132;
	ld.local.f32 	%f445, [%rd133];
	mov.f32 	%f2335, %f445;
	mov.u32 	%r302, %r34;

BB14_198:
	mov.u32 	%r33, %r302;
	mov.f32 	%f420, %f2335;
	mul.f32 	%f2138, %f420, %f419;
	div.rn.f32 	%f2139, %f2138, %f364;
	add.s32 	%r248, %r33, %r32;
	mul.wide.s32 	%rd79, %r248, 4;
	add.s64 	%rd80, %rd3, %rd79;
	ld.local.f32 	%f2140, [%rd80];
	add.f32 	%f2141, %f2139, %f2140;
	st.local.f32 	[%rd80], %f2141;
	mad.lo.s32 	%r249, %r33, 5, %r31;
	mul.wide.s32 	%rd81, %r249, 4;
	add.s64 	%rd82, %rd3, %rd81;
	st.local.f32 	[%rd82], %f2141;
	add.s32 	%r34, %r33, 1;
	setp.lt.s32	%p365, %r34, 5;
	@%p365 bra 	BB14_241;

BB14_199:
	add.s32 	%r303, %r31, 1;
	setp.lt.s32	%p366, %r303, 5;
	@%p366 bra 	BB14_196;

	setp.leu.f32	%p367, %f364, 0f00000000;
	@%p367 bra 	BB14_210;

	setp.gt.f32	%p368, %f365, 0f00000000;
	@%p368 bra 	BB14_203;
	bra.uni 	BB14_202;

BB14_203:
	setp.lt.f32	%p369, %f364, 0f7F800000;
	@%p369 bra 	BB14_205;
	bra.uni 	BB14_204;

BB14_205:
	setp.lt.f32	%p370, %f364, 0f00800000;
	mul.f32 	%f2144, %f364, 0f4B800000;
	selp.f32	%f2145, %f2144, %f364, %p370;
	selp.f32	%f2146, 0fC3170000, 0fC2FE0000, %p370;
	mov.b32 	 %r250, %f2145;
	and.b32  	%r251, %r250, 8388607;
	or.b32  	%r252, %r251, 1065353216;
	mov.b32 	 %f2147, %r252;
	shr.u32 	%r253, %r250, 23;
	cvt.rn.f32.u32	%f2148, %r253;
	add.f32 	%f2149, %f2146, %f2148;
	setp.gt.f32	%p371, %f2147, 0f3FAE147B;
	mul.f32 	%f2150, %f2147, 0f3F000000;
	add.f32 	%f2151, %f2149, 0f3F800000;
	selp.f32	%f2152, %f2150, %f2147, %p371;
	selp.f32	%f2153, %f2151, %f2149, %p371;
	add.f32 	%f2143, %f2152, 0f3F800000;
	add.f32 	%f2154, %f2152, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2142,%f2143;
	// inline asm
	mul.f32 	%f2155, %f2154, %f2154;
	neg.f32 	%f2156, %f2155;
	mul.rn.f32 	%f2157, %f2142, %f2156;
	add.rn.f32 	%f2158, %f2154, %f2157;
	mul.f32 	%f2159, %f2158, %f2158;
	mov.f32 	%f2160, 0f3C4C6A36;
	mov.f32 	%f2161, 0f3B1E94E6;
	fma.rn.f32 	%f2162, %f2161, %f2159, %f2160;
	mov.f32 	%f2163, 0f3DAAAB1A;
	fma.rn.f32 	%f2164, %f2162, %f2159, %f2163;
	mul.f32 	%f2165, %f2159, %f2164;
	fma.rn.f32 	%f2166, %f2165, %f2158, %f2157;
	add.f32 	%f2167, %f2154, %f2166;
	mov.f32 	%f2168, 0f3F317218;
	fma.rn.f32 	%f2336, %f2153, %f2168, %f2167;
	bra.uni 	BB14_206;

BB14_202:
	sub.f32 	%f2338, %f2338, %f364;
	bra.uni 	BB14_210;

BB14_204:
	lg2.approx.f32 	%f2336, %f364;

BB14_206:
	mul.f32 	%f2169, %f365, %f2336;
	sub.f32 	%f425, %f2169, %f364;
	setp.lt.f32	%p372, %f365, 0f7F800000;
	@%p372 bra 	BB14_208;
	bra.uni 	BB14_207;

BB14_208:
	setp.lt.f32	%p373, %f365, 0f00800000;
	mul.f32 	%f2172, %f365, 0f4B800000;
	selp.f32	%f2173, %f2172, %f365, %p373;
	selp.f32	%f2174, 0fC3170000, 0fC2FE0000, %p373;
	mov.b32 	 %r254, %f2173;
	and.b32  	%r255, %r254, 8388607;
	or.b32  	%r256, %r255, 1065353216;
	mov.b32 	 %f2175, %r256;
	shr.u32 	%r257, %r254, 23;
	cvt.rn.f32.u32	%f2176, %r257;
	add.f32 	%f2177, %f2174, %f2176;
	setp.gt.f32	%p374, %f2175, 0f3FAE147B;
	mul.f32 	%f2178, %f2175, 0f3F000000;
	add.f32 	%f2179, %f2177, 0f3F800000;
	selp.f32	%f2180, %f2178, %f2175, %p374;
	selp.f32	%f2181, %f2179, %f2177, %p374;
	add.f32 	%f2171, %f2180, 0f3F800000;
	add.f32 	%f2182, %f2180, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2170,%f2171;
	// inline asm
	mul.f32 	%f2183, %f2182, %f2182;
	neg.f32 	%f2184, %f2183;
	mul.rn.f32 	%f2185, %f2170, %f2184;
	add.rn.f32 	%f2186, %f2182, %f2185;
	mul.f32 	%f2187, %f2186, %f2186;
	mov.f32 	%f2188, 0f3C4C6A36;
	mov.f32 	%f2189, 0f3B1E94E6;
	fma.rn.f32 	%f2190, %f2189, %f2187, %f2188;
	mov.f32 	%f2191, 0f3DAAAB1A;
	fma.rn.f32 	%f2192, %f2190, %f2187, %f2191;
	mul.f32 	%f2193, %f2187, %f2192;
	fma.rn.f32 	%f2194, %f2193, %f2186, %f2185;
	add.f32 	%f2195, %f2182, %f2194;
	mov.f32 	%f2196, 0f3F317218;
	fma.rn.f32 	%f2337, %f2181, %f2196, %f2195;
	bra.uni 	BB14_209;

BB14_207:
	lg2.approx.f32 	%f2337, %f365;

BB14_209:
	mul.f32 	%f2197, %f365, %f2337;
	sub.f32 	%f2198, %f425, %f2197;
	add.f32 	%f2199, %f365, %f2198;
	add.f32 	%f2338, %f2338, %f2199;

BB14_210:
	add.s32 	%r36, %r30, 1;
	setp.lt.s32	%p375, %r36, %r64;
	mov.u32 	%r299, %r36;
	@%p375 bra 	BB14_145;

	add.s32 	%r300, %r300, 1;
	setp.lt.s32	%p376, %r300, %r64;
	@%p376 bra 	BB14_144;

BB14_212:
	mov.u32 	%r308, 0;

BB14_213:
	mov.u32 	%r38, %r308;
	mul.wide.s32 	%rd83, %r38, 5;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd13, %rd3, %rd84;
	setp.lt.s32	%p377, %r38, 0;
	@%p377 bra 	BB14_220;

	mul.lo.s32 	%r39, %r38, 5;
	mov.u32 	%r304, 0;

BB14_215:
	mov.u32 	%r40, %r304;
	setp.lt.s32	%p378, %r40, 1;
	@%p378 bra 	BB14_219;

	mul.wide.s32 	%rd87, %r40, 4;
	add.s64 	%rd139, %rd3, %rd87;
	mov.u64 	%rd138, %rd13;
	add.s32 	%r41, %r40, -1;
	mov.f32 	%f2341, 0f00000000;
	mov.u32 	%r305, -1;
	mov.f32 	%f2340, %f2341;
	@%p378 bra 	BB14_218;

BB14_217:
	ld.local.f32 	%f2202, [%rd138];
	ld.local.f32 	%f2203, [%rd139];
	fma.rn.f32 	%f2341, %f2203, %f2202, %f2341;
	add.s64 	%rd139, %rd139, 20;
	add.s64 	%rd138, %rd138, 4;
	add.s32 	%r305, %r305, 1;
	setp.lt.s32	%p380, %r305, %r41;
	mov.f32 	%f2340, %f2341;
	@%p380 bra 	BB14_217;

BB14_218:
	add.s32 	%r261, %r40, %r39;
	mul.wide.s32 	%rd88, %r261, 4;
	add.s64 	%rd89, %rd3, %rd88;
	ld.local.f32 	%f2204, [%rd89];
	sub.f32 	%f2205, %f2204, %f2340;
	st.local.f32 	[%rd89], %f2205;

BB14_219:
	add.s32 	%r304, %r40, 1;
	setp.lt.s32	%p381, %r40, %r38;
	@%p381 bra 	BB14_215;

BB14_220:
	add.s32 	%r308, %r38, 1;
	setp.gt.s32	%p382, %r308, 4;
	@%p382 bra 	BB14_228;

	cvt.s64.s32	%rd91, %r38;
	add.s64 	%rd21, %rd91, 1;
	add.s32 	%r46, %r38, -1;
	mul.lo.s32 	%r47, %r38, 5;
	mul.lo.s32 	%r262, %r38, 6;
	mul.wide.s32 	%rd92, %r262, 4;
	add.s64 	%rd22, %rd3, %rd92;
	mov.u64 	%rd140, 0;
	mov.u32 	%r307, %r308;

BB14_222:
	add.s64 	%rd93, %rd21, %rd140;
	shl.b64 	%rd94, %rd93, 2;
	add.s64 	%rd24, %rd3, %rd94;
	add.s32 	%r263, %r307, %r47;
	mul.wide.s32 	%rd95, %r263, 4;
	add.s64 	%rd25, %rd3, %rd95;
	setp.gt.s32	%p383, %r38, 0;
	@%p383 bra 	BB14_224;
	bra.uni 	BB14_223;

BB14_224:
	mov.u64 	%rd142, %rd24;
	mov.u64 	%rd141, %rd13;
	setp.lt.s32	%p384, %r38, 1;
	mov.f32 	%f2344, 0f00000000;
	mov.u32 	%r309, -1;
	mov.f32 	%f2343, %f2344;
	@%p384 bra 	BB14_226;

BB14_225:
	ld.local.f32 	%f2212, [%rd141];
	ld.local.f32 	%f2213, [%rd142];
	fma.rn.f32 	%f2344, %f2213, %f2212, %f2344;
	add.s64 	%rd142, %rd142, 20;
	add.s64 	%rd141, %rd141, 4;
	add.s32 	%r309, %r309, 1;
	setp.lt.s32	%p385, %r309, %r46;
	mov.f32 	%f2343, %f2344;
	@%p385 bra 	BB14_225;

BB14_226:
	ld.local.f32 	%f2214, [%rd22];
	rcp.rn.f32 	%f2215, %f2214;
	ld.local.f32 	%f2216, [%rd25];
	sub.f32 	%f2217, %f2216, %f2343;
	mul.f32 	%f2218, %f2215, %f2217;
	st.local.f32 	[%rd25], %f2218;
	bra.uni 	BB14_227;

BB14_223:
	ld.local.f32 	%f2206, [%rd22];
	rcp.rn.f32 	%f2207, %f2206;
	ld.local.f32 	%f2208, [%rd25];
	mul.f32 	%f2209, %f2207, %f2208;
	st.local.f32 	[%rd25], %f2209;

BB14_227:
	add.s32 	%r307, %r307, 1;
	setp.lt.s32	%p386, %r307, 5;
	add.s64 	%rd140, %rd140, 1;
	@%p386 bra 	BB14_222;

BB14_228:
	setp.lt.s32	%p387, %r308, 5;
	@%p387 bra 	BB14_213;

	ld.local.f32 	%f438, [%rd3+96];
	mov.u32 	%r310, 0;

BB14_230:
	mul.wide.s32 	%rd97, %r310, 5;
	add.s64 	%rd33, %rd97, 4;
	setp.eq.s32	%p388, %r310, 0;
	selp.f32	%f2219, 0f3F800000, 0f00000000, %p388;
	st.local.f32 	[%rd2], %f2219;
	mov.u32 	%r311, 1;
	mov.u64 	%rd143, 0;

BB14_231:
	shl.b64 	%rd98, %rd143, 2;
	add.s64 	%rd99, %rd98, %rd3;
	add.s64 	%rd145, %rd99, 4;
	setp.lt.s32	%p389, %r311, 1;
	mov.f32 	%f2347, 0f00000000;
	mov.u32 	%r312, -1;
	mov.f32 	%f2346, %f2347;
	mov.u64 	%rd144, %rd2;
	@%p389 bra 	BB14_233;

BB14_232:
	mov.u64 	%rd37, %rd144;
	ld.local.f32 	%f2222, [%rd37];
	ld.local.f32 	%f2223, [%rd145];
	fma.rn.f32 	%f2347, %f2223, %f2222, %f2347;
	add.s64 	%rd145, %rd145, 20;
	add.s64 	%rd40, %rd37, 4;
	add.s32 	%r268, %r311, -1;
	add.s32 	%r312, %r312, 1;
	setp.lt.s32	%p390, %r312, %r268;
	mov.u64 	%rd144, %rd40;
	mov.f32 	%f2346, %f2347;
	@%p390 bra 	BB14_232;

BB14_233:
	setp.eq.s32	%p391, %r311, %r310;
	selp.f32	%f2224, 0f3F800000, 0f00000000, %p391;
	mul.wide.s32 	%rd100, %r311, 4;
	add.s64 	%rd101, %rd2, %rd100;
	sub.f32 	%f2225, %f2224, %f2346;
	st.local.f32 	[%rd101], %f2225;
	add.s32 	%r311, %r311, 1;
	setp.lt.s32	%p392, %r311, 5;
	add.s64 	%rd143, %rd143, 1;
	@%p392 bra 	BB14_231;

	ld.local.f32 	%f2226, [%rd2+16];
	div.rn.f32 	%f2227, %f2226, %f438;
	mul.lo.s32 	%r57, %r310, 5;
	add.s32 	%r270, %r57, 4;
	mul.wide.s32 	%rd103, %r270, 4;
	add.s64 	%rd104, %rd4, %rd103;
	st.local.f32 	[%rd104], %f2227;
	mov.u32 	%r313, 3;
	mov.u64 	%rd146, 0;

BB14_235:
	mov.u32 	%r58, %r313;
	sub.s64 	%rd105, %rd33, %rd146;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd148, %rd4, %rd106;
	mul.lo.s64 	%rd107, %rd146, -6;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd108, %rd3;
	add.s64 	%rd147, %rd109, 92;
	add.s32 	%r314, %r58, 1;
	mov.f32 	%f2349, 0f00000000;
	mov.f32 	%f2350, %f2349;
	setp.gt.s32	%p393, %r314, 4;
	@%p393 bra 	BB14_237;

BB14_236:
	ld.local.f32 	%f2230, [%rd148];
	ld.local.f32 	%f2231, [%rd147];
	fma.rn.f32 	%f2350, %f2231, %f2230, %f2350;
	add.s64 	%rd148, %rd148, 4;
	add.s64 	%rd147, %rd147, 20;
	add.s32 	%r314, %r314, 1;
	setp.lt.s32	%p394, %r314, 5;
	mov.f32 	%f2349, %f2350;
	@%p394 bra 	BB14_236;

BB14_237:
	mul.lo.s32 	%r271, %r58, 6;
	mul.wide.s32 	%rd110, %r271, 4;
	add.s64 	%rd111, %rd3, %rd110;
	ld.local.f32 	%f2232, [%rd111];
	rcp.rn.f32 	%f2233, %f2232;
	mul.wide.s32 	%rd112, %r58, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.local.f32 	%f2234, [%rd113];
	sub.f32 	%f2235, %f2234, %f2349;
	mul.f32 	%f2236, %f2233, %f2235;
	add.s32 	%r272, %r58, %r57;
	mul.wide.s32 	%rd114, %r272, 4;
	add.s64 	%rd115, %rd4, %rd114;
	st.local.f32 	[%rd115], %f2236;
	add.s32 	%r313, %r58, -1;
	add.s64 	%rd146, %rd146, 1;
	setp.gt.s32	%p395, %r58, 0;
	@%p395 bra 	BB14_235;

	add.s32 	%r310, %r310, 1;
	setp.lt.s32	%p396, %r310, 5;
	@%p396 bra 	BB14_230;

	ld.param.u64 	%rd136, [kernel_MLEFit_sigma_param_6];
	ld.param.u64 	%rd135, [kernel_MLEFit_sigma_param_5];
	ld.param.u32 	%r281, [kernel_MLEFit_sigma_param_7];
	ld.param.u64 	%rd134, [kernel_MLEFit_sigma_param_4];
	mov.u32 	%r280, %tid.x;
	mov.u32 	%r279, %ctaid.x;
	mov.u32 	%r278, %ntid.x;
	mad.lo.s32 	%r277, %r278, %r279, %r280;
	ld.local.f32 	%f2237, [%rd4];
	ld.local.f32 	%f2238, [%rd4+24];
	ld.local.f32 	%f2239, [%rd4+48];
	ld.local.f32 	%f2240, [%rd4+72];
	ld.local.f32 	%f2241, [%rd4+96];
	cvta.to.global.u64 	%rd116, %rd134;
	mul.wide.s32 	%rd117, %r277, 4;
	add.s64 	%rd118, %rd116, %rd117;
	st.global.f32 	[%rd118], %f2320;
	mul.wide.s32 	%rd119, %r281, 4;
	add.s64 	%rd120, %rd118, %rd119;
	st.global.f32 	[%rd120], %f2319;
	add.s64 	%rd121, %rd120, %rd119;
	st.global.f32 	[%rd121], %f2318;
	add.s64 	%rd122, %rd121, %rd119;
	st.global.f32 	[%rd122], %f2317;
	add.s64 	%rd123, %rd122, %rd119;
	st.global.f32 	[%rd123], %f2316;
	cvta.to.global.u64 	%rd124, %rd135;
	add.s64 	%rd125, %rd124, %rd117;
	st.global.f32 	[%rd125], %f2237;
	add.s64 	%rd126, %rd125, %rd119;
	st.global.f32 	[%rd126], %f2238;
	add.s64 	%rd127, %rd126, %rd119;
	st.global.f32 	[%rd127], %f2239;
	add.s64 	%rd128, %rd127, %rd119;
	st.global.f32 	[%rd128], %f2240;
	add.s64 	%rd129, %rd128, %rd119;
	st.global.f32 	[%rd129], %f2241;
	cvta.to.global.u64 	%rd130, %rd136;
	add.s64 	%rd131, %rd130, %rd117;
	st.global.f32 	[%rd131], %f2338;

BB14_240:
	ret;
}

	// .globl	kernel_MLEFit_z
.visible .entry kernel_MLEFit_z(
	.param .u64 kernel_MLEFit_z_param_0,
	.param .f32 kernel_MLEFit_z_param_1,
	.param .f32 kernel_MLEFit_z_param_2,
	.param .f32 kernel_MLEFit_z_param_3,
	.param .f32 kernel_MLEFit_z_param_4,
	.param .f32 kernel_MLEFit_z_param_5,
	.param .f32 kernel_MLEFit_z_param_6,
	.param .f32 kernel_MLEFit_z_param_7,
	.param .f32 kernel_MLEFit_z_param_8,
	.param .u32 kernel_MLEFit_z_param_9,
	.param .u32 kernel_MLEFit_z_param_10,
	.param .u64 kernel_MLEFit_z_param_11,
	.param .u64 kernel_MLEFit_z_param_12,
	.param .u64 kernel_MLEFit_z_param_13,
	.param .u32 kernel_MLEFit_z_param_14
)
{
	.local .align 4 .b8 	__local_depot15[2097472];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<324>;
	.reg .f32 	%f<2332>;
	.reg .b32 	%r<344>;
	.reg .b64 	%rd<162>;


	mov.u64 	%rd161, __local_depot15;
	cvta.local.u64 	%SP, %rd161;
	ld.param.u64 	%rd47, [kernel_MLEFit_z_param_0];
	ld.param.f32 	%f481, [kernel_MLEFit_z_param_1];
	ld.param.f32 	%f482, [kernel_MLEFit_z_param_2];
	ld.param.f32 	%f483, [kernel_MLEFit_z_param_3];
	ld.param.f32 	%f484, [kernel_MLEFit_z_param_4];
	ld.param.f32 	%f485, [kernel_MLEFit_z_param_5];
	ld.param.f32 	%f486, [kernel_MLEFit_z_param_6];
	ld.param.f32 	%f487, [kernel_MLEFit_z_param_7];
	ld.param.f32 	%f488, [kernel_MLEFit_z_param_8];
	ld.param.u32 	%r91, [kernel_MLEFit_z_param_9];
	ld.param.u32 	%r92, [kernel_MLEFit_z_param_10];
	ld.param.u32 	%r93, [kernel_MLEFit_z_param_14];
	add.u64 	%rd51, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd51;
	add.u64 	%rd52, %SP, 100;
	cvta.to.local.u64 	%rd2, %rd52;
	add.u64 	%rd53, %SP, 2097252;
	cvta.to.local.u64 	%rd3, %rd53;
	add.u64 	%rd54, %SP, 2097352;
	cvta.to.local.u64 	%rd4, %rd54;
	add.u64 	%rd55, %SP, 2097452;
	cvta.to.local.u64 	%rd5, %rd55;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r94, %r1, %r2, %r3;
	setp.ge.s32	%p12, %r94, %r93;
	@%p12 bra 	BB15_223;

	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	st.local.u32 	[%rd3+4], %r95;
	st.local.u32 	[%rd3+8], %r95;
	st.local.u32 	[%rd3+12], %r95;
	st.local.u32 	[%rd3+16], %r95;
	st.local.u32 	[%rd3+20], %r95;
	st.local.u32 	[%rd3+24], %r95;
	st.local.u32 	[%rd3+28], %r95;
	st.local.u32 	[%rd3+32], %r95;
	st.local.u32 	[%rd3+36], %r95;
	st.local.u32 	[%rd3+40], %r95;
	st.local.u32 	[%rd3+44], %r95;
	st.local.u32 	[%rd3+48], %r95;
	st.local.u32 	[%rd3+52], %r95;
	st.local.u32 	[%rd3+56], %r95;
	st.local.u32 	[%rd3+60], %r95;
	st.local.u32 	[%rd3+64], %r95;
	st.local.u32 	[%rd3+68], %r95;
	st.local.u32 	[%rd3+72], %r95;
	st.local.u32 	[%rd3+76], %r95;
	st.local.u32 	[%rd3+80], %r95;
	st.local.u32 	[%rd3+84], %r95;
	st.local.u32 	[%rd3+88], %r95;
	st.local.u32 	[%rd3+92], %r95;
	st.local.u32 	[%rd3+96], %r95;
	mov.u64 	%rd56, 0;
	st.local.u32 	[%rd4+4], %rd56;
	st.local.u32 	[%rd4], %rd56;
	st.local.u32 	[%rd4+12], %rd56;
	st.local.u32 	[%rd4+8], %rd56;
	st.local.u32 	[%rd4+20], %rd56;
	st.local.u32 	[%rd4+16], %rd56;
	st.local.u32 	[%rd4+28], %rd56;
	st.local.u32 	[%rd4+24], %rd56;
	st.local.u32 	[%rd4+36], %rd56;
	st.local.u32 	[%rd4+32], %rd56;
	st.local.u32 	[%rd4+44], %rd56;
	st.local.u32 	[%rd4+40], %rd56;
	st.local.u32 	[%rd4+52], %rd56;
	st.local.u32 	[%rd4+48], %rd56;
	st.local.u32 	[%rd4+60], %rd56;
	st.local.u32 	[%rd4+56], %rd56;
	st.local.u32 	[%rd4+68], %rd56;
	st.local.u32 	[%rd4+64], %rd56;
	st.local.u32 	[%rd4+76], %rd56;
	st.local.u32 	[%rd4+72], %rd56;
	st.local.u32 	[%rd4+84], %rd56;
	st.local.u32 	[%rd4+80], %rd56;
	st.local.u32 	[%rd4+92], %rd56;
	st.local.u32 	[%rd4+88], %rd56;
	st.local.u32 	[%rd4+96], %r95;
	mul.lo.s32 	%r4, %r91, %r91;
	mul.lo.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p13, %r91, 1;
	@%p13 bra 	BB15_6;

	cvta.to.global.u64 	%rd7, %rd47;
	mul.lo.s32 	%r97, %r2, %r4;
	mad.lo.s32 	%r6, %r97, %r1, %r5;
	mov.u32 	%r96, 0;
	mov.u32 	%r301, %r96;

BB15_3:
	add.s32 	%r8, %r6, %r301;
	add.s32 	%r9, %r301, %r5;
	mov.u32 	%r300, %r96;

BB15_4:
	mov.u32 	%r10, %r300;
	mul.lo.s32 	%r99, %r10, %r91;
	add.s32 	%r100, %r8, %r99;
	mul.wide.s32 	%rd57, %r100, 4;
	add.s64 	%rd58, %rd7, %rd57;
	ld.global.f32 	%f489, [%rd58];
	add.s32 	%r101, %r9, %r99;
	mul.wide.s32 	%rd59, %r101, 4;
	add.s64 	%rd60, %rd2, %rd59;
	st.local.f32 	[%rd60], %f489;
	add.s32 	%r11, %r10, 1;
	setp.lt.s32	%p14, %r11, %r91;
	mov.u32 	%r300, %r11;
	@%p14 bra 	BB15_4;

	add.s32 	%r301, %r301, 1;
	setp.lt.s32	%p15, %r301, %r91;
	@%p15 bra 	BB15_3;

BB15_6:
	cvt.s64.s32	%rd8, %r5;
	mov.f32 	%f495, 0f00000000;
	mov.f32 	%f2169, %f495;
	mov.f32 	%f2163, %f495;
	mov.f32 	%f2221, %f495;
	mov.f32 	%f2171, %f495;
	mov.f32 	%f2165, %f495;
	mov.f32 	%f2219, %f495;
	@%p13 bra 	BB15_11;

	mov.u32 	%r304, %r95;

BB15_8:
	mov.f32 	%f2194, %f2221;
	mov.f32 	%f2220, %f2194;
	mov.f32 	%f2168, %f2171;
	mov.f32 	%f2170, %f2168;
	mov.f32 	%f2162, %f2165;
	mov.f32 	%f2164, %f2162;
	cvt.rn.f32.s32	%f4, %r304;
	mov.u32 	%r303, %r95;

BB15_9:
	mov.u32 	%r14, %r303;
	mad.lo.s32 	%r105, %r14, %r91, %r304;
	cvt.s64.s32	%rd61, %r105;
	add.s64 	%rd62, %rd61, %rd8;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd2, %rd63;
	ld.local.f32 	%f496, [%rd64];
	fma.rn.f32 	%f2220, %f4, %f496, %f2220;
	cvt.rn.f32.s32	%f497, %r14;
	fma.rn.f32 	%f2170, %f497, %f496, %f2170;
	add.f32 	%f2164, %f2164, %f496;
	add.s32 	%r15, %r14, 1;
	setp.lt.s32	%p17, %r15, %r91;
	mov.u32 	%r303, %r15;
	@%p17 bra 	BB15_9;

	add.s32 	%r304, %r304, 1;
	setp.lt.s32	%p18, %r304, %r91;
	mov.f32 	%f2165, %f2164;
	mov.f32 	%f2163, %f2164;
	mov.f32 	%f2171, %f2170;
	mov.f32 	%f2169, %f2170;
	mov.f32 	%f2221, %f2220;
	mov.f32 	%f2193, %f2220;
	mov.f32 	%f2219, %f2193;
	@%p18 bra 	BB15_8;

BB15_11:
	mov.f32 	%f13, %f2219;
	div.rn.f32 	%f2301, %f13, %f2163;
	div.rn.f32 	%f2300, %f2169, %f2163;
	mov.f32 	%f502, 0f3F000000;
	div.rn.f32 	%f503, %f502, %f481;
	div.rn.f32 	%f16, %f503, %f481;
	mov.f32 	%f2296, 0f51BA43B7;
	mov.f32 	%f2218, %f495;
	mov.u32 	%r106, 0;
	mov.f32 	%f2298, %f2296;
	mov.f32 	%f2216, %f495;
	@%p13 bra 	BB15_20;

	mov.u32 	%r311, %r106;

BB15_13:
	mov.f32 	%f2290, %f2298;
	mov.f32 	%f2297, %f2290;
	mov.f32 	%f2200, %f2218;
	mov.f32 	%f2217, %f2200;
	mov.u32 	%r310, %r106;

BB15_14:
	mov.f32 	%f2173, 0f00000000;
	mov.f32 	%f2172, %f2173;
	mov.u32 	%r309, %r106;

BB15_15:
	sub.s32 	%r110, %r309, %r311;
	cvt.rn.f32.s32	%f506, %r110;
	mul.lo.s32 	%r20, %r309, %r91;
	mul.f32 	%f507, %f506, %f506;
	mul.f32 	%f508, %f16, %f507;
	mul.f32 	%f509, %f508, 0fBFB8AA3B;
	ex2.approx.f32 	%f23, %f509;
	mov.u32 	%r308, %r106;

BB15_16:
	mov.u32 	%r21, %r308;
	sub.s32 	%r111, %r310, %r21;
	cvt.rn.f32.s32	%f510, %r111;
	mul.f32 	%f511, %f510, %f510;
	mul.f32 	%f512, %f16, %f511;
	mul.f32 	%f513, %f512, 0fBFB8AA3B;
	ex2.approx.f32 	%f514, %f513;
	mul.f32 	%f515, %f23, %f514;
	add.s32 	%r112, %r21, %r20;
	cvt.s64.s32	%rd65, %r112;
	add.s64 	%rd66, %rd65, %rd8;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd2, %rd67;
	ld.local.f32 	%f516, [%rd68];
	fma.rn.f32 	%f2173, %f515, %f516, %f2173;
	add.f32 	%f2172, %f2172, %f515;
	add.s32 	%r22, %r21, 1;
	setp.lt.s32	%p20, %r22, %r91;
	mov.u32 	%r308, %r22;
	@%p20 bra 	BB15_16;

	add.s32 	%r309, %r309, 1;
	setp.lt.s32	%p21, %r309, %r91;
	@%p21 bra 	BB15_15;

	div.rn.f32 	%f517, %f2173, %f2172;
	max.f32 	%f2217, %f2217, %f517;
	min.f32 	%f2297, %f2297, %f517;
	add.s32 	%r310, %r310, 1;
	setp.lt.s32	%p22, %r310, %r91;
	@%p22 bra 	BB15_14;

	add.s32 	%r311, %r311, 1;
	setp.lt.s32	%p23, %r311, %r91;
	mov.f32 	%f2218, %f2217;
	mov.f32 	%f2216, %f2217;
	mov.f32 	%f2298, %f2297;
	mov.f32 	%f2296, %f2297;
	@%p23 bra 	BB15_13;

BB15_20:
	mov.f32 	%f2294, %f2296;
	sub.f32 	%f520, %f2216, %f2294;
	add.f32 	%f521, %f520, %f520;
	mul.f32 	%f522, %f521, 0f40490FDB;
	mul.f32 	%f523, %f522, %f481;
	mul.f32 	%f524, %f523, %f488;
	mov.f32 	%f525, 0f40000000;
	sqrt.rn.f32 	%f526, %f525;
	mul.f32 	%f527, %f526, %f524;
	max.f32 	%f2299, %f495, %f527;
	add.s32 	%r114, %r91, -1;
	shr.u32 	%r115, %r114, 31;
	add.s32 	%r116, %r114, %r115;
	shr.s32 	%r26, %r116, 1;
	mov.u32 	%r113, 0;
	mov.f32 	%f2215, %f495;
	mov.f32 	%f2213, %f495;
	@%p13 bra 	BB15_25;

	mov.u32 	%r314, %r113;

BB15_22:
	mov.f32 	%f2203, %f2215;
	mov.f32 	%f2214, %f2203;
	mov.u32 	%r313, %r113;

BB15_23:
	mov.u32 	%r28, %r313;
	mad.lo.s32 	%r118, %r28, %r91, %r314;
	cvt.s64.s32	%rd69, %r118;
	add.s64 	%rd70, %rd69, %rd8;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd2, %rd71;
	ld.local.f32 	%f528, [%rd72];
	add.f32 	%f2214, %f2214, %f528;
	add.s32 	%r29, %r28, 1;
	setp.lt.s32	%p25, %r29, %r91;
	mov.u32 	%r313, %r29;
	@%p25 bra 	BB15_23;

	add.s32 	%r314, %r314, 1;
	setp.lt.s32	%p26, %r314, %r91;
	mov.f32 	%f2215, %f2214;
	mov.f32 	%f2213, %f2214;
	@%p26 bra 	BB15_22;

BB15_25:
	cvt.rn.f32.s32	%f535, %r4;
	div.rn.f32 	%f37, %f2213, %f535;
	mov.f32 	%f2188, %f495;
	mov.f32 	%f2179, %f495;
	mov.f32 	%f2212, %f495;
	mov.f32 	%f2191, %f495;
	mov.f32 	%f2182, %f495;
	mov.u32 	%r119, 0;
	mov.f32 	%f2209, %f495;
	@%p13 bra 	BB15_32;

	mov.u32 	%r317, %r119;

BB15_27:
	mov.f32 	%f2205, %f2212;
	mov.f32 	%f2210, %f2205;
	mov.f32 	%f2184, %f2191;
	mov.f32 	%f2189, %f2184;
	mov.f32 	%f2175, %f2182;
	mov.f32 	%f2180, %f2175;
	cvt.rn.f32.s32	%f41, %r317;
	mov.u32 	%r316, %r119;

BB15_28:
	mov.f32 	%f2204, %f2210;
	mov.f32 	%f2211, %f2204;
	mov.f32 	%f2183, %f2189;
	mov.f32 	%f2190, %f2183;
	mov.f32 	%f2174, %f2180;
	mov.f32 	%f2181, %f2174;
	mov.u32 	%r32, %r316;
	mad.lo.s32 	%r122, %r32, %r91, %r317;
	cvt.s64.s32	%rd73, %r122;
	add.s64 	%rd74, %rd73, %rd8;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd2, %rd75;
	ld.local.f32 	%f45, [%rd76];
	setp.leu.f32	%p28, %f45, %f37;
	@%p28 bra 	BB15_30;

	fma.rn.f32 	%f2211, %f41, %f45, %f2211;
	cvt.rn.f32.s32	%f536, %r32;
	fma.rn.f32 	%f2190, %f536, %f45, %f2190;
	add.f32 	%f2181, %f2181, %f45;

BB15_30:
	mov.f32 	%f2210, %f2211;
	mov.f32 	%f2189, %f2190;
	mov.f32 	%f2180, %f2181;
	add.s32 	%r33, %r32, 1;
	setp.lt.s32	%p29, %r33, %r91;
	mov.u32 	%r316, %r33;
	@%p29 bra 	BB15_28;

	add.s32 	%r317, %r317, 1;
	setp.lt.s32	%p30, %r317, %r91;
	mov.f32 	%f2182, %f2180;
	mov.f32 	%f2179, %f2180;
	mov.f32 	%f2191, %f2189;
	mov.f32 	%f2188, %f2189;
	mov.f32 	%f2212, %f2210;
	mov.f32 	%f2209, %f2210;
	@%p30 bra 	BB15_27;

BB15_32:
	div.rn.f32 	%f55, %f2188, %f2179;
	add.s32 	%r123, %r26, 1;
	cvt.rn.f32.s32	%f56, %r123;
	div.rn.f32 	%f57, %f2209, %f2179;
	setp.gt.f32	%p31, %f57, %f56;
	mov.f32 	%f2224, %f56;
	@%p31 bra 	BB15_35;

	add.s32 	%r124, %r26, -1;
	cvt.rn.f32.s32	%f58, %r124;
	setp.geu.f32	%p32, %f57, %f58;
	mov.f32 	%f2224, %f57;
	@%p32 bra 	BB15_35;

	mov.f32 	%f2224, %f58;

BB15_35:
	mov.f32 	%f59, %f2224;
	setp.gt.f32	%p33, %f55, %f56;
	mov.f32 	%f2222, %f56;
	mov.f32 	%f2223, %f2222;
	@%p33 bra 	BB15_38;

	add.s32 	%r125, %r26, -1;
	cvt.rn.f32.s32	%f60, %r125;
	setp.geu.f32	%p34, %f55, %f60;
	mov.f32 	%f2223, %f55;
	@%p34 bra 	BB15_38;

	mov.f32 	%f2223, %f60;

BB15_38:
	mov.f32 	%f2228, 0f461C4000;
	mov.f32 	%f2230, %f2228;
	mov.u32 	%r126, 0;
	@%p13 bra 	BB15_43;

	mov.u32 	%r320, %r126;

BB15_40:
	mov.f32 	%f2227, %f2230;
	mov.f32 	%f2229, %f2227;
	mov.u32 	%r319, %r126;

BB15_41:
	mov.u32 	%r36, %r319;
	mad.lo.s32 	%r128, %r36, %r91, %r320;
	cvt.s64.s32	%rd77, %r128;
	add.s64 	%rd78, %rd77, %rd8;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd2, %rd79;
	ld.local.f32 	%f539, [%rd80];
	setp.lt.f32	%p36, %f539, %f2229;
	selp.f32	%f2229, %f539, %f2229, %p36;
	add.s32 	%r37, %r36, 1;
	setp.lt.s32	%p37, %r37, %r91;
	mov.u32 	%r319, %r37;
	@%p37 bra 	BB15_41;

	add.s32 	%r320, %r320, 1;
	setp.lt.s32	%p38, %r320, %r91;
	mov.f32 	%f2230, %f2229;
	mov.f32 	%f2228, %f2229;
	@%p38 bra 	BB15_40;

BB15_43:
	mov.f32 	%f545, 0f00000000;
	mov.f32 	%f2245, %f545;
	mov.f32 	%f2236, %f545;
	mov.f32 	%f2257, %f545;
	mov.f32 	%f2248, %f545;
	mov.f32 	%f2239, %f545;
	mov.u32 	%r129, 0;
	mov.f32 	%f2254, %f545;
	@%p13 bra 	BB15_50;

	mov.u32 	%r323, %r129;

BB15_45:
	mov.f32 	%f2250, %f2257;
	mov.f32 	%f2255, %f2250;
	mov.f32 	%f2241, %f2248;
	mov.f32 	%f2246, %f2241;
	mov.f32 	%f2232, %f2239;
	mov.f32 	%f2237, %f2232;
	cvt.rn.f32.s32	%f546, %r323;
	sub.f32 	%f69, %f546, %f59;
	mov.u32 	%r322, %r129;

BB15_46:
	mov.f32 	%f2249, %f2255;
	mov.f32 	%f2256, %f2249;
	mov.f32 	%f2240, %f2246;
	mov.f32 	%f2247, %f2240;
	mov.f32 	%f2231, %f2237;
	mov.f32 	%f2238, %f2231;
	mov.u32 	%r40, %r322;
	mad.lo.s32 	%r131, %r40, %r91, %r323;
	cvt.s64.s32	%rd81, %r131;
	add.s64 	%rd82, %rd81, %rd8;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd2, %rd83;
	ld.local.f32 	%f73, [%rd84];
	setp.leu.f32	%p40, %f73, %f37;
	@%p40 bra 	BB15_48;

	sub.f32 	%f547, %f73, %f2228;
	add.f32 	%f2238, %f2238, %f547;
	mul.f32 	%f548, %f69, %f547;
	fma.rn.f32 	%f2256, %f69, %f548, %f2256;
	cvt.rn.f32.s32	%f549, %r40;
	sub.f32 	%f550, %f549, %f2223;
	mul.f32 	%f551, %f550, %f547;
	fma.rn.f32 	%f2247, %f550, %f551, %f2247;

BB15_48:
	mov.f32 	%f2255, %f2256;
	mov.f32 	%f2246, %f2247;
	mov.f32 	%f2237, %f2238;
	add.s32 	%r41, %r40, 1;
	setp.lt.s32	%p41, %r41, %r91;
	mov.u32 	%r322, %r41;
	@%p41 bra 	BB15_46;

	add.s32 	%r323, %r323, 1;
	setp.lt.s32	%p42, %r323, %r91;
	mov.f32 	%f2239, %f2237;
	mov.f32 	%f2236, %f2237;
	mov.f32 	%f2248, %f2246;
	mov.f32 	%f2245, %f2246;
	mov.f32 	%f2257, %f2255;
	mov.f32 	%f2253, %f2255;
	mov.f32 	%f2254, %f2253;
	@%p42 bra 	BB15_45;

BB15_50:
	mov.f32 	%f82, %f2254;
	div.rn.f32 	%f556, %f2245, %f2236;
	div.rn.f32 	%f557, %f82, %f2236;
	sub.f32 	%f83, %f556, %f557;
	mul.f32 	%f558, %f486, 0f40800000;
	mul.f32 	%f559, %f558, %f481;
	mul.f32 	%f560, %f559, %f488;
	rcp.rn.f32 	%f84, %f560;
	mov.f32 	%f561, 0f3F800000;
	cvt.rzi.f32.f32	%f562, %f561;
	add.f32 	%f563, %f562, %f562;
	sub.f32 	%f565, %f525, %f563;
	abs.f32 	%f85, %f565;
	abs.f32 	%f86, %f487;
	setp.lt.f32	%p43, %f86, 0f00800000;
	mul.f32 	%f566, %f86, 0f4B800000;
	selp.f32	%f567, 0fC3170000, 0fC2FE0000, %p43;
	selp.f32	%f568, %f566, %f86, %p43;
	mov.b32 	 %r132, %f568;
	and.b32  	%r133, %r132, 8388607;
	or.b32  	%r134, %r133, 1065353216;
	mov.b32 	 %f569, %r134;
	shr.u32 	%r135, %r132, 23;
	cvt.rn.f32.u32	%f570, %r135;
	add.f32 	%f571, %f567, %f570;
	setp.gt.f32	%p44, %f569, 0f3FB504F3;
	mul.f32 	%f572, %f569, 0f3F000000;
	add.f32 	%f573, %f571, 0f3F800000;
	selp.f32	%f574, %f572, %f569, %p44;
	selp.f32	%f575, %f573, %f571, %p44;
	add.f32 	%f576, %f574, 0fBF800000;
	add.f32 	%f553, %f574, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f552,%f553;
	// inline asm
	add.f32 	%f577, %f576, %f576;
	mul.f32 	%f578, %f552, %f577;
	mul.f32 	%f579, %f578, %f578;
	mov.f32 	%f580, 0f3C4CAF63;
	mov.f32 	%f581, 0f3B18F0FE;
	fma.rn.f32 	%f582, %f581, %f579, %f580;
	mov.f32 	%f583, 0f3DAAAABD;
	fma.rn.f32 	%f584, %f582, %f579, %f583;
	mul.rn.f32 	%f585, %f584, %f579;
	mul.rn.f32 	%f586, %f585, %f578;
	sub.f32 	%f587, %f576, %f578;
	neg.f32 	%f588, %f578;
	add.f32 	%f589, %f587, %f587;
	fma.rn.f32 	%f590, %f588, %f576, %f589;
	mul.rn.f32 	%f591, %f552, %f590;
	add.f32 	%f592, %f586, %f578;
	sub.f32 	%f593, %f578, %f592;
	add.f32 	%f594, %f586, %f593;
	add.f32 	%f595, %f591, %f594;
	add.f32 	%f596, %f592, %f595;
	sub.f32 	%f597, %f592, %f596;
	add.f32 	%f598, %f595, %f597;
	mov.f32 	%f599, 0f3F317200;
	mul.rn.f32 	%f600, %f575, %f599;
	mov.f32 	%f601, 0f35BFBE8E;
	mul.rn.f32 	%f602, %f575, %f601;
	add.f32 	%f603, %f600, %f596;
	sub.f32 	%f604, %f600, %f603;
	add.f32 	%f605, %f596, %f604;
	add.f32 	%f606, %f598, %f605;
	add.f32 	%f607, %f602, %f606;
	add.f32 	%f608, %f603, %f607;
	sub.f32 	%f609, %f603, %f608;
	add.f32 	%f610, %f607, %f609;
	abs.f32 	%f87, %f525;
	setp.gt.f32	%p45, %f87, 0f77F684DF;
	selp.f32	%f88, 0f39800000, 0f40000000, %p45;
	mul.rn.f32 	%f611, %f88, %f608;
	neg.f32 	%f612, %f611;
	fma.rn.f32 	%f613, %f88, %f608, %f612;
	fma.rn.f32 	%f614, %f88, %f610, %f613;
	fma.rn.f32 	%f616, %f545, %f608, %f614;
	add.rn.f32 	%f617, %f611, %f616;
	neg.f32 	%f618, %f617;
	add.rn.f32 	%f619, %f611, %f618;
	add.rn.f32 	%f620, %f619, %f616;
	mov.b32 	 %r136, %f617;
	setp.eq.s32	%p46, %r136, 1118925336;
	add.s32 	%r137, %r136, -1;
	mov.b32 	 %f621, %r137;
	add.f32 	%f622, %f620, 0f37000000;
	selp.f32	%f623, %f621, %f617, %p46;
	selp.f32	%f89, %f622, %f620, %p46;
	mul.f32 	%f624, %f623, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f625, %f624;
	mov.f32 	%f626, 0fBF317200;
	fma.rn.f32 	%f627, %f625, %f626, %f623;
	mov.f32 	%f628, 0fB5BFBE8E;
	fma.rn.f32 	%f629, %f625, %f628, %f627;
	mul.f32 	%f555, %f629, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f554,%f555;
	// inline asm
	add.f32 	%f630, %f625, 0f00000000;
	ex2.approx.f32 	%f631, %f630;
	mul.f32 	%f632, %f554, %f631;
	setp.lt.f32	%p47, %f623, 0fC2D20000;
	selp.f32	%f633, 0f00000000, %f632, %p47;
	setp.gt.f32	%p48, %f623, 0f42D20000;
	selp.f32	%f2258, 0f7F800000, %f633, %p48;
	setp.eq.f32	%p49, %f2258, 0f7F800000;
	@%p49 bra 	BB15_52;

	fma.rn.f32 	%f2258, %f2258, %f89, %f2258;

BB15_52:
	setp.lt.f32	%p50, %f487, 0f00000000;
	setp.eq.f32	%p51, %f85, 0f3F800000;
	and.pred  	%p1, %p50, %p51;
	mov.b32 	 %r138, %f2258;
	xor.b32  	%r139, %r138, -2147483648;
	mov.b32 	 %f634, %r139;
	selp.f32	%f2259, %f634, %f2258, %p1;
	setp.eq.f32	%p52, %f487, 0f00000000;
	@%p52 bra 	BB15_55;
	bra.uni 	BB15_53;

BB15_55:
	add.f32 	%f637, %f487, %f487;
	selp.f32	%f2259, %f637, 0f00000000, %p51;
	bra.uni 	BB15_56;

BB15_53:
	setp.geu.f32	%p53, %f487, 0f00000000;
	@%p53 bra 	BB15_56;

	cvt.rzi.f32.f32	%f636, %f525;
	setp.neu.f32	%p54, %f636, 0f40000000;
	selp.f32	%f2259, 0f7FFFFFFF, %f2259, %p54;

BB15_56:
	add.f32 	%f638, %f86, %f87;
	mov.b32 	 %r140, %f638;
	setp.lt.s32	%p56, %r140, 2139095040;
	@%p56 bra 	BB15_63;

	setp.gtu.f32	%p57, %f86, 0f7F800000;
	setp.gtu.f32	%p58, %f87, 0f7F800000;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	BB15_62;
	bra.uni 	BB15_58;

BB15_62:
	add.f32 	%f2259, %f487, 0f40000000;
	bra.uni 	BB15_63;

BB15_58:
	setp.eq.f32	%p60, %f87, 0f7F800000;
	@%p60 bra 	BB15_61;
	bra.uni 	BB15_59;

BB15_61:
	setp.gt.f32	%p62, %f86, 0f3F800000;
	selp.f32	%f639, 0f7F800000, 0f00000000, %p62;
	setp.eq.f32	%p63, %f487, 0fBF800000;
	selp.f32	%f2259, 0f3F800000, %f639, %p63;
	bra.uni 	BB15_63;

BB15_59:
	setp.neu.f32	%p61, %f86, 0f7F800000;
	@%p61 bra 	BB15_63;

	selp.f32	%f2259, 0fFF800000, 0f7F800000, %p1;

BB15_63:
	setp.eq.f32	%p64, %f487, 0f3F800000;
	selp.f32	%f640, 0f3F800000, %f2259, %p64;
	mul.f32 	%f641, %f83, %f640;
	mul.f32 	%f2287, %f84, %f641;
	setp.lt.s32	%p65, %r92, 1;
	@%p65 bra 	BB15_125;

	mul.f32 	%f102, %f481, 0f3F000000;
	mul.f32 	%f103, %f488, 0f3F000000;
	mul.f32 	%f104, %f482, 0f40400000;
	mul.f32 	%f105, %f487, %f487;
	mul.f32 	%f106, %f105, %f487;
	mul.f32 	%f107, %f484, 0f40800000;
	mul.f32 	%f108, %f483, 0f40400000;
	mul.f32 	%f109, %f485, 0f40800000;
	mul.f32 	%f110, %f481, 0fBE800000;
	mul.f32 	%f111, %f488, 0fBE800000;
	div.rn.f32 	%f112, %f525, %f105;
	mul.f32 	%f113, %f482, 0f40C00000;
	mul.f32 	%f114, %f484, 0f41400000;
	mul.f32 	%f115, %f483, 0f40C00000;
	mul.f32 	%f116, %f485, 0f41400000;
	mov.u32 	%r324, 0;
	mov.f32 	%f2295, %f2294;

BB15_65:
	mov.f32 	%f2286, 0f00000000;
	mov.f32 	%f2285, %f2286;
	mov.f32 	%f2284, %f2286;
	mov.f32 	%f2283, %f2286;
	mov.f32 	%f2282, %f2286;
	mov.f32 	%f2281, %f2286;
	mov.f32 	%f2280, %f2286;
	mov.f32 	%f2279, %f2286;
	mov.f32 	%f2278, %f2286;
	mov.f32 	%f2277, %f2286;
	@%p13 bra 	BB15_124;

	sub.f32 	%f663, %f2287, %f486;
	div.rn.f32 	%f122, %f663, %f487;
	add.f32 	%f664, %f2287, %f486;
	div.rn.f32 	%f123, %f664, %f487;
	neg.f32 	%f665, %f2299;
	div.rn.f32 	%f124, %f665, 0f40206C99;
	div.rn.f32 	%f125, %f2299, 0f40206C99;
	add.f32 	%f666, %f663, %f663;
	div.rn.f32 	%f126, %f666, %f105;
	add.f32 	%f667, %f664, %f664;
	div.rn.f32 	%f127, %f667, %f105;
	mul.f32 	%f668, %f113, %f663;
	div.rn.f32 	%f669, %f668, %f106;
	add.f32 	%f128, %f112, %f669;
	mul.f32 	%f670, %f115, %f664;
	div.rn.f32 	%f671, %f670, %f106;
	add.f32 	%f129, %f112, %f671;
	mov.u32 	%r325, 0;
	mov.f32 	%f2286, 0f00000000;
	mov.f32 	%f2285, %f2286;
	mov.f32 	%f2284, %f2286;
	mov.f32 	%f2283, %f2286;
	mov.f32 	%f2282, %f2286;
	mov.f32 	%f2281, %f2286;
	mov.f32 	%f2280, %f2286;
	mov.f32 	%f2279, %f2286;
	mov.f32 	%f2278, %f2286;
	mov.f32 	%f2277, %f2286;

BB15_67:
	mov.u32 	%r326, 0;
	add.f32 	%f2153, %f2287, %f486;
	sub.f32 	%f2152, %f2287, %f486;
	lg2.approx.f32 	%f672, %f122;
	add.f32 	%f673, %f672, %f672;
	ex2.approx.f32 	%f674, %f673;
	add.f32 	%f675, %f674, 0f3F800000;
	mul.f32 	%f676, %f672, 0f40400000;
	ex2.approx.f32 	%f677, %f676;
	fma.rn.f32 	%f678, %f677, %f482, %f675;
	mul.f32 	%f679, %f672, 0f40800000;
	ex2.approx.f32 	%f680, %f679;
	fma.rn.f32 	%f681, %f680, %f484, %f678;
	lg2.approx.f32 	%f682, %f123;
	add.f32 	%f683, %f682, %f682;
	ex2.approx.f32 	%f684, %f683;
	add.f32 	%f685, %f684, 0f3F800000;
	mul.f32 	%f686, %f682, 0f40400000;
	ex2.approx.f32 	%f687, %f686;
	fma.rn.f32 	%f688, %f687, %f483, %f685;
	mul.f32 	%f689, %f682, 0f40800000;
	ex2.approx.f32 	%f690, %f689;
	fma.rn.f32 	%f691, %f690, %f485, %f688;
	sqrt.rn.f32 	%f692, %f681;
	mul.f32 	%f693, %f692, %f481;
	sqrt.rn.f32 	%f694, %f691;
	mul.f32 	%f140, %f694, %f488;
	div.rn.f32 	%f696, %f502, %f693;
	div.rn.f32 	%f697, %f696, %f693;
	cvt.rn.f32.s32	%f141, %r325;
	sub.f32 	%f142, %f141, %f2301;
	add.f32 	%f698, %f142, 0f3F000000;
	sqrt.rn.f32 	%f699, %f697;
	mul.f32 	%f143, %f698, %f699;
	abs.f32 	%f144, %f143;
	add.f32 	%f700, %f142, 0fBF000000;
	mul.f32 	%f146, %f700, %f699;
	abs.f32 	%f147, %f146;
	div.rn.f32 	%f701, %f502, %f140;
	div.rn.f32 	%f702, %f701, %f140;
	sqrt.rn.f32 	%f149, %f702;
	add.f32 	%f703, %f141, 0f3F000000;
	sub.f32 	%f704, %f703, %f2301;
	div.rn.f32 	%f150, %f704, %f693;
	lg2.approx.f32 	%f705, %f150;
	add.f32 	%f706, %f705, %f705;
	ex2.approx.f32 	%f707, %f706;
	mul.f32 	%f151, %f707, 0fBF000000;
	mul.f32 	%f708, %f151, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f709, %f708;
	fma.rn.f32 	%f711, %f709, %f626, %f151;
	fma.rn.f32 	%f713, %f709, %f628, %f711;
	mul.f32 	%f152, %f713, 0f3FB8AA3B;
	add.f32 	%f714, %f709, 0f00000000;
	ex2.approx.f32 	%f153, %f714;
	add.f32 	%f715, %f141, 0fBF000000;
	sub.f32 	%f716, %f715, %f2301;
	div.rn.f32 	%f154, %f716, %f693;
	lg2.approx.f32 	%f717, %f154;
	add.f32 	%f718, %f717, %f717;
	ex2.approx.f32 	%f719, %f718;
	mul.f32 	%f155, %f719, 0fBF000000;
	mul.f32 	%f720, %f155, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f721, %f720;
	fma.rn.f32 	%f722, %f721, %f626, %f155;
	fma.rn.f32 	%f723, %f721, %f628, %f722;
	mul.f32 	%f156, %f723, 0f3FB8AA3B;
	add.f32 	%f724, %f721, 0f00000000;
	ex2.approx.f32 	%f157, %f724;
	div.rn.f32 	%f158, %f124, %f693;
	lg2.approx.f32 	%f725, %f693;
	mul.f32 	%f726, %f725, 0f40400000;
	ex2.approx.f32 	%f727, %f726;
	div.rn.f32 	%f159, %f124, %f727;
	div.rn.f32 	%f160, %f124, %f140;
	lg2.approx.f32 	%f728, %f140;
	mul.f32 	%f729, %f728, 0f40400000;
	ex2.approx.f32 	%f730, %f729;
	div.rn.f32 	%f161, %f124, %f730;
	abs.f32 	%f162, %f150;
	setp.lt.f32	%p67, %f162, 0f00800000;
	mul.f32 	%f731, %f162, 0f4B800000;
	selp.f32	%f732, 0fC3170000, 0fC2FE0000, %p67;
	selp.f32	%f733, %f731, %f162, %p67;
	mov.b32 	 %r144, %f733;
	and.b32  	%r145, %r144, 8388607;
	or.b32  	%r146, %r145, 1065353216;
	mov.b32 	 %f734, %r146;
	shr.u32 	%r147, %r144, 23;
	cvt.rn.f32.u32	%f735, %r147;
	add.f32 	%f736, %f732, %f735;
	setp.gt.f32	%p68, %f734, 0f3FB504F3;
	mul.f32 	%f737, %f734, 0f3F000000;
	add.f32 	%f738, %f736, 0f3F800000;
	selp.f32	%f739, %f737, %f734, %p68;
	selp.f32	%f740, %f738, %f736, %p68;
	add.f32 	%f163, %f739, 0fBF800000;
	add.f32 	%f164, %f739, 0f3F800000;
	add.f32 	%f165, %f163, %f163;
	mul.rn.f32 	%f166, %f740, %f599;
	mul.rn.f32 	%f167, %f740, %f601;
	setp.lt.f32	%p69, %f150, 0f00000000;
	and.pred  	%p2, %p69, %p51;
	abs.f32 	%f168, %f154;
	setp.lt.f32	%p71, %f168, 0f00800000;
	mul.f32 	%f743, %f168, 0f4B800000;
	selp.f32	%f744, 0fC3170000, 0fC2FE0000, %p71;
	selp.f32	%f745, %f743, %f168, %p71;
	mov.b32 	 %r148, %f745;
	and.b32  	%r149, %r148, 8388607;
	or.b32  	%r150, %r149, 1065353216;
	mov.b32 	 %f746, %r150;
	shr.u32 	%r151, %r148, 23;
	cvt.rn.f32.u32	%f747, %r151;
	add.f32 	%f748, %f744, %f747;
	setp.gt.f32	%p72, %f746, 0f3FB504F3;
	mul.f32 	%f749, %f746, 0f3F000000;
	add.f32 	%f750, %f748, 0f3F800000;
	selp.f32	%f751, %f749, %f746, %p72;
	selp.f32	%f752, %f750, %f748, %p72;
	add.f32 	%f169, %f751, 0fBF800000;
	add.f32 	%f170, %f751, 0f3F800000;
	add.f32 	%f171, %f169, %f169;
	mul.rn.f32 	%f172, %f752, %f599;
	mul.rn.f32 	%f173, %f752, %f601;
	setp.lt.f32	%p73, %f154, 0f00000000;
	and.pred  	%p3, %p73, %p51;
	div.rn.f32 	%f174, %f158, %f693;
	mov.f32 	%f753, 0fC0000000;
	div.rn.f32 	%f175, %f753, %f693;
	mul.f32 	%f754, %f725, 0f40A00000;
	ex2.approx.f32 	%f755, %f754;
	div.rn.f32 	%f176, %f125, %f755;
	lg2.approx.f32 	%f756, %f698;
	mul.f32 	%f757, %f756, 0f40400000;
	ex2.approx.f32 	%f177, %f757;
	lg2.approx.f32 	%f758, %f700;
	mul.f32 	%f759, %f758, 0f40400000;
	ex2.approx.f32 	%f178, %f759;
	div.rn.f32 	%f179, %f160, %f140;
	div.rn.f32 	%f180, %f753, %f140;
	mul.f32 	%f760, %f728, 0f40A00000;
	ex2.approx.f32 	%f761, %f760;
	div.rn.f32 	%f181, %f125, %f761;
	div.rn.f32 	%f762, %f102, %f692;
	div.rn.f32 	%f763, %f103, %f694;
	lg2.approx.f32 	%f765, %f2152;
	add.f32 	%f766, %f765, %f765;
	ex2.approx.f32 	%f767, %f766;
	mul.f32 	%f768, %f104, %f767;
	div.rn.f32 	%f769, %f768, %f106;
	add.f32 	%f770, %f126, %f769;
	mul.f32 	%f771, %f765, 0f40400000;
	ex2.approx.f32 	%f772, %f771;
	mul.f32 	%f773, %f107, %f772;
	lg2.approx.f32 	%f774, %f487;
	mul.f32 	%f775, %f774, 0f40800000;
	ex2.approx.f32 	%f776, %f775;
	div.rn.f32 	%f777, %f773, %f776;
	add.f32 	%f778, %f770, %f777;
	mul.f32 	%f182, %f762, %f778;
	lg2.approx.f32 	%f780, %f2153;
	add.f32 	%f781, %f780, %f780;
	ex2.approx.f32 	%f782, %f781;
	mul.f32 	%f783, %f108, %f782;
	div.rn.f32 	%f784, %f783, %f106;
	add.f32 	%f785, %f127, %f784;
	mul.f32 	%f786, %f780, 0f40400000;
	ex2.approx.f32 	%f787, %f786;
	mul.f32 	%f788, %f109, %f787;
	div.rn.f32 	%f789, %f788, %f776;
	add.f32 	%f790, %f785, %f789;
	mul.f32 	%f183, %f763, %f790;
	lg2.approx.f32 	%f791, %f681;
	mul.f32 	%f792, %f791, 0f3FC00000;
	ex2.approx.f32 	%f793, %f792;
	div.rn.f32 	%f794, %f110, %f793;
	lg2.approx.f32 	%f795, %f691;
	mul.f32 	%f796, %f795, 0f3FC00000;
	ex2.approx.f32 	%f797, %f796;
	div.rn.f32 	%f798, %f111, %f797;
	lg2.approx.f32 	%f799, %f778;
	add.f32 	%f800, %f799, %f799;
	ex2.approx.f32 	%f801, %f800;
	mul.f32 	%f802, %f114, %f767;
	div.rn.f32 	%f803, %f802, %f776;
	add.f32 	%f804, %f128, %f803;
	mul.f32 	%f805, %f762, %f804;
	fma.rn.f32 	%f184, %f794, %f801, %f805;
	lg2.approx.f32 	%f806, %f790;
	add.f32 	%f807, %f806, %f806;
	ex2.approx.f32 	%f808, %f807;
	mul.f32 	%f809, %f116, %f782;
	div.rn.f32 	%f810, %f809, %f776;
	add.f32 	%f811, %f129, %f810;
	mul.f32 	%f812, %f763, %f811;
	fma.rn.f32 	%f185, %f798, %f808, %f812;

BB15_68:
	setp.ltu.f32	%p74, %f144, 0f3F800000;
	@%p74 bra 	BB15_70;
	bra.uni 	BB15_69;

BB15_70:
	mul.f32 	%f2159, %f143, %f143;
	mov.f32 	%f831, 0f3BA0C9F8;
	mov.f32 	%f832, 0fBA1268FB;
	fma.rn.f32 	%f833, %f832, %f2159, %f831;
	mov.f32 	%f834, 0fBCDABFD4;
	fma.rn.f32 	%f835, %f833, %f2159, %f834;
	mov.f32 	%f836, 0f3DE70331;
	fma.rn.f32 	%f837, %f835, %f2159, %f836;
	mov.f32 	%f838, 0fBEC09330;
	fma.rn.f32 	%f839, %f837, %f2159, %f838;
	mov.f32 	%f840, 0f3F906EBA;
	fma.rn.f32 	%f841, %f839, %f2159, %f840;
	mul.f32 	%f2260, %f143, %f841;
	bra.uni 	BB15_71;

BB15_69:
	setp.ltu.f32	%p75, %f144, 0f407AD445;
	mov.f32 	%f815, 0f3A03BB71;
	mov.f32 	%f816, 0fB7B730FB;
	fma.rn.f32 	%f817, %f816, %f144, %f815;
	mov.f32 	%f818, 0fBBACA3B3;
	fma.rn.f32 	%f819, %f817, %f144, %f818;
	mov.f32 	%f820, 0f3D0A7445;
	fma.rn.f32 	%f821, %f819, %f144, %f820;
	mov.f32 	%f822, 0fBE1B3B75;
	fma.rn.f32 	%f823, %f821, %f144, %f822;
	mov.f32 	%f824, 0fBF6B385A;
	fma.rn.f32 	%f825, %f823, %f144, %f824;
	mov.f32 	%f826, 0fBFD0316E;
	fma.rn.f32 	%f827, %f825, %f144, %f826;
	mov.f32 	%f828, 0fBA031CCE;
	fma.rn.f32 	%f814, %f827, %f144, %f828;
	// inline asm
	ex2.approx.ftz.f32 %f813,%f814;
	// inline asm
	sub.f32 	%f830, %f561, %f813;
	mov.b32 	 %r154, %f830;
	selp.b32	%r155, %r154, 1065353216, %p75;
	mov.b32 	 %r156, %f143;
	and.b32  	%r157, %r156, -2147483648;
	or.b32  	%r158, %r155, %r157;
	mov.b32 	 %f2260, %r158;

BB15_71:
	setp.ltu.f32	%p76, %f147, 0f3F800000;
	@%p76 bra 	BB15_73;
	bra.uni 	BB15_72;

BB15_73:
	mul.f32 	%f2158, %f146, %f146;
	mov.f32 	%f860, 0f3BA0C9F8;
	mov.f32 	%f861, 0fBA1268FB;
	fma.rn.f32 	%f862, %f861, %f2158, %f860;
	mov.f32 	%f863, 0fBCDABFD4;
	fma.rn.f32 	%f864, %f862, %f2158, %f863;
	mov.f32 	%f865, 0f3DE70331;
	fma.rn.f32 	%f866, %f864, %f2158, %f865;
	mov.f32 	%f867, 0fBEC09330;
	fma.rn.f32 	%f868, %f866, %f2158, %f867;
	mov.f32 	%f869, 0f3F906EBA;
	fma.rn.f32 	%f870, %f868, %f2158, %f869;
	mul.f32 	%f2261, %f146, %f870;
	bra.uni 	BB15_74;

BB15_72:
	setp.ltu.f32	%p77, %f147, 0f407AD445;
	mov.f32 	%f844, 0f3A03BB71;
	mov.f32 	%f845, 0fB7B730FB;
	fma.rn.f32 	%f846, %f845, %f147, %f844;
	mov.f32 	%f847, 0fBBACA3B3;
	fma.rn.f32 	%f848, %f846, %f147, %f847;
	mov.f32 	%f849, 0f3D0A7445;
	fma.rn.f32 	%f850, %f848, %f147, %f849;
	mov.f32 	%f851, 0fBE1B3B75;
	fma.rn.f32 	%f852, %f850, %f147, %f851;
	mov.f32 	%f853, 0fBF6B385A;
	fma.rn.f32 	%f854, %f852, %f147, %f853;
	mov.f32 	%f855, 0fBFD0316E;
	fma.rn.f32 	%f856, %f854, %f147, %f855;
	mov.f32 	%f857, 0fBA031CCE;
	fma.rn.f32 	%f843, %f856, %f147, %f857;
	// inline asm
	ex2.approx.ftz.f32 %f842,%f843;
	// inline asm
	sub.f32 	%f859, %f561, %f842;
	mov.b32 	 %r159, %f859;
	selp.b32	%r160, %r159, 1065353216, %p77;
	mov.b32 	 %r161, %f146;
	and.b32  	%r162, %r161, -2147483648;
	or.b32  	%r163, %r160, %r162;
	mov.b32 	 %f2261, %r163;

BB15_74:
	sub.f32 	%f871, %f2260, %f2261;
	mul.f32 	%f204, %f871, 0f3F000000;
	cvt.rn.f32.s32	%f205, %r326;
	sub.f32 	%f206, %f205, %f2300;
	add.f32 	%f207, %f206, 0f3F000000;
	mul.f32 	%f208, %f207, %f149;
	abs.f32 	%f209, %f208;
	setp.ltu.f32	%p78, %f209, 0f3F800000;
	@%p78 bra 	BB15_76;
	bra.uni 	BB15_75;

BB15_76:
	mul.f32 	%f890, %f208, %f208;
	mov.f32 	%f891, 0f3BA0C9F8;
	mov.f32 	%f892, 0fBA1268FB;
	fma.rn.f32 	%f893, %f892, %f890, %f891;
	mov.f32 	%f894, 0fBCDABFD4;
	fma.rn.f32 	%f895, %f893, %f890, %f894;
	mov.f32 	%f896, 0f3DE70331;
	fma.rn.f32 	%f897, %f895, %f890, %f896;
	mov.f32 	%f898, 0fBEC09330;
	fma.rn.f32 	%f899, %f897, %f890, %f898;
	mov.f32 	%f900, 0f3F906EBA;
	fma.rn.f32 	%f901, %f899, %f890, %f900;
	mul.f32 	%f2262, %f208, %f901;
	bra.uni 	BB15_77;

BB15_75:
	mov.f32 	%f874, 0f3A03BB71;
	mov.f32 	%f875, 0fB7B730FB;
	fma.rn.f32 	%f876, %f875, %f209, %f874;
	mov.f32 	%f877, 0fBBACA3B3;
	fma.rn.f32 	%f878, %f876, %f209, %f877;
	mov.f32 	%f879, 0f3D0A7445;
	fma.rn.f32 	%f880, %f878, %f209, %f879;
	mov.f32 	%f881, 0fBE1B3B75;
	fma.rn.f32 	%f882, %f880, %f209, %f881;
	mov.f32 	%f883, 0fBF6B385A;
	fma.rn.f32 	%f884, %f882, %f209, %f883;
	mov.f32 	%f885, 0fBFD0316E;
	fma.rn.f32 	%f886, %f884, %f209, %f885;
	mov.f32 	%f887, 0fBA031CCE;
	fma.rn.f32 	%f873, %f886, %f209, %f887;
	// inline asm
	ex2.approx.ftz.f32 %f872,%f873;
	// inline asm
	sub.f32 	%f889, %f561, %f872;
	mov.b32 	 %r164, %f889;
	setp.ltu.f32	%p79, %f209, 0f407AD445;
	selp.b32	%r165, %r164, 1065353216, %p79;
	mov.b32 	 %r166, %f208;
	and.b32  	%r167, %r166, -2147483648;
	or.b32  	%r168, %r165, %r167;
	mov.b32 	 %f2262, %r168;

BB15_77:
	add.f32 	%f213, %f206, 0fBF000000;
	mul.f32 	%f214, %f213, %f149;
	abs.f32 	%f215, %f214;
	setp.ltu.f32	%p80, %f215, 0f3F800000;
	@%p80 bra 	BB15_79;
	bra.uni 	BB15_78;

BB15_79:
	mul.f32 	%f920, %f214, %f214;
	mov.f32 	%f921, 0f3BA0C9F8;
	mov.f32 	%f922, 0fBA1268FB;
	fma.rn.f32 	%f923, %f922, %f920, %f921;
	mov.f32 	%f924, 0fBCDABFD4;
	fma.rn.f32 	%f925, %f923, %f920, %f924;
	mov.f32 	%f926, 0f3DE70331;
	fma.rn.f32 	%f927, %f925, %f920, %f926;
	mov.f32 	%f928, 0fBEC09330;
	fma.rn.f32 	%f929, %f927, %f920, %f928;
	mov.f32 	%f930, 0f3F906EBA;
	fma.rn.f32 	%f931, %f929, %f920, %f930;
	mul.f32 	%f2263, %f214, %f931;
	bra.uni 	BB15_80;

BB15_78:
	mov.f32 	%f904, 0f3A03BB71;
	mov.f32 	%f905, 0fB7B730FB;
	fma.rn.f32 	%f906, %f905, %f215, %f904;
	mov.f32 	%f907, 0fBBACA3B3;
	fma.rn.f32 	%f908, %f906, %f215, %f907;
	mov.f32 	%f909, 0f3D0A7445;
	fma.rn.f32 	%f910, %f908, %f215, %f909;
	mov.f32 	%f911, 0fBE1B3B75;
	fma.rn.f32 	%f912, %f910, %f215, %f911;
	mov.f32 	%f913, 0fBF6B385A;
	fma.rn.f32 	%f914, %f912, %f215, %f913;
	mov.f32 	%f915, 0fBFD0316E;
	fma.rn.f32 	%f916, %f914, %f215, %f915;
	mov.f32 	%f917, 0fBA031CCE;
	fma.rn.f32 	%f903, %f916, %f215, %f917;
	// inline asm
	ex2.approx.ftz.f32 %f902,%f903;
	// inline asm
	sub.f32 	%f919, %f561, %f902;
	mov.b32 	 %r169, %f919;
	setp.ltu.f32	%p81, %f215, 0f407AD445;
	selp.b32	%r170, %r169, 1065353216, %p81;
	mov.b32 	 %r171, %f214;
	and.b32  	%r172, %r171, -2147483648;
	or.b32  	%r173, %r170, %r172;
	mov.b32 	 %f2263, %r173;

BB15_80:
	sub.f32 	%f944, %f2262, %f2263;
	mul.f32 	%f219, %f944, 0f3F000000;
	// inline asm
	ex2.approx.ftz.f32 %f932,%f152;
	// inline asm
	mul.f32 	%f945, %f932, %f153;
	setp.lt.f32	%p82, %f151, 0fC2D20000;
	selp.f32	%f946, 0f00000000, %f945, %p82;
	setp.gt.f32	%p83, %f151, 0f42D20000;
	selp.f32	%f947, 0f7F800000, %f946, %p83;
	// inline asm
	ex2.approx.ftz.f32 %f934,%f156;
	// inline asm
	mul.f32 	%f948, %f934, %f157;
	setp.lt.f32	%p84, %f155, 0fC2D20000;
	selp.f32	%f949, 0f00000000, %f948, %p84;
	setp.gt.f32	%p85, %f155, 0f42D20000;
	selp.f32	%f950, 0f7F800000, %f949, %p85;
	sub.f32 	%f951, %f947, %f950;
	mul.f32 	%f952, %f158, %f951;
	mul.f32 	%f220, %f219, %f952;
	mul.f32 	%f955, %f704, %f947;
	mul.f32 	%f958, %f716, %f950;
	sub.f32 	%f959, %f955, %f958;
	mul.f32 	%f960, %f159, %f959;
	mul.f32 	%f221, %f219, %f960;
	add.f32 	%f961, %f205, 0f3F000000;
	sub.f32 	%f962, %f961, %f2300;
	div.rn.f32 	%f222, %f962, %f140;
	lg2.approx.f32 	%f963, %f222;
	add.f32 	%f964, %f963, %f963;
	ex2.approx.f32 	%f965, %f964;
	mul.f32 	%f966, %f965, 0fBF000000;
	mul.f32 	%f967, %f966, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f968, %f967;
	fma.rn.f32 	%f970, %f968, %f626, %f966;
	fma.rn.f32 	%f972, %f968, %f628, %f970;
	mul.f32 	%f937, %f972, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f936,%f937;
	// inline asm
	add.f32 	%f973, %f968, 0f00000000;
	ex2.approx.f32 	%f974, %f973;
	mul.f32 	%f975, %f936, %f974;
	setp.lt.f32	%p86, %f966, 0fC2D20000;
	selp.f32	%f976, 0f00000000, %f975, %p86;
	setp.gt.f32	%p87, %f966, 0f42D20000;
	selp.f32	%f977, 0f7F800000, %f976, %p87;
	add.f32 	%f978, %f205, 0fBF000000;
	sub.f32 	%f979, %f978, %f2300;
	div.rn.f32 	%f223, %f979, %f140;
	lg2.approx.f32 	%f980, %f223;
	add.f32 	%f981, %f980, %f980;
	ex2.approx.f32 	%f982, %f981;
	mul.f32 	%f983, %f982, 0fBF000000;
	mul.f32 	%f984, %f983, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f985, %f984;
	fma.rn.f32 	%f986, %f985, %f626, %f983;
	fma.rn.f32 	%f987, %f985, %f628, %f986;
	mul.f32 	%f939, %f987, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f938,%f939;
	// inline asm
	add.f32 	%f988, %f985, 0f00000000;
	ex2.approx.f32 	%f989, %f988;
	mul.f32 	%f990, %f938, %f989;
	setp.lt.f32	%p88, %f983, 0fC2D20000;
	selp.f32	%f991, 0f00000000, %f990, %p88;
	setp.gt.f32	%p89, %f983, 0f42D20000;
	selp.f32	%f992, 0f7F800000, %f991, %p89;
	sub.f32 	%f993, %f977, %f992;
	mul.f32 	%f994, %f160, %f993;
	mul.f32 	%f224, %f204, %f994;
	mul.f32 	%f995, %f962, %f977;
	mul.f32 	%f996, %f979, %f992;
	sub.f32 	%f997, %f995, %f996;
	mul.f32 	%f998, %f161, %f997;
	mul.f32 	%f225, %f204, %f998;
	// inline asm
	rcp.approx.ftz.f32 %f940,%f164;
	// inline asm
	mul.f32 	%f999, %f940, %f165;
	mul.f32 	%f1000, %f999, %f999;
	fma.rn.f32 	%f1003, %f581, %f1000, %f580;
	fma.rn.f32 	%f1005, %f1003, %f1000, %f583;
	mul.rn.f32 	%f1006, %f1005, %f1000;
	mul.rn.f32 	%f1007, %f1006, %f999;
	sub.f32 	%f1008, %f163, %f999;
	neg.f32 	%f1009, %f999;
	add.f32 	%f1010, %f1008, %f1008;
	fma.rn.f32 	%f1011, %f1009, %f163, %f1010;
	mul.rn.f32 	%f1012, %f940, %f1011;
	add.f32 	%f1013, %f1007, %f999;
	sub.f32 	%f1014, %f999, %f1013;
	add.f32 	%f1015, %f1007, %f1014;
	add.f32 	%f1016, %f1012, %f1015;
	add.f32 	%f1017, %f1013, %f1016;
	sub.f32 	%f1018, %f1013, %f1017;
	add.f32 	%f1019, %f1016, %f1018;
	add.f32 	%f1020, %f166, %f1017;
	sub.f32 	%f1021, %f166, %f1020;
	add.f32 	%f1022, %f1017, %f1021;
	add.f32 	%f1023, %f1019, %f1022;
	add.f32 	%f1024, %f167, %f1023;
	add.f32 	%f1025, %f1020, %f1024;
	sub.f32 	%f1026, %f1020, %f1025;
	add.f32 	%f1027, %f1024, %f1026;
	mul.rn.f32 	%f1028, %f88, %f1025;
	neg.f32 	%f1029, %f1028;
	fma.rn.f32 	%f1030, %f88, %f1025, %f1029;
	fma.rn.f32 	%f1031, %f88, %f1027, %f1030;
	mov.f32 	%f1032, 0f00000000;
	fma.rn.f32 	%f1033, %f1032, %f1025, %f1031;
	add.rn.f32 	%f1034, %f1028, %f1033;
	neg.f32 	%f1035, %f1034;
	add.rn.f32 	%f1036, %f1028, %f1035;
	add.rn.f32 	%f1037, %f1036, %f1033;
	mov.b32 	 %r174, %f1034;
	setp.eq.s32	%p90, %r174, 1118925336;
	add.s32 	%r175, %r174, -1;
	mov.b32 	 %f1038, %r175;
	add.f32 	%f1039, %f1037, 0f37000000;
	selp.f32	%f1040, %f1038, %f1034, %p90;
	selp.f32	%f226, %f1039, %f1037, %p90;
	mul.f32 	%f1041, %f1040, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1042, %f1041;
	fma.rn.f32 	%f1043, %f1042, %f626, %f1040;
	fma.rn.f32 	%f1044, %f1042, %f628, %f1043;
	mul.f32 	%f943, %f1044, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f942,%f943;
	// inline asm
	add.f32 	%f1045, %f1042, 0f00000000;
	ex2.approx.f32 	%f1046, %f1045;
	mul.f32 	%f1047, %f942, %f1046;
	setp.lt.f32	%p91, %f1040, 0fC2D20000;
	selp.f32	%f1048, 0f00000000, %f1047, %p91;
	setp.gt.f32	%p92, %f1040, 0f42D20000;
	selp.f32	%f2264, 0f7F800000, %f1048, %p92;
	setp.eq.f32	%p93, %f2264, 0f7F800000;
	@%p93 bra 	BB15_82;

	fma.rn.f32 	%f2264, %f2264, %f226, %f2264;

BB15_82:
	mov.b32 	 %r176, %f2264;
	xor.b32  	%r177, %r176, -2147483648;
	mov.b32 	 %f1049, %r177;
	selp.f32	%f230, %f1049, %f2264, %p2;
	setp.eq.f32	%p94, %f150, 0f00000000;
	setp.geu.f32	%p95, %f150, 0f00000000;
	add.f32 	%f1050, %f150, %f150;
	selp.f32	%f1051, %f1050, 0f00000000, %p51;
	selp.f32	%f2265, %f1051, %f230, %p94;
	@%p95 bra 	BB15_84;

	cvt.rzi.f32.f32	%f1053, %f525;
	setp.neu.f32	%p97, %f1053, 0f40000000;
	selp.f32	%f2265, 0f7FFFFFFF, %f230, %p97;

BB15_84:
	abs.f32 	%f2154, %f150;
	add.f32 	%f1054, %f2154, %f87;
	mov.b32 	 %r178, %f1054;
	setp.lt.s32	%p98, %r178, 2139095040;
	setp.gtu.f32	%p99, %f87, 0f7F800000;
	setp.gtu.f32	%p100, %f2154, 0f7F800000;
	or.pred  	%p101, %p100, %p99;
	or.pred  	%p102, %p98, %p101;
	add.f32 	%f1055, %f150, 0f40000000;
	selp.f32	%f2266, %f2265, %f1055, %p98;
	@%p102 bra 	BB15_86;

	abs.f32 	%f2155, %f150;
	setp.eq.f32	%p103, %f87, 0f7F800000;
	setp.neu.f32	%p104, %f2155, 0f7F800000;
	or.pred  	%p105, %p103, %p104;
	setp.gt.f32	%p106, %f2155, 0f3F800000;
	selp.f32	%f1056, 0f7F800000, 0f00000000, %p106;
	setp.eq.f32	%p107, %f150, 0fBF800000;
	selp.f32	%f1057, 0f3F800000, %f1056, %p107;
	selp.f32	%f1058, %f1057, %f2265, %p103;
	selp.f32	%f1059, 0fFF800000, 0f7F800000, %p2;
	selp.f32	%f2266, %f1058, %f1059, %p105;

BB15_86:
	mul.f32 	%f1066, %f2266, 0fBF000000;
	setp.eq.f32	%p108, %f150, 0f3F800000;
	selp.f32	%f1067, 0fBF000000, %f1066, %p108;
	mul.f32 	%f1068, %f1067, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1069, %f1068;
	fma.rn.f32 	%f1071, %f1069, %f626, %f1067;
	fma.rn.f32 	%f1073, %f1069, %f628, %f1071;
	mul.f32 	%f1061, %f1073, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1060,%f1061;
	// inline asm
	add.f32 	%f1074, %f1069, 0f00000000;
	ex2.approx.f32 	%f1075, %f1074;
	mul.f32 	%f1076, %f1060, %f1075;
	setp.lt.f32	%p109, %f1067, 0fC2D20000;
	selp.f32	%f1077, 0f00000000, %f1076, %p109;
	setp.gt.f32	%p110, %f1067, 0f42D20000;
	selp.f32	%f237, 0f7F800000, %f1077, %p110;
	// inline asm
	rcp.approx.ftz.f32 %f1062,%f170;
	// inline asm
	mul.f32 	%f1078, %f1062, %f171;
	mul.f32 	%f1079, %f1078, %f1078;
	fma.rn.f32 	%f1082, %f581, %f1079, %f580;
	fma.rn.f32 	%f1084, %f1082, %f1079, %f583;
	mul.rn.f32 	%f1085, %f1084, %f1079;
	mul.rn.f32 	%f1086, %f1085, %f1078;
	sub.f32 	%f1087, %f169, %f1078;
	neg.f32 	%f1088, %f1078;
	add.f32 	%f1089, %f1087, %f1087;
	fma.rn.f32 	%f1090, %f1088, %f169, %f1089;
	mul.rn.f32 	%f1091, %f1062, %f1090;
	add.f32 	%f1092, %f1086, %f1078;
	sub.f32 	%f1093, %f1078, %f1092;
	add.f32 	%f1094, %f1086, %f1093;
	add.f32 	%f1095, %f1091, %f1094;
	add.f32 	%f1096, %f1092, %f1095;
	sub.f32 	%f1097, %f1092, %f1096;
	add.f32 	%f1098, %f1095, %f1097;
	add.f32 	%f1099, %f172, %f1096;
	sub.f32 	%f1100, %f172, %f1099;
	add.f32 	%f1101, %f1096, %f1100;
	add.f32 	%f1102, %f1098, %f1101;
	add.f32 	%f1103, %f173, %f1102;
	add.f32 	%f1104, %f1099, %f1103;
	sub.f32 	%f1105, %f1099, %f1104;
	add.f32 	%f1106, %f1103, %f1105;
	mul.rn.f32 	%f1107, %f88, %f1104;
	neg.f32 	%f1108, %f1107;
	fma.rn.f32 	%f1109, %f88, %f1104, %f1108;
	fma.rn.f32 	%f1110, %f88, %f1106, %f1109;
	fma.rn.f32 	%f1112, %f1032, %f1104, %f1110;
	add.rn.f32 	%f1113, %f1107, %f1112;
	neg.f32 	%f1114, %f1113;
	add.rn.f32 	%f1115, %f1107, %f1114;
	add.rn.f32 	%f1116, %f1115, %f1112;
	mov.b32 	 %r179, %f1113;
	setp.eq.s32	%p111, %r179, 1118925336;
	add.s32 	%r180, %r179, -1;
	mov.b32 	 %f1117, %r180;
	add.f32 	%f1118, %f1116, 0f37000000;
	selp.f32	%f1119, %f1117, %f1113, %p111;
	selp.f32	%f238, %f1118, %f1116, %p111;
	mul.f32 	%f1120, %f1119, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1121, %f1120;
	fma.rn.f32 	%f1122, %f1121, %f626, %f1119;
	fma.rn.f32 	%f1123, %f1121, %f628, %f1122;
	mul.f32 	%f1065, %f1123, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1064,%f1065;
	// inline asm
	add.f32 	%f1124, %f1121, 0f00000000;
	ex2.approx.f32 	%f1125, %f1124;
	mul.f32 	%f1126, %f1064, %f1125;
	setp.lt.f32	%p112, %f1119, 0fC2D20000;
	selp.f32	%f1127, 0f00000000, %f1126, %p112;
	setp.gt.f32	%p113, %f1119, 0f42D20000;
	selp.f32	%f2267, 0f7F800000, %f1127, %p113;
	setp.eq.f32	%p114, %f2267, 0f7F800000;
	@%p114 bra 	BB15_88;

	fma.rn.f32 	%f2267, %f2267, %f238, %f2267;

BB15_88:
	mov.b32 	 %r181, %f2267;
	xor.b32  	%r182, %r181, -2147483648;
	mov.b32 	 %f1128, %r182;
	selp.f32	%f242, %f1128, %f2267, %p3;
	setp.eq.f32	%p115, %f154, 0f00000000;
	setp.geu.f32	%p116, %f154, 0f00000000;
	add.f32 	%f1129, %f154, %f154;
	selp.f32	%f1130, %f1129, 0f00000000, %p51;
	selp.f32	%f2268, %f1130, %f242, %p115;
	@%p116 bra 	BB15_90;

	cvt.rzi.f32.f32	%f1132, %f525;
	setp.neu.f32	%p118, %f1132, 0f40000000;
	selp.f32	%f2268, 0f7FFFFFFF, %f242, %p118;

BB15_90:
	abs.f32 	%f2156, %f154;
	add.f32 	%f1133, %f2156, %f87;
	mov.b32 	 %r183, %f1133;
	setp.lt.s32	%p119, %r183, 2139095040;
	setp.gtu.f32	%p121, %f2156, 0f7F800000;
	or.pred  	%p122, %p121, %p99;
	or.pred  	%p123, %p119, %p122;
	add.f32 	%f1134, %f154, 0f40000000;
	selp.f32	%f2269, %f2268, %f1134, %p119;
	@%p123 bra 	BB15_92;

	abs.f32 	%f2157, %f154;
	setp.eq.f32	%p124, %f87, 0f7F800000;
	setp.neu.f32	%p125, %f2157, 0f7F800000;
	or.pred  	%p126, %p124, %p125;
	setp.gt.f32	%p127, %f2157, 0f3F800000;
	selp.f32	%f1135, 0f7F800000, 0f00000000, %p127;
	setp.eq.f32	%p128, %f154, 0fBF800000;
	selp.f32	%f1136, 0f3F800000, %f1135, %p128;
	selp.f32	%f1137, %f1136, %f2268, %p124;
	selp.f32	%f1138, 0fFF800000, 0f7F800000, %p3;
	selp.f32	%f2269, %f1137, %f1138, %p126;

BB15_92:
	mul.f32 	%f1145, %f2269, 0fBF000000;
	setp.eq.f32	%p129, %f154, 0f3F800000;
	selp.f32	%f1146, 0fBF000000, %f1145, %p129;
	mul.f32 	%f1147, %f1146, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1148, %f1147;
	fma.rn.f32 	%f1150, %f1148, %f626, %f1146;
	fma.rn.f32 	%f1152, %f1148, %f628, %f1150;
	mul.f32 	%f1140, %f1152, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1139,%f1140;
	// inline asm
	add.f32 	%f1153, %f1148, 0f00000000;
	ex2.approx.f32 	%f1154, %f1153;
	mul.f32 	%f1155, %f1139, %f1154;
	setp.lt.f32	%p130, %f1146, 0fC2D20000;
	selp.f32	%f1156, 0f00000000, %f1155, %p130;
	setp.gt.f32	%p131, %f1146, 0f42D20000;
	selp.f32	%f1157, 0f7F800000, %f1156, %p131;
	mul.f32 	%f1159, %f698, %f237;
	mul.f32 	%f1161, %f700, %f1157;
	sub.f32 	%f1162, %f1159, %f1161;
	mul.f32 	%f1163, %f174, %f1162;
	mul.f32 	%f249, %f219, %f1163;
	mul.f32 	%f1164, %f175, %f249;
	mul.f32 	%f1165, %f1157, %f178;
	mul.f32 	%f1166, %f237, %f177;
	sub.f32 	%f1167, %f1166, %f1165;
	mul.f32 	%f1168, %f176, %f1167;
	mul.f32 	%f1169, %f219, %f1168;
	sub.f32 	%f250, %f1164, %f1169;
	abs.f32 	%f251, %f222;
	setp.lt.f32	%p132, %f251, 0f00800000;
	mul.f32 	%f1170, %f251, 0f4B800000;
	selp.f32	%f1171, 0fC3170000, 0fC2FE0000, %p132;
	selp.f32	%f1172, %f1170, %f251, %p132;
	mov.b32 	 %r184, %f1172;
	and.b32  	%r185, %r184, 8388607;
	or.b32  	%r186, %r185, 1065353216;
	mov.b32 	 %f1173, %r186;
	shr.u32 	%r187, %r184, 23;
	cvt.rn.f32.u32	%f1174, %r187;
	add.f32 	%f1175, %f1171, %f1174;
	setp.gt.f32	%p133, %f1173, 0f3FB504F3;
	mul.f32 	%f1176, %f1173, 0f3F000000;
	add.f32 	%f1177, %f1175, 0f3F800000;
	selp.f32	%f1178, %f1176, %f1173, %p133;
	selp.f32	%f1179, %f1177, %f1175, %p133;
	add.f32 	%f1180, %f1178, 0fBF800000;
	add.f32 	%f1142, %f1178, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1141,%f1142;
	// inline asm
	add.f32 	%f1181, %f1180, %f1180;
	mul.f32 	%f1182, %f1141, %f1181;
	mul.f32 	%f1183, %f1182, %f1182;
	fma.rn.f32 	%f1186, %f581, %f1183, %f580;
	fma.rn.f32 	%f1188, %f1186, %f1183, %f583;
	mul.rn.f32 	%f1189, %f1188, %f1183;
	mul.rn.f32 	%f1190, %f1189, %f1182;
	sub.f32 	%f1191, %f1180, %f1182;
	neg.f32 	%f1192, %f1182;
	add.f32 	%f1193, %f1191, %f1191;
	fma.rn.f32 	%f1194, %f1192, %f1180, %f1193;
	mul.rn.f32 	%f1195, %f1141, %f1194;
	add.f32 	%f1196, %f1190, %f1182;
	sub.f32 	%f1197, %f1182, %f1196;
	add.f32 	%f1198, %f1190, %f1197;
	add.f32 	%f1199, %f1195, %f1198;
	add.f32 	%f1200, %f1196, %f1199;
	sub.f32 	%f1201, %f1196, %f1200;
	add.f32 	%f1202, %f1199, %f1201;
	mul.rn.f32 	%f1204, %f1179, %f599;
	mul.rn.f32 	%f1206, %f1179, %f601;
	add.f32 	%f1207, %f1204, %f1200;
	sub.f32 	%f1208, %f1204, %f1207;
	add.f32 	%f1209, %f1200, %f1208;
	add.f32 	%f1210, %f1202, %f1209;
	add.f32 	%f1211, %f1206, %f1210;
	add.f32 	%f1212, %f1207, %f1211;
	sub.f32 	%f1213, %f1207, %f1212;
	add.f32 	%f1214, %f1211, %f1213;
	mul.rn.f32 	%f1215, %f88, %f1212;
	neg.f32 	%f1216, %f1215;
	fma.rn.f32 	%f1217, %f88, %f1212, %f1216;
	fma.rn.f32 	%f1218, %f88, %f1214, %f1217;
	fma.rn.f32 	%f1220, %f1032, %f1212, %f1218;
	add.rn.f32 	%f1221, %f1215, %f1220;
	neg.f32 	%f1222, %f1221;
	add.rn.f32 	%f1223, %f1215, %f1222;
	add.rn.f32 	%f1224, %f1223, %f1220;
	mov.b32 	 %r188, %f1221;
	setp.eq.s32	%p134, %r188, 1118925336;
	add.s32 	%r189, %r188, -1;
	mov.b32 	 %f1225, %r189;
	add.f32 	%f1226, %f1224, 0f37000000;
	selp.f32	%f1227, %f1225, %f1221, %p134;
	selp.f32	%f252, %f1226, %f1224, %p134;
	mul.f32 	%f1228, %f1227, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1229, %f1228;
	fma.rn.f32 	%f1230, %f1229, %f626, %f1227;
	fma.rn.f32 	%f1231, %f1229, %f628, %f1230;
	mul.f32 	%f1144, %f1231, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1143,%f1144;
	// inline asm
	add.f32 	%f1232, %f1229, 0f00000000;
	ex2.approx.f32 	%f1233, %f1232;
	mul.f32 	%f1234, %f1143, %f1233;
	setp.lt.f32	%p135, %f1227, 0fC2D20000;
	selp.f32	%f1235, 0f00000000, %f1234, %p135;
	setp.gt.f32	%p136, %f1227, 0f42D20000;
	selp.f32	%f2270, 0f7F800000, %f1235, %p136;
	setp.eq.f32	%p137, %f2270, 0f7F800000;
	@%p137 bra 	BB15_94;

	fma.rn.f32 	%f2270, %f2270, %f252, %f2270;

BB15_94:
	setp.lt.f32	%p138, %f222, 0f00000000;
	and.pred  	%p4, %p138, %p51;
	mov.b32 	 %r190, %f2270;
	xor.b32  	%r191, %r190, -2147483648;
	mov.b32 	 %f1236, %r191;
	selp.f32	%f2271, %f1236, %f2270, %p4;
	setp.eq.f32	%p140, %f222, 0f00000000;
	@%p140 bra 	BB15_97;
	bra.uni 	BB15_95;

BB15_97:
	add.f32 	%f1239, %f222, %f222;
	selp.f32	%f2271, %f1239, 0f00000000, %p51;
	bra.uni 	BB15_98;

BB15_95:
	setp.geu.f32	%p141, %f222, 0f00000000;
	@%p141 bra 	BB15_98;

	cvt.rzi.f32.f32	%f1238, %f525;
	setp.neu.f32	%p142, %f1238, 0f40000000;
	selp.f32	%f2271, 0f7FFFFFFF, %f2271, %p142;

BB15_98:
	add.f32 	%f1240, %f251, %f87;
	mov.b32 	 %r192, %f1240;
	setp.lt.s32	%p144, %r192, 2139095040;
	@%p144 bra 	BB15_105;

	setp.gtu.f32	%p146, %f251, 0f7F800000;
	or.pred  	%p147, %p146, %p99;
	@%p147 bra 	BB15_104;
	bra.uni 	BB15_100;

BB15_104:
	add.f32 	%f2271, %f222, 0f40000000;
	bra.uni 	BB15_105;

BB15_100:
	setp.eq.f32	%p148, %f87, 0f7F800000;
	@%p148 bra 	BB15_103;
	bra.uni 	BB15_101;

BB15_103:
	setp.gt.f32	%p150, %f251, 0f3F800000;
	selp.f32	%f1241, 0f7F800000, 0f00000000, %p150;
	setp.eq.f32	%p151, %f222, 0fBF800000;
	selp.f32	%f2271, 0f3F800000, %f1241, %p151;
	bra.uni 	BB15_105;

BB15_101:
	setp.neu.f32	%p149, %f251, 0f7F800000;
	@%p149 bra 	BB15_105;

	selp.f32	%f2271, 0fFF800000, 0f7F800000, %p4;

BB15_105:
	mul.f32 	%f1248, %f2271, 0fBF000000;
	setp.eq.f32	%p152, %f222, 0f3F800000;
	selp.f32	%f1249, 0fBF000000, %f1248, %p152;
	mul.f32 	%f1250, %f1249, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1251, %f1250;
	fma.rn.f32 	%f1253, %f1251, %f626, %f1249;
	fma.rn.f32 	%f1255, %f1251, %f628, %f1253;
	mul.f32 	%f1243, %f1255, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1242,%f1243;
	// inline asm
	add.f32 	%f1256, %f1251, 0f00000000;
	ex2.approx.f32 	%f1257, %f1256;
	mul.f32 	%f1258, %f1242, %f1257;
	setp.lt.f32	%p153, %f1249, 0fC2D20000;
	selp.f32	%f1259, 0f00000000, %f1258, %p153;
	setp.gt.f32	%p154, %f1249, 0f42D20000;
	selp.f32	%f264, 0f7F800000, %f1259, %p154;
	abs.f32 	%f265, %f223;
	setp.lt.f32	%p155, %f265, 0f00800000;
	mul.f32 	%f1260, %f265, 0f4B800000;
	selp.f32	%f1261, 0fC3170000, 0fC2FE0000, %p155;
	selp.f32	%f1262, %f1260, %f265, %p155;
	mov.b32 	 %r193, %f1262;
	and.b32  	%r194, %r193, 8388607;
	or.b32  	%r195, %r194, 1065353216;
	mov.b32 	 %f1263, %r195;
	shr.u32 	%r196, %r193, 23;
	cvt.rn.f32.u32	%f1264, %r196;
	add.f32 	%f1265, %f1261, %f1264;
	setp.gt.f32	%p156, %f1263, 0f3FB504F3;
	mul.f32 	%f1266, %f1263, 0f3F000000;
	add.f32 	%f1267, %f1265, 0f3F800000;
	selp.f32	%f1268, %f1266, %f1263, %p156;
	selp.f32	%f1269, %f1267, %f1265, %p156;
	add.f32 	%f1270, %f1268, 0fBF800000;
	add.f32 	%f1245, %f1268, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1244,%f1245;
	// inline asm
	add.f32 	%f1271, %f1270, %f1270;
	mul.f32 	%f1272, %f1244, %f1271;
	mul.f32 	%f1273, %f1272, %f1272;
	fma.rn.f32 	%f1276, %f581, %f1273, %f580;
	fma.rn.f32 	%f1278, %f1276, %f1273, %f583;
	mul.rn.f32 	%f1279, %f1278, %f1273;
	mul.rn.f32 	%f1280, %f1279, %f1272;
	sub.f32 	%f1281, %f1270, %f1272;
	neg.f32 	%f1282, %f1272;
	add.f32 	%f1283, %f1281, %f1281;
	fma.rn.f32 	%f1284, %f1282, %f1270, %f1283;
	mul.rn.f32 	%f1285, %f1244, %f1284;
	add.f32 	%f1286, %f1280, %f1272;
	sub.f32 	%f1287, %f1272, %f1286;
	add.f32 	%f1288, %f1280, %f1287;
	add.f32 	%f1289, %f1285, %f1288;
	add.f32 	%f1290, %f1286, %f1289;
	sub.f32 	%f1291, %f1286, %f1290;
	add.f32 	%f1292, %f1289, %f1291;
	mul.rn.f32 	%f1294, %f1269, %f599;
	mul.rn.f32 	%f1296, %f1269, %f601;
	add.f32 	%f1297, %f1294, %f1290;
	sub.f32 	%f1298, %f1294, %f1297;
	add.f32 	%f1299, %f1290, %f1298;
	add.f32 	%f1300, %f1292, %f1299;
	add.f32 	%f1301, %f1296, %f1300;
	add.f32 	%f1302, %f1297, %f1301;
	sub.f32 	%f1303, %f1297, %f1302;
	add.f32 	%f1304, %f1301, %f1303;
	mul.rn.f32 	%f1305, %f88, %f1302;
	neg.f32 	%f1306, %f1305;
	fma.rn.f32 	%f1307, %f88, %f1302, %f1306;
	fma.rn.f32 	%f1308, %f88, %f1304, %f1307;
	fma.rn.f32 	%f1310, %f1032, %f1302, %f1308;
	add.rn.f32 	%f1311, %f1305, %f1310;
	neg.f32 	%f1312, %f1311;
	add.rn.f32 	%f1313, %f1305, %f1312;
	add.rn.f32 	%f1314, %f1313, %f1310;
	mov.b32 	 %r197, %f1311;
	setp.eq.s32	%p157, %r197, 1118925336;
	add.s32 	%r198, %r197, -1;
	mov.b32 	 %f1315, %r198;
	add.f32 	%f1316, %f1314, 0f37000000;
	selp.f32	%f1317, %f1315, %f1311, %p157;
	selp.f32	%f266, %f1316, %f1314, %p157;
	mul.f32 	%f1318, %f1317, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1319, %f1318;
	fma.rn.f32 	%f1320, %f1319, %f626, %f1317;
	fma.rn.f32 	%f1321, %f1319, %f628, %f1320;
	mul.f32 	%f1247, %f1321, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1246,%f1247;
	// inline asm
	add.f32 	%f1322, %f1319, 0f00000000;
	ex2.approx.f32 	%f1323, %f1322;
	mul.f32 	%f1324, %f1246, %f1323;
	setp.lt.f32	%p158, %f1317, 0fC2D20000;
	selp.f32	%f1325, 0f00000000, %f1324, %p158;
	setp.gt.f32	%p159, %f1317, 0f42D20000;
	selp.f32	%f2272, 0f7F800000, %f1325, %p159;
	setp.eq.f32	%p160, %f2272, 0f7F800000;
	@%p160 bra 	BB15_107;

	fma.rn.f32 	%f2272, %f2272, %f266, %f2272;

BB15_107:
	setp.lt.f32	%p161, %f223, 0f00000000;
	and.pred  	%p5, %p161, %p51;
	mov.b32 	 %r199, %f2272;
	xor.b32  	%r200, %r199, -2147483648;
	mov.b32 	 %f1326, %r200;
	selp.f32	%f2273, %f1326, %f2272, %p5;
	setp.eq.f32	%p163, %f223, 0f00000000;
	@%p163 bra 	BB15_110;
	bra.uni 	BB15_108;

BB15_110:
	add.f32 	%f1329, %f223, %f223;
	selp.f32	%f2273, %f1329, 0f00000000, %p51;
	bra.uni 	BB15_111;

BB15_108:
	setp.geu.f32	%p164, %f223, 0f00000000;
	@%p164 bra 	BB15_111;

	cvt.rzi.f32.f32	%f1328, %f525;
	setp.neu.f32	%p165, %f1328, 0f40000000;
	selp.f32	%f2273, 0f7FFFFFFF, %f2273, %p165;

BB15_111:
	add.f32 	%f1330, %f265, %f87;
	mov.b32 	 %r201, %f1330;
	setp.lt.s32	%p167, %r201, 2139095040;
	@%p167 bra 	BB15_118;

	setp.gtu.f32	%p169, %f265, 0f7F800000;
	or.pred  	%p170, %p169, %p99;
	@%p170 bra 	BB15_117;
	bra.uni 	BB15_113;

BB15_117:
	add.f32 	%f2273, %f223, 0f40000000;
	bra.uni 	BB15_118;

BB15_113:
	setp.eq.f32	%p171, %f87, 0f7F800000;
	@%p171 bra 	BB15_116;
	bra.uni 	BB15_114;

BB15_116:
	setp.gt.f32	%p173, %f265, 0f3F800000;
	selp.f32	%f1331, 0f7F800000, 0f00000000, %p173;
	setp.eq.f32	%p174, %f223, 0fBF800000;
	selp.f32	%f2273, 0f3F800000, %f1331, %p174;
	bra.uni 	BB15_118;

BB15_114:
	setp.neu.f32	%p172, %f265, 0f7F800000;
	@%p172 bra 	BB15_118;

	selp.f32	%f2273, 0fFF800000, 0f7F800000, %p5;

BB15_118:
	mad.lo.s32 	%r292, %r3, %r4, %r325;
	mul.f32 	%f2151, %f183, %f183;
	mul.f32 	%f2150, %f182, %f182;
	mul.f32 	%f1335, %f2273, 0fBF000000;
	setp.eq.f32	%p175, %f223, 0f3F800000;
	selp.f32	%f1336, 0fBF000000, %f1335, %p175;
	mul.f32 	%f1337, %f1336, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1338, %f1337;
	fma.rn.f32 	%f1340, %f1338, %f626, %f1336;
	fma.rn.f32 	%f1342, %f1338, %f628, %f1340;
	mul.f32 	%f1333, %f1342, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1332,%f1333;
	// inline asm
	add.f32 	%f1343, %f1338, 0f00000000;
	ex2.approx.f32 	%f1344, %f1343;
	mul.f32 	%f1345, %f1332, %f1344;
	setp.lt.f32	%p176, %f1336, 0fC2D20000;
	selp.f32	%f1346, 0f00000000, %f1345, %p176;
	setp.gt.f32	%p177, %f1336, 0f42D20000;
	selp.f32	%f1347, 0f7F800000, %f1346, %p177;
	mul.f32 	%f1348, %f213, %f1347;
	mul.f32 	%f1349, %f207, %f264;
	sub.f32 	%f1350, %f1349, %f1348;
	mul.f32 	%f1351, %f179, %f1350;
	mul.f32 	%f1352, %f204, %f1351;
	mul.f32 	%f1353, %f180, %f1352;
	lg2.approx.f32 	%f1354, %f207;
	mul.f32 	%f1355, %f1354, 0f40400000;
	ex2.approx.f32 	%f1356, %f1355;
	mul.f32 	%f1357, %f264, %f1356;
	lg2.approx.f32 	%f1358, %f213;
	mul.f32 	%f1359, %f1358, 0f40400000;
	ex2.approx.f32 	%f1360, %f1359;
	mul.f32 	%f1361, %f1347, %f1360;
	sub.f32 	%f1362, %f1357, %f1361;
	mul.f32 	%f1363, %f181, %f1362;
	mul.f32 	%f1364, %f204, %f1363;
	sub.f32 	%f1365, %f1353, %f1364;
	mul.f32 	%f1366, %f1352, %f183;
	fma.rn.f32 	%f278, %f249, %f182, %f1366;
	mul.f32 	%f1367, %f249, %f184;
	fma.rn.f32 	%f1368, %f250, %f2150, %f1367;
	fma.rn.f32 	%f1369, %f1365, %f2151, %f1368;
	fma.rn.f32 	%f279, %f1352, %f185, %f1369;
	mul.f32 	%f1370, %f204, %f2299;
	fma.rn.f32 	%f280, %f219, %f1370, %f2295;
	mad.lo.s32 	%r202, %r326, %r91, %r292;
	mul.wide.s32 	%rd85, %r202, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.local.f32 	%f281, [%rd86];
	mul.f32 	%f282, %f204, %f219;
	setp.leu.f32	%p178, %f280, 0f3C23D70A;
	mov.f32 	%f2276, %f1032;
	@%p178 bra 	BB15_120;

	div.rn.f32 	%f1371, %f281, %f280;
	add.f32 	%f283, %f1371, 0fBF800000;
	mov.f32 	%f2276, %f283;

BB15_120:
	mov.f32 	%f284, %f2276;
	mov.f32 	%f2275, %f1032;
	@%p178 bra 	BB15_122;

	mul.f32 	%f1373, %f280, %f280;
	div.rn.f32 	%f2275, %f281, %f1373;

BB15_122:
	mov.f32 	%f1374, 0f47C35000;
	min.f32 	%f1375, %f284, %f1374;
	fma.rn.f32 	%f2282, %f1375, %f220, %f2282;
	mul.f32 	%f1376, %f1375, %f221;
	mul.f32 	%f1377, %f220, %f220;
	min.f32 	%f1378, %f2275, %f1374;
	mul.f32 	%f1379, %f1378, %f1377;
	sub.f32 	%f1380, %f1376, %f1379;
	add.f32 	%f2277, %f1380, %f2277;
	fma.rn.f32 	%f2283, %f1375, %f224, %f2283;
	mul.f32 	%f1381, %f1375, %f225;
	mul.f32 	%f1382, %f224, %f224;
	mul.f32 	%f1383, %f1378, %f1382;
	sub.f32 	%f1384, %f1381, %f1383;
	add.f32 	%f2278, %f1384, %f2278;
	fma.rn.f32 	%f2284, %f1375, %f282, %f2284;
	mul.f32 	%f1385, %f1375, 0f00000000;
	mul.f32 	%f1386, %f282, %f282;
	mul.f32 	%f1387, %f1378, %f1386;
	sub.f32 	%f1388, %f1385, %f1387;
	add.f32 	%f2279, %f1388, %f2279;
	add.f32 	%f2285, %f2285, %f1375;
	sub.f32 	%f1389, %f1385, %f1378;
	add.f32 	%f2280, %f1389, %f2280;
	fma.rn.f32 	%f2286, %f1375, %f278, %f2286;
	mul.f32 	%f1390, %f1375, %f279;
	mul.f32 	%f1391, %f278, %f278;
	mul.f32 	%f1392, %f1378, %f1391;
	sub.f32 	%f1393, %f1390, %f1392;
	add.f32 	%f2281, %f1393, %f2281;
	add.s32 	%r326, %r326, 1;
	setp.lt.s32	%p180, %r326, %r91;
	@%p180 bra 	BB15_68;

	st.local.f32 	[%rd5], %f220;
	st.local.f32 	[%rd5+4], %f224;
	st.local.f32 	[%rd5+16], %f278;
	st.local.f32 	[%rd5+8], %f282;
	mov.u32 	%r203, 1065353216;
	st.local.u32 	[%rd5+12], %r203;
	add.s32 	%r325, %r325, 1;
	setp.lt.s32	%p181, %r325, %r91;
	@%p181 bra 	BB15_67;

BB15_124:
	div.rn.f32 	%f1394, %f2282, %f2277;
	mov.f32 	%f1395, 0fBF800000;
	max.f32 	%f1396, %f1394, %f1395;
	min.f32 	%f1398, %f1396, %f561;
	div.rn.f32 	%f1399, %f2283, %f2278;
	max.f32 	%f1400, %f1399, %f1395;
	min.f32 	%f1401, %f1400, %f561;
	div.rn.f32 	%f1402, %f2284, %f2279;
	mov.f32 	%f1403, 0fC2C80000;
	max.f32 	%f1404, %f1402, %f1403;
	mov.f32 	%f1405, 0f42C80000;
	min.f32 	%f1406, %f1404, %f1405;
	div.rn.f32 	%f1407, %f2285, %f2280;
	mov.f32 	%f1408, 0fC0000000;
	max.f32 	%f1409, %f1407, %f1408;
	min.f32 	%f1411, %f1409, %f525;
	div.rn.f32 	%f1412, %f2286, %f2281;
	mov.f32 	%f1413, 0fBDCCCCCD;
	max.f32 	%f1414, %f1412, %f1413;
	mov.f32 	%f1415, 0f3DCCCCCD;
	min.f32 	%f1416, %f1414, %f1415;
	mul.f32 	%f1417, %f1406, 0f3F000000;
	setp.lt.s32	%p182, %r324, 2;
	selp.f32	%f1418, %f1417, %f1406, %p182;
	sub.f32 	%f2301, %f2301, %f1398;
	sub.f32 	%f2300, %f2300, %f1401;
	sub.f32 	%f1419, %f2299, %f1418;
	sub.f32 	%f1420, %f2295, %f1411;
	sub.f32 	%f2287, %f2287, %f1416;
	max.f32 	%f2299, %f1419, %f561;
	mov.f32 	%f1421, 0f3C23D70A;
	max.f32 	%f2295, %f1420, %f1421;
	add.s32 	%r324, %r324, 1;
	setp.lt.s32	%p183, %r324, %r92;
	mov.f32 	%f2294, %f2295;
	@%p183 bra 	BB15_65;

BB15_125:
	mov.f32 	%f2319, 0f00000000;
	@%p13 bra 	BB15_195;

	mul.f32 	%f317, %f481, 0f3F000000;
	mul.f32 	%f318, %f488, 0f3F000000;
	mul.f32 	%f319, %f482, 0f40400000;
	mul.f32 	%f1424, %f487, %f487;
	mul.f32 	%f320, %f1424, %f487;
	mul.f32 	%f321, %f484, 0f40800000;
	mul.f32 	%f322, %f483, 0f40400000;
	mul.f32 	%f323, %f485, 0f40800000;
	sub.f32 	%f324, %f2287, %f486;
	div.rn.f32 	%f325, %f324, %f487;
	add.f32 	%f326, %f2287, %f486;
	div.rn.f32 	%f327, %f326, %f487;
	div.rn.f32 	%f328, %f2299, 0fC0206C99;
	add.f32 	%f1425, %f324, %f324;
	div.rn.f32 	%f329, %f1425, %f1424;
	add.f32 	%f1426, %f326, %f326;
	div.rn.f32 	%f330, %f1426, %f1424;
	mov.u32 	%r204, 0;
	mov.f32 	%f2319, 0f00000000;
	lg2.approx.f32 	%f1427, %f325;
	lg2.approx.f32 	%f1437, %f327;
	mov.u32 	%r329, %r204;

BB15_127:
	mul.lo.s32 	%r297, %r3, %r4;
	add.f32 	%f1428, %f1427, %f1427;
	ex2.approx.f32 	%f1429, %f1428;
	add.f32 	%f1430, %f1429, 0f3F800000;
	mul.f32 	%f1431, %f1427, 0f40400000;
	ex2.approx.f32 	%f1432, %f1431;
	fma.rn.f32 	%f1433, %f1432, %f482, %f1430;
	mul.f32 	%f1434, %f1427, 0f40800000;
	ex2.approx.f32 	%f1435, %f1434;
	fma.rn.f32 	%f1436, %f1435, %f484, %f1433;
	add.f32 	%f1438, %f1437, %f1437;
	ex2.approx.f32 	%f1439, %f1438;
	add.f32 	%f1440, %f1439, 0f3F800000;
	mul.f32 	%f1441, %f1437, 0f40400000;
	ex2.approx.f32 	%f1442, %f1441;
	fma.rn.f32 	%f1443, %f1442, %f483, %f1440;
	mul.f32 	%f1444, %f1437, 0f40800000;
	ex2.approx.f32 	%f1445, %f1444;
	fma.rn.f32 	%f1446, %f1445, %f485, %f1443;
	sqrt.rn.f32 	%f1447, %f1436;
	mul.f32 	%f1448, %f1447, %f481;
	sqrt.rn.f32 	%f1449, %f1446;
	mul.f32 	%f332, %f1449, %f488;
	div.rn.f32 	%f1451, %f502, %f1448;
	div.rn.f32 	%f1452, %f1451, %f1448;
	cvt.rn.f32.s32	%f1453, %r329;
	sub.f32 	%f1454, %f1453, %f2301;
	add.f32 	%f333, %f1454, 0f3F000000;
	sqrt.rn.f32 	%f1455, %f1452;
	mul.f32 	%f334, %f333, %f1455;
	abs.f32 	%f335, %f334;
	mul.f32 	%f336, %f334, %f334;
	add.f32 	%f337, %f1454, 0fBF000000;
	mul.f32 	%f338, %f337, %f1455;
	abs.f32 	%f339, %f338;
	mul.f32 	%f340, %f338, %f338;
	div.rn.f32 	%f1456, %f502, %f332;
	div.rn.f32 	%f1457, %f1456, %f332;
	sqrt.rn.f32 	%f341, %f1457;
	add.f32 	%f1458, %f1453, 0f3F000000;
	sub.f32 	%f1459, %f1458, %f2301;
	div.rn.f32 	%f342, %f1459, %f1448;
	lg2.approx.f32 	%f1460, %f342;
	add.f32 	%f1461, %f1460, %f1460;
	ex2.approx.f32 	%f1462, %f1461;
	mul.f32 	%f343, %f1462, 0fBF000000;
	mul.f32 	%f1463, %f343, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1464, %f1463;
	fma.rn.f32 	%f1466, %f1464, %f626, %f343;
	fma.rn.f32 	%f1468, %f1464, %f628, %f1466;
	mul.f32 	%f344, %f1468, 0f3FB8AA3B;
	add.f32 	%f1469, %f1464, 0f00000000;
	ex2.approx.f32 	%f345, %f1469;
	add.f32 	%f1470, %f1453, 0fBF000000;
	sub.f32 	%f1471, %f1470, %f2301;
	div.rn.f32 	%f346, %f1471, %f1448;
	lg2.approx.f32 	%f1472, %f346;
	add.f32 	%f1473, %f1472, %f1472;
	ex2.approx.f32 	%f1474, %f1473;
	mul.f32 	%f347, %f1474, 0fBF000000;
	mul.f32 	%f1475, %f347, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1476, %f1475;
	fma.rn.f32 	%f1477, %f1476, %f626, %f347;
	fma.rn.f32 	%f1478, %f1476, %f628, %f1477;
	mul.f32 	%f348, %f1478, 0f3FB8AA3B;
	add.f32 	%f1479, %f1476, 0f00000000;
	ex2.approx.f32 	%f349, %f1479;
	div.rn.f32 	%f350, %f328, %f1448;
	div.rn.f32 	%f351, %f328, %f332;
	abs.f32 	%f352, %f342;
	setp.lt.f32	%p185, %f352, 0f00800000;
	mul.f32 	%f1480, %f352, 0f4B800000;
	selp.f32	%f1481, 0fC3170000, 0fC2FE0000, %p185;
	selp.f32	%f1482, %f1480, %f352, %p185;
	mov.b32 	 %r208, %f1482;
	and.b32  	%r209, %r208, 8388607;
	or.b32  	%r210, %r209, 1065353216;
	mov.b32 	 %f1483, %r210;
	shr.u32 	%r211, %r208, 23;
	cvt.rn.f32.u32	%f1484, %r211;
	add.f32 	%f1485, %f1481, %f1484;
	setp.gt.f32	%p186, %f1483, 0f3FB504F3;
	mul.f32 	%f1486, %f1483, 0f3F000000;
	add.f32 	%f1487, %f1485, 0f3F800000;
	selp.f32	%f1488, %f1486, %f1483, %p186;
	selp.f32	%f1489, %f1487, %f1485, %p186;
	add.f32 	%f353, %f1488, 0fBF800000;
	add.f32 	%f354, %f1488, 0f3F800000;
	add.f32 	%f355, %f353, %f353;
	mul.rn.f32 	%f356, %f1489, %f599;
	mul.rn.f32 	%f357, %f1489, %f601;
	setp.lt.f32	%p187, %f342, 0f00000000;
	and.pred  	%p6, %p187, %p51;
	add.f32 	%f1492, %f342, %f342;
	selp.f32	%f358, %f1492, 0f00000000, %p51;
	add.f32 	%f1493, %f352, %f87;
	mov.b32 	 %r52, %f1493;
	setp.gtu.f32	%p189, %f352, 0f7F800000;
	setp.gtu.f32	%p190, %f87, 0f7F800000;
	or.pred  	%p7, %p189, %p190;
	add.f32 	%f359, %f342, 0f40000000;
	setp.gt.f32	%p191, %f352, 0f3F800000;
	setp.eq.f32	%p192, %f342, 0fBF800000;
	selp.f32	%f1494, 0f7F800000, 0f00000000, %p191;
	selp.f32	%f360, 0f3F800000, %f1494, %p192;
	selp.f32	%f361, 0fFF800000, 0f7F800000, %p6;
	abs.f32 	%f362, %f346;
	setp.lt.f32	%p193, %f362, 0f00800000;
	mul.f32 	%f1495, %f362, 0f4B800000;
	selp.f32	%f1496, 0fC3170000, 0fC2FE0000, %p193;
	selp.f32	%f1497, %f1495, %f362, %p193;
	mov.b32 	 %r212, %f1497;
	and.b32  	%r213, %r212, 8388607;
	or.b32  	%r214, %r213, 1065353216;
	mov.b32 	 %f1498, %r214;
	shr.u32 	%r215, %r212, 23;
	cvt.rn.f32.u32	%f1499, %r215;
	add.f32 	%f1500, %f1496, %f1499;
	setp.gt.f32	%p194, %f1498, 0f3FB504F3;
	mul.f32 	%f1501, %f1498, 0f3F000000;
	add.f32 	%f1502, %f1500, 0f3F800000;
	selp.f32	%f1503, %f1501, %f1498, %p194;
	selp.f32	%f1504, %f1502, %f1500, %p194;
	add.f32 	%f363, %f1503, 0fBF800000;
	add.f32 	%f364, %f1503, 0f3F800000;
	add.f32 	%f365, %f363, %f363;
	mul.rn.f32 	%f366, %f1504, %f599;
	mul.rn.f32 	%f367, %f1504, %f601;
	setp.lt.f32	%p195, %f346, 0f00000000;
	and.pred  	%p8, %p195, %p51;
	add.f32 	%f1505, %f346, %f346;
	selp.f32	%f368, %f1505, 0f00000000, %p51;
	add.f32 	%f1506, %f362, %f87;
	mov.b32 	 %r53, %f1506;
	setp.gtu.f32	%p196, %f362, 0f7F800000;
	or.pred  	%p9, %p196, %p190;
	add.f32 	%f369, %f346, 0f40000000;
	setp.gt.f32	%p197, %f362, 0f3F800000;
	setp.eq.f32	%p198, %f346, 0fBF800000;
	selp.f32	%f1507, 0f7F800000, 0f00000000, %p197;
	selp.f32	%f370, 0f3F800000, %f1507, %p198;
	selp.f32	%f371, 0fFF800000, 0f7F800000, %p8;
	div.rn.f32 	%f372, %f350, %f1448;
	div.rn.f32 	%f373, %f351, %f332;
	div.rn.f32 	%f1508, %f317, %f1447;
	div.rn.f32 	%f1509, %f318, %f1449;
	lg2.approx.f32 	%f1510, %f324;
	add.f32 	%f1511, %f1510, %f1510;
	ex2.approx.f32 	%f1512, %f1511;
	mul.f32 	%f1513, %f319, %f1512;
	div.rn.f32 	%f1514, %f1513, %f320;
	add.f32 	%f1515, %f329, %f1514;
	mul.f32 	%f1516, %f1510, 0f40400000;
	ex2.approx.f32 	%f1517, %f1516;
	mul.f32 	%f1518, %f321, %f1517;
	lg2.approx.f32 	%f1519, %f487;
	mul.f32 	%f1520, %f1519, 0f40800000;
	ex2.approx.f32 	%f1521, %f1520;
	div.rn.f32 	%f1522, %f1518, %f1521;
	add.f32 	%f1523, %f1515, %f1522;
	mul.f32 	%f374, %f1508, %f1523;
	lg2.approx.f32 	%f1524, %f326;
	add.f32 	%f1525, %f1524, %f1524;
	ex2.approx.f32 	%f1526, %f1525;
	mul.f32 	%f1527, %f322, %f1526;
	div.rn.f32 	%f1528, %f1527, %f320;
	add.f32 	%f1529, %f330, %f1528;
	mul.f32 	%f1530, %f1524, 0f40400000;
	ex2.approx.f32 	%f1531, %f1530;
	mul.f32 	%f1532, %f323, %f1531;
	div.rn.f32 	%f1533, %f1532, %f1521;
	add.f32 	%f1534, %f1529, %f1533;
	mul.f32 	%f375, %f1509, %f1534;
	add.s32 	%r54, %r329, %r297;
	mov.b32 	 %r216, %f338;
	and.b32  	%r55, %r216, -2147483648;
	mov.b32 	 %r217, %f334;
	and.b32  	%r56, %r217, -2147483648;
	mov.u32 	%r328, %r204;

BB15_128:
	mov.u32 	%r57, %r328;
	setp.ltu.f32	%p199, %f335, 0f3F800000;
	@%p199 bra 	BB15_130;
	bra.uni 	BB15_129;

BB15_130:
	mov.f32 	%f1553, 0f3BA0C9F8;
	mov.f32 	%f1554, 0fBA1268FB;
	fma.rn.f32 	%f1555, %f1554, %f336, %f1553;
	mov.f32 	%f1556, 0fBCDABFD4;
	fma.rn.f32 	%f1557, %f1555, %f336, %f1556;
	mov.f32 	%f1558, 0f3DE70331;
	fma.rn.f32 	%f1559, %f1557, %f336, %f1558;
	mov.f32 	%f1560, 0fBEC09330;
	fma.rn.f32 	%f1561, %f1559, %f336, %f1560;
	mov.f32 	%f1562, 0f3F906EBA;
	fma.rn.f32 	%f1563, %f1561, %f336, %f1562;
	mul.f32 	%f2302, %f334, %f1563;
	bra.uni 	BB15_131;

BB15_129:
	setp.ltu.f32	%p200, %f335, 0f407AD445;
	mov.f32 	%f1537, 0f3A03BB71;
	mov.f32 	%f1538, 0fB7B730FB;
	fma.rn.f32 	%f1539, %f1538, %f335, %f1537;
	mov.f32 	%f1540, 0fBBACA3B3;
	fma.rn.f32 	%f1541, %f1539, %f335, %f1540;
	mov.f32 	%f1542, 0f3D0A7445;
	fma.rn.f32 	%f1543, %f1541, %f335, %f1542;
	mov.f32 	%f1544, 0fBE1B3B75;
	fma.rn.f32 	%f1545, %f1543, %f335, %f1544;
	mov.f32 	%f1546, 0fBF6B385A;
	fma.rn.f32 	%f1547, %f1545, %f335, %f1546;
	mov.f32 	%f1548, 0fBFD0316E;
	fma.rn.f32 	%f1549, %f1547, %f335, %f1548;
	mov.f32 	%f1550, 0fBA031CCE;
	fma.rn.f32 	%f1536, %f1549, %f335, %f1550;
	// inline asm
	ex2.approx.ftz.f32 %f1535,%f1536;
	// inline asm
	sub.f32 	%f1552, %f561, %f1535;
	mov.b32 	 %r218, %f1552;
	selp.b32	%r219, %r218, 1065353216, %p200;
	or.b32  	%r220, %r219, %r56;
	mov.b32 	 %f2302, %r220;

BB15_131:
	setp.ltu.f32	%p201, %f339, 0f3F800000;
	@%p201 bra 	BB15_133;
	bra.uni 	BB15_132;

BB15_133:
	mov.f32 	%f1582, 0f3BA0C9F8;
	mov.f32 	%f1583, 0fBA1268FB;
	fma.rn.f32 	%f1584, %f1583, %f340, %f1582;
	mov.f32 	%f1585, 0fBCDABFD4;
	fma.rn.f32 	%f1586, %f1584, %f340, %f1585;
	mov.f32 	%f1587, 0f3DE70331;
	fma.rn.f32 	%f1588, %f1586, %f340, %f1587;
	mov.f32 	%f1589, 0fBEC09330;
	fma.rn.f32 	%f1590, %f1588, %f340, %f1589;
	mov.f32 	%f1591, 0f3F906EBA;
	fma.rn.f32 	%f1592, %f1590, %f340, %f1591;
	mul.f32 	%f2303, %f338, %f1592;
	bra.uni 	BB15_134;

BB15_132:
	setp.ltu.f32	%p202, %f339, 0f407AD445;
	mov.f32 	%f1566, 0f3A03BB71;
	mov.f32 	%f1567, 0fB7B730FB;
	fma.rn.f32 	%f1568, %f1567, %f339, %f1566;
	mov.f32 	%f1569, 0fBBACA3B3;
	fma.rn.f32 	%f1570, %f1568, %f339, %f1569;
	mov.f32 	%f1571, 0f3D0A7445;
	fma.rn.f32 	%f1572, %f1570, %f339, %f1571;
	mov.f32 	%f1573, 0fBE1B3B75;
	fma.rn.f32 	%f1574, %f1572, %f339, %f1573;
	mov.f32 	%f1575, 0fBF6B385A;
	fma.rn.f32 	%f1576, %f1574, %f339, %f1575;
	mov.f32 	%f1577, 0fBFD0316E;
	fma.rn.f32 	%f1578, %f1576, %f339, %f1577;
	mov.f32 	%f1579, 0fBA031CCE;
	fma.rn.f32 	%f1565, %f1578, %f339, %f1579;
	// inline asm
	ex2.approx.ftz.f32 %f1564,%f1565;
	// inline asm
	sub.f32 	%f1581, %f561, %f1564;
	mov.b32 	 %r221, %f1581;
	selp.b32	%r222, %r221, 1065353216, %p202;
	or.b32  	%r223, %r222, %r55;
	mov.b32 	 %f2303, %r223;

BB15_134:
	sub.f32 	%f1593, %f2302, %f2303;
	mul.f32 	%f383, %f1593, 0f3F000000;
	cvt.rn.f32.s32	%f384, %r57;
	sub.f32 	%f385, %f384, %f2300;
	add.f32 	%f386, %f385, 0f3F000000;
	mul.f32 	%f387, %f386, %f341;
	abs.f32 	%f388, %f387;
	setp.ltu.f32	%p203, %f388, 0f3F800000;
	@%p203 bra 	BB15_136;
	bra.uni 	BB15_135;

BB15_136:
	mul.f32 	%f1612, %f387, %f387;
	mov.f32 	%f1613, 0f3BA0C9F8;
	mov.f32 	%f1614, 0fBA1268FB;
	fma.rn.f32 	%f1615, %f1614, %f1612, %f1613;
	mov.f32 	%f1616, 0fBCDABFD4;
	fma.rn.f32 	%f1617, %f1615, %f1612, %f1616;
	mov.f32 	%f1618, 0f3DE70331;
	fma.rn.f32 	%f1619, %f1617, %f1612, %f1618;
	mov.f32 	%f1620, 0fBEC09330;
	fma.rn.f32 	%f1621, %f1619, %f1612, %f1620;
	mov.f32 	%f1622, 0f3F906EBA;
	fma.rn.f32 	%f1623, %f1621, %f1612, %f1622;
	mul.f32 	%f2304, %f387, %f1623;
	bra.uni 	BB15_137;

BB15_135:
	mov.f32 	%f1596, 0f3A03BB71;
	mov.f32 	%f1597, 0fB7B730FB;
	fma.rn.f32 	%f1598, %f1597, %f388, %f1596;
	mov.f32 	%f1599, 0fBBACA3B3;
	fma.rn.f32 	%f1600, %f1598, %f388, %f1599;
	mov.f32 	%f1601, 0f3D0A7445;
	fma.rn.f32 	%f1602, %f1600, %f388, %f1601;
	mov.f32 	%f1603, 0fBE1B3B75;
	fma.rn.f32 	%f1604, %f1602, %f388, %f1603;
	mov.f32 	%f1605, 0fBF6B385A;
	fma.rn.f32 	%f1606, %f1604, %f388, %f1605;
	mov.f32 	%f1607, 0fBFD0316E;
	fma.rn.f32 	%f1608, %f1606, %f388, %f1607;
	mov.f32 	%f1609, 0fBA031CCE;
	fma.rn.f32 	%f1595, %f1608, %f388, %f1609;
	// inline asm
	ex2.approx.ftz.f32 %f1594,%f1595;
	// inline asm
	sub.f32 	%f1611, %f561, %f1594;
	mov.b32 	 %r224, %f1611;
	setp.ltu.f32	%p204, %f388, 0f407AD445;
	selp.b32	%r225, %r224, 1065353216, %p204;
	mov.b32 	 %r226, %f387;
	and.b32  	%r227, %r226, -2147483648;
	or.b32  	%r228, %r225, %r227;
	mov.b32 	 %f2304, %r228;

BB15_137:
	add.f32 	%f392, %f385, 0fBF000000;
	mul.f32 	%f393, %f392, %f341;
	abs.f32 	%f394, %f393;
	setp.ltu.f32	%p205, %f394, 0f3F800000;
	@%p205 bra 	BB15_139;
	bra.uni 	BB15_138;

BB15_139:
	mul.f32 	%f1642, %f393, %f393;
	mov.f32 	%f1643, 0f3BA0C9F8;
	mov.f32 	%f1644, 0fBA1268FB;
	fma.rn.f32 	%f1645, %f1644, %f1642, %f1643;
	mov.f32 	%f1646, 0fBCDABFD4;
	fma.rn.f32 	%f1647, %f1645, %f1642, %f1646;
	mov.f32 	%f1648, 0f3DE70331;
	fma.rn.f32 	%f1649, %f1647, %f1642, %f1648;
	mov.f32 	%f1650, 0fBEC09330;
	fma.rn.f32 	%f1651, %f1649, %f1642, %f1650;
	mov.f32 	%f1652, 0f3F906EBA;
	fma.rn.f32 	%f1653, %f1651, %f1642, %f1652;
	mul.f32 	%f2305, %f393, %f1653;
	bra.uni 	BB15_140;

BB15_138:
	mov.f32 	%f1626, 0f3A03BB71;
	mov.f32 	%f1627, 0fB7B730FB;
	fma.rn.f32 	%f1628, %f1627, %f394, %f1626;
	mov.f32 	%f1629, 0fBBACA3B3;
	fma.rn.f32 	%f1630, %f1628, %f394, %f1629;
	mov.f32 	%f1631, 0f3D0A7445;
	fma.rn.f32 	%f1632, %f1630, %f394, %f1631;
	mov.f32 	%f1633, 0fBE1B3B75;
	fma.rn.f32 	%f1634, %f1632, %f394, %f1633;
	mov.f32 	%f1635, 0fBF6B385A;
	fma.rn.f32 	%f1636, %f1634, %f394, %f1635;
	mov.f32 	%f1637, 0fBFD0316E;
	fma.rn.f32 	%f1638, %f1636, %f394, %f1637;
	mov.f32 	%f1639, 0fBA031CCE;
	fma.rn.f32 	%f1625, %f1638, %f394, %f1639;
	// inline asm
	ex2.approx.ftz.f32 %f1624,%f1625;
	// inline asm
	sub.f32 	%f1641, %f561, %f1624;
	mov.b32 	 %r229, %f1641;
	setp.ltu.f32	%p206, %f394, 0f407AD445;
	selp.b32	%r230, %r229, 1065353216, %p206;
	mov.b32 	 %r231, %f393;
	and.b32  	%r232, %r231, -2147483648;
	or.b32  	%r233, %r230, %r232;
	mov.b32 	 %f2305, %r233;

BB15_140:
	sub.f32 	%f1666, %f2304, %f2305;
	mul.f32 	%f398, %f1666, 0f3F000000;
	// inline asm
	ex2.approx.ftz.f32 %f1654,%f344;
	// inline asm
	mul.f32 	%f1667, %f1654, %f345;
	setp.lt.f32	%p207, %f343, 0fC2D20000;
	selp.f32	%f1668, 0f00000000, %f1667, %p207;
	setp.gt.f32	%p208, %f343, 0f42D20000;
	selp.f32	%f1669, 0f7F800000, %f1668, %p208;
	// inline asm
	ex2.approx.ftz.f32 %f1656,%f348;
	// inline asm
	mul.f32 	%f1670, %f1656, %f349;
	setp.lt.f32	%p209, %f347, 0fC2D20000;
	selp.f32	%f1671, 0f00000000, %f1670, %p209;
	setp.gt.f32	%p210, %f347, 0f42D20000;
	selp.f32	%f1672, 0f7F800000, %f1671, %p210;
	sub.f32 	%f1673, %f1669, %f1672;
	mul.f32 	%f1674, %f350, %f1673;
	mul.f32 	%f1675, %f398, %f1674;
	st.local.f32 	[%rd5], %f1675;
	add.f32 	%f1676, %f384, 0f3F000000;
	sub.f32 	%f1677, %f1676, %f2300;
	div.rn.f32 	%f399, %f1677, %f332;
	lg2.approx.f32 	%f1678, %f399;
	add.f32 	%f1679, %f1678, %f1678;
	ex2.approx.f32 	%f1680, %f1679;
	mul.f32 	%f1681, %f1680, 0fBF000000;
	mul.f32 	%f1682, %f1681, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1683, %f1682;
	fma.rn.f32 	%f1685, %f1683, %f626, %f1681;
	fma.rn.f32 	%f1687, %f1683, %f628, %f1685;
	mul.f32 	%f1659, %f1687, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1658,%f1659;
	// inline asm
	add.f32 	%f1688, %f1683, 0f00000000;
	ex2.approx.f32 	%f1689, %f1688;
	mul.f32 	%f1690, %f1658, %f1689;
	setp.lt.f32	%p211, %f1681, 0fC2D20000;
	selp.f32	%f1691, 0f00000000, %f1690, %p211;
	setp.gt.f32	%p212, %f1681, 0f42D20000;
	selp.f32	%f1692, 0f7F800000, %f1691, %p212;
	add.f32 	%f1693, %f384, 0fBF000000;
	sub.f32 	%f1694, %f1693, %f2300;
	div.rn.f32 	%f400, %f1694, %f332;
	lg2.approx.f32 	%f1695, %f400;
	add.f32 	%f1696, %f1695, %f1695;
	ex2.approx.f32 	%f1697, %f1696;
	mul.f32 	%f1698, %f1697, 0fBF000000;
	mul.f32 	%f1699, %f1698, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1700, %f1699;
	fma.rn.f32 	%f1701, %f1700, %f626, %f1698;
	fma.rn.f32 	%f1702, %f1700, %f628, %f1701;
	mul.f32 	%f1661, %f1702, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1660,%f1661;
	// inline asm
	add.f32 	%f1703, %f1700, 0f00000000;
	ex2.approx.f32 	%f1704, %f1703;
	mul.f32 	%f1705, %f1660, %f1704;
	setp.lt.f32	%p213, %f1698, 0fC2D20000;
	selp.f32	%f1706, 0f00000000, %f1705, %p213;
	setp.gt.f32	%p214, %f1698, 0f42D20000;
	selp.f32	%f1707, 0f7F800000, %f1706, %p214;
	sub.f32 	%f1708, %f1692, %f1707;
	mul.f32 	%f1709, %f351, %f1708;
	mul.f32 	%f1710, %f383, %f1709;
	st.local.f32 	[%rd5+4], %f1710;
	// inline asm
	rcp.approx.ftz.f32 %f1662,%f354;
	// inline asm
	mul.f32 	%f1711, %f1662, %f355;
	mul.f32 	%f1712, %f1711, %f1711;
	fma.rn.f32 	%f1715, %f581, %f1712, %f580;
	fma.rn.f32 	%f1717, %f1715, %f1712, %f583;
	mul.rn.f32 	%f1718, %f1717, %f1712;
	mul.rn.f32 	%f1719, %f1718, %f1711;
	sub.f32 	%f1720, %f353, %f1711;
	neg.f32 	%f1721, %f1711;
	add.f32 	%f1722, %f1720, %f1720;
	fma.rn.f32 	%f1723, %f1721, %f353, %f1722;
	mul.rn.f32 	%f1724, %f1662, %f1723;
	add.f32 	%f1725, %f1719, %f1711;
	sub.f32 	%f1726, %f1711, %f1725;
	add.f32 	%f1727, %f1719, %f1726;
	add.f32 	%f1728, %f1724, %f1727;
	add.f32 	%f1729, %f1725, %f1728;
	sub.f32 	%f1730, %f1725, %f1729;
	add.f32 	%f1731, %f1728, %f1730;
	add.f32 	%f1732, %f356, %f1729;
	sub.f32 	%f1733, %f356, %f1732;
	add.f32 	%f1734, %f1729, %f1733;
	add.f32 	%f1735, %f1731, %f1734;
	add.f32 	%f1736, %f357, %f1735;
	add.f32 	%f1737, %f1732, %f1736;
	sub.f32 	%f1738, %f1732, %f1737;
	add.f32 	%f1739, %f1736, %f1738;
	mul.rn.f32 	%f1740, %f88, %f1737;
	neg.f32 	%f1741, %f1740;
	fma.rn.f32 	%f1742, %f88, %f1737, %f1741;
	fma.rn.f32 	%f1743, %f88, %f1739, %f1742;
	mov.f32 	%f1744, 0f00000000;
	fma.rn.f32 	%f1745, %f1744, %f1737, %f1743;
	add.rn.f32 	%f1746, %f1740, %f1745;
	neg.f32 	%f1747, %f1746;
	add.rn.f32 	%f1748, %f1740, %f1747;
	add.rn.f32 	%f1749, %f1748, %f1745;
	mov.b32 	 %r234, %f1746;
	setp.eq.s32	%p215, %r234, 1118925336;
	add.s32 	%r235, %r234, -1;
	mov.b32 	 %f1750, %r235;
	add.f32 	%f1751, %f1749, 0f37000000;
	selp.f32	%f1752, %f1750, %f1746, %p215;
	selp.f32	%f401, %f1751, %f1749, %p215;
	mul.f32 	%f1753, %f1752, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1754, %f1753;
	fma.rn.f32 	%f1755, %f1754, %f626, %f1752;
	fma.rn.f32 	%f1756, %f1754, %f628, %f1755;
	mul.f32 	%f1665, %f1756, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1664,%f1665;
	// inline asm
	add.f32 	%f1757, %f1754, 0f00000000;
	ex2.approx.f32 	%f1758, %f1757;
	mul.f32 	%f1759, %f1664, %f1758;
	setp.lt.f32	%p216, %f1752, 0fC2D20000;
	selp.f32	%f1760, 0f00000000, %f1759, %p216;
	setp.gt.f32	%p217, %f1752, 0f42D20000;
	selp.f32	%f2306, 0f7F800000, %f1760, %p217;
	setp.eq.f32	%p218, %f2306, 0f7F800000;
	@%p218 bra 	BB15_142;

	fma.rn.f32 	%f2306, %f2306, %f401, %f2306;

BB15_142:
	mov.b32 	 %r236, %f2306;
	xor.b32  	%r237, %r236, -2147483648;
	mov.b32 	 %f1761, %r237;
	selp.f32	%f405, %f1761, %f2306, %p6;
	setp.eq.f32	%p219, %f342, 0f00000000;
	setp.geu.f32	%p220, %f342, 0f00000000;
	selp.f32	%f2307, %f358, %f405, %p219;
	@%p220 bra 	BB15_144;

	cvt.rzi.f32.f32	%f1763, %f525;
	setp.neu.f32	%p221, %f1763, 0f40000000;
	selp.f32	%f2307, 0f7FFFFFFF, %f405, %p221;

BB15_144:
	setp.lt.s32	%p222, %r52, 2139095040;
	or.pred  	%p223, %p222, %p7;
	selp.f32	%f2308, %f2307, %f359, %p222;
	@%p223 bra 	BB15_146;

	setp.eq.f32	%p224, %f87, 0f7F800000;
	setp.neu.f32	%p225, %f352, 0f7F800000;
	or.pred  	%p226, %p224, %p225;
	selp.f32	%f1764, %f360, %f2307, %p224;
	selp.f32	%f2308, %f1764, %f361, %p226;

BB15_146:
	mul.f32 	%f1771, %f2308, 0fBF000000;
	setp.eq.f32	%p227, %f342, 0f3F800000;
	selp.f32	%f1772, 0fBF000000, %f1771, %p227;
	mul.f32 	%f1773, %f1772, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1774, %f1773;
	fma.rn.f32 	%f1776, %f1774, %f626, %f1772;
	fma.rn.f32 	%f1778, %f1774, %f628, %f1776;
	mul.f32 	%f1766, %f1778, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1765,%f1766;
	// inline asm
	add.f32 	%f1779, %f1774, 0f00000000;
	ex2.approx.f32 	%f1780, %f1779;
	mul.f32 	%f1781, %f1765, %f1780;
	setp.lt.f32	%p228, %f1772, 0fC2D20000;
	selp.f32	%f1782, 0f00000000, %f1781, %p228;
	setp.gt.f32	%p229, %f1772, 0f42D20000;
	selp.f32	%f412, 0f7F800000, %f1782, %p229;
	// inline asm
	rcp.approx.ftz.f32 %f1767,%f364;
	// inline asm
	mul.f32 	%f1783, %f1767, %f365;
	mul.f32 	%f1784, %f1783, %f1783;
	fma.rn.f32 	%f1787, %f581, %f1784, %f580;
	fma.rn.f32 	%f1789, %f1787, %f1784, %f583;
	mul.rn.f32 	%f1790, %f1789, %f1784;
	mul.rn.f32 	%f1791, %f1790, %f1783;
	sub.f32 	%f1792, %f363, %f1783;
	neg.f32 	%f1793, %f1783;
	add.f32 	%f1794, %f1792, %f1792;
	fma.rn.f32 	%f1795, %f1793, %f363, %f1794;
	mul.rn.f32 	%f1796, %f1767, %f1795;
	add.f32 	%f1797, %f1791, %f1783;
	sub.f32 	%f1798, %f1783, %f1797;
	add.f32 	%f1799, %f1791, %f1798;
	add.f32 	%f1800, %f1796, %f1799;
	add.f32 	%f1801, %f1797, %f1800;
	sub.f32 	%f1802, %f1797, %f1801;
	add.f32 	%f1803, %f1800, %f1802;
	add.f32 	%f1804, %f366, %f1801;
	sub.f32 	%f1805, %f366, %f1804;
	add.f32 	%f1806, %f1801, %f1805;
	add.f32 	%f1807, %f1803, %f1806;
	add.f32 	%f1808, %f367, %f1807;
	add.f32 	%f1809, %f1804, %f1808;
	sub.f32 	%f1810, %f1804, %f1809;
	add.f32 	%f1811, %f1808, %f1810;
	mul.rn.f32 	%f1812, %f88, %f1809;
	neg.f32 	%f1813, %f1812;
	fma.rn.f32 	%f1814, %f88, %f1809, %f1813;
	fma.rn.f32 	%f1815, %f88, %f1811, %f1814;
	fma.rn.f32 	%f1817, %f1744, %f1809, %f1815;
	add.rn.f32 	%f1818, %f1812, %f1817;
	neg.f32 	%f1819, %f1818;
	add.rn.f32 	%f1820, %f1812, %f1819;
	add.rn.f32 	%f1821, %f1820, %f1817;
	mov.b32 	 %r238, %f1818;
	setp.eq.s32	%p230, %r238, 1118925336;
	add.s32 	%r239, %r238, -1;
	mov.b32 	 %f1822, %r239;
	add.f32 	%f1823, %f1821, 0f37000000;
	selp.f32	%f1824, %f1822, %f1818, %p230;
	selp.f32	%f413, %f1823, %f1821, %p230;
	mul.f32 	%f1825, %f1824, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1826, %f1825;
	fma.rn.f32 	%f1827, %f1826, %f626, %f1824;
	fma.rn.f32 	%f1828, %f1826, %f628, %f1827;
	mul.f32 	%f1770, %f1828, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1769,%f1770;
	// inline asm
	add.f32 	%f1829, %f1826, 0f00000000;
	ex2.approx.f32 	%f1830, %f1829;
	mul.f32 	%f1831, %f1769, %f1830;
	setp.lt.f32	%p231, %f1824, 0fC2D20000;
	selp.f32	%f1832, 0f00000000, %f1831, %p231;
	setp.gt.f32	%p232, %f1824, 0f42D20000;
	selp.f32	%f2309, 0f7F800000, %f1832, %p232;
	setp.eq.f32	%p233, %f2309, 0f7F800000;
	@%p233 bra 	BB15_148;

	fma.rn.f32 	%f2309, %f2309, %f413, %f2309;

BB15_148:
	mov.b32 	 %r240, %f2309;
	xor.b32  	%r241, %r240, -2147483648;
	mov.b32 	 %f1833, %r241;
	selp.f32	%f417, %f1833, %f2309, %p8;
	setp.eq.f32	%p234, %f346, 0f00000000;
	setp.geu.f32	%p235, %f346, 0f00000000;
	selp.f32	%f2310, %f368, %f417, %p234;
	@%p235 bra 	BB15_150;

	cvt.rzi.f32.f32	%f1835, %f525;
	setp.neu.f32	%p236, %f1835, 0f40000000;
	selp.f32	%f2310, 0f7FFFFFFF, %f417, %p236;

BB15_150:
	setp.lt.s32	%p237, %r53, 2139095040;
	or.pred  	%p238, %p237, %p9;
	selp.f32	%f2311, %f2310, %f369, %p237;
	@%p238 bra 	BB15_152;

	setp.eq.f32	%p239, %f87, 0f7F800000;
	setp.neu.f32	%p240, %f362, 0f7F800000;
	or.pred  	%p241, %p239, %p240;
	selp.f32	%f1836, %f370, %f2310, %p239;
	selp.f32	%f2311, %f1836, %f371, %p241;

BB15_152:
	mul.f32 	%f1843, %f2311, 0fBF000000;
	setp.eq.f32	%p242, %f346, 0f3F800000;
	selp.f32	%f1844, 0fBF000000, %f1843, %p242;
	mul.f32 	%f1845, %f1844, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1846, %f1845;
	fma.rn.f32 	%f1848, %f1846, %f626, %f1844;
	fma.rn.f32 	%f1850, %f1846, %f628, %f1848;
	mul.f32 	%f1838, %f1850, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1837,%f1838;
	// inline asm
	add.f32 	%f1851, %f1846, 0f00000000;
	ex2.approx.f32 	%f1852, %f1851;
	mul.f32 	%f1853, %f1837, %f1852;
	setp.lt.f32	%p243, %f1844, 0fC2D20000;
	selp.f32	%f1854, 0f00000000, %f1853, %p243;
	setp.gt.f32	%p244, %f1844, 0f42D20000;
	selp.f32	%f1855, 0f7F800000, %f1854, %p244;
	mul.f32 	%f1856, %f337, %f1855;
	mul.f32 	%f1857, %f333, %f412;
	sub.f32 	%f1858, %f1857, %f1856;
	mul.f32 	%f1859, %f372, %f1858;
	mul.f32 	%f424, %f398, %f1859;
	abs.f32 	%f425, %f399;
	setp.lt.f32	%p245, %f425, 0f00800000;
	mul.f32 	%f1860, %f425, 0f4B800000;
	selp.f32	%f1861, 0fC3170000, 0fC2FE0000, %p245;
	selp.f32	%f1862, %f1860, %f425, %p245;
	mov.b32 	 %r242, %f1862;
	and.b32  	%r243, %r242, 8388607;
	or.b32  	%r244, %r243, 1065353216;
	mov.b32 	 %f1863, %r244;
	shr.u32 	%r245, %r242, 23;
	cvt.rn.f32.u32	%f1864, %r245;
	add.f32 	%f1865, %f1861, %f1864;
	setp.gt.f32	%p246, %f1863, 0f3FB504F3;
	mul.f32 	%f1866, %f1863, 0f3F000000;
	add.f32 	%f1867, %f1865, 0f3F800000;
	selp.f32	%f1868, %f1866, %f1863, %p246;
	selp.f32	%f1869, %f1867, %f1865, %p246;
	add.f32 	%f1870, %f1868, 0fBF800000;
	add.f32 	%f1840, %f1868, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1839,%f1840;
	// inline asm
	add.f32 	%f1871, %f1870, %f1870;
	mul.f32 	%f1872, %f1839, %f1871;
	mul.f32 	%f1873, %f1872, %f1872;
	fma.rn.f32 	%f1876, %f581, %f1873, %f580;
	fma.rn.f32 	%f1878, %f1876, %f1873, %f583;
	mul.rn.f32 	%f1879, %f1878, %f1873;
	mul.rn.f32 	%f1880, %f1879, %f1872;
	sub.f32 	%f1881, %f1870, %f1872;
	neg.f32 	%f1882, %f1872;
	add.f32 	%f1883, %f1881, %f1881;
	fma.rn.f32 	%f1884, %f1882, %f1870, %f1883;
	mul.rn.f32 	%f1885, %f1839, %f1884;
	add.f32 	%f1886, %f1880, %f1872;
	sub.f32 	%f1887, %f1872, %f1886;
	add.f32 	%f1888, %f1880, %f1887;
	add.f32 	%f1889, %f1885, %f1888;
	add.f32 	%f1890, %f1886, %f1889;
	sub.f32 	%f1891, %f1886, %f1890;
	add.f32 	%f1892, %f1889, %f1891;
	mul.rn.f32 	%f1894, %f1869, %f599;
	mul.rn.f32 	%f1896, %f1869, %f601;
	add.f32 	%f1897, %f1894, %f1890;
	sub.f32 	%f1898, %f1894, %f1897;
	add.f32 	%f1899, %f1890, %f1898;
	add.f32 	%f1900, %f1892, %f1899;
	add.f32 	%f1901, %f1896, %f1900;
	add.f32 	%f1902, %f1897, %f1901;
	sub.f32 	%f1903, %f1897, %f1902;
	add.f32 	%f1904, %f1901, %f1903;
	mul.rn.f32 	%f1905, %f88, %f1902;
	neg.f32 	%f1906, %f1905;
	fma.rn.f32 	%f1907, %f88, %f1902, %f1906;
	fma.rn.f32 	%f1908, %f88, %f1904, %f1907;
	fma.rn.f32 	%f1910, %f1744, %f1902, %f1908;
	add.rn.f32 	%f1911, %f1905, %f1910;
	neg.f32 	%f1912, %f1911;
	add.rn.f32 	%f1913, %f1905, %f1912;
	add.rn.f32 	%f1914, %f1913, %f1910;
	mov.b32 	 %r246, %f1911;
	setp.eq.s32	%p247, %r246, 1118925336;
	add.s32 	%r247, %r246, -1;
	mov.b32 	 %f1915, %r247;
	add.f32 	%f1916, %f1914, 0f37000000;
	selp.f32	%f1917, %f1915, %f1911, %p247;
	selp.f32	%f426, %f1916, %f1914, %p247;
	mul.f32 	%f1918, %f1917, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1919, %f1918;
	fma.rn.f32 	%f1920, %f1919, %f626, %f1917;
	fma.rn.f32 	%f1921, %f1919, %f628, %f1920;
	mul.f32 	%f1842, %f1921, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1841,%f1842;
	// inline asm
	add.f32 	%f1922, %f1919, 0f00000000;
	ex2.approx.f32 	%f1923, %f1922;
	mul.f32 	%f1924, %f1841, %f1923;
	setp.lt.f32	%p248, %f1917, 0fC2D20000;
	selp.f32	%f1925, 0f00000000, %f1924, %p248;
	setp.gt.f32	%p249, %f1917, 0f42D20000;
	selp.f32	%f2312, 0f7F800000, %f1925, %p249;
	setp.eq.f32	%p250, %f2312, 0f7F800000;
	@%p250 bra 	BB15_154;

	fma.rn.f32 	%f2312, %f2312, %f426, %f2312;

BB15_154:
	setp.lt.f32	%p251, %f399, 0f00000000;
	and.pred  	%p10, %p251, %p51;
	mov.b32 	 %r248, %f2312;
	xor.b32  	%r249, %r248, -2147483648;
	mov.b32 	 %f1926, %r249;
	selp.f32	%f2313, %f1926, %f2312, %p10;
	setp.eq.f32	%p253, %f399, 0f00000000;
	@%p253 bra 	BB15_157;
	bra.uni 	BB15_155;

BB15_157:
	add.f32 	%f1929, %f399, %f399;
	selp.f32	%f2313, %f1929, 0f00000000, %p51;
	bra.uni 	BB15_158;

BB15_155:
	setp.geu.f32	%p254, %f399, 0f00000000;
	@%p254 bra 	BB15_158;

	cvt.rzi.f32.f32	%f1928, %f525;
	setp.neu.f32	%p255, %f1928, 0f40000000;
	selp.f32	%f2313, 0f7FFFFFFF, %f2313, %p255;

BB15_158:
	add.f32 	%f1930, %f425, %f87;
	mov.b32 	 %r250, %f1930;
	setp.lt.s32	%p257, %r250, 2139095040;
	@%p257 bra 	BB15_165;

	setp.gtu.f32	%p259, %f425, 0f7F800000;
	or.pred  	%p260, %p259, %p190;
	@%p260 bra 	BB15_164;
	bra.uni 	BB15_160;

BB15_164:
	add.f32 	%f2313, %f399, 0f40000000;
	bra.uni 	BB15_165;

BB15_160:
	setp.eq.f32	%p261, %f87, 0f7F800000;
	@%p261 bra 	BB15_163;
	bra.uni 	BB15_161;

BB15_163:
	setp.gt.f32	%p263, %f425, 0f3F800000;
	selp.f32	%f1931, 0f7F800000, 0f00000000, %p263;
	setp.eq.f32	%p264, %f399, 0fBF800000;
	selp.f32	%f2313, 0f3F800000, %f1931, %p264;
	bra.uni 	BB15_165;

BB15_161:
	setp.neu.f32	%p262, %f425, 0f7F800000;
	@%p262 bra 	BB15_165;

	selp.f32	%f2313, 0fFF800000, 0f7F800000, %p10;

BB15_165:
	mul.f32 	%f1938, %f2313, 0fBF000000;
	setp.eq.f32	%p265, %f399, 0f3F800000;
	selp.f32	%f1939, 0fBF000000, %f1938, %p265;
	mul.f32 	%f1940, %f1939, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1941, %f1940;
	fma.rn.f32 	%f1943, %f1941, %f626, %f1939;
	fma.rn.f32 	%f1945, %f1941, %f628, %f1943;
	mul.f32 	%f1933, %f1945, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1932,%f1933;
	// inline asm
	add.f32 	%f1946, %f1941, 0f00000000;
	ex2.approx.f32 	%f1947, %f1946;
	mul.f32 	%f1948, %f1932, %f1947;
	setp.lt.f32	%p266, %f1939, 0fC2D20000;
	selp.f32	%f1949, 0f00000000, %f1948, %p266;
	setp.gt.f32	%p267, %f1939, 0f42D20000;
	selp.f32	%f438, 0f7F800000, %f1949, %p267;
	abs.f32 	%f439, %f400;
	setp.lt.f32	%p268, %f439, 0f00800000;
	mul.f32 	%f1950, %f439, 0f4B800000;
	selp.f32	%f1951, 0fC3170000, 0fC2FE0000, %p268;
	selp.f32	%f1952, %f1950, %f439, %p268;
	mov.b32 	 %r251, %f1952;
	and.b32  	%r252, %r251, 8388607;
	or.b32  	%r253, %r252, 1065353216;
	mov.b32 	 %f1953, %r253;
	shr.u32 	%r254, %r251, 23;
	cvt.rn.f32.u32	%f1954, %r254;
	add.f32 	%f1955, %f1951, %f1954;
	setp.gt.f32	%p269, %f1953, 0f3FB504F3;
	mul.f32 	%f1956, %f1953, 0f3F000000;
	add.f32 	%f1957, %f1955, 0f3F800000;
	selp.f32	%f1958, %f1956, %f1953, %p269;
	selp.f32	%f1959, %f1957, %f1955, %p269;
	add.f32 	%f1960, %f1958, 0fBF800000;
	add.f32 	%f1935, %f1958, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1934,%f1935;
	// inline asm
	add.f32 	%f1961, %f1960, %f1960;
	mul.f32 	%f1962, %f1934, %f1961;
	mul.f32 	%f1963, %f1962, %f1962;
	fma.rn.f32 	%f1966, %f581, %f1963, %f580;
	fma.rn.f32 	%f1968, %f1966, %f1963, %f583;
	mul.rn.f32 	%f1969, %f1968, %f1963;
	mul.rn.f32 	%f1970, %f1969, %f1962;
	sub.f32 	%f1971, %f1960, %f1962;
	neg.f32 	%f1972, %f1962;
	add.f32 	%f1973, %f1971, %f1971;
	fma.rn.f32 	%f1974, %f1972, %f1960, %f1973;
	mul.rn.f32 	%f1975, %f1934, %f1974;
	add.f32 	%f1976, %f1970, %f1962;
	sub.f32 	%f1977, %f1962, %f1976;
	add.f32 	%f1978, %f1970, %f1977;
	add.f32 	%f1979, %f1975, %f1978;
	add.f32 	%f1980, %f1976, %f1979;
	sub.f32 	%f1981, %f1976, %f1980;
	add.f32 	%f1982, %f1979, %f1981;
	mul.rn.f32 	%f1984, %f1959, %f599;
	mul.rn.f32 	%f1986, %f1959, %f601;
	add.f32 	%f1987, %f1984, %f1980;
	sub.f32 	%f1988, %f1984, %f1987;
	add.f32 	%f1989, %f1980, %f1988;
	add.f32 	%f1990, %f1982, %f1989;
	add.f32 	%f1991, %f1986, %f1990;
	add.f32 	%f1992, %f1987, %f1991;
	sub.f32 	%f1993, %f1987, %f1992;
	add.f32 	%f1994, %f1991, %f1993;
	mul.rn.f32 	%f1995, %f88, %f1992;
	neg.f32 	%f1996, %f1995;
	fma.rn.f32 	%f1997, %f88, %f1992, %f1996;
	fma.rn.f32 	%f1998, %f88, %f1994, %f1997;
	fma.rn.f32 	%f2000, %f1744, %f1992, %f1998;
	add.rn.f32 	%f2001, %f1995, %f2000;
	neg.f32 	%f2002, %f2001;
	add.rn.f32 	%f2003, %f1995, %f2002;
	add.rn.f32 	%f2004, %f2003, %f2000;
	mov.b32 	 %r255, %f2001;
	setp.eq.s32	%p270, %r255, 1118925336;
	add.s32 	%r256, %r255, -1;
	mov.b32 	 %f2005, %r256;
	add.f32 	%f2006, %f2004, 0f37000000;
	selp.f32	%f2007, %f2005, %f2001, %p270;
	selp.f32	%f440, %f2006, %f2004, %p270;
	mul.f32 	%f2008, %f2007, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2009, %f2008;
	fma.rn.f32 	%f2010, %f2009, %f626, %f2007;
	fma.rn.f32 	%f2011, %f2009, %f628, %f2010;
	mul.f32 	%f1937, %f2011, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1936,%f1937;
	// inline asm
	add.f32 	%f2012, %f2009, 0f00000000;
	ex2.approx.f32 	%f2013, %f2012;
	mul.f32 	%f2014, %f1936, %f2013;
	setp.lt.f32	%p271, %f2007, 0fC2D20000;
	selp.f32	%f2015, 0f00000000, %f2014, %p271;
	setp.gt.f32	%p272, %f2007, 0f42D20000;
	selp.f32	%f2314, 0f7F800000, %f2015, %p272;
	setp.eq.f32	%p273, %f2314, 0f7F800000;
	@%p273 bra 	BB15_167;

	fma.rn.f32 	%f2314, %f2314, %f440, %f2314;

BB15_167:
	setp.lt.f32	%p274, %f400, 0f00000000;
	and.pred  	%p11, %p274, %p51;
	mov.b32 	 %r257, %f2314;
	xor.b32  	%r258, %r257, -2147483648;
	mov.b32 	 %f2016, %r258;
	selp.f32	%f2315, %f2016, %f2314, %p11;
	setp.eq.f32	%p276, %f400, 0f00000000;
	@%p276 bra 	BB15_170;
	bra.uni 	BB15_168;

BB15_170:
	add.f32 	%f2019, %f400, %f400;
	selp.f32	%f2315, %f2019, 0f00000000, %p51;
	bra.uni 	BB15_171;

BB15_168:
	setp.geu.f32	%p277, %f400, 0f00000000;
	@%p277 bra 	BB15_171;

	cvt.rzi.f32.f32	%f2018, %f525;
	setp.neu.f32	%p278, %f2018, 0f40000000;
	selp.f32	%f2315, 0f7FFFFFFF, %f2315, %p278;

BB15_171:
	add.f32 	%f2020, %f439, %f87;
	mov.b32 	 %r259, %f2020;
	setp.lt.s32	%p280, %r259, 2139095040;
	@%p280 bra 	BB15_178;

	setp.gtu.f32	%p282, %f439, 0f7F800000;
	or.pred  	%p283, %p282, %p190;
	@%p283 bra 	BB15_177;
	bra.uni 	BB15_173;

BB15_177:
	add.f32 	%f2315, %f400, 0f40000000;
	bra.uni 	BB15_178;

BB15_173:
	setp.eq.f32	%p284, %f87, 0f7F800000;
	@%p284 bra 	BB15_176;
	bra.uni 	BB15_174;

BB15_176:
	setp.gt.f32	%p286, %f439, 0f3F800000;
	selp.f32	%f2021, 0f7F800000, 0f00000000, %p286;
	setp.eq.f32	%p287, %f400, 0fBF800000;
	selp.f32	%f2315, 0f3F800000, %f2021, %p287;
	bra.uni 	BB15_178;

BB15_174:
	setp.neu.f32	%p285, %f439, 0f7F800000;
	@%p285 bra 	BB15_178;

	selp.f32	%f2315, 0fFF800000, 0f7F800000, %p11;

BB15_178:
	mul.f32 	%f2024, %f2315, 0fBF000000;
	setp.eq.f32	%p288, %f400, 0f3F800000;
	selp.f32	%f2025, 0fBF000000, %f2024, %p288;
	mul.f32 	%f2026, %f2025, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2027, %f2026;
	fma.rn.f32 	%f2029, %f2027, %f626, %f2025;
	fma.rn.f32 	%f2031, %f2027, %f628, %f2029;
	mul.f32 	%f2023, %f2031, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f2022,%f2023;
	// inline asm
	add.f32 	%f2032, %f2027, 0f00000000;
	ex2.approx.f32 	%f2033, %f2032;
	mul.f32 	%f2034, %f2022, %f2033;
	setp.lt.f32	%p289, %f2025, 0fC2D20000;
	selp.f32	%f2035, 0f00000000, %f2034, %p289;
	setp.gt.f32	%p290, %f2025, 0f42D20000;
	selp.f32	%f2036, 0f7F800000, %f2035, %p290;
	mul.f32 	%f2037, %f392, %f2036;
	mul.f32 	%f2038, %f386, %f438;
	sub.f32 	%f2039, %f2038, %f2037;
	mul.f32 	%f2040, %f373, %f2039;
	mul.f32 	%f2041, %f383, %f2040;
	mul.f32 	%f2042, %f2041, %f375;
	fma.rn.f32 	%f2043, %f424, %f374, %f2042;
	st.local.f32 	[%rd5+16], %f2043;
	mul.f32 	%f2044, %f383, %f2299;
	fma.rn.f32 	%f452, %f398, %f2044, %f2294;
	mad.lo.s32 	%r261, %r57, %r91, %r54;
	mul.wide.s32 	%rd87, %r261, 4;
	add.s64 	%rd88, %rd2, %rd87;
	mul.f32 	%f2045, %f383, %f398;
	st.local.f32 	[%rd5+8], %f2045;
	mov.u32 	%r262, 1065353216;
	st.local.u32 	[%rd5+12], %r262;
	ld.local.f32 	%f453, [%rd88];
	mov.u32 	%r332, 0;

BB15_179:
	mov.u32 	%r330, %r332;
	mov.u32 	%r58, %r330;
	setp.gt.s32	%p291, %r58, 4;
	@%p291 bra 	BB15_182;

	mul.wide.s32 	%rd89, %r58, 4;
	add.s64 	%rd90, %rd5, %rd89;
	ld.local.f32 	%f454, [%rd90];
	mul.lo.s32 	%r59, %r58, 5;
	mov.f32 	%f2316, %f454;
	mov.u32 	%r331, %r58;
	bra.uni 	BB15_181;

BB15_224:
	mul.wide.s32 	%rd144, %r61, 4;
	add.s64 	%rd145, %rd5, %rd144;
	ld.local.f32 	%f480, [%rd145];
	mov.f32 	%f2316, %f480;
	mov.u32 	%r331, %r61;

BB15_181:
	mov.u32 	%r60, %r331;
	mov.f32 	%f455, %f2316;
	mul.f32 	%f2046, %f455, %f454;
	div.rn.f32 	%f2047, %f2046, %f452;
	add.s32 	%r263, %r60, %r59;
	mul.wide.s32 	%rd91, %r263, 4;
	add.s64 	%rd92, %rd3, %rd91;
	ld.local.f32 	%f2048, [%rd92];
	add.f32 	%f2049, %f2047, %f2048;
	st.local.f32 	[%rd92], %f2049;
	mad.lo.s32 	%r264, %r60, 5, %r58;
	mul.wide.s32 	%rd93, %r264, 4;
	add.s64 	%rd94, %rd3, %rd93;
	st.local.f32 	[%rd94], %f2049;
	add.s32 	%r61, %r60, 1;
	setp.lt.s32	%p292, %r61, 5;
	@%p292 bra 	BB15_224;

BB15_182:
	add.s32 	%r332, %r58, 1;
	setp.lt.s32	%p293, %r332, 5;
	@%p293 bra 	BB15_179;

	setp.leu.f32	%p294, %f452, 0f00000000;
	@%p294 bra 	BB15_193;

	setp.gt.f32	%p295, %f453, 0f00000000;
	@%p295 bra 	BB15_186;
	bra.uni 	BB15_185;

BB15_186:
	setp.lt.f32	%p296, %f452, 0f7F800000;
	@%p296 bra 	BB15_188;
	bra.uni 	BB15_187;

BB15_188:
	setp.lt.f32	%p297, %f452, 0f00800000;
	mul.f32 	%f2052, %f452, 0f4B800000;
	selp.f32	%f2053, %f2052, %f452, %p297;
	selp.f32	%f2054, 0fC3170000, 0fC2FE0000, %p297;
	mov.b32 	 %r265, %f2053;
	and.b32  	%r266, %r265, 8388607;
	or.b32  	%r267, %r266, 1065353216;
	mov.b32 	 %f2055, %r267;
	shr.u32 	%r268, %r265, 23;
	cvt.rn.f32.u32	%f2056, %r268;
	add.f32 	%f2057, %f2054, %f2056;
	setp.gt.f32	%p298, %f2055, 0f3FAE147B;
	mul.f32 	%f2058, %f2055, 0f3F000000;
	add.f32 	%f2059, %f2057, 0f3F800000;
	selp.f32	%f2060, %f2058, %f2055, %p298;
	selp.f32	%f2061, %f2059, %f2057, %p298;
	add.f32 	%f2051, %f2060, 0f3F800000;
	add.f32 	%f2062, %f2060, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2050,%f2051;
	// inline asm
	mul.f32 	%f2063, %f2062, %f2062;
	neg.f32 	%f2064, %f2063;
	mul.rn.f32 	%f2065, %f2050, %f2064;
	add.rn.f32 	%f2066, %f2062, %f2065;
	mul.f32 	%f2067, %f2066, %f2066;
	mov.f32 	%f2068, 0f3C4C6A36;
	mov.f32 	%f2069, 0f3B1E94E6;
	fma.rn.f32 	%f2070, %f2069, %f2067, %f2068;
	mov.f32 	%f2071, 0f3DAAAB1A;
	fma.rn.f32 	%f2072, %f2070, %f2067, %f2071;
	mul.f32 	%f2073, %f2067, %f2072;
	fma.rn.f32 	%f2074, %f2073, %f2066, %f2065;
	add.f32 	%f2075, %f2062, %f2074;
	mov.f32 	%f2076, 0f3F317218;
	fma.rn.f32 	%f2317, %f2061, %f2076, %f2075;
	bra.uni 	BB15_189;

BB15_185:
	sub.f32 	%f2319, %f2319, %f452;
	bra.uni 	BB15_193;

BB15_187:
	lg2.approx.f32 	%f2317, %f452;

BB15_189:
	mul.f32 	%f2077, %f453, %f2317;
	sub.f32 	%f460, %f2077, %f452;
	setp.lt.f32	%p299, %f453, 0f7F800000;
	@%p299 bra 	BB15_191;
	bra.uni 	BB15_190;

BB15_191:
	setp.lt.f32	%p300, %f453, 0f00800000;
	mul.f32 	%f2080, %f453, 0f4B800000;
	selp.f32	%f2081, %f2080, %f453, %p300;
	selp.f32	%f2082, 0fC3170000, 0fC2FE0000, %p300;
	mov.b32 	 %r269, %f2081;
	and.b32  	%r270, %r269, 8388607;
	or.b32  	%r271, %r270, 1065353216;
	mov.b32 	 %f2083, %r271;
	shr.u32 	%r272, %r269, 23;
	cvt.rn.f32.u32	%f2084, %r272;
	add.f32 	%f2085, %f2082, %f2084;
	setp.gt.f32	%p301, %f2083, 0f3FAE147B;
	mul.f32 	%f2086, %f2083, 0f3F000000;
	add.f32 	%f2087, %f2085, 0f3F800000;
	selp.f32	%f2088, %f2086, %f2083, %p301;
	selp.f32	%f2089, %f2087, %f2085, %p301;
	add.f32 	%f2079, %f2088, 0f3F800000;
	add.f32 	%f2090, %f2088, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f2078,%f2079;
	// inline asm
	mul.f32 	%f2091, %f2090, %f2090;
	neg.f32 	%f2092, %f2091;
	mul.rn.f32 	%f2093, %f2078, %f2092;
	add.rn.f32 	%f2094, %f2090, %f2093;
	mul.f32 	%f2095, %f2094, %f2094;
	mov.f32 	%f2096, 0f3C4C6A36;
	mov.f32 	%f2097, 0f3B1E94E6;
	fma.rn.f32 	%f2098, %f2097, %f2095, %f2096;
	mov.f32 	%f2099, 0f3DAAAB1A;
	fma.rn.f32 	%f2100, %f2098, %f2095, %f2099;
	mul.f32 	%f2101, %f2095, %f2100;
	fma.rn.f32 	%f2102, %f2101, %f2094, %f2093;
	add.f32 	%f2103, %f2090, %f2102;
	mov.f32 	%f2104, 0f3F317218;
	fma.rn.f32 	%f2318, %f2089, %f2104, %f2103;
	bra.uni 	BB15_192;

BB15_190:
	lg2.approx.f32 	%f2318, %f453;

BB15_192:
	mul.f32 	%f2105, %f453, %f2318;
	sub.f32 	%f2106, %f460, %f2105;
	add.f32 	%f2107, %f453, %f2106;
	add.f32 	%f2319, %f2319, %f2107;

BB15_193:
	add.s32 	%r63, %r57, 1;
	setp.lt.s32	%p302, %r63, %r91;
	mov.u32 	%r328, %r63;
	@%p302 bra 	BB15_128;

	add.s32 	%r329, %r329, 1;
	setp.lt.s32	%p303, %r329, %r91;
	@%p303 bra 	BB15_127;

BB15_195:
	mov.u32 	%r337, 0;

BB15_196:
	mov.u32 	%r65, %r337;
	mul.wide.s32 	%rd95, %r65, 5;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd10, %rd3, %rd96;
	setp.lt.s32	%p304, %r65, 0;
	@%p304 bra 	BB15_203;

	mul.lo.s32 	%r66, %r65, 5;
	mov.u32 	%r333, 0;

BB15_198:
	mov.u32 	%r67, %r333;
	setp.lt.s32	%p305, %r67, 1;
	@%p305 bra 	BB15_202;

	mul.wide.s32 	%rd99, %r67, 4;
	add.s64 	%rd151, %rd3, %rd99;
	mov.u64 	%rd150, %rd10;
	add.s32 	%r68, %r67, -1;
	mov.f32 	%f2322, 0f00000000;
	mov.u32 	%r334, -1;
	mov.f32 	%f2321, %f2322;
	@%p305 bra 	BB15_201;

BB15_200:
	ld.local.f32 	%f2110, [%rd150];
	ld.local.f32 	%f2111, [%rd151];
	fma.rn.f32 	%f2322, %f2111, %f2110, %f2322;
	add.s64 	%rd151, %rd151, 20;
	add.s64 	%rd150, %rd150, 4;
	add.s32 	%r334, %r334, 1;
	setp.lt.s32	%p307, %r334, %r68;
	mov.f32 	%f2321, %f2322;
	@%p307 bra 	BB15_200;

BB15_201:
	add.s32 	%r276, %r67, %r66;
	mul.wide.s32 	%rd100, %r276, 4;
	add.s64 	%rd101, %rd3, %rd100;
	ld.local.f32 	%f2112, [%rd101];
	sub.f32 	%f2113, %f2112, %f2321;
	st.local.f32 	[%rd101], %f2113;

BB15_202:
	add.s32 	%r333, %r67, 1;
	setp.lt.s32	%p308, %r67, %r65;
	@%p308 bra 	BB15_198;

BB15_203:
	add.s32 	%r337, %r65, 1;
	setp.gt.s32	%p309, %r337, 4;
	@%p309 bra 	BB15_211;

	cvt.s64.s32	%rd103, %r65;
	add.s64 	%rd18, %rd103, 1;
	add.s32 	%r73, %r65, -1;
	mul.lo.s32 	%r74, %r65, 5;
	mul.lo.s32 	%r277, %r65, 6;
	mul.wide.s32 	%rd104, %r277, 4;
	add.s64 	%rd19, %rd3, %rd104;
	mov.u64 	%rd152, 0;
	mov.u32 	%r336, %r337;

BB15_205:
	add.s64 	%rd105, %rd18, %rd152;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd21, %rd3, %rd106;
	add.s32 	%r278, %r336, %r74;
	mul.wide.s32 	%rd107, %r278, 4;
	add.s64 	%rd22, %rd3, %rd107;
	setp.gt.s32	%p310, %r65, 0;
	@%p310 bra 	BB15_207;
	bra.uni 	BB15_206;

BB15_207:
	mov.u64 	%rd154, %rd21;
	mov.u64 	%rd153, %rd10;
	setp.lt.s32	%p311, %r65, 1;
	mov.f32 	%f2325, 0f00000000;
	mov.u32 	%r338, -1;
	mov.f32 	%f2324, %f2325;
	@%p311 bra 	BB15_209;

BB15_208:
	ld.local.f32 	%f2120, [%rd153];
	ld.local.f32 	%f2121, [%rd154];
	fma.rn.f32 	%f2325, %f2121, %f2120, %f2325;
	add.s64 	%rd154, %rd154, 20;
	add.s64 	%rd153, %rd153, 4;
	add.s32 	%r338, %r338, 1;
	setp.lt.s32	%p312, %r338, %r73;
	mov.f32 	%f2324, %f2325;
	@%p312 bra 	BB15_208;

BB15_209:
	ld.local.f32 	%f2122, [%rd19];
	rcp.rn.f32 	%f2123, %f2122;
	ld.local.f32 	%f2124, [%rd22];
	sub.f32 	%f2125, %f2124, %f2324;
	mul.f32 	%f2126, %f2123, %f2125;
	st.local.f32 	[%rd22], %f2126;
	bra.uni 	BB15_210;

BB15_206:
	ld.local.f32 	%f2114, [%rd19];
	rcp.rn.f32 	%f2115, %f2114;
	ld.local.f32 	%f2116, [%rd22];
	mul.f32 	%f2117, %f2115, %f2116;
	st.local.f32 	[%rd22], %f2117;

BB15_210:
	add.s32 	%r336, %r336, 1;
	setp.lt.s32	%p313, %r336, 5;
	add.s64 	%rd152, %rd152, 1;
	@%p313 bra 	BB15_205;

BB15_211:
	setp.lt.s32	%p314, %r337, 5;
	@%p314 bra 	BB15_196;

	ld.local.f32 	%f473, [%rd3+96];
	mov.u32 	%r339, 0;

BB15_213:
	mov.u64 	%rd155, 0;
	mul.wide.s32 	%rd109, %r339, 5;
	add.s64 	%rd30, %rd109, 4;
	setp.eq.s32	%p315, %r339, 0;
	selp.f32	%f2127, 0f3F800000, 0f00000000, %p315;
	st.local.f32 	[%rd1], %f2127;
	mov.u32 	%r340, 1;

BB15_214:
	shl.b64 	%rd110, %rd155, 2;
	add.s64 	%rd111, %rd110, %rd3;
	add.s64 	%rd157, %rd111, 4;
	setp.lt.s32	%p316, %r340, 1;
	mov.f32 	%f2328, 0f00000000;
	mov.u32 	%r341, -1;
	mov.f32 	%f2327, %f2328;
	mov.u64 	%rd156, %rd1;
	@%p316 bra 	BB15_216;

BB15_215:
	mov.u64 	%rd34, %rd156;
	ld.local.f32 	%f2130, [%rd34];
	ld.local.f32 	%f2131, [%rd157];
	fma.rn.f32 	%f2328, %f2131, %f2130, %f2328;
	add.s64 	%rd157, %rd157, 20;
	add.s64 	%rd37, %rd34, 4;
	add.s32 	%r283, %r340, -1;
	add.s32 	%r341, %r341, 1;
	setp.lt.s32	%p317, %r341, %r283;
	mov.u64 	%rd156, %rd37;
	mov.f32 	%f2327, %f2328;
	@%p317 bra 	BB15_215;

BB15_216:
	setp.eq.s32	%p318, %r340, %r339;
	selp.f32	%f2132, 0f3F800000, 0f00000000, %p318;
	mul.wide.s32 	%rd112, %r340, 4;
	add.s64 	%rd113, %rd1, %rd112;
	sub.f32 	%f2133, %f2132, %f2327;
	st.local.f32 	[%rd113], %f2133;
	add.s32 	%r340, %r340, 1;
	setp.lt.s32	%p319, %r340, 5;
	add.s64 	%rd155, %rd155, 1;
	@%p319 bra 	BB15_214;

	ld.local.f32 	%f2134, [%rd1+16];
	div.rn.f32 	%f2135, %f2134, %f473;
	mul.lo.s32 	%r84, %r339, 5;
	add.s32 	%r285, %r84, 4;
	mul.wide.s32 	%rd115, %r285, 4;
	add.s64 	%rd116, %rd4, %rd115;
	st.local.f32 	[%rd116], %f2135;
	mov.u32 	%r342, 3;
	mov.u64 	%rd158, 0;

BB15_218:
	mov.u32 	%r85, %r342;
	sub.s64 	%rd117, %rd30, %rd158;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd160, %rd4, %rd118;
	mul.lo.s64 	%rd119, %rd158, -6;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd121, %rd120, %rd3;
	add.s64 	%rd159, %rd121, 92;
	add.s32 	%r343, %r85, 1;
	mov.f32 	%f2330, 0f00000000;
	mov.f32 	%f2331, %f2330;
	setp.gt.s32	%p320, %r343, 4;
	@%p320 bra 	BB15_220;

BB15_219:
	ld.local.f32 	%f2138, [%rd160];
	ld.local.f32 	%f2139, [%rd159];
	fma.rn.f32 	%f2331, %f2139, %f2138, %f2331;
	add.s64 	%rd160, %rd160, 4;
	add.s64 	%rd159, %rd159, 20;
	add.s32 	%r343, %r343, 1;
	setp.lt.s32	%p321, %r343, 5;
	mov.f32 	%f2330, %f2331;
	@%p321 bra 	BB15_219;

BB15_220:
	mul.lo.s32 	%r286, %r85, 6;
	mul.wide.s32 	%rd122, %r286, 4;
	add.s64 	%rd123, %rd3, %rd122;
	ld.local.f32 	%f2140, [%rd123];
	rcp.rn.f32 	%f2141, %f2140;
	mul.wide.s32 	%rd124, %r85, 4;
	add.s64 	%rd125, %rd1, %rd124;
	ld.local.f32 	%f2142, [%rd125];
	sub.f32 	%f2143, %f2142, %f2330;
	mul.f32 	%f2144, %f2141, %f2143;
	add.s32 	%r287, %r85, %r84;
	mul.wide.s32 	%rd126, %r287, 4;
	add.s64 	%rd127, %rd4, %rd126;
	st.local.f32 	[%rd127], %f2144;
	add.s32 	%r342, %r85, -1;
	add.s64 	%rd158, %rd158, 1;
	setp.gt.s32	%p322, %r85, 0;
	@%p322 bra 	BB15_218;

	add.s32 	%r339, %r339, 1;
	setp.lt.s32	%p323, %r339, 5;
	@%p323 bra 	BB15_213;

	ld.param.u64 	%rd149, [kernel_MLEFit_z_param_13];
	ld.param.u64 	%rd148, [kernel_MLEFit_z_param_12];
	ld.param.u32 	%r296, [kernel_MLEFit_z_param_14];
	mov.u32 	%r295, %ctaid.x;
	mov.u32 	%r294, %ntid.x;
	mad.lo.s32 	%r293, %r294, %r295, %r3;
	ld.param.u64 	%rd147, [kernel_MLEFit_z_param_11];
	ld.local.f32 	%f2145, [%rd4];
	ld.local.f32 	%f2146, [%rd4+24];
	ld.local.f32 	%f2147, [%rd4+48];
	ld.local.f32 	%f2148, [%rd4+72];
	ld.local.f32 	%f2149, [%rd4+96];
	cvta.to.global.u64 	%rd128, %rd147;
	mul.wide.s32 	%rd129, %r293, 4;
	add.s64 	%rd130, %rd128, %rd129;
	st.global.f32 	[%rd130], %f2301;
	mul.wide.s32 	%rd131, %r296, 4;
	add.s64 	%rd132, %rd130, %rd131;
	st.global.f32 	[%rd132], %f2300;
	add.s64 	%rd133, %rd132, %rd131;
	st.global.f32 	[%rd133], %f2299;
	add.s64 	%rd134, %rd133, %rd131;
	st.global.f32 	[%rd134], %f2294;
	add.s64 	%rd135, %rd134, %rd131;
	st.global.f32 	[%rd135], %f2287;
	cvta.to.global.u64 	%rd136, %rd148;
	add.s64 	%rd137, %rd136, %rd129;
	st.global.f32 	[%rd137], %f2145;
	add.s64 	%rd138, %rd137, %rd131;
	st.global.f32 	[%rd138], %f2146;
	add.s64 	%rd139, %rd138, %rd131;
	st.global.f32 	[%rd139], %f2147;
	add.s64 	%rd140, %rd139, %rd131;
	st.global.f32 	[%rd140], %f2148;
	add.s64 	%rd141, %rd140, %rd131;
	st.global.f32 	[%rd141], %f2149;
	cvta.to.global.u64 	%rd142, %rd149;
	add.s64 	%rd143, %rd142, %rd129;
	st.global.f32 	[%rd143], %f2319;

BB15_223:
	ret;
}

	// .globl	kernel_MLEFit_sigmaxy
.visible .entry kernel_MLEFit_sigmaxy(
	.param .u64 kernel_MLEFit_sigmaxy_param_0,
	.param .f32 kernel_MLEFit_sigmaxy_param_1,
	.param .u32 kernel_MLEFit_sigmaxy_param_2,
	.param .u32 kernel_MLEFit_sigmaxy_param_3,
	.param .u64 kernel_MLEFit_sigmaxy_param_4,
	.param .u64 kernel_MLEFit_sigmaxy_param_5,
	.param .u64 kernel_MLEFit_sigmaxy_param_6,
	.param .u32 kernel_MLEFit_sigmaxy_param_7
)
{
	.local .align 4 .b8 	__local_depot16[2097564];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<287>;
	.reg .f32 	%f<1928>;
	.reg .b32 	%r<291>;
	.reg .b64 	%rd<148>;


	mov.u64 	%rd147, __local_depot16;
	cvta.local.u64 	%SP, %rd147;
	ld.param.u64 	%rd50, [kernel_MLEFit_sigmaxy_param_0];
	ld.param.f32 	%f1891, [kernel_MLEFit_sigmaxy_param_1];
	ld.param.u32 	%r75, [kernel_MLEFit_sigmaxy_param_2];
	ld.param.u32 	%r76, [kernel_MLEFit_sigmaxy_param_3];
	ld.param.u32 	%r77, [kernel_MLEFit_sigmaxy_param_7];
	add.u64 	%rd54, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd54;
	add.u64 	%rd55, %SP, 100;
	cvta.to.local.u64 	%rd2, %rd55;
	add.u64 	%rd56, %SP, 2097252;
	cvta.to.local.u64 	%rd3, %rd56;
	add.u64 	%rd57, %SP, 2097396;
	cvta.to.local.u64 	%rd4, %rd57;
	add.u64 	%rd58, %SP, 2097540;
	cvta.to.local.u64 	%rd5, %rd58;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r78, %r1, %r2, %r3;
	setp.ge.s32	%p10, %r78, %r77;
	@%p10 bra 	BB16_180;

	mov.u32 	%r79, 0;
	st.local.u32 	[%rd3], %r79;
	st.local.u32 	[%rd3+4], %r79;
	st.local.u32 	[%rd3+8], %r79;
	st.local.u32 	[%rd3+12], %r79;
	st.local.u32 	[%rd3+16], %r79;
	st.local.u32 	[%rd3+20], %r79;
	st.local.u32 	[%rd3+24], %r79;
	st.local.u32 	[%rd3+28], %r79;
	st.local.u32 	[%rd3+32], %r79;
	st.local.u32 	[%rd3+36], %r79;
	st.local.u32 	[%rd3+40], %r79;
	st.local.u32 	[%rd3+44], %r79;
	st.local.u32 	[%rd3+48], %r79;
	st.local.u32 	[%rd3+52], %r79;
	st.local.u32 	[%rd3+56], %r79;
	st.local.u32 	[%rd3+60], %r79;
	st.local.u32 	[%rd3+64], %r79;
	st.local.u32 	[%rd3+68], %r79;
	st.local.u32 	[%rd3+72], %r79;
	st.local.u32 	[%rd3+76], %r79;
	st.local.u32 	[%rd3+80], %r79;
	st.local.u32 	[%rd3+84], %r79;
	st.local.u32 	[%rd3+88], %r79;
	st.local.u32 	[%rd3+92], %r79;
	st.local.u32 	[%rd3+96], %r79;
	st.local.u32 	[%rd3+100], %r79;
	st.local.u32 	[%rd3+104], %r79;
	st.local.u32 	[%rd3+108], %r79;
	st.local.u32 	[%rd3+112], %r79;
	st.local.u32 	[%rd3+116], %r79;
	st.local.u32 	[%rd3+120], %r79;
	st.local.u32 	[%rd3+124], %r79;
	st.local.u32 	[%rd3+128], %r79;
	st.local.u32 	[%rd3+132], %r79;
	st.local.u32 	[%rd3+136], %r79;
	st.local.u32 	[%rd3+140], %r79;
	mov.u64 	%rd59, 0;
	st.local.u32 	[%rd4+4], %rd59;
	st.local.u32 	[%rd4], %rd59;
	st.local.u32 	[%rd4+12], %rd59;
	st.local.u32 	[%rd4+8], %rd59;
	st.local.u32 	[%rd4+20], %rd59;
	st.local.u32 	[%rd4+16], %rd59;
	st.local.u32 	[%rd4+28], %rd59;
	st.local.u32 	[%rd4+24], %rd59;
	st.local.u32 	[%rd4+36], %rd59;
	st.local.u32 	[%rd4+32], %rd59;
	st.local.u32 	[%rd4+44], %rd59;
	st.local.u32 	[%rd4+40], %rd59;
	st.local.u32 	[%rd4+52], %rd59;
	st.local.u32 	[%rd4+48], %rd59;
	st.local.u32 	[%rd4+60], %rd59;
	st.local.u32 	[%rd4+56], %rd59;
	st.local.u32 	[%rd4+68], %rd59;
	st.local.u32 	[%rd4+64], %rd59;
	st.local.u32 	[%rd4+76], %rd59;
	st.local.u32 	[%rd4+72], %rd59;
	st.local.u32 	[%rd4+84], %rd59;
	st.local.u32 	[%rd4+80], %rd59;
	st.local.u32 	[%rd4+92], %rd59;
	st.local.u32 	[%rd4+88], %rd59;
	st.local.u32 	[%rd4+100], %rd59;
	st.local.u32 	[%rd4+96], %rd59;
	st.local.u32 	[%rd4+108], %rd59;
	st.local.u32 	[%rd4+104], %rd59;
	st.local.u32 	[%rd4+116], %rd59;
	st.local.u32 	[%rd4+112], %rd59;
	st.local.u32 	[%rd4+124], %rd59;
	st.local.u32 	[%rd4+120], %rd59;
	st.local.u32 	[%rd4+132], %rd59;
	st.local.u32 	[%rd4+128], %rd59;
	st.local.u32 	[%rd4+140], %rd59;
	st.local.u32 	[%rd4+136], %rd59;
	mul.lo.s32 	%r4, %r75, %r75;
	mul.lo.s32 	%r5, %r3, %r4;
	setp.lt.s32	%p11, %r75, 1;
	@%p11 bra 	BB16_6;

	cvta.to.global.u64 	%rd7, %rd50;
	mul.lo.s32 	%r81, %r2, %r4;
	mad.lo.s32 	%r6, %r81, %r1, %r5;
	mov.u32 	%r80, 0;
	mov.u32 	%r258, %r80;

BB16_3:
	add.s32 	%r8, %r6, %r258;
	add.s32 	%r9, %r258, %r5;
	mov.u32 	%r257, %r80;

BB16_4:
	mov.u32 	%r10, %r257;
	mul.lo.s32 	%r83, %r10, %r75;
	add.s32 	%r84, %r8, %r83;
	mul.wide.s32 	%rd60, %r84, 4;
	add.s64 	%rd61, %rd7, %rd60;
	ld.global.f32 	%f389, [%rd61];
	add.s32 	%r85, %r9, %r83;
	mul.wide.s32 	%rd62, %r85, 4;
	add.s64 	%rd63, %rd2, %rd62;
	st.local.f32 	[%rd63], %f389;
	add.s32 	%r11, %r10, 1;
	setp.lt.s32	%p12, %r11, %r75;
	mov.u32 	%r257, %r11;
	@%p12 bra 	BB16_4;

	add.s32 	%r258, %r258, 1;
	setp.lt.s32	%p13, %r258, %r75;
	@%p13 bra 	BB16_3;

BB16_6:
	cvt.s64.s32	%rd8, %r5;
	mov.f32 	%f395, 0f00000000;
	mov.f32 	%f1838, %f395;
	mov.f32 	%f1832, %f395;
	mov.f32 	%f1855, %f395;
	mov.f32 	%f1840, %f395;
	mov.f32 	%f1834, %f395;
	mov.f32 	%f1853, %f395;
	@%p11 bra 	BB16_11;

	mov.u32 	%r261, %r79;

BB16_8:
	mov.f32 	%f1845, %f1855;
	mov.f32 	%f1854, %f1845;
	mov.f32 	%f1837, %f1840;
	mov.f32 	%f1839, %f1837;
	mov.f32 	%f1831, %f1834;
	mov.f32 	%f1833, %f1831;
	cvt.rn.f32.s32	%f4, %r261;
	mov.u32 	%r260, %r79;

BB16_9:
	mov.u32 	%r14, %r260;
	mad.lo.s32 	%r89, %r14, %r75, %r261;
	cvt.s64.s32	%rd64, %r89;
	add.s64 	%rd65, %rd64, %rd8;
	shl.b64 	%rd66, %rd65, 2;
	add.s64 	%rd67, %rd2, %rd66;
	ld.local.f32 	%f396, [%rd67];
	fma.rn.f32 	%f1854, %f4, %f396, %f1854;
	cvt.rn.f32.s32	%f397, %r14;
	fma.rn.f32 	%f1839, %f397, %f396, %f1839;
	add.f32 	%f1833, %f1833, %f396;
	add.s32 	%r15, %r14, 1;
	setp.lt.s32	%p15, %r15, %r75;
	mov.u32 	%r260, %r15;
	@%p15 bra 	BB16_9;

	add.s32 	%r261, %r261, 1;
	setp.lt.s32	%p16, %r261, %r75;
	mov.f32 	%f1834, %f1833;
	mov.f32 	%f1832, %f1833;
	mov.f32 	%f1840, %f1839;
	mov.f32 	%f1838, %f1839;
	mov.f32 	%f1855, %f1854;
	mov.f32 	%f1844, %f1854;
	mov.f32 	%f1853, %f1844;
	@%p16 bra 	BB16_8;

BB16_11:
	mov.f32 	%f13, %f1853;
	div.rn.f32 	%f1897, %f13, %f1832;
	div.rn.f32 	%f1896, %f1838, %f1832;
	mov.f32 	%f400, 0f3F000000;
	div.rn.f32 	%f401, %f400, %f1891;
	div.rn.f32 	%f16, %f401, %f1891;
	mov.f32 	%f1894, 0f51BA43B7;
	mov.f32 	%f1850, %f395;
	@%p11 bra 	BB16_20;

	mul.lo.s32 	%r91, %r3, %r75;
	mul.lo.s32 	%r92, %r91, %r75;
	mul.wide.s32 	%rd68, %r92, 4;
	add.s64 	%rd9, %rd2, %rd68;
	mov.f32 	%f1852, 0f00000000;
	mov.u32 	%r90, 0;
	mov.f32 	%f1894, 0f51BA43B7;
	mov.u32 	%r270, %r90;

BB16_13:
	mov.f32 	%f1849, %f1852;
	mov.f32 	%f1851, %f1849;
	mov.u32 	%r269, %r90;

BB16_14:
	mov.u32 	%r265, %r269;
	mov.u32 	%r18, %r265;
	mov.f32 	%f1842, 0f00000000;
	mov.f32 	%f1841, %f1842;
	mov.u32 	%r268, %r90;

BB16_15:
	mul.lo.s32 	%r96, %r75, %r268;
	mul.wide.s32 	%rd69, %r96, 4;
	add.s64 	%rd135, %rd9, %rd69;
	sub.s32 	%r97, %r268, %r270;
	cvt.rn.f32.s32	%f406, %r97;
	mul.f32 	%f407, %f406, %f406;
	mul.f32 	%f408, %f16, %f407;
	mul.f32 	%f409, %f408, 0fBFB8AA3B;
	ex2.approx.f32 	%f23, %f409;
	mov.u32 	%r266, %r90;
	mov.u32 	%r267, %r18;

BB16_16:
	mov.u32 	%r20, %r267;
	mov.u32 	%r21, %r266;
	cvt.rn.f32.s32	%f410, %r20;
	mul.f32 	%f411, %f410, %f410;
	mul.f32 	%f412, %f16, %f411;
	mul.f32 	%f413, %f412, 0fBFB8AA3B;
	ex2.approx.f32 	%f414, %f413;
	mul.f32 	%f415, %f23, %f414;
	ld.local.f32 	%f416, [%rd135];
	fma.rn.f32 	%f1842, %f415, %f416, %f1842;
	add.f32 	%f1841, %f1841, %f415;
	add.s32 	%r22, %r20, -1;
	add.s64 	%rd135, %rd135, 4;
	add.s32 	%r23, %r21, 1;
	setp.lt.s32	%p18, %r23, %r75;
	mov.u32 	%r266, %r23;
	mov.u32 	%r267, %r22;
	@%p18 bra 	BB16_16;

	add.s32 	%r268, %r268, 1;
	setp.lt.s32	%p19, %r268, %r75;
	@%p19 bra 	BB16_15;

	div.rn.f32 	%f417, %f1842, %f1841;
	max.f32 	%f1851, %f1851, %f417;
	min.f32 	%f1894, %f1894, %f417;
	add.s32 	%r269, %r18, 1;
	setp.lt.s32	%p20, %r269, %r75;
	@%p20 bra 	BB16_14;

	add.s32 	%r270, %r270, 1;
	setp.lt.s32	%p21, %r270, %r75;
	mov.f32 	%f1852, %f1851;
	mov.f32 	%f1850, %f1851;
	@%p21 bra 	BB16_13;

BB16_20:
	sub.f32 	%f418, %f1850, %f1894;
	add.f32 	%f419, %f418, %f418;
	mul.f32 	%f420, %f419, 0f40490FDB;
	mul.f32 	%f421, %f420, %f1891;
	mul.f32 	%f422, %f421, %f1891;
	max.f32 	%f1895, %f395, %f422;
	setp.lt.s32	%p22, %r76, 1;
	mov.f32 	%f1890, %f1891;
	@%p22 bra 	BB16_82;

	div.rn.f32 	%f33, %f1891, 0f41200000;
	mov.u32 	%r271, 0;
	mov.f32 	%f1893, %f1891;
	mov.f32 	%f1892, %f1891;

BB16_22:
	mov.f32 	%f1884, 0f00000000;
	mov.f32 	%f1883, %f1884;
	mov.f32 	%f1882, %f1884;
	mov.f32 	%f1881, %f1884;
	mov.f32 	%f1880, %f1884;
	mov.f32 	%f1879, %f1884;
	mov.f32 	%f1878, %f1884;
	mov.f32 	%f1877, %f1884;
	mov.f32 	%f1876, %f1884;
	mov.f32 	%f1875, %f1884;
	mov.f32 	%f1874, %f1884;
	mov.f32 	%f1873, %f1884;
	@%p11 bra 	BB16_81;

	div.rn.f32 	%f449, %f400, %f1892;
	div.rn.f32 	%f40, %f449, %f1892;
	div.rn.f32 	%f450, %f400, %f1893;
	div.rn.f32 	%f41, %f450, %f1893;
	neg.f32 	%f451, %f1895;
	div.rn.f32 	%f42, %f451, 0f40206C99;
	div.rn.f32 	%f43, %f42, %f1892;
	div.rn.f32 	%f44, %f42, %f1893;
	div.rn.f32 	%f45, %f43, %f1892;
	mov.f32 	%f452, 0fC0000000;
	div.rn.f32 	%f46, %f452, %f1892;
	div.rn.f32 	%f47, %f1895, 0f40206C99;
	div.rn.f32 	%f48, %f44, %f1893;
	div.rn.f32 	%f49, %f452, %f1893;
	mov.u32 	%r272, 0;
	mov.f32 	%f1884, 0f00000000;
	mov.f32 	%f1883, %f1884;
	mov.f32 	%f1882, %f1884;
	mov.f32 	%f1881, %f1884;
	mov.f32 	%f1880, %f1884;
	mov.f32 	%f1879, %f1884;
	mov.f32 	%f1878, %f1884;
	mov.f32 	%f1877, %f1884;
	mov.f32 	%f1876, %f1884;
	mov.f32 	%f1875, %f1884;
	mov.f32 	%f1874, %f1884;
	mov.f32 	%f1873, %f1884;

BB16_24:
	mov.u32 	%r273, 0;
	cvt.rn.f32.s32	%f62, %r272;
	sub.f32 	%f63, %f62, %f1897;
	add.f32 	%f453, %f63, 0f3F000000;
	sqrt.rn.f32 	%f454, %f40;
	mul.f32 	%f64, %f453, %f454;
	abs.f32 	%f65, %f64;
	add.f32 	%f455, %f63, 0fBF000000;
	mul.f32 	%f67, %f455, %f454;
	abs.f32 	%f68, %f67;
	add.f32 	%f456, %f62, 0f3F000000;
	sub.f32 	%f457, %f456, %f1897;
	div.rn.f32 	%f71, %f457, %f1892;
	lg2.approx.f32 	%f458, %f71;
	add.f32 	%f459, %f458, %f458;
	ex2.approx.f32 	%f460, %f459;
	mul.f32 	%f72, %f460, 0fBF000000;
	mul.f32 	%f461, %f72, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f462, %f461;
	mov.f32 	%f463, 0fBF317200;
	fma.rn.f32 	%f464, %f462, %f463, %f72;
	mov.f32 	%f465, 0fB5BFBE8E;
	fma.rn.f32 	%f466, %f462, %f465, %f464;
	mul.f32 	%f73, %f466, 0f3FB8AA3B;
	add.f32 	%f467, %f462, 0f00000000;
	ex2.approx.f32 	%f74, %f467;
	add.f32 	%f468, %f62, 0fBF000000;
	sub.f32 	%f469, %f468, %f1897;
	div.rn.f32 	%f75, %f469, %f1892;
	lg2.approx.f32 	%f470, %f75;
	add.f32 	%f471, %f470, %f470;
	ex2.approx.f32 	%f472, %f471;
	mul.f32 	%f76, %f472, 0fBF000000;
	mul.f32 	%f473, %f76, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f474, %f473;
	fma.rn.f32 	%f475, %f474, %f463, %f76;
	fma.rn.f32 	%f476, %f474, %f465, %f475;
	mul.f32 	%f77, %f476, 0f3FB8AA3B;
	add.f32 	%f477, %f474, 0f00000000;
	ex2.approx.f32 	%f78, %f477;
	lg2.approx.f32 	%f478, %f1892;
	mul.f32 	%f479, %f478, 0f40400000;
	ex2.approx.f32 	%f480, %f479;
	div.rn.f32 	%f79, %f42, %f480;
	lg2.approx.f32 	%f481, %f1893;
	mul.f32 	%f482, %f481, 0f40400000;
	ex2.approx.f32 	%f483, %f482;
	div.rn.f32 	%f80, %f42, %f483;
	mov.f32 	%f484, 0f3F800000;
	cvt.rzi.f32.f32	%f485, %f484;
	add.f32 	%f486, %f485, %f485;
	mov.f32 	%f487, 0f40000000;
	sub.f32 	%f488, %f487, %f486;
	abs.f32 	%f81, %f488;
	setp.eq.f32	%p1, %f81, 0f3F800000;
	abs.f32 	%f82, %f71;
	setp.lt.f32	%p24, %f82, 0f00800000;
	mul.f32 	%f489, %f82, 0f4B800000;
	selp.f32	%f490, 0fC3170000, 0fC2FE0000, %p24;
	selp.f32	%f491, %f489, %f82, %p24;
	mov.b32 	 %r103, %f491;
	and.b32  	%r104, %r103, 8388607;
	or.b32  	%r105, %r104, 1065353216;
	mov.b32 	 %f492, %r105;
	shr.u32 	%r106, %r103, 23;
	cvt.rn.f32.u32	%f493, %r106;
	add.f32 	%f494, %f490, %f493;
	setp.gt.f32	%p25, %f492, 0f3FB504F3;
	mul.f32 	%f495, %f492, 0f3F000000;
	add.f32 	%f496, %f494, 0f3F800000;
	selp.f32	%f497, %f495, %f492, %p25;
	selp.f32	%f498, %f496, %f494, %p25;
	add.f32 	%f83, %f497, 0fBF800000;
	add.f32 	%f84, %f497, 0f3F800000;
	add.f32 	%f85, %f83, %f83;
	mov.f32 	%f499, 0f3F317200;
	mul.rn.f32 	%f86, %f498, %f499;
	mov.f32 	%f500, 0f35BFBE8E;
	mul.rn.f32 	%f87, %f498, %f500;
	abs.f32 	%f88, %f487;
	setp.gt.f32	%p26, %f88, 0f77F684DF;
	selp.f32	%f89, 0f39800000, 0f40000000, %p26;
	abs.f32 	%f90, %f75;
	setp.lt.f32	%p27, %f90, 0f00800000;
	mul.f32 	%f501, %f90, 0f4B800000;
	selp.f32	%f502, 0fC3170000, 0fC2FE0000, %p27;
	selp.f32	%f503, %f501, %f90, %p27;
	mov.b32 	 %r107, %f503;
	and.b32  	%r108, %r107, 8388607;
	or.b32  	%r109, %r108, 1065353216;
	mov.b32 	 %f504, %r109;
	shr.u32 	%r110, %r107, 23;
	cvt.rn.f32.u32	%f505, %r110;
	add.f32 	%f506, %f502, %f505;
	setp.gt.f32	%p28, %f504, 0f3FB504F3;
	mul.f32 	%f507, %f504, 0f3F000000;
	add.f32 	%f508, %f506, 0f3F800000;
	selp.f32	%f509, %f507, %f504, %p28;
	selp.f32	%f510, %f508, %f506, %p28;
	add.f32 	%f91, %f509, 0fBF800000;
	add.f32 	%f92, %f509, 0f3F800000;
	add.f32 	%f93, %f91, %f91;
	mul.rn.f32 	%f94, %f510, %f499;
	mul.rn.f32 	%f95, %f510, %f500;
	mul.f32 	%f511, %f478, 0f40A00000;
	ex2.approx.f32 	%f512, %f511;
	div.rn.f32 	%f96, %f47, %f512;
	lg2.approx.f32 	%f513, %f453;
	mul.f32 	%f514, %f513, 0f40400000;
	ex2.approx.f32 	%f97, %f514;
	lg2.approx.f32 	%f515, %f455;
	mul.f32 	%f516, %f515, 0f40400000;
	ex2.approx.f32 	%f98, %f516;
	mul.f32 	%f517, %f481, 0f40A00000;
	ex2.approx.f32 	%f518, %f517;
	div.rn.f32 	%f99, %f47, %f518;

BB16_25:
	setp.ltu.f32	%p29, %f65, 0f3F800000;
	@%p29 bra 	BB16_27;
	bra.uni 	BB16_26;

BB16_27:
	mul.f32 	%f1828, %f64, %f64;
	mov.f32 	%f537, 0f3BA0C9F8;
	mov.f32 	%f538, 0fBA1268FB;
	fma.rn.f32 	%f539, %f538, %f1828, %f537;
	mov.f32 	%f540, 0fBCDABFD4;
	fma.rn.f32 	%f541, %f539, %f1828, %f540;
	mov.f32 	%f542, 0f3DE70331;
	fma.rn.f32 	%f543, %f541, %f1828, %f542;
	mov.f32 	%f544, 0fBEC09330;
	fma.rn.f32 	%f545, %f543, %f1828, %f544;
	mov.f32 	%f546, 0f3F906EBA;
	fma.rn.f32 	%f547, %f545, %f1828, %f546;
	mul.f32 	%f1856, %f64, %f547;
	bra.uni 	BB16_28;

BB16_26:
	setp.ltu.f32	%p30, %f65, 0f407AD445;
	mov.f32 	%f521, 0f3A03BB71;
	mov.f32 	%f522, 0fB7B730FB;
	fma.rn.f32 	%f523, %f522, %f65, %f521;
	mov.f32 	%f524, 0fBBACA3B3;
	fma.rn.f32 	%f525, %f523, %f65, %f524;
	mov.f32 	%f526, 0f3D0A7445;
	fma.rn.f32 	%f527, %f525, %f65, %f526;
	mov.f32 	%f528, 0fBE1B3B75;
	fma.rn.f32 	%f529, %f527, %f65, %f528;
	mov.f32 	%f530, 0fBF6B385A;
	fma.rn.f32 	%f531, %f529, %f65, %f530;
	mov.f32 	%f532, 0fBFD0316E;
	fma.rn.f32 	%f533, %f531, %f65, %f532;
	mov.f32 	%f534, 0fBA031CCE;
	fma.rn.f32 	%f520, %f533, %f65, %f534;
	// inline asm
	ex2.approx.ftz.f32 %f519,%f520;
	// inline asm
	sub.f32 	%f536, %f484, %f519;
	mov.b32 	 %r111, %f536;
	selp.b32	%r112, %r111, 1065353216, %p30;
	mov.b32 	 %r113, %f64;
	and.b32  	%r114, %r113, -2147483648;
	or.b32  	%r115, %r112, %r114;
	mov.b32 	 %f1856, %r115;

BB16_28:
	setp.ltu.f32	%p31, %f68, 0f3F800000;
	@%p31 bra 	BB16_30;
	bra.uni 	BB16_29;

BB16_30:
	mul.f32 	%f1827, %f67, %f67;
	mov.f32 	%f566, 0f3BA0C9F8;
	mov.f32 	%f567, 0fBA1268FB;
	fma.rn.f32 	%f568, %f567, %f1827, %f566;
	mov.f32 	%f569, 0fBCDABFD4;
	fma.rn.f32 	%f570, %f568, %f1827, %f569;
	mov.f32 	%f571, 0f3DE70331;
	fma.rn.f32 	%f572, %f570, %f1827, %f571;
	mov.f32 	%f573, 0fBEC09330;
	fma.rn.f32 	%f574, %f572, %f1827, %f573;
	mov.f32 	%f575, 0f3F906EBA;
	fma.rn.f32 	%f576, %f574, %f1827, %f575;
	mul.f32 	%f1857, %f67, %f576;
	bra.uni 	BB16_31;

BB16_29:
	setp.ltu.f32	%p32, %f68, 0f407AD445;
	mov.f32 	%f550, 0f3A03BB71;
	mov.f32 	%f551, 0fB7B730FB;
	fma.rn.f32 	%f552, %f551, %f68, %f550;
	mov.f32 	%f553, 0fBBACA3B3;
	fma.rn.f32 	%f554, %f552, %f68, %f553;
	mov.f32 	%f555, 0f3D0A7445;
	fma.rn.f32 	%f556, %f554, %f68, %f555;
	mov.f32 	%f557, 0fBE1B3B75;
	fma.rn.f32 	%f558, %f556, %f68, %f557;
	mov.f32 	%f559, 0fBF6B385A;
	fma.rn.f32 	%f560, %f558, %f68, %f559;
	mov.f32 	%f561, 0fBFD0316E;
	fma.rn.f32 	%f562, %f560, %f68, %f561;
	mov.f32 	%f563, 0fBA031CCE;
	fma.rn.f32 	%f549, %f562, %f68, %f563;
	// inline asm
	ex2.approx.ftz.f32 %f548,%f549;
	// inline asm
	sub.f32 	%f565, %f484, %f548;
	mov.b32 	 %r116, %f565;
	selp.b32	%r117, %r116, 1065353216, %p32;
	mov.b32 	 %r118, %f67;
	and.b32  	%r119, %r118, -2147483648;
	or.b32  	%r120, %r117, %r119;
	mov.b32 	 %f1857, %r120;

BB16_31:
	sqrt.rn.f32 	%f1813, %f41;
	sub.f32 	%f577, %f1856, %f1857;
	mul.f32 	%f118, %f577, 0f3F000000;
	cvt.rn.f32.s32	%f119, %r273;
	sub.f32 	%f120, %f119, %f1896;
	add.f32 	%f121, %f120, 0f3F000000;
	mul.f32 	%f122, %f121, %f1813;
	abs.f32 	%f123, %f122;
	setp.ltu.f32	%p33, %f123, 0f3F800000;
	@%p33 bra 	BB16_33;
	bra.uni 	BB16_32;

BB16_33:
	mul.f32 	%f596, %f122, %f122;
	mov.f32 	%f597, 0f3BA0C9F8;
	mov.f32 	%f598, 0fBA1268FB;
	fma.rn.f32 	%f599, %f598, %f596, %f597;
	mov.f32 	%f600, 0fBCDABFD4;
	fma.rn.f32 	%f601, %f599, %f596, %f600;
	mov.f32 	%f602, 0f3DE70331;
	fma.rn.f32 	%f603, %f601, %f596, %f602;
	mov.f32 	%f604, 0fBEC09330;
	fma.rn.f32 	%f605, %f603, %f596, %f604;
	mov.f32 	%f606, 0f3F906EBA;
	fma.rn.f32 	%f607, %f605, %f596, %f606;
	mul.f32 	%f1858, %f122, %f607;
	bra.uni 	BB16_34;

BB16_32:
	mov.f32 	%f580, 0f3A03BB71;
	mov.f32 	%f581, 0fB7B730FB;
	fma.rn.f32 	%f582, %f581, %f123, %f580;
	mov.f32 	%f583, 0fBBACA3B3;
	fma.rn.f32 	%f584, %f582, %f123, %f583;
	mov.f32 	%f585, 0f3D0A7445;
	fma.rn.f32 	%f586, %f584, %f123, %f585;
	mov.f32 	%f587, 0fBE1B3B75;
	fma.rn.f32 	%f588, %f586, %f123, %f587;
	mov.f32 	%f589, 0fBF6B385A;
	fma.rn.f32 	%f590, %f588, %f123, %f589;
	mov.f32 	%f591, 0fBFD0316E;
	fma.rn.f32 	%f592, %f590, %f123, %f591;
	mov.f32 	%f593, 0fBA031CCE;
	fma.rn.f32 	%f579, %f592, %f123, %f593;
	// inline asm
	ex2.approx.ftz.f32 %f578,%f579;
	// inline asm
	sub.f32 	%f595, %f484, %f578;
	mov.b32 	 %r121, %f595;
	setp.ltu.f32	%p34, %f123, 0f407AD445;
	selp.b32	%r122, %r121, 1065353216, %p34;
	mov.b32 	 %r123, %f122;
	and.b32  	%r124, %r123, -2147483648;
	or.b32  	%r125, %r122, %r124;
	mov.b32 	 %f1858, %r125;

BB16_34:
	sqrt.rn.f32 	%f1814, %f41;
	add.f32 	%f127, %f120, 0fBF000000;
	mul.f32 	%f128, %f127, %f1814;
	abs.f32 	%f129, %f128;
	setp.ltu.f32	%p35, %f129, 0f3F800000;
	@%p35 bra 	BB16_36;
	bra.uni 	BB16_35;

BB16_36:
	mul.f32 	%f626, %f128, %f128;
	mov.f32 	%f627, 0f3BA0C9F8;
	mov.f32 	%f628, 0fBA1268FB;
	fma.rn.f32 	%f629, %f628, %f626, %f627;
	mov.f32 	%f630, 0fBCDABFD4;
	fma.rn.f32 	%f631, %f629, %f626, %f630;
	mov.f32 	%f632, 0f3DE70331;
	fma.rn.f32 	%f633, %f631, %f626, %f632;
	mov.f32 	%f634, 0fBEC09330;
	fma.rn.f32 	%f635, %f633, %f626, %f634;
	mov.f32 	%f636, 0f3F906EBA;
	fma.rn.f32 	%f637, %f635, %f626, %f636;
	mul.f32 	%f1859, %f128, %f637;
	bra.uni 	BB16_37;

BB16_35:
	mov.f32 	%f610, 0f3A03BB71;
	mov.f32 	%f611, 0fB7B730FB;
	fma.rn.f32 	%f612, %f611, %f129, %f610;
	mov.f32 	%f613, 0fBBACA3B3;
	fma.rn.f32 	%f614, %f612, %f129, %f613;
	mov.f32 	%f615, 0f3D0A7445;
	fma.rn.f32 	%f616, %f614, %f129, %f615;
	mov.f32 	%f617, 0fBE1B3B75;
	fma.rn.f32 	%f618, %f616, %f129, %f617;
	mov.f32 	%f619, 0fBF6B385A;
	fma.rn.f32 	%f620, %f618, %f129, %f619;
	mov.f32 	%f621, 0fBFD0316E;
	fma.rn.f32 	%f622, %f620, %f129, %f621;
	mov.f32 	%f623, 0fBA031CCE;
	fma.rn.f32 	%f609, %f622, %f129, %f623;
	// inline asm
	ex2.approx.ftz.f32 %f608,%f609;
	// inline asm
	sub.f32 	%f625, %f484, %f608;
	mov.b32 	 %r126, %f625;
	setp.ltu.f32	%p36, %f129, 0f407AD445;
	selp.b32	%r127, %r126, 1065353216, %p36;
	mov.b32 	 %r128, %f128;
	and.b32  	%r129, %r128, -2147483648;
	or.b32  	%r130, %r127, %r129;
	mov.b32 	 %f1859, %r130;

BB16_37:
	mad.lo.s32 	%r255, %r3, %r4, %r272;
	sub.f32 	%f650, %f1858, %f1859;
	mul.f32 	%f133, %f650, 0f3F000000;
	mul.f32 	%f651, %f118, %f1895;
	fma.rn.f32 	%f134, %f133, %f651, %f1894;
	mad.lo.s32 	%r131, %r273, %r75, %r255;
	mul.wide.s32 	%rd70, %r131, 4;
	add.s64 	%rd71, %rd2, %rd70;
	ld.local.f32 	%f135, [%rd71];
	// inline asm
	ex2.approx.ftz.f32 %f638,%f73;
	// inline asm
	mul.f32 	%f652, %f638, %f74;
	setp.lt.f32	%p37, %f72, 0fC2D20000;
	selp.f32	%f653, 0f00000000, %f652, %p37;
	setp.gt.f32	%p38, %f72, 0f42D20000;
	selp.f32	%f654, 0f7F800000, %f653, %p38;
	// inline asm
	ex2.approx.ftz.f32 %f640,%f77;
	// inline asm
	mul.f32 	%f655, %f640, %f78;
	setp.lt.f32	%p39, %f76, 0fC2D20000;
	selp.f32	%f656, 0f00000000, %f655, %p39;
	setp.gt.f32	%p40, %f76, 0f42D20000;
	selp.f32	%f657, 0f7F800000, %f656, %p40;
	sub.f32 	%f658, %f654, %f657;
	mul.f32 	%f659, %f43, %f658;
	mul.f32 	%f136, %f133, %f659;
	mul.f32 	%f662, %f457, %f654;
	mul.f32 	%f665, %f469, %f657;
	sub.f32 	%f666, %f662, %f665;
	mul.f32 	%f667, %f79, %f666;
	mul.f32 	%f137, %f133, %f667;
	add.f32 	%f668, %f119, 0f3F000000;
	sub.f32 	%f669, %f668, %f1896;
	div.rn.f32 	%f138, %f669, %f1893;
	lg2.approx.f32 	%f670, %f138;
	add.f32 	%f671, %f670, %f670;
	ex2.approx.f32 	%f672, %f671;
	mul.f32 	%f673, %f672, 0fBF000000;
	mul.f32 	%f674, %f673, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f675, %f674;
	fma.rn.f32 	%f677, %f675, %f463, %f673;
	fma.rn.f32 	%f679, %f675, %f465, %f677;
	mul.f32 	%f643, %f679, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f642,%f643;
	// inline asm
	add.f32 	%f680, %f675, 0f00000000;
	ex2.approx.f32 	%f681, %f680;
	mul.f32 	%f682, %f642, %f681;
	setp.lt.f32	%p41, %f673, 0fC2D20000;
	selp.f32	%f683, 0f00000000, %f682, %p41;
	setp.gt.f32	%p42, %f673, 0f42D20000;
	selp.f32	%f684, 0f7F800000, %f683, %p42;
	add.f32 	%f685, %f119, 0fBF000000;
	sub.f32 	%f686, %f685, %f1896;
	div.rn.f32 	%f139, %f686, %f1893;
	lg2.approx.f32 	%f687, %f139;
	add.f32 	%f688, %f687, %f687;
	ex2.approx.f32 	%f689, %f688;
	mul.f32 	%f690, %f689, 0fBF000000;
	mul.f32 	%f691, %f690, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f692, %f691;
	fma.rn.f32 	%f693, %f692, %f463, %f690;
	fma.rn.f32 	%f694, %f692, %f465, %f693;
	mul.f32 	%f645, %f694, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f644,%f645;
	// inline asm
	add.f32 	%f695, %f692, 0f00000000;
	ex2.approx.f32 	%f696, %f695;
	mul.f32 	%f697, %f644, %f696;
	setp.lt.f32	%p43, %f690, 0fC2D20000;
	selp.f32	%f698, 0f00000000, %f697, %p43;
	setp.gt.f32	%p44, %f690, 0f42D20000;
	selp.f32	%f699, 0f7F800000, %f698, %p44;
	sub.f32 	%f700, %f684, %f699;
	mul.f32 	%f701, %f44, %f700;
	mul.f32 	%f140, %f118, %f701;
	mul.f32 	%f702, %f669, %f684;
	mul.f32 	%f703, %f686, %f699;
	sub.f32 	%f704, %f702, %f703;
	mul.f32 	%f705, %f80, %f704;
	mul.f32 	%f141, %f118, %f705;
	// inline asm
	rcp.approx.ftz.f32 %f646,%f84;
	// inline asm
	mul.f32 	%f706, %f646, %f85;
	mul.f32 	%f707, %f706, %f706;
	mov.f32 	%f708, 0f3C4CAF63;
	mov.f32 	%f709, 0f3B18F0FE;
	fma.rn.f32 	%f710, %f709, %f707, %f708;
	mov.f32 	%f711, 0f3DAAAABD;
	fma.rn.f32 	%f712, %f710, %f707, %f711;
	mul.rn.f32 	%f713, %f712, %f707;
	mul.rn.f32 	%f714, %f713, %f706;
	sub.f32 	%f715, %f83, %f706;
	neg.f32 	%f716, %f706;
	add.f32 	%f717, %f715, %f715;
	fma.rn.f32 	%f718, %f716, %f83, %f717;
	mul.rn.f32 	%f719, %f646, %f718;
	add.f32 	%f720, %f714, %f706;
	sub.f32 	%f721, %f706, %f720;
	add.f32 	%f722, %f714, %f721;
	add.f32 	%f723, %f719, %f722;
	add.f32 	%f724, %f720, %f723;
	sub.f32 	%f725, %f720, %f724;
	add.f32 	%f726, %f723, %f725;
	add.f32 	%f727, %f86, %f724;
	sub.f32 	%f728, %f86, %f727;
	add.f32 	%f729, %f724, %f728;
	add.f32 	%f730, %f726, %f729;
	add.f32 	%f731, %f87, %f730;
	add.f32 	%f732, %f727, %f731;
	sub.f32 	%f733, %f727, %f732;
	add.f32 	%f734, %f731, %f733;
	mul.rn.f32 	%f735, %f89, %f732;
	neg.f32 	%f736, %f735;
	fma.rn.f32 	%f737, %f89, %f732, %f736;
	fma.rn.f32 	%f738, %f89, %f734, %f737;
	mov.f32 	%f739, 0f00000000;
	fma.rn.f32 	%f740, %f739, %f732, %f738;
	add.rn.f32 	%f741, %f735, %f740;
	neg.f32 	%f742, %f741;
	add.rn.f32 	%f743, %f735, %f742;
	add.rn.f32 	%f744, %f743, %f740;
	mov.b32 	 %r132, %f741;
	setp.eq.s32	%p45, %r132, 1118925336;
	add.s32 	%r133, %r132, -1;
	mov.b32 	 %f745, %r133;
	add.f32 	%f746, %f744, 0f37000000;
	selp.f32	%f747, %f745, %f741, %p45;
	selp.f32	%f142, %f746, %f744, %p45;
	mul.f32 	%f748, %f747, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f749, %f748;
	fma.rn.f32 	%f750, %f749, %f463, %f747;
	fma.rn.f32 	%f751, %f749, %f465, %f750;
	mul.f32 	%f649, %f751, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f648,%f649;
	// inline asm
	add.f32 	%f752, %f749, 0f00000000;
	ex2.approx.f32 	%f753, %f752;
	mul.f32 	%f754, %f648, %f753;
	setp.lt.f32	%p46, %f747, 0fC2D20000;
	selp.f32	%f755, 0f00000000, %f754, %p46;
	setp.gt.f32	%p47, %f747, 0f42D20000;
	selp.f32	%f1860, 0f7F800000, %f755, %p47;
	setp.eq.f32	%p48, %f1860, 0f7F800000;
	@%p48 bra 	BB16_39;

	fma.rn.f32 	%f1860, %f1860, %f142, %f1860;

BB16_39:
	mov.b32 	 %r134, %f1860;
	xor.b32  	%r135, %r134, -2147483648;
	mov.b32 	 %f756, %r135;
	setp.lt.f32	%p49, %f71, 0f00000000;
	and.pred  	%p50, %p49, %p1;
	selp.f32	%f146, %f756, %f1860, %p50;
	setp.eq.f32	%p51, %f71, 0f00000000;
	setp.geu.f32	%p52, %f71, 0f00000000;
	add.f32 	%f757, %f71, %f71;
	selp.f32	%f758, %f757, 0f00000000, %p1;
	selp.f32	%f1861, %f758, %f146, %p51;
	@%p52 bra 	BB16_41;

	cvt.rzi.f32.f32	%f760, %f487;
	setp.neu.f32	%p54, %f760, 0f40000000;
	selp.f32	%f1861, 0f7FFFFFFF, %f146, %p54;

BB16_41:
	abs.f32 	%f1815, %f71;
	add.f32 	%f761, %f1815, %f88;
	mov.b32 	 %r136, %f761;
	setp.lt.s32	%p55, %r136, 2139095040;
	setp.gtu.f32	%p56, %f88, 0f7F800000;
	setp.gtu.f32	%p57, %f1815, 0f7F800000;
	or.pred  	%p58, %p57, %p56;
	or.pred  	%p59, %p55, %p58;
	add.f32 	%f762, %f71, 0f40000000;
	selp.f32	%f1862, %f1861, %f762, %p55;
	@%p59 bra 	BB16_43;

	abs.f32 	%f1816, %f71;
	setp.eq.f32	%p60, %f88, 0f7F800000;
	setp.neu.f32	%p61, %f1816, 0f7F800000;
	or.pred  	%p62, %p60, %p61;
	setp.gt.f32	%p63, %f1816, 0f3F800000;
	selp.f32	%f763, 0f7F800000, 0f00000000, %p63;
	setp.eq.f32	%p64, %f71, 0fBF800000;
	selp.f32	%f764, 0f3F800000, %f763, %p64;
	selp.f32	%f765, %f764, %f1861, %p60;
	selp.f32	%f766, 0fFF800000, 0f7F800000, %p50;
	selp.f32	%f1862, %f765, %f766, %p62;

BB16_43:
	mov.f32 	%f1819, 0f3DAAAABD;
	mov.f32 	%f1818, 0f3C4CAF63;
	mov.f32 	%f1817, 0f3B18F0FE;
	mul.f32 	%f773, %f1862, 0fBF000000;
	setp.eq.f32	%p67, %f71, 0f3F800000;
	selp.f32	%f774, 0fBF000000, %f773, %p67;
	mul.f32 	%f775, %f774, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f776, %f775;
	fma.rn.f32 	%f778, %f776, %f463, %f774;
	fma.rn.f32 	%f780, %f776, %f465, %f778;
	mul.f32 	%f768, %f780, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f767,%f768;
	// inline asm
	add.f32 	%f781, %f776, 0f00000000;
	ex2.approx.f32 	%f782, %f781;
	mul.f32 	%f783, %f767, %f782;
	setp.lt.f32	%p68, %f774, 0fC2D20000;
	selp.f32	%f784, 0f00000000, %f783, %p68;
	setp.gt.f32	%p69, %f774, 0f42D20000;
	selp.f32	%f153, 0f7F800000, %f784, %p69;
	// inline asm
	rcp.approx.ftz.f32 %f769,%f92;
	// inline asm
	mul.f32 	%f785, %f769, %f93;
	mul.f32 	%f786, %f785, %f785;
	fma.rn.f32 	%f789, %f1817, %f786, %f1818;
	fma.rn.f32 	%f791, %f789, %f786, %f1819;
	mul.rn.f32 	%f792, %f791, %f786;
	mul.rn.f32 	%f793, %f792, %f785;
	sub.f32 	%f794, %f91, %f785;
	neg.f32 	%f795, %f785;
	add.f32 	%f796, %f794, %f794;
	fma.rn.f32 	%f797, %f795, %f91, %f796;
	mul.rn.f32 	%f798, %f769, %f797;
	add.f32 	%f799, %f793, %f785;
	sub.f32 	%f800, %f785, %f799;
	add.f32 	%f801, %f793, %f800;
	add.f32 	%f802, %f798, %f801;
	add.f32 	%f803, %f799, %f802;
	sub.f32 	%f804, %f799, %f803;
	add.f32 	%f805, %f802, %f804;
	add.f32 	%f806, %f94, %f803;
	sub.f32 	%f807, %f94, %f806;
	add.f32 	%f808, %f803, %f807;
	add.f32 	%f809, %f805, %f808;
	add.f32 	%f810, %f95, %f809;
	add.f32 	%f811, %f806, %f810;
	sub.f32 	%f812, %f806, %f811;
	add.f32 	%f813, %f810, %f812;
	mul.rn.f32 	%f814, %f89, %f811;
	neg.f32 	%f815, %f814;
	fma.rn.f32 	%f816, %f89, %f811, %f815;
	fma.rn.f32 	%f817, %f89, %f813, %f816;
	fma.rn.f32 	%f819, %f739, %f811, %f817;
	add.rn.f32 	%f820, %f814, %f819;
	neg.f32 	%f821, %f820;
	add.rn.f32 	%f822, %f814, %f821;
	add.rn.f32 	%f823, %f822, %f819;
	mov.b32 	 %r137, %f820;
	setp.eq.s32	%p70, %r137, 1118925336;
	add.s32 	%r138, %r137, -1;
	mov.b32 	 %f824, %r138;
	add.f32 	%f825, %f823, 0f37000000;
	selp.f32	%f826, %f824, %f820, %p70;
	selp.f32	%f154, %f825, %f823, %p70;
	mul.f32 	%f827, %f826, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f828, %f827;
	fma.rn.f32 	%f829, %f828, %f463, %f826;
	fma.rn.f32 	%f830, %f828, %f465, %f829;
	mul.f32 	%f772, %f830, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f771,%f772;
	// inline asm
	add.f32 	%f831, %f828, 0f00000000;
	ex2.approx.f32 	%f832, %f831;
	mul.f32 	%f833, %f771, %f832;
	setp.lt.f32	%p71, %f826, 0fC2D20000;
	selp.f32	%f834, 0f00000000, %f833, %p71;
	setp.gt.f32	%p72, %f826, 0f42D20000;
	selp.f32	%f1863, 0f7F800000, %f834, %p72;
	setp.eq.f32	%p73, %f1863, 0f7F800000;
	@%p73 bra 	BB16_45;

	fma.rn.f32 	%f1863, %f1863, %f154, %f1863;

BB16_45:
	mov.b32 	 %r139, %f1863;
	xor.b32  	%r140, %r139, -2147483648;
	mov.b32 	 %f835, %r140;
	setp.lt.f32	%p74, %f75, 0f00000000;
	and.pred  	%p75, %p74, %p1;
	selp.f32	%f158, %f835, %f1863, %p75;
	setp.eq.f32	%p76, %f75, 0f00000000;
	setp.geu.f32	%p77, %f75, 0f00000000;
	add.f32 	%f836, %f75, %f75;
	selp.f32	%f837, %f836, 0f00000000, %p1;
	selp.f32	%f1864, %f837, %f158, %p76;
	@%p77 bra 	BB16_47;

	cvt.rzi.f32.f32	%f839, %f487;
	setp.neu.f32	%p79, %f839, 0f40000000;
	selp.f32	%f1864, 0f7FFFFFFF, %f158, %p79;

BB16_47:
	abs.f32 	%f1820, %f75;
	add.f32 	%f840, %f1820, %f88;
	mov.b32 	 %r141, %f840;
	setp.lt.s32	%p80, %r141, 2139095040;
	setp.gtu.f32	%p82, %f1820, 0f7F800000;
	or.pred  	%p83, %p82, %p56;
	or.pred  	%p84, %p80, %p83;
	add.f32 	%f841, %f75, 0f40000000;
	selp.f32	%f1865, %f1864, %f841, %p80;
	@%p84 bra 	BB16_49;

	abs.f32 	%f1821, %f75;
	setp.eq.f32	%p85, %f88, 0f7F800000;
	setp.neu.f32	%p86, %f1821, 0f7F800000;
	or.pred  	%p87, %p85, %p86;
	setp.gt.f32	%p88, %f1821, 0f3F800000;
	selp.f32	%f842, 0f7F800000, 0f00000000, %p88;
	setp.eq.f32	%p89, %f75, 0fBF800000;
	selp.f32	%f843, 0f3F800000, %f842, %p89;
	selp.f32	%f844, %f843, %f1864, %p85;
	selp.f32	%f845, 0fFF800000, 0f7F800000, %p75;
	selp.f32	%f1865, %f844, %f845, %p87;

BB16_49:
	mov.f32 	%f1826, 0f35BFBE8E;
	mov.f32 	%f1825, 0f3F317200;
	mov.f32 	%f1824, 0f3DAAAABD;
	mov.f32 	%f1823, 0f3C4CAF63;
	mov.f32 	%f1822, 0f3B18F0FE;
	mul.f32 	%f852, %f1865, 0fBF000000;
	setp.eq.f32	%p92, %f75, 0f3F800000;
	selp.f32	%f853, 0fBF000000, %f852, %p92;
	mul.f32 	%f854, %f853, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f855, %f854;
	fma.rn.f32 	%f857, %f855, %f463, %f853;
	fma.rn.f32 	%f859, %f855, %f465, %f857;
	mul.f32 	%f847, %f859, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f846,%f847;
	// inline asm
	add.f32 	%f860, %f855, 0f00000000;
	ex2.approx.f32 	%f861, %f860;
	mul.f32 	%f862, %f846, %f861;
	setp.lt.f32	%p93, %f853, 0fC2D20000;
	selp.f32	%f863, 0f00000000, %f862, %p93;
	setp.gt.f32	%p94, %f853, 0f42D20000;
	selp.f32	%f864, 0f7F800000, %f863, %p94;
	mul.f32 	%f866, %f453, %f153;
	mul.f32 	%f868, %f455, %f864;
	sub.f32 	%f869, %f866, %f868;
	mul.f32 	%f870, %f45, %f869;
	mul.f32 	%f165, %f133, %f870;
	mul.f32 	%f871, %f46, %f165;
	mul.f32 	%f872, %f864, %f98;
	mul.f32 	%f873, %f153, %f97;
	sub.f32 	%f874, %f873, %f872;
	mul.f32 	%f875, %f96, %f874;
	mul.f32 	%f876, %f133, %f875;
	sub.f32 	%f166, %f871, %f876;
	abs.f32 	%f167, %f138;
	setp.lt.f32	%p95, %f167, 0f00800000;
	mul.f32 	%f877, %f167, 0f4B800000;
	selp.f32	%f878, 0fC3170000, 0fC2FE0000, %p95;
	selp.f32	%f879, %f877, %f167, %p95;
	mov.b32 	 %r142, %f879;
	and.b32  	%r143, %r142, 8388607;
	or.b32  	%r144, %r143, 1065353216;
	mov.b32 	 %f880, %r144;
	shr.u32 	%r145, %r142, 23;
	cvt.rn.f32.u32	%f881, %r145;
	add.f32 	%f882, %f878, %f881;
	setp.gt.f32	%p96, %f880, 0f3FB504F3;
	mul.f32 	%f883, %f880, 0f3F000000;
	add.f32 	%f884, %f882, 0f3F800000;
	selp.f32	%f885, %f883, %f880, %p96;
	selp.f32	%f886, %f884, %f882, %p96;
	add.f32 	%f887, %f885, 0fBF800000;
	add.f32 	%f849, %f885, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f848,%f849;
	// inline asm
	add.f32 	%f888, %f887, %f887;
	mul.f32 	%f889, %f848, %f888;
	mul.f32 	%f890, %f889, %f889;
	fma.rn.f32 	%f893, %f1822, %f890, %f1823;
	fma.rn.f32 	%f895, %f893, %f890, %f1824;
	mul.rn.f32 	%f896, %f895, %f890;
	mul.rn.f32 	%f897, %f896, %f889;
	sub.f32 	%f898, %f887, %f889;
	neg.f32 	%f899, %f889;
	add.f32 	%f900, %f898, %f898;
	fma.rn.f32 	%f901, %f899, %f887, %f900;
	mul.rn.f32 	%f902, %f848, %f901;
	add.f32 	%f903, %f897, %f889;
	sub.f32 	%f904, %f889, %f903;
	add.f32 	%f905, %f897, %f904;
	add.f32 	%f906, %f902, %f905;
	add.f32 	%f907, %f903, %f906;
	sub.f32 	%f908, %f903, %f907;
	add.f32 	%f909, %f906, %f908;
	mul.rn.f32 	%f911, %f886, %f1825;
	mul.rn.f32 	%f913, %f886, %f1826;
	add.f32 	%f914, %f911, %f907;
	sub.f32 	%f915, %f911, %f914;
	add.f32 	%f916, %f907, %f915;
	add.f32 	%f917, %f909, %f916;
	add.f32 	%f918, %f913, %f917;
	add.f32 	%f919, %f914, %f918;
	sub.f32 	%f920, %f914, %f919;
	add.f32 	%f921, %f918, %f920;
	mul.rn.f32 	%f922, %f89, %f919;
	neg.f32 	%f923, %f922;
	fma.rn.f32 	%f924, %f89, %f919, %f923;
	fma.rn.f32 	%f925, %f89, %f921, %f924;
	fma.rn.f32 	%f927, %f739, %f919, %f925;
	add.rn.f32 	%f928, %f922, %f927;
	neg.f32 	%f929, %f928;
	add.rn.f32 	%f930, %f922, %f929;
	add.rn.f32 	%f931, %f930, %f927;
	mov.b32 	 %r146, %f928;
	setp.eq.s32	%p97, %r146, 1118925336;
	add.s32 	%r147, %r146, -1;
	mov.b32 	 %f932, %r147;
	add.f32 	%f933, %f931, 0f37000000;
	selp.f32	%f934, %f932, %f928, %p97;
	selp.f32	%f168, %f933, %f931, %p97;
	mul.f32 	%f935, %f934, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f936, %f935;
	fma.rn.f32 	%f937, %f936, %f463, %f934;
	fma.rn.f32 	%f938, %f936, %f465, %f937;
	mul.f32 	%f851, %f938, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f850,%f851;
	// inline asm
	add.f32 	%f939, %f936, 0f00000000;
	ex2.approx.f32 	%f940, %f939;
	mul.f32 	%f941, %f850, %f940;
	setp.lt.f32	%p98, %f934, 0fC2D20000;
	selp.f32	%f942, 0f00000000, %f941, %p98;
	setp.gt.f32	%p99, %f934, 0f42D20000;
	selp.f32	%f1866, 0f7F800000, %f942, %p99;
	setp.eq.f32	%p100, %f1866, 0f7F800000;
	@%p100 bra 	BB16_51;

	fma.rn.f32 	%f1866, %f1866, %f168, %f1866;

BB16_51:
	setp.lt.f32	%p101, %f138, 0f00000000;
	and.pred  	%p2, %p101, %p1;
	mov.b32 	 %r148, %f1866;
	xor.b32  	%r149, %r148, -2147483648;
	mov.b32 	 %f943, %r149;
	selp.f32	%f1867, %f943, %f1866, %p2;
	setp.eq.f32	%p103, %f138, 0f00000000;
	@%p103 bra 	BB16_54;
	bra.uni 	BB16_52;

BB16_54:
	add.f32 	%f946, %f138, %f138;
	selp.f32	%f1867, %f946, 0f00000000, %p1;
	bra.uni 	BB16_55;

BB16_52:
	setp.geu.f32	%p104, %f138, 0f00000000;
	@%p104 bra 	BB16_55;

	cvt.rzi.f32.f32	%f945, %f487;
	setp.neu.f32	%p105, %f945, 0f40000000;
	selp.f32	%f1867, 0f7FFFFFFF, %f1867, %p105;

BB16_55:
	add.f32 	%f947, %f167, %f88;
	mov.b32 	 %r150, %f947;
	setp.lt.s32	%p107, %r150, 2139095040;
	@%p107 bra 	BB16_62;

	setp.gtu.f32	%p109, %f167, 0f7F800000;
	or.pred  	%p110, %p109, %p56;
	@%p110 bra 	BB16_61;
	bra.uni 	BB16_57;

BB16_61:
	add.f32 	%f1867, %f138, 0f40000000;
	bra.uni 	BB16_62;

BB16_57:
	setp.eq.f32	%p111, %f88, 0f7F800000;
	@%p111 bra 	BB16_60;
	bra.uni 	BB16_58;

BB16_60:
	setp.gt.f32	%p113, %f167, 0f3F800000;
	selp.f32	%f948, 0f7F800000, 0f00000000, %p113;
	setp.eq.f32	%p114, %f138, 0fBF800000;
	selp.f32	%f1867, 0f3F800000, %f948, %p114;
	bra.uni 	BB16_62;

BB16_58:
	setp.neu.f32	%p112, %f167, 0f7F800000;
	@%p112 bra 	BB16_62;

	selp.f32	%f1867, 0fFF800000, 0f7F800000, %p2;

BB16_62:
	mov.f32 	%f1812, 0f35BFBE8E;
	mov.f32 	%f1811, 0f3F317200;
	mov.f32 	%f1810, 0f3DAAAABD;
	mov.f32 	%f1809, 0f3C4CAF63;
	mov.f32 	%f1808, 0f3B18F0FE;
	mul.f32 	%f955, %f1867, 0fBF000000;
	setp.eq.f32	%p115, %f138, 0f3F800000;
	selp.f32	%f956, 0fBF000000, %f955, %p115;
	mul.f32 	%f957, %f956, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f958, %f957;
	fma.rn.f32 	%f960, %f958, %f463, %f956;
	fma.rn.f32 	%f962, %f958, %f465, %f960;
	mul.f32 	%f950, %f962, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f949,%f950;
	// inline asm
	add.f32 	%f963, %f958, 0f00000000;
	ex2.approx.f32 	%f964, %f963;
	mul.f32 	%f965, %f949, %f964;
	setp.lt.f32	%p116, %f956, 0fC2D20000;
	selp.f32	%f966, 0f00000000, %f965, %p116;
	setp.gt.f32	%p117, %f956, 0f42D20000;
	selp.f32	%f180, 0f7F800000, %f966, %p117;
	abs.f32 	%f181, %f139;
	setp.lt.f32	%p118, %f181, 0f00800000;
	mul.f32 	%f967, %f181, 0f4B800000;
	selp.f32	%f968, 0fC3170000, 0fC2FE0000, %p118;
	selp.f32	%f969, %f967, %f181, %p118;
	mov.b32 	 %r151, %f969;
	and.b32  	%r152, %r151, 8388607;
	or.b32  	%r153, %r152, 1065353216;
	mov.b32 	 %f970, %r153;
	shr.u32 	%r154, %r151, 23;
	cvt.rn.f32.u32	%f971, %r154;
	add.f32 	%f972, %f968, %f971;
	setp.gt.f32	%p119, %f970, 0f3FB504F3;
	mul.f32 	%f973, %f970, 0f3F000000;
	add.f32 	%f974, %f972, 0f3F800000;
	selp.f32	%f975, %f973, %f970, %p119;
	selp.f32	%f976, %f974, %f972, %p119;
	add.f32 	%f977, %f975, 0fBF800000;
	add.f32 	%f952, %f975, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f951,%f952;
	// inline asm
	add.f32 	%f978, %f977, %f977;
	mul.f32 	%f979, %f951, %f978;
	mul.f32 	%f980, %f979, %f979;
	fma.rn.f32 	%f983, %f1808, %f980, %f1809;
	fma.rn.f32 	%f985, %f983, %f980, %f1810;
	mul.rn.f32 	%f986, %f985, %f980;
	mul.rn.f32 	%f987, %f986, %f979;
	sub.f32 	%f988, %f977, %f979;
	neg.f32 	%f989, %f979;
	add.f32 	%f990, %f988, %f988;
	fma.rn.f32 	%f991, %f989, %f977, %f990;
	mul.rn.f32 	%f992, %f951, %f991;
	add.f32 	%f993, %f987, %f979;
	sub.f32 	%f994, %f979, %f993;
	add.f32 	%f995, %f987, %f994;
	add.f32 	%f996, %f992, %f995;
	add.f32 	%f997, %f993, %f996;
	sub.f32 	%f998, %f993, %f997;
	add.f32 	%f999, %f996, %f998;
	mul.rn.f32 	%f1001, %f976, %f1811;
	mul.rn.f32 	%f1003, %f976, %f1812;
	add.f32 	%f1004, %f1001, %f997;
	sub.f32 	%f1005, %f1001, %f1004;
	add.f32 	%f1006, %f997, %f1005;
	add.f32 	%f1007, %f999, %f1006;
	add.f32 	%f1008, %f1003, %f1007;
	add.f32 	%f1009, %f1004, %f1008;
	sub.f32 	%f1010, %f1004, %f1009;
	add.f32 	%f1011, %f1008, %f1010;
	mul.rn.f32 	%f1012, %f89, %f1009;
	neg.f32 	%f1013, %f1012;
	fma.rn.f32 	%f1014, %f89, %f1009, %f1013;
	fma.rn.f32 	%f1015, %f89, %f1011, %f1014;
	fma.rn.f32 	%f1017, %f739, %f1009, %f1015;
	add.rn.f32 	%f1018, %f1012, %f1017;
	neg.f32 	%f1019, %f1018;
	add.rn.f32 	%f1020, %f1012, %f1019;
	add.rn.f32 	%f1021, %f1020, %f1017;
	mov.b32 	 %r155, %f1018;
	setp.eq.s32	%p120, %r155, 1118925336;
	add.s32 	%r156, %r155, -1;
	mov.b32 	 %f1022, %r156;
	add.f32 	%f1023, %f1021, 0f37000000;
	selp.f32	%f1024, %f1022, %f1018, %p120;
	selp.f32	%f182, %f1023, %f1021, %p120;
	mul.f32 	%f1025, %f1024, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1026, %f1025;
	fma.rn.f32 	%f1027, %f1026, %f463, %f1024;
	fma.rn.f32 	%f1028, %f1026, %f465, %f1027;
	mul.f32 	%f954, %f1028, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f953,%f954;
	// inline asm
	add.f32 	%f1029, %f1026, 0f00000000;
	ex2.approx.f32 	%f1030, %f1029;
	mul.f32 	%f1031, %f953, %f1030;
	setp.lt.f32	%p121, %f1024, 0fC2D20000;
	selp.f32	%f1032, 0f00000000, %f1031, %p121;
	setp.gt.f32	%p122, %f1024, 0f42D20000;
	selp.f32	%f1868, 0f7F800000, %f1032, %p122;
	setp.eq.f32	%p123, %f1868, 0f7F800000;
	@%p123 bra 	BB16_64;

	fma.rn.f32 	%f1868, %f1868, %f182, %f1868;

BB16_64:
	setp.lt.f32	%p124, %f139, 0f00000000;
	and.pred  	%p3, %p124, %p1;
	mov.b32 	 %r157, %f1868;
	xor.b32  	%r158, %r157, -2147483648;
	mov.b32 	 %f1033, %r158;
	selp.f32	%f1869, %f1033, %f1868, %p3;
	setp.eq.f32	%p126, %f139, 0f00000000;
	@%p126 bra 	BB16_67;
	bra.uni 	BB16_65;

BB16_67:
	add.f32 	%f1036, %f139, %f139;
	selp.f32	%f1869, %f1036, 0f00000000, %p1;
	bra.uni 	BB16_68;

BB16_65:
	setp.geu.f32	%p127, %f139, 0f00000000;
	@%p127 bra 	BB16_68;

	cvt.rzi.f32.f32	%f1035, %f487;
	setp.neu.f32	%p128, %f1035, 0f40000000;
	selp.f32	%f1869, 0f7FFFFFFF, %f1869, %p128;

BB16_68:
	add.f32 	%f1037, %f181, %f88;
	mov.b32 	 %r159, %f1037;
	setp.lt.s32	%p130, %r159, 2139095040;
	@%p130 bra 	BB16_75;

	setp.gtu.f32	%p132, %f181, 0f7F800000;
	or.pred  	%p133, %p132, %p56;
	@%p133 bra 	BB16_74;
	bra.uni 	BB16_70;

BB16_74:
	add.f32 	%f1869, %f139, 0f40000000;
	bra.uni 	BB16_75;

BB16_70:
	setp.eq.f32	%p134, %f88, 0f7F800000;
	@%p134 bra 	BB16_73;
	bra.uni 	BB16_71;

BB16_73:
	setp.gt.f32	%p136, %f181, 0f3F800000;
	selp.f32	%f1038, 0f7F800000, 0f00000000, %p136;
	setp.eq.f32	%p137, %f139, 0fBF800000;
	selp.f32	%f1869, 0f3F800000, %f1038, %p137;
	bra.uni 	BB16_75;

BB16_71:
	setp.neu.f32	%p135, %f181, 0f7F800000;
	@%p135 bra 	BB16_75;

	selp.f32	%f1869, 0fFF800000, 0f7F800000, %p3;

BB16_75:
	mul.f32 	%f1042, %f1869, 0fBF000000;
	setp.eq.f32	%p138, %f139, 0f3F800000;
	selp.f32	%f1043, 0fBF000000, %f1042, %p138;
	mul.f32 	%f1044, %f1043, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1045, %f1044;
	fma.rn.f32 	%f1047, %f1045, %f463, %f1043;
	fma.rn.f32 	%f1049, %f1045, %f465, %f1047;
	mul.f32 	%f1040, %f1049, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1039,%f1040;
	// inline asm
	add.f32 	%f1050, %f1045, 0f00000000;
	ex2.approx.f32 	%f1051, %f1050;
	mul.f32 	%f1052, %f1039, %f1051;
	setp.lt.f32	%p139, %f1043, 0fC2D20000;
	selp.f32	%f1053, 0f00000000, %f1052, %p139;
	setp.gt.f32	%p140, %f1043, 0f42D20000;
	selp.f32	%f1054, 0f7F800000, %f1053, %p140;
	mul.f32 	%f1055, %f127, %f1054;
	mul.f32 	%f1056, %f121, %f180;
	sub.f32 	%f1057, %f1056, %f1055;
	mul.f32 	%f1058, %f48, %f1057;
	mul.f32 	%f194, %f118, %f1058;
	mul.f32 	%f1059, %f49, %f194;
	lg2.approx.f32 	%f1060, %f121;
	mul.f32 	%f1061, %f1060, 0f40400000;
	ex2.approx.f32 	%f1062, %f1061;
	mul.f32 	%f1063, %f180, %f1062;
	lg2.approx.f32 	%f1064, %f127;
	mul.f32 	%f1065, %f1064, 0f40400000;
	ex2.approx.f32 	%f1066, %f1065;
	mul.f32 	%f1067, %f1054, %f1066;
	sub.f32 	%f1068, %f1063, %f1067;
	mul.f32 	%f1069, %f99, %f1068;
	mul.f32 	%f1070, %f118, %f1069;
	sub.f32 	%f195, %f1059, %f1070;
	mul.f32 	%f196, %f118, %f133;
	setp.leu.f32	%p141, %f134, 0f3C23D70A;
	mov.f32 	%f1872, %f739;
	@%p141 bra 	BB16_77;

	div.rn.f32 	%f1071, %f135, %f134;
	add.f32 	%f197, %f1071, 0fBF800000;
	mov.f32 	%f1872, %f197;

BB16_77:
	mov.f32 	%f198, %f1872;
	mov.f32 	%f1871, %f739;
	@%p141 bra 	BB16_79;

	mul.f32 	%f1073, %f134, %f134;
	div.rn.f32 	%f1871, %f135, %f1073;

BB16_79:
	mov.f32 	%f1074, 0f47C35000;
	min.f32 	%f1075, %f198, %f1074;
	fma.rn.f32 	%f1879, %f1075, %f136, %f1879;
	mul.f32 	%f1076, %f1075, %f137;
	mul.f32 	%f1077, %f136, %f136;
	min.f32 	%f1078, %f1871, %f1074;
	mul.f32 	%f1079, %f1078, %f1077;
	sub.f32 	%f1080, %f1076, %f1079;
	add.f32 	%f1873, %f1080, %f1873;
	fma.rn.f32 	%f1880, %f1075, %f140, %f1880;
	mul.f32 	%f1081, %f1075, %f141;
	mul.f32 	%f1082, %f140, %f140;
	mul.f32 	%f1083, %f1078, %f1082;
	sub.f32 	%f1084, %f1081, %f1083;
	add.f32 	%f1874, %f1084, %f1874;
	fma.rn.f32 	%f1881, %f1075, %f196, %f1881;
	mul.f32 	%f1085, %f1075, 0f00000000;
	mul.f32 	%f1086, %f196, %f196;
	mul.f32 	%f1087, %f1078, %f1086;
	sub.f32 	%f1088, %f1085, %f1087;
	add.f32 	%f1875, %f1088, %f1875;
	add.f32 	%f1882, %f1882, %f1075;
	sub.f32 	%f1089, %f1085, %f1078;
	add.f32 	%f1876, %f1089, %f1876;
	fma.rn.f32 	%f1883, %f1075, %f165, %f1883;
	mul.f32 	%f1090, %f1075, %f166;
	mul.f32 	%f1091, %f165, %f165;
	mul.f32 	%f1092, %f1078, %f1091;
	sub.f32 	%f1093, %f1090, %f1092;
	add.f32 	%f1877, %f1093, %f1877;
	fma.rn.f32 	%f1884, %f1075, %f194, %f1884;
	mul.f32 	%f1094, %f1075, %f195;
	mul.f32 	%f1095, %f194, %f194;
	mul.f32 	%f1096, %f1078, %f1095;
	sub.f32 	%f1097, %f1094, %f1096;
	add.f32 	%f1878, %f1097, %f1878;
	add.s32 	%r273, %r273, 1;
	setp.lt.s32	%p143, %r273, %r75;
	@%p143 bra 	BB16_25;

	st.local.f32 	[%rd5], %f136;
	st.local.f32 	[%rd5+4], %f140;
	st.local.f32 	[%rd5+16], %f165;
	st.local.f32 	[%rd5+20], %f194;
	st.local.f32 	[%rd5+8], %f196;
	mov.u32 	%r160, 1065353216;
	st.local.u32 	[%rd5+12], %r160;
	add.s32 	%r272, %r272, 1;
	setp.lt.s32	%p144, %r272, %r75;
	@%p144 bra 	BB16_24;

BB16_81:
	div.rn.f32 	%f1098, %f1879, %f1873;
	mov.f32 	%f1099, 0fBF800000;
	max.f32 	%f1100, %f1098, %f1099;
	mov.f32 	%f1101, 0f3F800000;
	min.f32 	%f1102, %f1100, %f1101;
	sub.f32 	%f1897, %f1897, %f1102;
	div.rn.f32 	%f1103, %f1880, %f1874;
	max.f32 	%f1104, %f1103, %f1099;
	min.f32 	%f1105, %f1104, %f1101;
	sub.f32 	%f1896, %f1896, %f1105;
	div.rn.f32 	%f1106, %f1881, %f1875;
	mov.f32 	%f1107, 0fC2C80000;
	max.f32 	%f1108, %f1106, %f1107;
	mov.f32 	%f1109, 0f42C80000;
	min.f32 	%f1110, %f1108, %f1109;
	fma.rn.f32 	%f1111, %f1110, 0fBF000000, %f1895;
	div.rn.f32 	%f1112, %f1882, %f1876;
	mov.f32 	%f1113, 0fC0000000;
	max.f32 	%f1114, %f1112, %f1113;
	mov.f32 	%f1115, 0f40000000;
	min.f32 	%f1116, %f1114, %f1115;
	sub.f32 	%f1117, %f1894, %f1116;
	div.rn.f32 	%f1118, %f1883, %f1877;
	mov.f32 	%f1119, 0fBDCCCCCD;
	max.f32 	%f1120, %f1118, %f1119;
	mov.f32 	%f1121, 0f3DCCCCCD;
	min.f32 	%f1122, %f1120, %f1121;
	sub.f32 	%f1123, %f1892, %f1122;
	div.rn.f32 	%f1124, %f1884, %f1878;
	max.f32 	%f1125, %f1124, %f1119;
	min.f32 	%f1126, %f1125, %f1121;
	sub.f32 	%f1127, %f1893, %f1126;
	max.f32 	%f1895, %f1111, %f1101;
	mov.f32 	%f1128, 0f3C23D70A;
	max.f32 	%f1894, %f1117, %f1128;
	max.f32 	%f1892, %f1123, %f33;
	max.f32 	%f1893, %f1127, %f33;
	add.s32 	%r271, %r271, 1;
	setp.lt.s32	%p145, %r271, %r76;
	mov.f32 	%f1891, %f1893;
	mov.f32 	%f1890, %f1892;
	@%p145 bra 	BB16_22;

BB16_82:
	mov.f32 	%f1915, 0f00000000;
	@%p11 bra 	BB16_152;

	div.rn.f32 	%f1132, %f400, %f1890;
	div.rn.f32 	%f237, %f1132, %f1890;
	div.rn.f32 	%f1133, %f400, %f1891;
	div.rn.f32 	%f238, %f1133, %f1891;
	div.rn.f32 	%f1134, %f1895, 0fC0206C99;
	div.rn.f32 	%f239, %f1134, %f1890;
	div.rn.f32 	%f240, %f1134, %f1891;
	div.rn.f32 	%f241, %f239, %f1890;
	div.rn.f32 	%f242, %f240, %f1891;
	mov.u32 	%r161, 0;
	mov.f32 	%f1915, 0f00000000;
	sqrt.rn.f32 	%f1137, %f237;
	sqrt.rn.f32 	%f252, %f238;
	mov.u32 	%r276, %r161;

BB16_84:
	mul.lo.s32 	%r253, %r3, %r4;
	cvt.rn.f32.s32	%f1135, %r276;
	sub.f32 	%f1136, %f1135, %f1897;
	add.f32 	%f244, %f1136, 0f3F000000;
	mul.f32 	%f245, %f244, %f1137;
	abs.f32 	%f246, %f245;
	mul.f32 	%f247, %f245, %f245;
	add.f32 	%f248, %f1136, 0fBF000000;
	mul.f32 	%f249, %f248, %f1137;
	abs.f32 	%f250, %f249;
	mul.f32 	%f251, %f249, %f249;
	add.s32 	%r36, %r276, %r253;
	add.f32 	%f1138, %f1135, 0f3F000000;
	sub.f32 	%f1139, %f1138, %f1897;
	div.rn.f32 	%f253, %f1139, %f1890;
	lg2.approx.f32 	%f1140, %f253;
	add.f32 	%f1141, %f1140, %f1140;
	ex2.approx.f32 	%f1142, %f1141;
	mul.f32 	%f254, %f1142, 0fBF000000;
	mul.f32 	%f1143, %f254, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1144, %f1143;
	mov.f32 	%f1145, 0fBF317200;
	fma.rn.f32 	%f1146, %f1144, %f1145, %f254;
	mov.f32 	%f1147, 0fB5BFBE8E;
	fma.rn.f32 	%f1148, %f1144, %f1147, %f1146;
	mul.f32 	%f255, %f1148, 0f3FB8AA3B;
	add.f32 	%f1149, %f1144, 0f00000000;
	ex2.approx.f32 	%f256, %f1149;
	add.f32 	%f1150, %f1135, 0fBF000000;
	sub.f32 	%f1151, %f1150, %f1897;
	div.rn.f32 	%f257, %f1151, %f1890;
	lg2.approx.f32 	%f1152, %f257;
	add.f32 	%f1153, %f1152, %f1152;
	ex2.approx.f32 	%f1154, %f1153;
	mul.f32 	%f258, %f1154, 0fBF000000;
	mul.f32 	%f1155, %f258, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1156, %f1155;
	fma.rn.f32 	%f1157, %f1156, %f1145, %f258;
	fma.rn.f32 	%f1158, %f1156, %f1147, %f1157;
	mul.f32 	%f259, %f1158, 0f3FB8AA3B;
	add.f32 	%f1159, %f1156, 0f00000000;
	ex2.approx.f32 	%f260, %f1159;
	mov.f32 	%f1160, 0f3F800000;
	cvt.rzi.f32.f32	%f1161, %f1160;
	add.f32 	%f1162, %f1161, %f1161;
	mov.f32 	%f1163, 0f40000000;
	sub.f32 	%f1164, %f1163, %f1162;
	abs.f32 	%f261, %f1164;
	setp.eq.f32	%p147, %f261, 0f3F800000;
	abs.f32 	%f262, %f253;
	setp.lt.f32	%p148, %f262, 0f00800000;
	mul.f32 	%f1165, %f262, 0f4B800000;
	selp.f32	%f1166, 0fC3170000, 0fC2FE0000, %p148;
	selp.f32	%f1167, %f1165, %f262, %p148;
	mov.b32 	 %r165, %f1167;
	and.b32  	%r166, %r165, 8388607;
	or.b32  	%r167, %r166, 1065353216;
	mov.b32 	 %f1168, %r167;
	shr.u32 	%r168, %r165, 23;
	cvt.rn.f32.u32	%f1169, %r168;
	add.f32 	%f1170, %f1166, %f1169;
	setp.gt.f32	%p149, %f1168, 0f3FB504F3;
	mul.f32 	%f1171, %f1168, 0f3F000000;
	add.f32 	%f1172, %f1170, 0f3F800000;
	selp.f32	%f1173, %f1171, %f1168, %p149;
	selp.f32	%f1174, %f1172, %f1170, %p149;
	add.f32 	%f263, %f1173, 0fBF800000;
	add.f32 	%f264, %f1173, 0f3F800000;
	add.f32 	%f265, %f263, %f263;
	mov.f32 	%f1175, 0f3F317200;
	mul.rn.f32 	%f266, %f1174, %f1175;
	mov.f32 	%f1176, 0f35BFBE8E;
	mul.rn.f32 	%f267, %f1174, %f1176;
	abs.f32 	%f268, %f1163;
	setp.gt.f32	%p150, %f268, 0f77F684DF;
	selp.f32	%f269, 0f39800000, 0f40000000, %p150;
	setp.lt.f32	%p151, %f253, 0f00000000;
	and.pred  	%p4, %p151, %p147;
	add.f32 	%f1177, %f253, %f253;
	selp.f32	%f270, %f1177, 0f00000000, %p147;
	add.f32 	%f1178, %f262, %f268;
	mov.b32 	 %r37, %f1178;
	setp.gtu.f32	%p152, %f262, 0f7F800000;
	setp.gtu.f32	%p153, %f268, 0f7F800000;
	or.pred  	%p5, %p152, %p153;
	add.f32 	%f271, %f253, 0f40000000;
	setp.gt.f32	%p154, %f262, 0f3F800000;
	setp.eq.f32	%p155, %f253, 0fBF800000;
	selp.f32	%f1179, 0f7F800000, 0f00000000, %p154;
	selp.f32	%f272, 0f3F800000, %f1179, %p155;
	selp.f32	%f273, 0fFF800000, 0f7F800000, %p4;
	abs.f32 	%f274, %f257;
	setp.lt.f32	%p156, %f274, 0f00800000;
	mul.f32 	%f1180, %f274, 0f4B800000;
	selp.f32	%f1181, 0fC3170000, 0fC2FE0000, %p156;
	selp.f32	%f1182, %f1180, %f274, %p156;
	mov.b32 	 %r169, %f1182;
	and.b32  	%r170, %r169, 8388607;
	or.b32  	%r171, %r170, 1065353216;
	mov.b32 	 %f1183, %r171;
	shr.u32 	%r172, %r169, 23;
	cvt.rn.f32.u32	%f1184, %r172;
	add.f32 	%f1185, %f1181, %f1184;
	setp.gt.f32	%p157, %f1183, 0f3FB504F3;
	mul.f32 	%f1186, %f1183, 0f3F000000;
	add.f32 	%f1187, %f1185, 0f3F800000;
	selp.f32	%f1188, %f1186, %f1183, %p157;
	selp.f32	%f1189, %f1187, %f1185, %p157;
	add.f32 	%f275, %f1188, 0fBF800000;
	add.f32 	%f276, %f1188, 0f3F800000;
	add.f32 	%f277, %f275, %f275;
	mul.rn.f32 	%f278, %f1189, %f1175;
	mul.rn.f32 	%f279, %f1189, %f1176;
	setp.lt.f32	%p158, %f257, 0f00000000;
	and.pred  	%p6, %p158, %p147;
	add.f32 	%f1190, %f257, %f257;
	selp.f32	%f280, %f1190, 0f00000000, %p147;
	add.f32 	%f1191, %f274, %f268;
	mov.b32 	 %r38, %f1191;
	setp.gtu.f32	%p159, %f274, 0f7F800000;
	or.pred  	%p7, %p159, %p153;
	add.f32 	%f281, %f257, 0f40000000;
	setp.gt.f32	%p160, %f274, 0f3F800000;
	setp.eq.f32	%p161, %f257, 0fBF800000;
	selp.f32	%f1192, 0f7F800000, 0f00000000, %p160;
	selp.f32	%f282, 0f3F800000, %f1192, %p161;
	selp.f32	%f283, 0fFF800000, 0f7F800000, %p6;
	mov.b32 	 %r173, %f249;
	and.b32  	%r39, %r173, -2147483648;
	mov.b32 	 %r174, %f245;
	and.b32  	%r40, %r174, -2147483648;
	mov.u32 	%r275, %r161;

BB16_85:
	mov.u32 	%r41, %r275;
	setp.ltu.f32	%p162, %f246, 0f3F800000;
	@%p162 bra 	BB16_87;
	bra.uni 	BB16_86;

BB16_87:
	mov.f32 	%f1211, 0f3BA0C9F8;
	mov.f32 	%f1212, 0fBA1268FB;
	fma.rn.f32 	%f1213, %f1212, %f247, %f1211;
	mov.f32 	%f1214, 0fBCDABFD4;
	fma.rn.f32 	%f1215, %f1213, %f247, %f1214;
	mov.f32 	%f1216, 0f3DE70331;
	fma.rn.f32 	%f1217, %f1215, %f247, %f1216;
	mov.f32 	%f1218, 0fBEC09330;
	fma.rn.f32 	%f1219, %f1217, %f247, %f1218;
	mov.f32 	%f1220, 0f3F906EBA;
	fma.rn.f32 	%f1221, %f1219, %f247, %f1220;
	mul.f32 	%f1898, %f245, %f1221;
	bra.uni 	BB16_88;

BB16_86:
	setp.ltu.f32	%p163, %f246, 0f407AD445;
	mov.f32 	%f1195, 0f3A03BB71;
	mov.f32 	%f1196, 0fB7B730FB;
	fma.rn.f32 	%f1197, %f1196, %f246, %f1195;
	mov.f32 	%f1198, 0fBBACA3B3;
	fma.rn.f32 	%f1199, %f1197, %f246, %f1198;
	mov.f32 	%f1200, 0f3D0A7445;
	fma.rn.f32 	%f1201, %f1199, %f246, %f1200;
	mov.f32 	%f1202, 0fBE1B3B75;
	fma.rn.f32 	%f1203, %f1201, %f246, %f1202;
	mov.f32 	%f1204, 0fBF6B385A;
	fma.rn.f32 	%f1205, %f1203, %f246, %f1204;
	mov.f32 	%f1206, 0fBFD0316E;
	fma.rn.f32 	%f1207, %f1205, %f246, %f1206;
	mov.f32 	%f1208, 0fBA031CCE;
	fma.rn.f32 	%f1194, %f1207, %f246, %f1208;
	// inline asm
	ex2.approx.ftz.f32 %f1193,%f1194;
	// inline asm
	sub.f32 	%f1210, %f1160, %f1193;
	mov.b32 	 %r175, %f1210;
	selp.b32	%r176, %r175, 1065353216, %p163;
	or.b32  	%r177, %r176, %r40;
	mov.b32 	 %f1898, %r177;

BB16_88:
	setp.ltu.f32	%p164, %f250, 0f3F800000;
	@%p164 bra 	BB16_90;
	bra.uni 	BB16_89;

BB16_90:
	mov.f32 	%f1240, 0f3BA0C9F8;
	mov.f32 	%f1241, 0fBA1268FB;
	fma.rn.f32 	%f1242, %f1241, %f251, %f1240;
	mov.f32 	%f1243, 0fBCDABFD4;
	fma.rn.f32 	%f1244, %f1242, %f251, %f1243;
	mov.f32 	%f1245, 0f3DE70331;
	fma.rn.f32 	%f1246, %f1244, %f251, %f1245;
	mov.f32 	%f1247, 0fBEC09330;
	fma.rn.f32 	%f1248, %f1246, %f251, %f1247;
	mov.f32 	%f1249, 0f3F906EBA;
	fma.rn.f32 	%f1250, %f1248, %f251, %f1249;
	mul.f32 	%f1899, %f249, %f1250;
	bra.uni 	BB16_91;

BB16_89:
	setp.ltu.f32	%p165, %f250, 0f407AD445;
	mov.f32 	%f1224, 0f3A03BB71;
	mov.f32 	%f1225, 0fB7B730FB;
	fma.rn.f32 	%f1226, %f1225, %f250, %f1224;
	mov.f32 	%f1227, 0fBBACA3B3;
	fma.rn.f32 	%f1228, %f1226, %f250, %f1227;
	mov.f32 	%f1229, 0f3D0A7445;
	fma.rn.f32 	%f1230, %f1228, %f250, %f1229;
	mov.f32 	%f1231, 0fBE1B3B75;
	fma.rn.f32 	%f1232, %f1230, %f250, %f1231;
	mov.f32 	%f1233, 0fBF6B385A;
	fma.rn.f32 	%f1234, %f1232, %f250, %f1233;
	mov.f32 	%f1235, 0fBFD0316E;
	fma.rn.f32 	%f1236, %f1234, %f250, %f1235;
	mov.f32 	%f1237, 0fBA031CCE;
	fma.rn.f32 	%f1223, %f1236, %f250, %f1237;
	// inline asm
	ex2.approx.ftz.f32 %f1222,%f1223;
	// inline asm
	sub.f32 	%f1239, %f1160, %f1222;
	mov.b32 	 %r178, %f1239;
	selp.b32	%r179, %r178, 1065353216, %p165;
	or.b32  	%r180, %r179, %r39;
	mov.b32 	 %f1899, %r180;

BB16_91:
	sub.f32 	%f1251, %f1898, %f1899;
	mul.f32 	%f291, %f1251, 0f3F000000;
	cvt.rn.f32.s32	%f292, %r41;
	sub.f32 	%f293, %f292, %f1896;
	add.f32 	%f294, %f293, 0f3F000000;
	mul.f32 	%f295, %f294, %f252;
	abs.f32 	%f296, %f295;
	setp.ltu.f32	%p166, %f296, 0f3F800000;
	@%p166 bra 	BB16_93;
	bra.uni 	BB16_92;

BB16_93:
	mul.f32 	%f1270, %f295, %f295;
	mov.f32 	%f1271, 0f3BA0C9F8;
	mov.f32 	%f1272, 0fBA1268FB;
	fma.rn.f32 	%f1273, %f1272, %f1270, %f1271;
	mov.f32 	%f1274, 0fBCDABFD4;
	fma.rn.f32 	%f1275, %f1273, %f1270, %f1274;
	mov.f32 	%f1276, 0f3DE70331;
	fma.rn.f32 	%f1277, %f1275, %f1270, %f1276;
	mov.f32 	%f1278, 0fBEC09330;
	fma.rn.f32 	%f1279, %f1277, %f1270, %f1278;
	mov.f32 	%f1280, 0f3F906EBA;
	fma.rn.f32 	%f1281, %f1279, %f1270, %f1280;
	mul.f32 	%f1900, %f295, %f1281;
	bra.uni 	BB16_94;

BB16_92:
	mov.f32 	%f1254, 0f3A03BB71;
	mov.f32 	%f1255, 0fB7B730FB;
	fma.rn.f32 	%f1256, %f1255, %f296, %f1254;
	mov.f32 	%f1257, 0fBBACA3B3;
	fma.rn.f32 	%f1258, %f1256, %f296, %f1257;
	mov.f32 	%f1259, 0f3D0A7445;
	fma.rn.f32 	%f1260, %f1258, %f296, %f1259;
	mov.f32 	%f1261, 0fBE1B3B75;
	fma.rn.f32 	%f1262, %f1260, %f296, %f1261;
	mov.f32 	%f1263, 0fBF6B385A;
	fma.rn.f32 	%f1264, %f1262, %f296, %f1263;
	mov.f32 	%f1265, 0fBFD0316E;
	fma.rn.f32 	%f1266, %f1264, %f296, %f1265;
	mov.f32 	%f1267, 0fBA031CCE;
	fma.rn.f32 	%f1253, %f1266, %f296, %f1267;
	// inline asm
	ex2.approx.ftz.f32 %f1252,%f1253;
	// inline asm
	sub.f32 	%f1269, %f1160, %f1252;
	mov.b32 	 %r181, %f1269;
	setp.ltu.f32	%p167, %f296, 0f407AD445;
	selp.b32	%r182, %r181, 1065353216, %p167;
	mov.b32 	 %r183, %f295;
	and.b32  	%r184, %r183, -2147483648;
	or.b32  	%r185, %r182, %r184;
	mov.b32 	 %f1900, %r185;

BB16_94:
	add.f32 	%f300, %f293, 0fBF000000;
	mul.f32 	%f301, %f300, %f252;
	abs.f32 	%f302, %f301;
	setp.ltu.f32	%p168, %f302, 0f3F800000;
	@%p168 bra 	BB16_96;
	bra.uni 	BB16_95;

BB16_96:
	mul.f32 	%f1300, %f301, %f301;
	mov.f32 	%f1301, 0f3BA0C9F8;
	mov.f32 	%f1302, 0fBA1268FB;
	fma.rn.f32 	%f1303, %f1302, %f1300, %f1301;
	mov.f32 	%f1304, 0fBCDABFD4;
	fma.rn.f32 	%f1305, %f1303, %f1300, %f1304;
	mov.f32 	%f1306, 0f3DE70331;
	fma.rn.f32 	%f1307, %f1305, %f1300, %f1306;
	mov.f32 	%f1308, 0fBEC09330;
	fma.rn.f32 	%f1309, %f1307, %f1300, %f1308;
	mov.f32 	%f1310, 0f3F906EBA;
	fma.rn.f32 	%f1311, %f1309, %f1300, %f1310;
	mul.f32 	%f1901, %f301, %f1311;
	bra.uni 	BB16_97;

BB16_95:
	mov.f32 	%f1284, 0f3A03BB71;
	mov.f32 	%f1285, 0fB7B730FB;
	fma.rn.f32 	%f1286, %f1285, %f302, %f1284;
	mov.f32 	%f1287, 0fBBACA3B3;
	fma.rn.f32 	%f1288, %f1286, %f302, %f1287;
	mov.f32 	%f1289, 0f3D0A7445;
	fma.rn.f32 	%f1290, %f1288, %f302, %f1289;
	mov.f32 	%f1291, 0fBE1B3B75;
	fma.rn.f32 	%f1292, %f1290, %f302, %f1291;
	mov.f32 	%f1293, 0fBF6B385A;
	fma.rn.f32 	%f1294, %f1292, %f302, %f1293;
	mov.f32 	%f1295, 0fBFD0316E;
	fma.rn.f32 	%f1296, %f1294, %f302, %f1295;
	mov.f32 	%f1297, 0fBA031CCE;
	fma.rn.f32 	%f1283, %f1296, %f302, %f1297;
	// inline asm
	ex2.approx.ftz.f32 %f1282,%f1283;
	// inline asm
	sub.f32 	%f1299, %f1160, %f1282;
	mov.b32 	 %r186, %f1299;
	setp.ltu.f32	%p169, %f302, 0f407AD445;
	selp.b32	%r187, %r186, 1065353216, %p169;
	mov.b32 	 %r188, %f301;
	and.b32  	%r189, %r188, -2147483648;
	or.b32  	%r190, %r187, %r189;
	mov.b32 	 %f1901, %r190;

BB16_97:
	sub.f32 	%f1324, %f1900, %f1901;
	mul.f32 	%f306, %f1324, 0f3F000000;
	mul.f32 	%f1325, %f291, %f1895;
	fma.rn.f32 	%f307, %f306, %f1325, %f1894;
	mad.lo.s32 	%r191, %r41, %r75, %r36;
	mul.wide.s32 	%rd72, %r191, 4;
	add.s64 	%rd73, %rd2, %rd72;
	ld.local.f32 	%f308, [%rd73];
	// inline asm
	ex2.approx.ftz.f32 %f1312,%f255;
	// inline asm
	mul.f32 	%f1326, %f1312, %f256;
	setp.lt.f32	%p170, %f254, 0fC2D20000;
	selp.f32	%f1327, 0f00000000, %f1326, %p170;
	setp.gt.f32	%p171, %f254, 0f42D20000;
	selp.f32	%f1328, 0f7F800000, %f1327, %p171;
	// inline asm
	ex2.approx.ftz.f32 %f1314,%f259;
	// inline asm
	mul.f32 	%f1329, %f1314, %f260;
	setp.lt.f32	%p172, %f258, 0fC2D20000;
	selp.f32	%f1330, 0f00000000, %f1329, %p172;
	setp.gt.f32	%p173, %f258, 0f42D20000;
	selp.f32	%f1331, 0f7F800000, %f1330, %p173;
	sub.f32 	%f1332, %f1328, %f1331;
	mul.f32 	%f1333, %f239, %f1332;
	mul.f32 	%f1334, %f306, %f1333;
	st.local.f32 	[%rd5], %f1334;
	add.f32 	%f1335, %f292, 0f3F000000;
	sub.f32 	%f1336, %f1335, %f1896;
	div.rn.f32 	%f309, %f1336, %f1891;
	lg2.approx.f32 	%f1337, %f309;
	add.f32 	%f1338, %f1337, %f1337;
	ex2.approx.f32 	%f1339, %f1338;
	mul.f32 	%f1340, %f1339, 0fBF000000;
	mul.f32 	%f1341, %f1340, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1342, %f1341;
	fma.rn.f32 	%f1344, %f1342, %f1145, %f1340;
	fma.rn.f32 	%f1346, %f1342, %f1147, %f1344;
	mul.f32 	%f1317, %f1346, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1316,%f1317;
	// inline asm
	add.f32 	%f1347, %f1342, 0f00000000;
	ex2.approx.f32 	%f1348, %f1347;
	mul.f32 	%f1349, %f1316, %f1348;
	setp.lt.f32	%p174, %f1340, 0fC2D20000;
	selp.f32	%f1350, 0f00000000, %f1349, %p174;
	setp.gt.f32	%p175, %f1340, 0f42D20000;
	selp.f32	%f1351, 0f7F800000, %f1350, %p175;
	add.f32 	%f1352, %f292, 0fBF000000;
	sub.f32 	%f1353, %f1352, %f1896;
	div.rn.f32 	%f310, %f1353, %f1891;
	lg2.approx.f32 	%f1354, %f310;
	add.f32 	%f1355, %f1354, %f1354;
	ex2.approx.f32 	%f1356, %f1355;
	mul.f32 	%f1357, %f1356, 0fBF000000;
	mul.f32 	%f1358, %f1357, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1359, %f1358;
	fma.rn.f32 	%f1360, %f1359, %f1145, %f1357;
	fma.rn.f32 	%f1361, %f1359, %f1147, %f1360;
	mul.f32 	%f1319, %f1361, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1318,%f1319;
	// inline asm
	add.f32 	%f1362, %f1359, 0f00000000;
	ex2.approx.f32 	%f1363, %f1362;
	mul.f32 	%f1364, %f1318, %f1363;
	setp.lt.f32	%p176, %f1357, 0fC2D20000;
	selp.f32	%f1365, 0f00000000, %f1364, %p176;
	setp.gt.f32	%p177, %f1357, 0f42D20000;
	selp.f32	%f1366, 0f7F800000, %f1365, %p177;
	sub.f32 	%f1367, %f1351, %f1366;
	mul.f32 	%f1368, %f240, %f1367;
	mul.f32 	%f1369, %f291, %f1368;
	st.local.f32 	[%rd5+4], %f1369;
	// inline asm
	rcp.approx.ftz.f32 %f1320,%f264;
	// inline asm
	mul.f32 	%f1370, %f1320, %f265;
	mul.f32 	%f1371, %f1370, %f1370;
	mov.f32 	%f1372, 0f3C4CAF63;
	mov.f32 	%f1373, 0f3B18F0FE;
	fma.rn.f32 	%f1374, %f1373, %f1371, %f1372;
	mov.f32 	%f1375, 0f3DAAAABD;
	fma.rn.f32 	%f1376, %f1374, %f1371, %f1375;
	mul.rn.f32 	%f1377, %f1376, %f1371;
	mul.rn.f32 	%f1378, %f1377, %f1370;
	sub.f32 	%f1379, %f263, %f1370;
	neg.f32 	%f1380, %f1370;
	add.f32 	%f1381, %f1379, %f1379;
	fma.rn.f32 	%f1382, %f1380, %f263, %f1381;
	mul.rn.f32 	%f1383, %f1320, %f1382;
	add.f32 	%f1384, %f1378, %f1370;
	sub.f32 	%f1385, %f1370, %f1384;
	add.f32 	%f1386, %f1378, %f1385;
	add.f32 	%f1387, %f1383, %f1386;
	add.f32 	%f1388, %f1384, %f1387;
	sub.f32 	%f1389, %f1384, %f1388;
	add.f32 	%f1390, %f1387, %f1389;
	add.f32 	%f1391, %f266, %f1388;
	sub.f32 	%f1392, %f266, %f1391;
	add.f32 	%f1393, %f1388, %f1392;
	add.f32 	%f1394, %f1390, %f1393;
	add.f32 	%f1395, %f267, %f1394;
	add.f32 	%f1396, %f1391, %f1395;
	sub.f32 	%f1397, %f1391, %f1396;
	add.f32 	%f1398, %f1395, %f1397;
	mul.rn.f32 	%f1399, %f269, %f1396;
	neg.f32 	%f1400, %f1399;
	fma.rn.f32 	%f1401, %f269, %f1396, %f1400;
	fma.rn.f32 	%f1402, %f269, %f1398, %f1401;
	mov.f32 	%f1403, 0f00000000;
	fma.rn.f32 	%f1404, %f1403, %f1396, %f1402;
	add.rn.f32 	%f1405, %f1399, %f1404;
	neg.f32 	%f1406, %f1405;
	add.rn.f32 	%f1407, %f1399, %f1406;
	add.rn.f32 	%f1408, %f1407, %f1404;
	mov.b32 	 %r192, %f1405;
	setp.eq.s32	%p178, %r192, 1118925336;
	add.s32 	%r193, %r192, -1;
	mov.b32 	 %f1409, %r193;
	add.f32 	%f1410, %f1408, 0f37000000;
	selp.f32	%f1411, %f1409, %f1405, %p178;
	selp.f32	%f311, %f1410, %f1408, %p178;
	mul.f32 	%f1412, %f1411, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1413, %f1412;
	fma.rn.f32 	%f1414, %f1413, %f1145, %f1411;
	fma.rn.f32 	%f1415, %f1413, %f1147, %f1414;
	mul.f32 	%f1323, %f1415, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1322,%f1323;
	// inline asm
	add.f32 	%f1416, %f1413, 0f00000000;
	ex2.approx.f32 	%f1417, %f1416;
	mul.f32 	%f1418, %f1322, %f1417;
	setp.lt.f32	%p179, %f1411, 0fC2D20000;
	selp.f32	%f1419, 0f00000000, %f1418, %p179;
	setp.gt.f32	%p180, %f1411, 0f42D20000;
	selp.f32	%f1902, 0f7F800000, %f1419, %p180;
	setp.eq.f32	%p181, %f1902, 0f7F800000;
	@%p181 bra 	BB16_99;

	fma.rn.f32 	%f1902, %f1902, %f311, %f1902;

BB16_99:
	mov.b32 	 %r194, %f1902;
	xor.b32  	%r195, %r194, -2147483648;
	mov.b32 	 %f1420, %r195;
	selp.f32	%f315, %f1420, %f1902, %p4;
	setp.eq.f32	%p182, %f253, 0f00000000;
	setp.geu.f32	%p183, %f253, 0f00000000;
	selp.f32	%f1903, %f270, %f315, %p182;
	@%p183 bra 	BB16_101;

	cvt.rzi.f32.f32	%f1422, %f1163;
	setp.neu.f32	%p184, %f1422, 0f40000000;
	selp.f32	%f1903, 0f7FFFFFFF, %f315, %p184;

BB16_101:
	setp.lt.s32	%p185, %r37, 2139095040;
	or.pred  	%p186, %p185, %p5;
	selp.f32	%f1904, %f1903, %f271, %p185;
	@%p186 bra 	BB16_103;

	setp.eq.f32	%p187, %f268, 0f7F800000;
	setp.neu.f32	%p188, %f262, 0f7F800000;
	or.pred  	%p189, %p187, %p188;
	selp.f32	%f1423, %f272, %f1903, %p187;
	selp.f32	%f1904, %f1423, %f273, %p189;

BB16_103:
	mul.f32 	%f1430, %f1904, 0fBF000000;
	setp.eq.f32	%p190, %f253, 0f3F800000;
	selp.f32	%f1431, 0fBF000000, %f1430, %p190;
	mul.f32 	%f1432, %f1431, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1433, %f1432;
	fma.rn.f32 	%f1435, %f1433, %f1145, %f1431;
	fma.rn.f32 	%f1437, %f1433, %f1147, %f1435;
	mul.f32 	%f1425, %f1437, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1424,%f1425;
	// inline asm
	add.f32 	%f1438, %f1433, 0f00000000;
	ex2.approx.f32 	%f1439, %f1438;
	mul.f32 	%f1440, %f1424, %f1439;
	setp.lt.f32	%p191, %f1431, 0fC2D20000;
	selp.f32	%f1441, 0f00000000, %f1440, %p191;
	setp.gt.f32	%p192, %f1431, 0f42D20000;
	selp.f32	%f322, 0f7F800000, %f1441, %p192;
	// inline asm
	rcp.approx.ftz.f32 %f1426,%f276;
	// inline asm
	mul.f32 	%f1442, %f1426, %f277;
	mul.f32 	%f1443, %f1442, %f1442;
	fma.rn.f32 	%f1446, %f1373, %f1443, %f1372;
	fma.rn.f32 	%f1448, %f1446, %f1443, %f1375;
	mul.rn.f32 	%f1449, %f1448, %f1443;
	mul.rn.f32 	%f1450, %f1449, %f1442;
	sub.f32 	%f1451, %f275, %f1442;
	neg.f32 	%f1452, %f1442;
	add.f32 	%f1453, %f1451, %f1451;
	fma.rn.f32 	%f1454, %f1452, %f275, %f1453;
	mul.rn.f32 	%f1455, %f1426, %f1454;
	add.f32 	%f1456, %f1450, %f1442;
	sub.f32 	%f1457, %f1442, %f1456;
	add.f32 	%f1458, %f1450, %f1457;
	add.f32 	%f1459, %f1455, %f1458;
	add.f32 	%f1460, %f1456, %f1459;
	sub.f32 	%f1461, %f1456, %f1460;
	add.f32 	%f1462, %f1459, %f1461;
	add.f32 	%f1463, %f278, %f1460;
	sub.f32 	%f1464, %f278, %f1463;
	add.f32 	%f1465, %f1460, %f1464;
	add.f32 	%f1466, %f1462, %f1465;
	add.f32 	%f1467, %f279, %f1466;
	add.f32 	%f1468, %f1463, %f1467;
	sub.f32 	%f1469, %f1463, %f1468;
	add.f32 	%f1470, %f1467, %f1469;
	mul.rn.f32 	%f1471, %f269, %f1468;
	neg.f32 	%f1472, %f1471;
	fma.rn.f32 	%f1473, %f269, %f1468, %f1472;
	fma.rn.f32 	%f1474, %f269, %f1470, %f1473;
	fma.rn.f32 	%f1476, %f1403, %f1468, %f1474;
	add.rn.f32 	%f1477, %f1471, %f1476;
	neg.f32 	%f1478, %f1477;
	add.rn.f32 	%f1479, %f1471, %f1478;
	add.rn.f32 	%f1480, %f1479, %f1476;
	mov.b32 	 %r196, %f1477;
	setp.eq.s32	%p193, %r196, 1118925336;
	add.s32 	%r197, %r196, -1;
	mov.b32 	 %f1481, %r197;
	add.f32 	%f1482, %f1480, 0f37000000;
	selp.f32	%f1483, %f1481, %f1477, %p193;
	selp.f32	%f323, %f1482, %f1480, %p193;
	mul.f32 	%f1484, %f1483, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1485, %f1484;
	fma.rn.f32 	%f1486, %f1485, %f1145, %f1483;
	fma.rn.f32 	%f1487, %f1485, %f1147, %f1486;
	mul.f32 	%f1429, %f1487, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1428,%f1429;
	// inline asm
	add.f32 	%f1488, %f1485, 0f00000000;
	ex2.approx.f32 	%f1489, %f1488;
	mul.f32 	%f1490, %f1428, %f1489;
	setp.lt.f32	%p194, %f1483, 0fC2D20000;
	selp.f32	%f1491, 0f00000000, %f1490, %p194;
	setp.gt.f32	%p195, %f1483, 0f42D20000;
	selp.f32	%f1905, 0f7F800000, %f1491, %p195;
	setp.eq.f32	%p196, %f1905, 0f7F800000;
	@%p196 bra 	BB16_105;

	fma.rn.f32 	%f1905, %f1905, %f323, %f1905;

BB16_105:
	mov.b32 	 %r198, %f1905;
	xor.b32  	%r199, %r198, -2147483648;
	mov.b32 	 %f1492, %r199;
	selp.f32	%f327, %f1492, %f1905, %p6;
	setp.eq.f32	%p197, %f257, 0f00000000;
	setp.geu.f32	%p198, %f257, 0f00000000;
	selp.f32	%f1906, %f280, %f327, %p197;
	@%p198 bra 	BB16_107;

	cvt.rzi.f32.f32	%f1494, %f1163;
	setp.neu.f32	%p199, %f1494, 0f40000000;
	selp.f32	%f1906, 0f7FFFFFFF, %f327, %p199;

BB16_107:
	setp.lt.s32	%p200, %r38, 2139095040;
	or.pred  	%p201, %p200, %p7;
	selp.f32	%f1907, %f1906, %f281, %p200;
	@%p201 bra 	BB16_109;

	setp.eq.f32	%p202, %f268, 0f7F800000;
	setp.neu.f32	%p203, %f274, 0f7F800000;
	or.pred  	%p204, %p202, %p203;
	selp.f32	%f1495, %f282, %f1906, %p202;
	selp.f32	%f1907, %f1495, %f283, %p204;

BB16_109:
	mul.f32 	%f1502, %f1907, 0fBF000000;
	setp.eq.f32	%p205, %f257, 0f3F800000;
	selp.f32	%f1503, 0fBF000000, %f1502, %p205;
	mul.f32 	%f1504, %f1503, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1505, %f1504;
	fma.rn.f32 	%f1507, %f1505, %f1145, %f1503;
	fma.rn.f32 	%f1509, %f1505, %f1147, %f1507;
	mul.f32 	%f1497, %f1509, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1496,%f1497;
	// inline asm
	add.f32 	%f1510, %f1505, 0f00000000;
	ex2.approx.f32 	%f1511, %f1510;
	mul.f32 	%f1512, %f1496, %f1511;
	setp.lt.f32	%p206, %f1503, 0fC2D20000;
	selp.f32	%f1513, 0f00000000, %f1512, %p206;
	setp.gt.f32	%p207, %f1503, 0f42D20000;
	selp.f32	%f1514, 0f7F800000, %f1513, %p207;
	mul.f32 	%f1515, %f248, %f1514;
	mul.f32 	%f1516, %f244, %f322;
	sub.f32 	%f1517, %f1516, %f1515;
	mul.f32 	%f1518, %f241, %f1517;
	mul.f32 	%f1519, %f306, %f1518;
	st.local.f32 	[%rd5+16], %f1519;
	abs.f32 	%f334, %f309;
	setp.lt.f32	%p208, %f334, 0f00800000;
	mul.f32 	%f1520, %f334, 0f4B800000;
	selp.f32	%f1521, 0fC3170000, 0fC2FE0000, %p208;
	selp.f32	%f1522, %f1520, %f334, %p208;
	mov.b32 	 %r200, %f1522;
	and.b32  	%r201, %r200, 8388607;
	or.b32  	%r202, %r201, 1065353216;
	mov.b32 	 %f1523, %r202;
	shr.u32 	%r203, %r200, 23;
	cvt.rn.f32.u32	%f1524, %r203;
	add.f32 	%f1525, %f1521, %f1524;
	setp.gt.f32	%p209, %f1523, 0f3FB504F3;
	mul.f32 	%f1526, %f1523, 0f3F000000;
	add.f32 	%f1527, %f1525, 0f3F800000;
	selp.f32	%f1528, %f1526, %f1523, %p209;
	selp.f32	%f1529, %f1527, %f1525, %p209;
	add.f32 	%f1530, %f1528, 0fBF800000;
	add.f32 	%f1499, %f1528, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1498,%f1499;
	// inline asm
	add.f32 	%f1531, %f1530, %f1530;
	mul.f32 	%f1532, %f1498, %f1531;
	mul.f32 	%f1533, %f1532, %f1532;
	fma.rn.f32 	%f1536, %f1373, %f1533, %f1372;
	fma.rn.f32 	%f1538, %f1536, %f1533, %f1375;
	mul.rn.f32 	%f1539, %f1538, %f1533;
	mul.rn.f32 	%f1540, %f1539, %f1532;
	sub.f32 	%f1541, %f1530, %f1532;
	neg.f32 	%f1542, %f1532;
	add.f32 	%f1543, %f1541, %f1541;
	fma.rn.f32 	%f1544, %f1542, %f1530, %f1543;
	mul.rn.f32 	%f1545, %f1498, %f1544;
	add.f32 	%f1546, %f1540, %f1532;
	sub.f32 	%f1547, %f1532, %f1546;
	add.f32 	%f1548, %f1540, %f1547;
	add.f32 	%f1549, %f1545, %f1548;
	add.f32 	%f1550, %f1546, %f1549;
	sub.f32 	%f1551, %f1546, %f1550;
	add.f32 	%f1552, %f1549, %f1551;
	mul.rn.f32 	%f1554, %f1529, %f1175;
	mul.rn.f32 	%f1556, %f1529, %f1176;
	add.f32 	%f1557, %f1554, %f1550;
	sub.f32 	%f1558, %f1554, %f1557;
	add.f32 	%f1559, %f1550, %f1558;
	add.f32 	%f1560, %f1552, %f1559;
	add.f32 	%f1561, %f1556, %f1560;
	add.f32 	%f1562, %f1557, %f1561;
	sub.f32 	%f1563, %f1557, %f1562;
	add.f32 	%f1564, %f1561, %f1563;
	mul.rn.f32 	%f1565, %f269, %f1562;
	neg.f32 	%f1566, %f1565;
	fma.rn.f32 	%f1567, %f269, %f1562, %f1566;
	fma.rn.f32 	%f1568, %f269, %f1564, %f1567;
	fma.rn.f32 	%f1570, %f1403, %f1562, %f1568;
	add.rn.f32 	%f1571, %f1565, %f1570;
	neg.f32 	%f1572, %f1571;
	add.rn.f32 	%f1573, %f1565, %f1572;
	add.rn.f32 	%f1574, %f1573, %f1570;
	mov.b32 	 %r204, %f1571;
	setp.eq.s32	%p210, %r204, 1118925336;
	add.s32 	%r205, %r204, -1;
	mov.b32 	 %f1575, %r205;
	add.f32 	%f1576, %f1574, 0f37000000;
	selp.f32	%f1577, %f1575, %f1571, %p210;
	selp.f32	%f335, %f1576, %f1574, %p210;
	mul.f32 	%f1578, %f1577, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1579, %f1578;
	fma.rn.f32 	%f1580, %f1579, %f1145, %f1577;
	fma.rn.f32 	%f1581, %f1579, %f1147, %f1580;
	mul.f32 	%f1501, %f1581, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1500,%f1501;
	// inline asm
	add.f32 	%f1582, %f1579, 0f00000000;
	ex2.approx.f32 	%f1583, %f1582;
	mul.f32 	%f1584, %f1500, %f1583;
	setp.lt.f32	%p211, %f1577, 0fC2D20000;
	selp.f32	%f1585, 0f00000000, %f1584, %p211;
	setp.gt.f32	%p212, %f1577, 0f42D20000;
	selp.f32	%f1908, 0f7F800000, %f1585, %p212;
	setp.eq.f32	%p213, %f1908, 0f7F800000;
	@%p213 bra 	BB16_111;

	fma.rn.f32 	%f1908, %f1908, %f335, %f1908;

BB16_111:
	setp.lt.f32	%p214, %f309, 0f00000000;
	and.pred  	%p8, %p214, %p147;
	mov.b32 	 %r206, %f1908;
	xor.b32  	%r207, %r206, -2147483648;
	mov.b32 	 %f1586, %r207;
	selp.f32	%f1909, %f1586, %f1908, %p8;
	setp.eq.f32	%p216, %f309, 0f00000000;
	@%p216 bra 	BB16_114;
	bra.uni 	BB16_112;

BB16_114:
	add.f32 	%f1589, %f309, %f309;
	selp.f32	%f1909, %f1589, 0f00000000, %p147;
	bra.uni 	BB16_115;

BB16_112:
	setp.geu.f32	%p217, %f309, 0f00000000;
	@%p217 bra 	BB16_115;

	cvt.rzi.f32.f32	%f1588, %f1163;
	setp.neu.f32	%p218, %f1588, 0f40000000;
	selp.f32	%f1909, 0f7FFFFFFF, %f1909, %p218;

BB16_115:
	add.f32 	%f1590, %f334, %f268;
	mov.b32 	 %r208, %f1590;
	setp.lt.s32	%p220, %r208, 2139095040;
	@%p220 bra 	BB16_122;

	setp.gtu.f32	%p222, %f334, 0f7F800000;
	or.pred  	%p223, %p222, %p153;
	@%p223 bra 	BB16_121;
	bra.uni 	BB16_117;

BB16_121:
	add.f32 	%f1909, %f309, 0f40000000;
	bra.uni 	BB16_122;

BB16_117:
	setp.eq.f32	%p224, %f268, 0f7F800000;
	@%p224 bra 	BB16_120;
	bra.uni 	BB16_118;

BB16_120:
	setp.gt.f32	%p226, %f334, 0f3F800000;
	selp.f32	%f1591, 0f7F800000, 0f00000000, %p226;
	setp.eq.f32	%p227, %f309, 0fBF800000;
	selp.f32	%f1909, 0f3F800000, %f1591, %p227;
	bra.uni 	BB16_122;

BB16_118:
	setp.neu.f32	%p225, %f334, 0f7F800000;
	@%p225 bra 	BB16_122;

	selp.f32	%f1909, 0fFF800000, 0f7F800000, %p8;

BB16_122:
	mul.f32 	%f1598, %f1909, 0fBF000000;
	setp.eq.f32	%p228, %f309, 0f3F800000;
	selp.f32	%f1599, 0fBF000000, %f1598, %p228;
	mul.f32 	%f1600, %f1599, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1601, %f1600;
	fma.rn.f32 	%f1603, %f1601, %f1145, %f1599;
	fma.rn.f32 	%f1605, %f1601, %f1147, %f1603;
	mul.f32 	%f1593, %f1605, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1592,%f1593;
	// inline asm
	add.f32 	%f1606, %f1601, 0f00000000;
	ex2.approx.f32 	%f1607, %f1606;
	mul.f32 	%f1608, %f1592, %f1607;
	setp.lt.f32	%p229, %f1599, 0fC2D20000;
	selp.f32	%f1609, 0f00000000, %f1608, %p229;
	setp.gt.f32	%p230, %f1599, 0f42D20000;
	selp.f32	%f347, 0f7F800000, %f1609, %p230;
	abs.f32 	%f348, %f310;
	setp.lt.f32	%p231, %f348, 0f00800000;
	mul.f32 	%f1610, %f348, 0f4B800000;
	selp.f32	%f1611, 0fC3170000, 0fC2FE0000, %p231;
	selp.f32	%f1612, %f1610, %f348, %p231;
	mov.b32 	 %r209, %f1612;
	and.b32  	%r210, %r209, 8388607;
	or.b32  	%r211, %r210, 1065353216;
	mov.b32 	 %f1613, %r211;
	shr.u32 	%r212, %r209, 23;
	cvt.rn.f32.u32	%f1614, %r212;
	add.f32 	%f1615, %f1611, %f1614;
	setp.gt.f32	%p232, %f1613, 0f3FB504F3;
	mul.f32 	%f1616, %f1613, 0f3F000000;
	add.f32 	%f1617, %f1615, 0f3F800000;
	selp.f32	%f1618, %f1616, %f1613, %p232;
	selp.f32	%f1619, %f1617, %f1615, %p232;
	add.f32 	%f1620, %f1618, 0fBF800000;
	add.f32 	%f1595, %f1618, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1594,%f1595;
	// inline asm
	add.f32 	%f1621, %f1620, %f1620;
	mul.f32 	%f1622, %f1594, %f1621;
	mul.f32 	%f1623, %f1622, %f1622;
	fma.rn.f32 	%f1626, %f1373, %f1623, %f1372;
	fma.rn.f32 	%f1628, %f1626, %f1623, %f1375;
	mul.rn.f32 	%f1629, %f1628, %f1623;
	mul.rn.f32 	%f1630, %f1629, %f1622;
	sub.f32 	%f1631, %f1620, %f1622;
	neg.f32 	%f1632, %f1622;
	add.f32 	%f1633, %f1631, %f1631;
	fma.rn.f32 	%f1634, %f1632, %f1620, %f1633;
	mul.rn.f32 	%f1635, %f1594, %f1634;
	add.f32 	%f1636, %f1630, %f1622;
	sub.f32 	%f1637, %f1622, %f1636;
	add.f32 	%f1638, %f1630, %f1637;
	add.f32 	%f1639, %f1635, %f1638;
	add.f32 	%f1640, %f1636, %f1639;
	sub.f32 	%f1641, %f1636, %f1640;
	add.f32 	%f1642, %f1639, %f1641;
	mul.rn.f32 	%f1644, %f1619, %f1175;
	mul.rn.f32 	%f1646, %f1619, %f1176;
	add.f32 	%f1647, %f1644, %f1640;
	sub.f32 	%f1648, %f1644, %f1647;
	add.f32 	%f1649, %f1640, %f1648;
	add.f32 	%f1650, %f1642, %f1649;
	add.f32 	%f1651, %f1646, %f1650;
	add.f32 	%f1652, %f1647, %f1651;
	sub.f32 	%f1653, %f1647, %f1652;
	add.f32 	%f1654, %f1651, %f1653;
	mul.rn.f32 	%f1655, %f269, %f1652;
	neg.f32 	%f1656, %f1655;
	fma.rn.f32 	%f1657, %f269, %f1652, %f1656;
	fma.rn.f32 	%f1658, %f269, %f1654, %f1657;
	fma.rn.f32 	%f1660, %f1403, %f1652, %f1658;
	add.rn.f32 	%f1661, %f1655, %f1660;
	neg.f32 	%f1662, %f1661;
	add.rn.f32 	%f1663, %f1655, %f1662;
	add.rn.f32 	%f1664, %f1663, %f1660;
	mov.b32 	 %r213, %f1661;
	setp.eq.s32	%p233, %r213, 1118925336;
	add.s32 	%r214, %r213, -1;
	mov.b32 	 %f1665, %r214;
	add.f32 	%f1666, %f1664, 0f37000000;
	selp.f32	%f1667, %f1665, %f1661, %p233;
	selp.f32	%f349, %f1666, %f1664, %p233;
	mul.f32 	%f1668, %f1667, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1669, %f1668;
	fma.rn.f32 	%f1670, %f1669, %f1145, %f1667;
	fma.rn.f32 	%f1671, %f1669, %f1147, %f1670;
	mul.f32 	%f1597, %f1671, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1596,%f1597;
	// inline asm
	add.f32 	%f1672, %f1669, 0f00000000;
	ex2.approx.f32 	%f1673, %f1672;
	mul.f32 	%f1674, %f1596, %f1673;
	setp.lt.f32	%p234, %f1667, 0fC2D20000;
	selp.f32	%f1675, 0f00000000, %f1674, %p234;
	setp.gt.f32	%p235, %f1667, 0f42D20000;
	selp.f32	%f1910, 0f7F800000, %f1675, %p235;
	setp.eq.f32	%p236, %f1910, 0f7F800000;
	@%p236 bra 	BB16_124;

	fma.rn.f32 	%f1910, %f1910, %f349, %f1910;

BB16_124:
	setp.lt.f32	%p237, %f310, 0f00000000;
	and.pred  	%p9, %p237, %p147;
	mov.b32 	 %r215, %f1910;
	xor.b32  	%r216, %r215, -2147483648;
	mov.b32 	 %f1676, %r216;
	selp.f32	%f1911, %f1676, %f1910, %p9;
	setp.eq.f32	%p239, %f310, 0f00000000;
	@%p239 bra 	BB16_127;
	bra.uni 	BB16_125;

BB16_127:
	add.f32 	%f1679, %f310, %f310;
	selp.f32	%f1911, %f1679, 0f00000000, %p147;
	bra.uni 	BB16_128;

BB16_125:
	setp.geu.f32	%p240, %f310, 0f00000000;
	@%p240 bra 	BB16_128;

	cvt.rzi.f32.f32	%f1678, %f1163;
	setp.neu.f32	%p241, %f1678, 0f40000000;
	selp.f32	%f1911, 0f7FFFFFFF, %f1911, %p241;

BB16_128:
	add.f32 	%f1680, %f348, %f268;
	mov.b32 	 %r217, %f1680;
	setp.lt.s32	%p243, %r217, 2139095040;
	@%p243 bra 	BB16_135;

	setp.gtu.f32	%p245, %f348, 0f7F800000;
	or.pred  	%p246, %p245, %p153;
	@%p246 bra 	BB16_134;
	bra.uni 	BB16_130;

BB16_134:
	add.f32 	%f1911, %f310, 0f40000000;
	bra.uni 	BB16_135;

BB16_130:
	setp.eq.f32	%p247, %f268, 0f7F800000;
	@%p247 bra 	BB16_133;
	bra.uni 	BB16_131;

BB16_133:
	setp.gt.f32	%p249, %f348, 0f3F800000;
	selp.f32	%f1681, 0f7F800000, 0f00000000, %p249;
	setp.eq.f32	%p250, %f310, 0fBF800000;
	selp.f32	%f1911, 0f3F800000, %f1681, %p250;
	bra.uni 	BB16_135;

BB16_131:
	setp.neu.f32	%p248, %f348, 0f7F800000;
	@%p248 bra 	BB16_135;

	selp.f32	%f1911, 0fFF800000, 0f7F800000, %p9;

BB16_135:
	mul.f32 	%f1684, %f1911, 0fBF000000;
	setp.eq.f32	%p251, %f310, 0f3F800000;
	selp.f32	%f1685, 0fBF000000, %f1684, %p251;
	mul.f32 	%f1686, %f1685, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1687, %f1686;
	fma.rn.f32 	%f1689, %f1687, %f1145, %f1685;
	fma.rn.f32 	%f1691, %f1687, %f1147, %f1689;
	mul.f32 	%f1683, %f1691, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f1682,%f1683;
	// inline asm
	add.f32 	%f1692, %f1687, 0f00000000;
	ex2.approx.f32 	%f1693, %f1692;
	mul.f32 	%f1694, %f1682, %f1693;
	setp.lt.f32	%p252, %f1685, 0fC2D20000;
	selp.f32	%f1695, 0f00000000, %f1694, %p252;
	setp.gt.f32	%p253, %f1685, 0f42D20000;
	selp.f32	%f1696, 0f7F800000, %f1695, %p253;
	mul.f32 	%f1697, %f300, %f1696;
	mul.f32 	%f1698, %f294, %f347;
	sub.f32 	%f1699, %f1698, %f1697;
	mul.f32 	%f1700, %f242, %f1699;
	mul.f32 	%f1701, %f291, %f1700;
	st.local.f32 	[%rd5+20], %f1701;
	mul.f32 	%f1702, %f291, %f306;
	st.local.f32 	[%rd5+8], %f1702;
	mov.u32 	%r219, 1065353216;
	st.local.u32 	[%rd5+12], %r219;
	mov.u32 	%r279, 0;

BB16_136:
	mov.u32 	%r277, %r279;
	mov.u32 	%r42, %r277;
	setp.gt.s32	%p254, %r42, 5;
	@%p254 bra 	BB16_139;

	mul.wide.s32 	%rd74, %r42, 4;
	add.s64 	%rd75, %rd5, %rd74;
	ld.local.f32 	%f361, [%rd75];
	mul.lo.s32 	%r43, %r42, 6;
	mov.f32 	%f1912, %f361;
	mov.u32 	%r278, %r42;
	bra.uni 	BB16_138;

BB16_181:
	mul.wide.s32 	%rd129, %r45, 4;
	add.s64 	%rd130, %rd5, %rd129;
	ld.local.f32 	%f387, [%rd130];
	mov.f32 	%f1912, %f387;
	mov.u32 	%r278, %r45;

BB16_138:
	mov.u32 	%r44, %r278;
	mov.f32 	%f362, %f1912;
	mul.f32 	%f1703, %f362, %f361;
	div.rn.f32 	%f1704, %f1703, %f307;
	add.s32 	%r220, %r44, %r43;
	mul.wide.s32 	%rd76, %r220, 4;
	add.s64 	%rd77, %rd3, %rd76;
	ld.local.f32 	%f1705, [%rd77];
	add.f32 	%f1706, %f1704, %f1705;
	st.local.f32 	[%rd77], %f1706;
	mad.lo.s32 	%r221, %r44, 6, %r42;
	mul.wide.s32 	%rd78, %r221, 4;
	add.s64 	%rd79, %rd3, %rd78;
	st.local.f32 	[%rd79], %f1706;
	add.s32 	%r45, %r44, 1;
	setp.lt.s32	%p255, %r45, 6;
	@%p255 bra 	BB16_181;

BB16_139:
	add.s32 	%r279, %r42, 1;
	setp.lt.s32	%p256, %r279, 6;
	@%p256 bra 	BB16_136;

	setp.leu.f32	%p257, %f307, 0f00000000;
	@%p257 bra 	BB16_150;

	setp.gt.f32	%p258, %f308, 0f00000000;
	@%p258 bra 	BB16_143;
	bra.uni 	BB16_142;

BB16_143:
	setp.lt.f32	%p259, %f307, 0f7F800000;
	@%p259 bra 	BB16_145;
	bra.uni 	BB16_144;

BB16_145:
	setp.lt.f32	%p260, %f307, 0f00800000;
	mul.f32 	%f1709, %f307, 0f4B800000;
	selp.f32	%f1710, %f1709, %f307, %p260;
	selp.f32	%f1711, 0fC3170000, 0fC2FE0000, %p260;
	mov.b32 	 %r222, %f1710;
	and.b32  	%r223, %r222, 8388607;
	or.b32  	%r224, %r223, 1065353216;
	mov.b32 	 %f1712, %r224;
	shr.u32 	%r225, %r222, 23;
	cvt.rn.f32.u32	%f1713, %r225;
	add.f32 	%f1714, %f1711, %f1713;
	setp.gt.f32	%p261, %f1712, 0f3FAE147B;
	mul.f32 	%f1715, %f1712, 0f3F000000;
	add.f32 	%f1716, %f1714, 0f3F800000;
	selp.f32	%f1717, %f1715, %f1712, %p261;
	selp.f32	%f1718, %f1716, %f1714, %p261;
	add.f32 	%f1708, %f1717, 0f3F800000;
	add.f32 	%f1719, %f1717, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1707,%f1708;
	// inline asm
	mul.f32 	%f1720, %f1719, %f1719;
	neg.f32 	%f1721, %f1720;
	mul.rn.f32 	%f1722, %f1707, %f1721;
	add.rn.f32 	%f1723, %f1719, %f1722;
	mul.f32 	%f1724, %f1723, %f1723;
	mov.f32 	%f1725, 0f3C4C6A36;
	mov.f32 	%f1726, 0f3B1E94E6;
	fma.rn.f32 	%f1727, %f1726, %f1724, %f1725;
	mov.f32 	%f1728, 0f3DAAAB1A;
	fma.rn.f32 	%f1729, %f1727, %f1724, %f1728;
	mul.f32 	%f1730, %f1724, %f1729;
	fma.rn.f32 	%f1731, %f1730, %f1723, %f1722;
	add.f32 	%f1732, %f1719, %f1731;
	mov.f32 	%f1733, 0f3F317218;
	fma.rn.f32 	%f1913, %f1718, %f1733, %f1732;
	bra.uni 	BB16_146;

BB16_142:
	sub.f32 	%f1915, %f1915, %f307;
	bra.uni 	BB16_150;

BB16_144:
	lg2.approx.f32 	%f1913, %f307;

BB16_146:
	mul.f32 	%f1734, %f308, %f1913;
	sub.f32 	%f367, %f1734, %f307;
	setp.lt.f32	%p262, %f308, 0f7F800000;
	@%p262 bra 	BB16_148;
	bra.uni 	BB16_147;

BB16_148:
	setp.lt.f32	%p263, %f308, 0f00800000;
	mul.f32 	%f1737, %f308, 0f4B800000;
	selp.f32	%f1738, %f1737, %f308, %p263;
	selp.f32	%f1739, 0fC3170000, 0fC2FE0000, %p263;
	mov.b32 	 %r226, %f1738;
	and.b32  	%r227, %r226, 8388607;
	or.b32  	%r228, %r227, 1065353216;
	mov.b32 	 %f1740, %r228;
	shr.u32 	%r229, %r226, 23;
	cvt.rn.f32.u32	%f1741, %r229;
	add.f32 	%f1742, %f1739, %f1741;
	setp.gt.f32	%p264, %f1740, 0f3FAE147B;
	mul.f32 	%f1743, %f1740, 0f3F000000;
	add.f32 	%f1744, %f1742, 0f3F800000;
	selp.f32	%f1745, %f1743, %f1740, %p264;
	selp.f32	%f1746, %f1744, %f1742, %p264;
	add.f32 	%f1736, %f1745, 0f3F800000;
	add.f32 	%f1747, %f1745, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f1735,%f1736;
	// inline asm
	mul.f32 	%f1748, %f1747, %f1747;
	neg.f32 	%f1749, %f1748;
	mul.rn.f32 	%f1750, %f1735, %f1749;
	add.rn.f32 	%f1751, %f1747, %f1750;
	mul.f32 	%f1752, %f1751, %f1751;
	mov.f32 	%f1753, 0f3C4C6A36;
	mov.f32 	%f1754, 0f3B1E94E6;
	fma.rn.f32 	%f1755, %f1754, %f1752, %f1753;
	mov.f32 	%f1756, 0f3DAAAB1A;
	fma.rn.f32 	%f1757, %f1755, %f1752, %f1756;
	mul.f32 	%f1758, %f1752, %f1757;
	fma.rn.f32 	%f1759, %f1758, %f1751, %f1750;
	add.f32 	%f1760, %f1747, %f1759;
	mov.f32 	%f1761, 0f3F317218;
	fma.rn.f32 	%f1914, %f1746, %f1761, %f1760;
	bra.uni 	BB16_149;

BB16_147:
	lg2.approx.f32 	%f1914, %f308;

BB16_149:
	mul.f32 	%f1762, %f308, %f1914;
	sub.f32 	%f1763, %f367, %f1762;
	add.f32 	%f1764, %f308, %f1763;
	add.f32 	%f1915, %f1915, %f1764;

BB16_150:
	add.s32 	%r47, %r41, 1;
	setp.lt.s32	%p265, %r47, %r75;
	mov.u32 	%r275, %r47;
	@%p265 bra 	BB16_85;

	add.s32 	%r276, %r276, 1;
	setp.lt.s32	%p266, %r276, %r75;
	@%p266 bra 	BB16_84;

BB16_152:
	mov.u32 	%r284, 0;

BB16_153:
	mov.u32 	%r49, %r284;
	mul.wide.s32 	%rd80, %r49, 6;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd14, %rd3, %rd81;
	setp.lt.s32	%p267, %r49, 0;
	@%p267 bra 	BB16_160;

	mul.lo.s32 	%r50, %r49, 6;
	mov.u32 	%r280, 0;

BB16_155:
	mov.u32 	%r51, %r280;
	setp.lt.s32	%p268, %r51, 1;
	@%p268 bra 	BB16_159;

	mul.wide.s32 	%rd82, %r51, 4;
	add.s64 	%rd137, %rd3, %rd82;
	mov.u64 	%rd136, %rd14;
	add.s32 	%r52, %r51, -1;
	mov.f32 	%f1918, 0f00000000;
	mov.u32 	%r281, -1;
	mov.f32 	%f1917, %f1918;
	@%p268 bra 	BB16_158;

BB16_157:
	ld.local.f32 	%f1767, [%rd136];
	ld.local.f32 	%f1768, [%rd137];
	fma.rn.f32 	%f1918, %f1768, %f1767, %f1918;
	add.s64 	%rd137, %rd137, 24;
	add.s64 	%rd136, %rd136, 4;
	add.s32 	%r281, %r281, 1;
	setp.lt.s32	%p270, %r281, %r52;
	mov.f32 	%f1917, %f1918;
	@%p270 bra 	BB16_157;

BB16_158:
	add.s32 	%r233, %r51, %r50;
	mul.wide.s32 	%rd83, %r233, 4;
	add.s64 	%rd84, %rd3, %rd83;
	ld.local.f32 	%f1769, [%rd84];
	sub.f32 	%f1770, %f1769, %f1917;
	st.local.f32 	[%rd84], %f1770;

BB16_159:
	add.s32 	%r280, %r51, 1;
	setp.lt.s32	%p271, %r51, %r49;
	@%p271 bra 	BB16_155;

BB16_160:
	add.s32 	%r284, %r49, 1;
	setp.gt.s32	%p272, %r284, 5;
	@%p272 bra 	BB16_168;

	cvt.s64.s32	%rd86, %r49;
	add.s64 	%rd21, %rd86, 1;
	add.s32 	%r57, %r49, -1;
	mul.lo.s32 	%r58, %r49, 6;
	mul.lo.s32 	%r234, %r49, 7;
	mul.wide.s32 	%rd87, %r234, 4;
	add.s64 	%rd22, %rd3, %rd87;
	mov.u64 	%rd138, 0;
	mov.u32 	%r283, %r284;

BB16_162:
	add.s64 	%rd88, %rd21, %rd138;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd24, %rd3, %rd89;
	add.s32 	%r235, %r283, %r58;
	mul.wide.s32 	%rd90, %r235, 4;
	add.s64 	%rd25, %rd3, %rd90;
	setp.gt.s32	%p273, %r49, 0;
	@%p273 bra 	BB16_164;
	bra.uni 	BB16_163;

BB16_164:
	mov.u64 	%rd140, %rd24;
	mov.u64 	%rd139, %rd14;
	setp.lt.s32	%p274, %r49, 1;
	mov.f32 	%f1921, 0f00000000;
	mov.u32 	%r285, -1;
	mov.f32 	%f1920, %f1921;
	@%p274 bra 	BB16_166;

BB16_165:
	ld.local.f32 	%f1777, [%rd139];
	ld.local.f32 	%f1778, [%rd140];
	fma.rn.f32 	%f1921, %f1778, %f1777, %f1921;
	add.s64 	%rd140, %rd140, 24;
	add.s64 	%rd139, %rd139, 4;
	add.s32 	%r285, %r285, 1;
	setp.lt.s32	%p275, %r285, %r57;
	mov.f32 	%f1920, %f1921;
	@%p275 bra 	BB16_165;

BB16_166:
	ld.local.f32 	%f1779, [%rd22];
	rcp.rn.f32 	%f1780, %f1779;
	ld.local.f32 	%f1781, [%rd25];
	sub.f32 	%f1782, %f1781, %f1920;
	mul.f32 	%f1783, %f1780, %f1782;
	st.local.f32 	[%rd25], %f1783;
	bra.uni 	BB16_167;

BB16_163:
	ld.local.f32 	%f1771, [%rd22];
	rcp.rn.f32 	%f1772, %f1771;
	ld.local.f32 	%f1773, [%rd25];
	mul.f32 	%f1774, %f1772, %f1773;
	st.local.f32 	[%rd25], %f1774;

BB16_167:
	add.s32 	%r283, %r283, 1;
	setp.lt.s32	%p276, %r283, 6;
	add.s64 	%rd138, %rd138, 1;
	@%p276 bra 	BB16_162;

BB16_168:
	setp.lt.s32	%p277, %r284, 6;
	@%p277 bra 	BB16_153;

	ld.local.f32 	%f380, [%rd3+140];
	mov.u32 	%r286, 0;

BB16_170:
	mov.u64 	%rd141, 0;
	mul.wide.s32 	%rd92, %r286, 6;
	add.s64 	%rd33, %rd92, 5;
	setp.eq.s32	%p278, %r286, 0;
	selp.f32	%f1784, 0f3F800000, 0f00000000, %p278;
	st.local.f32 	[%rd1], %f1784;
	mov.u32 	%r287, 1;

BB16_171:
	shl.b64 	%rd93, %rd141, 2;
	add.s64 	%rd94, %rd93, %rd3;
	add.s64 	%rd143, %rd94, 4;
	setp.lt.s32	%p279, %r287, 1;
	mov.f32 	%f1924, 0f00000000;
	mov.u32 	%r288, -1;
	mov.f32 	%f1923, %f1924;
	mov.u64 	%rd142, %rd1;
	@%p279 bra 	BB16_173;

BB16_172:
	mov.u64 	%rd37, %rd142;
	ld.local.f32 	%f1787, [%rd37];
	ld.local.f32 	%f1788, [%rd143];
	fma.rn.f32 	%f1924, %f1788, %f1787, %f1924;
	add.s64 	%rd143, %rd143, 24;
	add.s64 	%rd40, %rd37, 4;
	add.s32 	%r240, %r287, -1;
	add.s32 	%r288, %r288, 1;
	setp.lt.s32	%p280, %r288, %r240;
	mov.u64 	%rd142, %rd40;
	mov.f32 	%f1923, %f1924;
	@%p280 bra 	BB16_172;

BB16_173:
	setp.eq.s32	%p281, %r287, %r286;
	selp.f32	%f1789, 0f3F800000, 0f00000000, %p281;
	mul.wide.s32 	%rd95, %r287, 4;
	add.s64 	%rd96, %rd1, %rd95;
	sub.f32 	%f1790, %f1789, %f1923;
	st.local.f32 	[%rd96], %f1790;
	add.s32 	%r287, %r287, 1;
	setp.lt.s32	%p282, %r287, 6;
	add.s64 	%rd141, %rd141, 1;
	@%p282 bra 	BB16_171;

	ld.local.f32 	%f1791, [%rd1+20];
	div.rn.f32 	%f1792, %f1791, %f380;
	mul.lo.s32 	%r68, %r286, 6;
	add.s32 	%r242, %r68, 5;
	mul.wide.s32 	%rd98, %r242, 4;
	add.s64 	%rd99, %rd4, %rd98;
	st.local.f32 	[%rd99], %f1792;
	mov.u32 	%r289, 4;
	mov.u64 	%rd144, 0;

BB16_175:
	mov.u32 	%r69, %r289;
	sub.s64 	%rd100, %rd33, %rd144;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd146, %rd4, %rd101;
	mul.lo.s64 	%rd102, %rd144, -7;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd104, %rd103, %rd3;
	add.s64 	%rd145, %rd104, 136;
	add.s32 	%r290, %r69, 1;
	mov.f32 	%f1926, 0f00000000;
	mov.f32 	%f1927, %f1926;
	setp.gt.s32	%p283, %r290, 5;
	@%p283 bra 	BB16_177;

BB16_176:
	ld.local.f32 	%f1795, [%rd146];
	ld.local.f32 	%f1796, [%rd145];
	fma.rn.f32 	%f1927, %f1796, %f1795, %f1927;
	add.s64 	%rd146, %rd146, 4;
	add.s64 	%rd145, %rd145, 24;
	add.s32 	%r290, %r290, 1;
	setp.lt.s32	%p284, %r290, 6;
	mov.f32 	%f1926, %f1927;
	@%p284 bra 	BB16_176;

BB16_177:
	mul.lo.s32 	%r243, %r69, 7;
	mul.wide.s32 	%rd105, %r243, 4;
	add.s64 	%rd106, %rd3, %rd105;
	ld.local.f32 	%f1797, [%rd106];
	rcp.rn.f32 	%f1798, %f1797;
	mul.wide.s32 	%rd107, %r69, 4;
	add.s64 	%rd108, %rd1, %rd107;
	ld.local.f32 	%f1799, [%rd108];
	sub.f32 	%f1800, %f1799, %f1926;
	mul.f32 	%f1801, %f1798, %f1800;
	add.s32 	%r244, %r69, %r68;
	mul.wide.s32 	%rd109, %r244, 4;
	add.s64 	%rd110, %rd4, %rd109;
	st.local.f32 	[%rd110], %f1801;
	add.s32 	%r289, %r69, -1;
	add.s64 	%rd144, %rd144, 1;
	setp.gt.s32	%p285, %r69, 0;
	@%p285 bra 	BB16_175;

	add.s32 	%r286, %r286, 1;
	setp.lt.s32	%p286, %r286, 6;
	@%p286 bra 	BB16_170;

	ld.param.u64 	%rd134, [kernel_MLEFit_sigmaxy_param_6];
	ld.param.u64 	%rd133, [kernel_MLEFit_sigmaxy_param_5];
	ld.param.u32 	%r252, [kernel_MLEFit_sigmaxy_param_7];
	mov.u32 	%r251, %ctaid.x;
	mov.u32 	%r250, %ntid.x;
	mad.lo.s32 	%r249, %r250, %r251, %r3;
	ld.param.u64 	%rd132, [kernel_MLEFit_sigmaxy_param_4];
	ld.local.f32 	%f1802, [%rd4];
	ld.local.f32 	%f1803, [%rd4+28];
	ld.local.f32 	%f1804, [%rd4+56];
	ld.local.f32 	%f1805, [%rd4+84];
	ld.local.f32 	%f1806, [%rd4+112];
	ld.local.f32 	%f1807, [%rd4+140];
	cvta.to.global.u64 	%rd111, %rd132;
	mul.wide.s32 	%rd112, %r249, 4;
	add.s64 	%rd113, %rd111, %rd112;
	st.global.f32 	[%rd113], %f1897;
	mul.wide.s32 	%rd114, %r252, 4;
	add.s64 	%rd115, %rd113, %rd114;
	st.global.f32 	[%rd115], %f1896;
	add.s64 	%rd116, %rd115, %rd114;
	st.global.f32 	[%rd116], %f1895;
	add.s64 	%rd117, %rd116, %rd114;
	st.global.f32 	[%rd117], %f1894;
	add.s64 	%rd118, %rd117, %rd114;
	st.global.f32 	[%rd118], %f1890;
	add.s64 	%rd119, %rd118, %rd114;
	st.global.f32 	[%rd119], %f1891;
	cvta.to.global.u64 	%rd120, %rd133;
	add.s64 	%rd121, %rd120, %rd112;
	st.global.f32 	[%rd121], %f1802;
	add.s64 	%rd122, %rd121, %rd114;
	st.global.f32 	[%rd122], %f1803;
	add.s64 	%rd123, %rd122, %rd114;
	st.global.f32 	[%rd123], %f1804;
	add.s64 	%rd124, %rd123, %rd114;
	st.global.f32 	[%rd124], %f1805;
	add.s64 	%rd125, %rd124, %rd114;
	st.global.f32 	[%rd125], %f1806;
	add.s64 	%rd126, %rd125, %rd114;
	st.global.f32 	[%rd126], %f1807;
	cvta.to.global.u64 	%rd127, %rd134;
	add.s64 	%rd128, %rd127, %rd112;
	st.global.f32 	[%rd128], %f1915;

BB16_180:
	ret;
}


