{
    "nl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/36-openroad-resizertimingpostcts/dynamic_noise_reduction.nl.v",
    "pnl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/36-openroad-resizertimingpostcts/dynamic_noise_reduction.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/36-openroad-resizertimingpostcts/dynamic_noise_reduction.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/36-openroad-resizertimingpostcts/dynamic_noise_reduction.odb",
    "sdc": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/36-openroad-resizertimingpostcts/dynamic_noise_reduction.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/12-openroad-staprepnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/12-openroad-staprepnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/12-openroad-staprepnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/05-yosys-jsonheader/dynamic_noise_reduction.h.json",
    "vh": "/home/asic/workspace/asic_project/runs/RUN_2025-05-17_03-20-44/28-odb-writeverilogheader/dynamic_noise_reduction.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 6,
        "design__inferred_latch__count": 0,
        "design__instance__count": 16986,
        "design__instance__area": 42569.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0108541,
        "power__switching__total": 0.0116274,
        "power__leakage__total": 1.43962e-08,
        "power__total": 0.0224815,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.254513,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.254513,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1.33551,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 8.56016,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.33551,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1087,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 55,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 2.3851374883579233,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.8879937037030047,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -3.5563695217569857,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.8879937037030047,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.385138,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 8,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 55,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.6282599063260399,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.148098759669905,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.62826,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.254513,
        "clock__skew__worst_setup": 0.254513,
        "timing__hold__ws": 1.33551,
        "timing__setup__ws": 8.56016,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1.33551,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1000.0 1000.0",
        "design__core__bbox": "5.52 10.88 994.06 987.36",
        "design__io": 52,
        "design__die__area": 1000000,
        "design__core__area": 965290,
        "design__instance__count__stdcell": 16986,
        "design__instance__area__stdcell": 42569.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0441003,
        "design__instance__utilization__stdcell": 0.0441003,
        "design__instance__count__class:inverter": 62,
        "design__instance__count__class:sequential_cell": 16,
        "design__instance__count__class:multi_input_combinational_cell": 2916,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 718,
        "design__instance__count__class:tap_cell": 13718,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 50,
        "design__io__hpwl": 38942170,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 147261,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 270,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}