`timescale 10ns/1ns

module RAM_test;
reg [31:0] data_a;
wire