Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Aug 21 03:08:15 2024
| Host         : emg2abtics-virtual-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/add_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------+-----------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|         Instance        |               Module              | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------+-----------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper            |                             (top) |         94 |         94 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
|   bd_0_i                |                              bd_0 |         94 |         94 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
|     hls_inst            |                   bd_0_hls_inst_0 |         94 |         94 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
|       (hls_inst)        |                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       inst              |               bd_0_hls_inst_0_add |         94 |         94 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
|         (inst)          |               bd_0_hls_inst_0_add |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|         control_s_axi_U | bd_0_hls_inst_0_add_control_s_axi |         94 |         94 |       0 |    0 | 139 |      0 |      0 |    0 |          0 |
+-------------------------+-----------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


