set ::env(PROJECT_NAME) hd63701_processor
set ::env(DESIGN_TOP) HD63701V0_M6
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/hd63701_processor/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/hd63701_processor/rtl/HD63701_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
