set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {PPU_LITE.vo PPU_LITE_v.sdo}}
}
