
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004258  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080043ec  080043ec  000143ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004424  08004424  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08004424  08004424  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004424  08004424  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004424  08004424  00014424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004428  08004428  00014428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  0800442c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
 10 .bss          000001c0  20000028  20000028  00020028  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200001e8  200001e8  00020028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f7b9  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000020a5  00000000  00000000  0002f850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d48  00000000  00000000  000318f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a6f  00000000  00000000  00032640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020b12  00000000  00000000  000330af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000110b3  00000000  00000000  00053bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c9e63  00000000  00000000  00064c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000037c0  00000000  00000000  0012ead8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00132298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000028 	.word	0x20000028
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080043d4 	.word	0x080043d4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	2000002c 	.word	0x2000002c
 80001d0:	080043d4 	.word	0x080043d4

080001d4 <bitmask_set>:
GPIO_PinState state;

/**
 * sets specific button pressed
 */
void bitmask_set(uint32_t bit_position){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	bit |= (1 << bit_position);
 80001dc:	2201      	movs	r2, #1
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	fa02 f303 	lsl.w	r3, r2, r3
 80001e4:	461a      	mov	r2, r3
 80001e6:	4b05      	ldr	r3, [pc, #20]	; (80001fc <bitmask_set+0x28>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4313      	orrs	r3, r2
 80001ec:	4a03      	ldr	r2, [pc, #12]	; (80001fc <bitmask_set+0x28>)
 80001ee:	6013      	str	r3, [r2, #0]
}
 80001f0:	bf00      	nop
 80001f2:	370c      	adds	r7, #12
 80001f4:	46bd      	mov	sp, r7
 80001f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fa:	4770      	bx	lr
 80001fc:	200001b8 	.word	0x200001b8

08000200 <bitmask_clear>:

/**
 * clears specific button pressed
 */
void bitmask_clear(uint32_t bit_position){
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
	 bit &= ~(1 << bit_position);
 8000208:	2201      	movs	r2, #1
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	fa02 f303 	lsl.w	r3, r2, r3
 8000210:	43db      	mvns	r3, r3
 8000212:	461a      	mov	r2, r3
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <bitmask_clear+0x2c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4013      	ands	r3, r2
 800021a:	4a04      	ldr	r2, [pc, #16]	; (800022c <bitmask_clear+0x2c>)
 800021c:	6013      	str	r3, [r2, #0]
}
 800021e:	bf00      	nop
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	200001b8 	.word	0x200001b8

08000230 <bitmask_check>:

/**
 * checks if specific button is pressed
 */
uint8_t bitmask_check(uint32_t bit_position){
 8000230:	b480      	push	{r7}
 8000232:	b083      	sub	sp, #12
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	if(bit & (1 << bit_position)){
 8000238:	2201      	movs	r2, #1
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	fa02 f303 	lsl.w	r3, r2, r3
 8000240:	461a      	mov	r2, r3
 8000242:	4b07      	ldr	r3, [pc, #28]	; (8000260 <bitmask_check+0x30>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4013      	ands	r3, r2
 8000248:	2b00      	cmp	r3, #0
 800024a:	d001      	beq.n	8000250 <bitmask_check+0x20>
		return 1;
 800024c:	2301      	movs	r3, #1
 800024e:	e000      	b.n	8000252 <bitmask_check+0x22>
	}else{
		return 0;
 8000250:	2300      	movs	r3, #0
	}
}
 8000252:	4618      	mov	r0, r3
 8000254:	370c      	adds	r7, #12
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	200001b8 	.word	0x200001b8

08000264 <append_zeros>:

/**
 * appends 3 zeros to end of data to prepare for division
 */
void append_zeros(){
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
	bit_appended = bit_data << 3;
 8000268:	4b09      	ldr	r3, [pc, #36]	; (8000290 <append_zeros+0x2c>)
 800026a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800026e:	f04f 0200 	mov.w	r2, #0
 8000272:	f04f 0300 	mov.w	r3, #0
 8000276:	00cb      	lsls	r3, r1, #3
 8000278:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800027c:	00c2      	lsls	r2, r0, #3
 800027e:	4905      	ldr	r1, [pc, #20]	; (8000294 <append_zeros+0x30>)
 8000280:	e9c1 2300 	strd	r2, r3, [r1]
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000000 	.word	0x20000000
 8000294:	200001c0 	.word	0x200001c0

08000298 <xor>:

/**
 * XOR logic used to divide data by key
 */
void xor(){
 8000298:	b4b0      	push	{r4, r5, r7}
 800029a:	af00      	add	r7, sp, #0
	if(bit_ans & 0b1000){			//if leftmost bit is 1, perform xor with key
 800029c:	4c0f      	ldr	r4, [pc, #60]	; (80002dc <xor+0x44>)
 800029e:	e9d4 4500 	ldrd	r4, r5, [r4]
 80002a2:	f004 0208 	and.w	r2, r4, #8
 80002a6:	2300      	movs	r3, #0
 80002a8:	4313      	orrs	r3, r2
 80002aa:	d00d      	beq.n	80002c8 <xor+0x30>
		bit_ans = bit_ans ^ bit_key;
 80002ac:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <xor+0x44>)
 80002ae:	e9d3 4500 	ldrd	r4, r5, [r3]
 80002b2:	4b0b      	ldr	r3, [pc, #44]	; (80002e0 <xor+0x48>)
 80002b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80002b8:	ea84 0002 	eor.w	r0, r4, r2
 80002bc:	ea85 0103 	eor.w	r1, r5, r3
 80002c0:	4b06      	ldr	r3, [pc, #24]	; (80002dc <xor+0x44>)
 80002c2:	e9c3 0100 	strd	r0, r1, [r3]
	}else{						//if leftmost bit is 0, perform xor with all zeros
		bit_ans = bit_ans ^ 0b0000;
	}
}
 80002c6:	e005      	b.n	80002d4 <xor+0x3c>
		bit_ans = bit_ans ^ 0b0000;
 80002c8:	4b04      	ldr	r3, [pc, #16]	; (80002dc <xor+0x44>)
 80002ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80002ce:	4903      	ldr	r1, [pc, #12]	; (80002dc <xor+0x44>)
 80002d0:	e9c1 2300 	strd	r2, r3, [r1]
}
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bcb0      	pop	{r4, r5, r7}
 80002da:	4770      	bx	lr
 80002dc:	200001d8 	.word	0x200001d8
 80002e0:	20000008 	.word	0x20000008

080002e4 <bitmask_division>:
/**
 * divides data by key to get remainder
 *
 * takes 4 bits at a time and XORs them until 4 bit remainder is left
 */
void bitmask_division(){
 80002e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002e8:	b085      	sub	sp, #20
 80002ea:	af00      	add	r7, sp, #0
	while(shift > 0){
 80002ec:	e060      	b.n	80003b0 <bitmask_division+0xcc>
		shift--;
 80002ee:	4b38      	ldr	r3, [pc, #224]	; (80003d0 <bitmask_division+0xec>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	3b01      	subs	r3, #1
 80002f4:	4a36      	ldr	r2, [pc, #216]	; (80003d0 <bitmask_division+0xec>)
 80002f6:	6013      	str	r3, [r2, #0]
		bit_four = bit_appended & (0x0800000000000000 >> pos);
 80002f8:	4b36      	ldr	r3, [pc, #216]	; (80003d4 <bitmask_division+0xf0>)
 80002fa:	6818      	ldr	r0, [r3, #0]
 80002fc:	f04f 0200 	mov.w	r2, #0
 8000300:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000304:	f1c0 0120 	rsb	r1, r0, #32
 8000308:	f1b0 0620 	subs.w	r6, r0, #32
 800030c:	fa22 f800 	lsr.w	r8, r2, r0
 8000310:	fa03 f101 	lsl.w	r1, r3, r1
 8000314:	ea48 0801 	orr.w	r8, r8, r1
 8000318:	d403      	bmi.n	8000322 <bitmask_division+0x3e>
 800031a:	fa43 f606 	asr.w	r6, r3, r6
 800031e:	ea48 0806 	orr.w	r8, r8, r6
 8000322:	fa43 f900 	asr.w	r9, r3, r0
 8000326:	4640      	mov	r0, r8
 8000328:	4649      	mov	r1, r9
 800032a:	4b2b      	ldr	r3, [pc, #172]	; (80003d8 <bitmask_division+0xf4>)
 800032c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000330:	ea00 0a02 	and.w	sl, r0, r2
 8000334:	ea01 0b03 	and.w	fp, r1, r3
 8000338:	4b28      	ldr	r3, [pc, #160]	; (80003dc <bitmask_division+0xf8>)
 800033a:	e9c3 ab00 	strd	sl, fp, [r3]
		bit_four = bit_four >> shift;
 800033e:	4b27      	ldr	r3, [pc, #156]	; (80003dc <bitmask_division+0xf8>)
 8000340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000344:	4922      	ldr	r1, [pc, #136]	; (80003d0 <bitmask_division+0xec>)
 8000346:	6808      	ldr	r0, [r1, #0]
 8000348:	f1c0 0620 	rsb	r6, r0, #32
 800034c:	f1a0 0120 	sub.w	r1, r0, #32
 8000350:	fa22 f400 	lsr.w	r4, r2, r0
 8000354:	fa03 f606 	lsl.w	r6, r3, r6
 8000358:	4334      	orrs	r4, r6
 800035a:	fa23 f101 	lsr.w	r1, r3, r1
 800035e:	430c      	orrs	r4, r1
 8000360:	fa23 f500 	lsr.w	r5, r3, r0
 8000364:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <bitmask_division+0xf8>)
 8000366:	e9c3 4500 	strd	r4, r5, [r3]
		bit_ans = bit_ans << 1;
 800036a:	4b1d      	ldr	r3, [pc, #116]	; (80003e0 <bitmask_division+0xfc>)
 800036c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000370:	1891      	adds	r1, r2, r2
 8000372:	6039      	str	r1, [r7, #0]
 8000374:	415b      	adcs	r3, r3
 8000376:	607b      	str	r3, [r7, #4]
 8000378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800037c:	4918      	ldr	r1, [pc, #96]	; (80003e0 <bitmask_division+0xfc>)
 800037e:	e9c1 2300 	strd	r2, r3, [r1]
		bit_ans = bit_ans + bit_four;
 8000382:	4b17      	ldr	r3, [pc, #92]	; (80003e0 <bitmask_division+0xfc>)
 8000384:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000388:	4b14      	ldr	r3, [pc, #80]	; (80003dc <bitmask_division+0xf8>)
 800038a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800038e:	1886      	adds	r6, r0, r2
 8000390:	60be      	str	r6, [r7, #8]
 8000392:	eb41 0303 	adc.w	r3, r1, r3
 8000396:	60fb      	str	r3, [r7, #12]
 8000398:	4b11      	ldr	r3, [pc, #68]	; (80003e0 <bitmask_division+0xfc>)
 800039a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800039e:	e9c3 1200 	strd	r1, r2, [r3]
		xor();
 80003a2:	f7ff ff79 	bl	8000298 <xor>
		pos++;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <bitmask_division+0xf0>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	3301      	adds	r3, #1
 80003ac:	4a09      	ldr	r2, [pc, #36]	; (80003d4 <bitmask_division+0xf0>)
 80003ae:	6013      	str	r3, [r2, #0]
	while(shift > 0){
 80003b0:	4b07      	ldr	r3, [pc, #28]	; (80003d0 <bitmask_division+0xec>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	dc9a      	bgt.n	80002ee <bitmask_division+0xa>
	}
	shift = 60;
 80003b8:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <bitmask_division+0xec>)
 80003ba:	223c      	movs	r2, #60	; 0x3c
 80003bc:	601a      	str	r2, [r3, #0]
	pos = 0;
 80003be:	4b05      	ldr	r3, [pc, #20]	; (80003d4 <bitmask_division+0xf0>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	601a      	str	r2, [r3, #0]
}
 80003c4:	bf00      	nop
 80003c6:	3714      	adds	r7, #20
 80003c8:	46bd      	mov	sp, r7
 80003ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003ce:	bf00      	nop
 80003d0:	20000010 	.word	0x20000010
 80003d4:	200001c8 	.word	0x200001c8
 80003d8:	200001c0 	.word	0x200001c0
 80003dc:	200001d0 	.word	0x200001d0
 80003e0:	200001d8 	.word	0x200001d8

080003e4 <bitmask_encode>:

/**
 * initializes values for division and carries out the encoding of each crc value
 */
void bitmask_encode(){
 80003e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003e8:	af00      	add	r7, sp, #0
	append_zeros();
 80003ea:	f7ff ff3b 	bl	8000264 <append_zeros>
	bit_four = bit_appended & 0xF000000000000000;
 80003ee:	4b20      	ldr	r3, [pc, #128]	; (8000470 <bitmask_encode+0x8c>)
 80003f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80003f4:	f04f 0a00 	mov.w	sl, #0
 80003f8:	f003 4b70 	and.w	fp, r3, #4026531840	; 0xf0000000
 80003fc:	4b1d      	ldr	r3, [pc, #116]	; (8000474 <bitmask_encode+0x90>)
 80003fe:	e9c3 ab00 	strd	sl, fp, [r3]
	bit_four = bit_four >> shift;
 8000402:	4b1c      	ldr	r3, [pc, #112]	; (8000474 <bitmask_encode+0x90>)
 8000404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000408:	491b      	ldr	r1, [pc, #108]	; (8000478 <bitmask_encode+0x94>)
 800040a:	6809      	ldr	r1, [r1, #0]
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	f1a1 0020 	sub.w	r0, r1, #32
 8000414:	fa22 f401 	lsr.w	r4, r2, r1
 8000418:	fa03 f606 	lsl.w	r6, r3, r6
 800041c:	4334      	orrs	r4, r6
 800041e:	fa23 f000 	lsr.w	r0, r3, r0
 8000422:	4304      	orrs	r4, r0
 8000424:	fa23 f501 	lsr.w	r5, r3, r1
 8000428:	4b12      	ldr	r3, [pc, #72]	; (8000474 <bitmask_encode+0x90>)
 800042a:	e9c3 4500 	strd	r4, r5, [r3]
	bit_ans = bit_four;
 800042e:	4b11      	ldr	r3, [pc, #68]	; (8000474 <bitmask_encode+0x90>)
 8000430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000434:	4911      	ldr	r1, [pc, #68]	; (800047c <bitmask_encode+0x98>)
 8000436:	e9c1 2300 	strd	r2, r3, [r1]
	xor();
 800043a:	f7ff ff2d 	bl	8000298 <xor>
	bitmask_division();
 800043e:	f7ff ff51 	bl	80002e4 <bitmask_division>
	TxData[0] = bit_data;
 8000442:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <bitmask_encode+0x9c>)
 8000444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000448:	490e      	ldr	r1, [pc, #56]	; (8000484 <bitmask_encode+0xa0>)
 800044a:	e9c1 2300 	strd	r2, r3, [r1]
	TxData[1] = bit_appended + bit_ans;
 800044e:	4b08      	ldr	r3, [pc, #32]	; (8000470 <bitmask_encode+0x8c>)
 8000450:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000454:	4b09      	ldr	r3, [pc, #36]	; (800047c <bitmask_encode+0x98>)
 8000456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800045a:	eb10 0802 	adds.w	r8, r0, r2
 800045e:	eb41 0903 	adc.w	r9, r1, r3
 8000462:	4b08      	ldr	r3, [pc, #32]	; (8000484 <bitmask_encode+0xa0>)
 8000464:	e9c3 8902 	strd	r8, r9, [r3, #8]
}
 8000468:	bf00      	nop
 800046a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800046e:	bf00      	nop
 8000470:	200001c0 	.word	0x200001c0
 8000474:	200001d0 	.word	0x200001d0
 8000478:	20000010 	.word	0x20000010
 800047c:	200001d8 	.word	0x200001d8
 8000480:	20000000 	.word	0x20000000
 8000484:	200001a0 	.word	0x200001a0

08000488 <send>:

/**
 * sends data with crc every 10ms
 */
void send(){
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
	bitmask_encode();
 800048c:	f7ff ffaa 	bl	80003e4 <bitmask_encode>

	HAL_Delay(10);
 8000490:	200a      	movs	r0, #10
 8000492:	f000 fc59 	bl	8000d48 <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*)TxData, sizeof(TxData), 1000);
 8000496:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800049a:	2218      	movs	r2, #24
 800049c:	4902      	ldr	r1, [pc, #8]	; (80004a8 <send+0x20>)
 800049e:	4803      	ldr	r0, [pc, #12]	; (80004ac <send+0x24>)
 80004a0:	f002 ffa8 	bl	80033f4 <HAL_UART_Transmit>
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	200001a0 	.word	0x200001a0
 80004ac:	20000090 	.word	0x20000090

080004b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004b4:	f000 fbe2 	bl	8000c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b8:	f000 f872 	bl	80005a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004bc:	f000 f94e 	bl	800075c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004c0:	f000 f91c 	bl	80006fc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80004c4:	f000 f8ea 	bl	800069c <MX_USART1_UART_Init>
  MX_TIM16_Init();
 80004c8:	f000 f8c2 	bl	8000650 <MX_TIM16_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //sendData();
	  send();
 80004cc:	f7ff ffdc 	bl	8000488 <send>
	  	  if(bitmask_check(0)) //red
 80004d0:	2000      	movs	r0, #0
 80004d2:	f7ff fead 	bl	8000230 <bitmask_check>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d012      	beq.n	8000502 <main+0x52>
	  	  {
	  		  bit_data = 1;
 80004dc:	492f      	ldr	r1, [pc, #188]	; (800059c <main+0xec>)
 80004de:	f04f 0201 	mov.w	r2, #1
 80004e2:	f04f 0300 	mov.w	r3, #0
 80004e6:	e9c1 2300 	strd	r2, r3, [r1]
	  		  send();
 80004ea:	f7ff ffcd 	bl	8000488 <send>
	  		  bit_data = 0;
 80004ee:	492b      	ldr	r1, [pc, #172]	; (800059c <main+0xec>)
 80004f0:	f04f 0200 	mov.w	r2, #0
 80004f4:	f04f 0300 	mov.w	r3, #0
 80004f8:	e9c1 2300 	strd	r2, r3, [r1]
	  		  bitmask_clear(0);
 80004fc:	2000      	movs	r0, #0
 80004fe:	f7ff fe7f 	bl	8000200 <bitmask_clear>
	  	  }
	  	  if(bitmask_check(1)) //green
 8000502:	2001      	movs	r0, #1
 8000504:	f7ff fe94 	bl	8000230 <bitmask_check>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d012      	beq.n	8000534 <main+0x84>
	  	  {
	  		  bit_data = 2;
 800050e:	4923      	ldr	r1, [pc, #140]	; (800059c <main+0xec>)
 8000510:	f04f 0202 	mov.w	r2, #2
 8000514:	f04f 0300 	mov.w	r3, #0
 8000518:	e9c1 2300 	strd	r2, r3, [r1]
	  		  send();
 800051c:	f7ff ffb4 	bl	8000488 <send>
	  		  bit_data = 0;
 8000520:	491e      	ldr	r1, [pc, #120]	; (800059c <main+0xec>)
 8000522:	f04f 0200 	mov.w	r2, #0
 8000526:	f04f 0300 	mov.w	r3, #0
 800052a:	e9c1 2300 	strd	r2, r3, [r1]
	  		  bitmask_clear(1);
 800052e:	2001      	movs	r0, #1
 8000530:	f7ff fe66 	bl	8000200 <bitmask_clear>
	  	  }
	  	  if(bitmask_check(2)) //yellow
 8000534:	2002      	movs	r0, #2
 8000536:	f7ff fe7b 	bl	8000230 <bitmask_check>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d012      	beq.n	8000566 <main+0xb6>
	  	  {
	  		  bit_data = 3;
 8000540:	4916      	ldr	r1, [pc, #88]	; (800059c <main+0xec>)
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	f04f 0300 	mov.w	r3, #0
 800054a:	e9c1 2300 	strd	r2, r3, [r1]
	  		  send();
 800054e:	f7ff ff9b 	bl	8000488 <send>
	  		  bit_data = 0;
 8000552:	4912      	ldr	r1, [pc, #72]	; (800059c <main+0xec>)
 8000554:	f04f 0200 	mov.w	r2, #0
 8000558:	f04f 0300 	mov.w	r3, #0
 800055c:	e9c1 2300 	strd	r2, r3, [r1]
	  		  bitmask_clear(2);
 8000560:	2002      	movs	r0, #2
 8000562:	f7ff fe4d 	bl	8000200 <bitmask_clear>
	  	  }
	  	  if(bitmask_check(3)) //blue
 8000566:	2003      	movs	r0, #3
 8000568:	f7ff fe62 	bl	8000230 <bitmask_check>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d0ac      	beq.n	80004cc <main+0x1c>
	  	  {
			  bit_data = 4;
 8000572:	490a      	ldr	r1, [pc, #40]	; (800059c <main+0xec>)
 8000574:	f04f 0204 	mov.w	r2, #4
 8000578:	f04f 0300 	mov.w	r3, #0
 800057c:	e9c1 2300 	strd	r2, r3, [r1]
			  send();
 8000580:	f7ff ff82 	bl	8000488 <send>
			  bit_data = 0;
 8000584:	4905      	ldr	r1, [pc, #20]	; (800059c <main+0xec>)
 8000586:	f04f 0200 	mov.w	r2, #0
 800058a:	f04f 0300 	mov.w	r3, #0
 800058e:	e9c1 2300 	strd	r2, r3, [r1]
			  bitmask_clear(3);
 8000592:	2003      	movs	r0, #3
 8000594:	f7ff fe34 	bl	8000200 <bitmask_clear>
	  send();
 8000598:	e798      	b.n	80004cc <main+0x1c>
 800059a:	bf00      	nop
 800059c:	20000000 	.word	0x20000000

080005a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b0a6      	sub	sp, #152	; 0x98
 80005a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80005aa:	2228      	movs	r2, #40	; 0x28
 80005ac:	2100      	movs	r1, #0
 80005ae:	4618      	mov	r0, r3
 80005b0:	f003 fee3 	bl	800437a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2258      	movs	r2, #88	; 0x58
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fed5 	bl	800437a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005d0:	2302      	movs	r3, #2
 80005d2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	2301      	movs	r3, #1
 80005d6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	2310      	movs	r3, #16
 80005da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005de:	2300      	movs	r3, #0
 80005e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 ff13 	bl	8001414 <HAL_RCC_OscConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005f4:	f000 f9d0 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f8:	230f      	movs	r3, #15
 80005fa:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005fc:	2300      	movs	r3, #0
 80005fe:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800060c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f001 ff52 	bl	80024bc <HAL_RCC_ClockConfig>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800061e:	f000 f9bb 	bl	8000998 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8000622:	4b0a      	ldr	r3, [pc, #40]	; (800064c <SystemClock_Config+0xac>)
 8000624:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM16;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000626:	2300      	movs	r3, #0
 8000628:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800062a:	2300      	movs	r3, #0
 800062c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800062e:	2300      	movs	r3, #0
 8000630:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	4618      	mov	r0, r3
 8000636:	f002 f977 	bl	8002928 <HAL_RCCEx_PeriphCLKConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000640:	f000 f9aa 	bl	8000998 <Error_Handler>
  }
}
 8000644:	bf00      	nop
 8000646:	3798      	adds	r7, #152	; 0x98
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	00800003 	.word	0x00800003

08000650 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000654:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <MX_TIM16_Init+0x44>)
 8000656:	4a10      	ldr	r2, [pc, #64]	; (8000698 <MX_TIM16_Init+0x48>)
 8000658:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 159;
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <MX_TIM16_Init+0x44>)
 800065c:	229f      	movs	r2, #159	; 0x9f
 800065e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <MX_TIM16_Init+0x44>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 8000666:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <MX_TIM16_Init+0x44>)
 8000668:	f240 32e7 	movw	r2, #999	; 0x3e7
 800066c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800066e:	4b09      	ldr	r3, [pc, #36]	; (8000694 <MX_TIM16_Init+0x44>)
 8000670:	2200      	movs	r2, #0
 8000672:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000674:	4b07      	ldr	r3, [pc, #28]	; (8000694 <MX_TIM16_Init+0x44>)
 8000676:	2200      	movs	r2, #0
 8000678:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800067a:	4b06      	ldr	r3, [pc, #24]	; (8000694 <MX_TIM16_Init+0x44>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000680:	4804      	ldr	r0, [pc, #16]	; (8000694 <MX_TIM16_Init+0x44>)
 8000682:	f002 fb6f 	bl	8002d64 <HAL_TIM_Base_Init>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800068c:	f000 f984 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000044 	.word	0x20000044
 8000698:	40014400 	.word	0x40014400

0800069c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006a0:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006a2:	4a15      	ldr	r2, [pc, #84]	; (80006f8 <MX_USART1_UART_Init+0x5c>)
 80006a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006b4:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ba:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006bc:	2200      	movs	r2, #0
 80006be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006c0:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006c2:	220c      	movs	r2, #12
 80006c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006c6:	4b0b      	ldr	r3, [pc, #44]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006cc:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006d2:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006da:	2200      	movs	r2, #0
 80006dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006de:	4805      	ldr	r0, [pc, #20]	; (80006f4 <MX_USART1_UART_Init+0x58>)
 80006e0:	f002 fe3a 	bl	8003358 <HAL_UART_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006ea:	f000 f955 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006ee:	bf00      	nop
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000090 	.word	0x20000090
 80006f8:	40013800 	.word	0x40013800

080006fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000700:	4b14      	ldr	r3, [pc, #80]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000702:	4a15      	ldr	r2, [pc, #84]	; (8000758 <MX_USART2_UART_Init+0x5c>)
 8000704:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000706:	4b13      	ldr	r3, [pc, #76]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000708:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800070c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070e:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000714:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000716:	2200      	movs	r2, #0
 8000718:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_USART2_UART_Init+0x58>)
 800071c:	2200      	movs	r2, #0
 800071e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000722:	220c      	movs	r2, #12
 8000724:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000726:	4b0b      	ldr	r3, [pc, #44]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <MX_USART2_UART_Init+0x58>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000734:	2200      	movs	r2, #0
 8000736:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <MX_USART2_UART_Init+0x58>)
 800073a:	2200      	movs	r2, #0
 800073c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073e:	4805      	ldr	r0, [pc, #20]	; (8000754 <MX_USART2_UART_Init+0x58>)
 8000740:	f002 fe0a 	bl	8003358 <HAL_UART_Init>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800074a:	f000 f925 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000118 	.word	0x20000118
 8000758:	40004400 	.word	0x40004400

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b088      	sub	sp, #32
 8000760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	f107 030c 	add.w	r3, r7, #12
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000772:	4b2d      	ldr	r3, [pc, #180]	; (8000828 <MX_GPIO_Init+0xcc>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	4a2c      	ldr	r2, [pc, #176]	; (8000828 <MX_GPIO_Init+0xcc>)
 8000778:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800077c:	6153      	str	r3, [r2, #20]
 800077e:	4b2a      	ldr	r3, [pc, #168]	; (8000828 <MX_GPIO_Init+0xcc>)
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	4b27      	ldr	r3, [pc, #156]	; (8000828 <MX_GPIO_Init+0xcc>)
 800078c:	695b      	ldr	r3, [r3, #20]
 800078e:	4a26      	ldr	r2, [pc, #152]	; (8000828 <MX_GPIO_Init+0xcc>)
 8000790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000794:	6153      	str	r3, [r2, #20]
 8000796:	4b24      	ldr	r3, [pc, #144]	; (8000828 <MX_GPIO_Init+0xcc>)
 8000798:	695b      	ldr	r3, [r3, #20]
 800079a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	4b21      	ldr	r3, [pc, #132]	; (8000828 <MX_GPIO_Init+0xcc>)
 80007a4:	695b      	ldr	r3, [r3, #20]
 80007a6:	4a20      	ldr	r2, [pc, #128]	; (8000828 <MX_GPIO_Init+0xcc>)
 80007a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007ac:	6153      	str	r3, [r2, #20]
 80007ae:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <MX_GPIO_Init+0xcc>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80007ba:	230c      	movs	r3, #12
 80007bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007be:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	4619      	mov	r1, r3
 80007ce:	4817      	ldr	r0, [pc, #92]	; (800082c <MX_GPIO_Init+0xd0>)
 80007d0:	f000 fc66 	bl	80010a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80007d4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80007d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	4619      	mov	r1, r3
 80007ea:	4811      	ldr	r0, [pc, #68]	; (8000830 <MX_GPIO_Init+0xd4>)
 80007ec:	f000 fc58 	bl	80010a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2100      	movs	r1, #0
 80007f4:	2008      	movs	r0, #8
 80007f6:	f000 fba6 	bl	8000f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 80007fa:	2008      	movs	r0, #8
 80007fc:	f000 fbbf 	bl	8000f7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2009      	movs	r0, #9
 8000806:	f000 fb9e 	bl	8000f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800080a:	2009      	movs	r0, #9
 800080c:	f000 fbb7 	bl	8000f7e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	2028      	movs	r0, #40	; 0x28
 8000816:	f000 fb96 	bl	8000f46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800081a:	2028      	movs	r0, #40	; 0x28
 800081c:	f000 fbaf 	bl	8000f7e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000820:	bf00      	nop
 8000822:	3720      	adds	r7, #32
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40021000 	.word	0x40021000
 800082c:	48000800 	.word	0x48000800
 8000830:	48000400 	.word	0x48000400

08000834 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	80fb      	strh	r3, [r7, #6]
	  UNUSED(GPIO_Pin);

  if (GPIO_Pin == GPIO_PIN_2){
 800083e:	88fb      	ldrh	r3, [r7, #6]
 8000840:	2b04      	cmp	r3, #4
 8000842:	d10a      	bne.n	800085a <HAL_GPIO_EXTI_Callback+0x26>
	  state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8000844:	2104      	movs	r1, #4
 8000846:	481f      	ldr	r0, [pc, #124]	; (80008c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8000848:	f000 fdb4 	bl	80013b4 <HAL_GPIO_ReadPin>
 800084c:	4603      	mov	r3, r0
 800084e:	461a      	mov	r2, r3
 8000850:	4b1d      	ldr	r3, [pc, #116]	; (80008c8 <HAL_GPIO_EXTI_Callback+0x94>)
 8000852:	701a      	strb	r2, [r3, #0]
	  button = BUTTON_1;	//red
 8000854:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <HAL_GPIO_EXTI_Callback+0x98>)
 8000856:	2200      	movs	r2, #0
 8000858:	701a      	strb	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_3){
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	2b08      	cmp	r3, #8
 800085e:	d10a      	bne.n	8000876 <HAL_GPIO_EXTI_Callback+0x42>
	  state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8000860:	2108      	movs	r1, #8
 8000862:	4818      	ldr	r0, [pc, #96]	; (80008c4 <HAL_GPIO_EXTI_Callback+0x90>)
 8000864:	f000 fda6 	bl	80013b4 <HAL_GPIO_ReadPin>
 8000868:	4603      	mov	r3, r0
 800086a:	461a      	mov	r2, r3
 800086c:	4b16      	ldr	r3, [pc, #88]	; (80008c8 <HAL_GPIO_EXTI_Callback+0x94>)
 800086e:	701a      	strb	r2, [r3, #0]
	  button = BUTTON_2;	//green
 8000870:	4b16      	ldr	r3, [pc, #88]	; (80008cc <HAL_GPIO_EXTI_Callback+0x98>)
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_14){
 8000876:	88fb      	ldrh	r3, [r7, #6]
 8000878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800087c:	d10b      	bne.n	8000896 <HAL_GPIO_EXTI_Callback+0x62>
	  state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 800087e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000882:	4813      	ldr	r0, [pc, #76]	; (80008d0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000884:	f000 fd96 	bl	80013b4 <HAL_GPIO_ReadPin>
 8000888:	4603      	mov	r3, r0
 800088a:	461a      	mov	r2, r3
 800088c:	4b0e      	ldr	r3, [pc, #56]	; (80008c8 <HAL_GPIO_EXTI_Callback+0x94>)
 800088e:	701a      	strb	r2, [r3, #0]
	  button = BUTTON_3;	//yellow
 8000890:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <HAL_GPIO_EXTI_Callback+0x98>)
 8000892:	2202      	movs	r2, #2
 8000894:	701a      	strb	r2, [r3, #0]
  }
  if (GPIO_Pin == GPIO_PIN_15){
 8000896:	88fb      	ldrh	r3, [r7, #6]
 8000898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800089c:	d10b      	bne.n	80008b6 <HAL_GPIO_EXTI_Callback+0x82>
	  state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800089e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008a2:	480b      	ldr	r0, [pc, #44]	; (80008d0 <HAL_GPIO_EXTI_Callback+0x9c>)
 80008a4:	f000 fd86 	bl	80013b4 <HAL_GPIO_ReadPin>
 80008a8:	4603      	mov	r3, r0
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <HAL_GPIO_EXTI_Callback+0x94>)
 80008ae:	701a      	strb	r2, [r3, #0]
	  button = BUTTON_4;	//blue
 80008b0:	4b06      	ldr	r3, [pc, #24]	; (80008cc <HAL_GPIO_EXTI_Callback+0x98>)
 80008b2:	2203      	movs	r2, #3
 80008b4:	701a      	strb	r2, [r3, #0]
  }
  HAL_TIM_Base_Start_IT(&htim16);
 80008b6:	4807      	ldr	r0, [pc, #28]	; (80008d4 <HAL_GPIO_EXTI_Callback+0xa0>)
 80008b8:	f002 faac 	bl	8002e14 <HAL_TIM_Base_Start_IT>

}
 80008bc:	bf00      	nop
 80008be:	3708      	adds	r7, #8
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	48000800 	.word	0x48000800
 80008c8:	200001e0 	.word	0x200001e0
 80008cc:	20000014 	.word	0x20000014
 80008d0:	48000400 	.word	0x48000400
 80008d4:	20000044 	.word	0x20000044

080008d8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
	 UNUSED(htim);

	if(htim == &htim16){
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a28      	ldr	r2, [pc, #160]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d145      	bne.n	8000974 <HAL_TIM_PeriodElapsedCallback+0x9c>
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == state && button == BUTTON_1){
 80008e8:	2104      	movs	r1, #4
 80008ea:	4827      	ldr	r0, [pc, #156]	; (8000988 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80008ec:	f000 fd62 	bl	80013b4 <HAL_GPIO_ReadPin>
 80008f0:	4603      	mov	r3, r0
 80008f2:	461a      	mov	r2, r3
 80008f4:	4b25      	ldr	r3, [pc, #148]	; (800098c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d106      	bne.n	800090a <HAL_TIM_PeriodElapsedCallback+0x32>
 80008fc:	4b24      	ldr	r3, [pc, #144]	; (8000990 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d102      	bne.n	800090a <HAL_TIM_PeriodElapsedCallback+0x32>
			bitmask_set(0);
 8000904:	2000      	movs	r0, #0
 8000906:	f7ff fc65 	bl	80001d4 <bitmask_set>
		}
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == state && button == BUTTON_2){
 800090a:	2108      	movs	r1, #8
 800090c:	481e      	ldr	r0, [pc, #120]	; (8000988 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800090e:	f000 fd51 	bl	80013b4 <HAL_GPIO_ReadPin>
 8000912:	4603      	mov	r3, r0
 8000914:	461a      	mov	r2, r3
 8000916:	4b1d      	ldr	r3, [pc, #116]	; (800098c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	429a      	cmp	r2, r3
 800091c:	d106      	bne.n	800092c <HAL_TIM_PeriodElapsedCallback+0x54>
 800091e:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d102      	bne.n	800092c <HAL_TIM_PeriodElapsedCallback+0x54>
			bitmask_set(1);
 8000926:	2001      	movs	r0, #1
 8000928:	f7ff fc54 	bl	80001d4 <bitmask_set>
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == state && button == BUTTON_3){
 800092c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000930:	4818      	ldr	r0, [pc, #96]	; (8000994 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000932:	f000 fd3f 	bl	80013b4 <HAL_GPIO_ReadPin>
 8000936:	4603      	mov	r3, r0
 8000938:	461a      	mov	r2, r3
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	429a      	cmp	r2, r3
 8000940:	d106      	bne.n	8000950 <HAL_TIM_PeriodElapsedCallback+0x78>
 8000942:	4b13      	ldr	r3, [pc, #76]	; (8000990 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b02      	cmp	r3, #2
 8000948:	d102      	bne.n	8000950 <HAL_TIM_PeriodElapsedCallback+0x78>
			bitmask_set(2);
 800094a:	2002      	movs	r0, #2
 800094c:	f7ff fc42 	bl	80001d4 <bitmask_set>
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == state && button == BUTTON_4){
 8000950:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000954:	480f      	ldr	r0, [pc, #60]	; (8000994 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000956:	f000 fd2d 	bl	80013b4 <HAL_GPIO_ReadPin>
 800095a:	4603      	mov	r3, r0
 800095c:	461a      	mov	r2, r3
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	429a      	cmp	r2, r3
 8000964:	d106      	bne.n	8000974 <HAL_TIM_PeriodElapsedCallback+0x9c>
 8000966:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b03      	cmp	r3, #3
 800096c:	d102      	bne.n	8000974 <HAL_TIM_PeriodElapsedCallback+0x9c>
			bitmask_set(3);
 800096e:	2003      	movs	r0, #3
 8000970:	f7ff fc30 	bl	80001d4 <bitmask_set>
		}
	}
	HAL_TIM_Base_Stop_IT(&htim16);
 8000974:	4803      	ldr	r0, [pc, #12]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000976:	f002 fabd 	bl	8002ef4 <HAL_TIM_Base_Stop_IT>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000044 	.word	0x20000044
 8000988:	48000800 	.word	0x48000800
 800098c:	200001e0 	.word	0x200001e0
 8000990:	20000014 	.word	0x20000014
 8000994:	48000400 	.word	0x48000400

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <Error_Handler+0x8>
	...

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <HAL_MspInit+0x44>)
 80009ac:	699b      	ldr	r3, [r3, #24]
 80009ae:	4a0e      	ldr	r2, [pc, #56]	; (80009e8 <HAL_MspInit+0x44>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6193      	str	r3, [r2, #24]
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <HAL_MspInit+0x44>)
 80009b8:	699b      	ldr	r3, [r3, #24]
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c2:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <HAL_MspInit+0x44>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	4a08      	ldr	r2, [pc, #32]	; (80009e8 <HAL_MspInit+0x44>)
 80009c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009cc:	61d3      	str	r3, [r2, #28]
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <HAL_MspInit+0x44>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009da:	bf00      	nop
 80009dc:	370c      	adds	r7, #12
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	40021000 	.word	0x40021000

080009ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a0d      	ldr	r2, [pc, #52]	; (8000a30 <HAL_TIM_Base_MspInit+0x44>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d113      	bne.n	8000a26 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80009fe:	4b0d      	ldr	r3, [pc, #52]	; (8000a34 <HAL_TIM_Base_MspInit+0x48>)
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	4a0c      	ldr	r2, [pc, #48]	; (8000a34 <HAL_TIM_Base_MspInit+0x48>)
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a08:	6193      	str	r3, [r2, #24]
 8000a0a:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <HAL_TIM_Base_MspInit+0x48>)
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2100      	movs	r1, #0
 8000a1a:	2019      	movs	r0, #25
 8000a1c:	f000 fa93 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a20:	2019      	movs	r0, #25
 8000a22:	f000 faac 	bl	8000f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40014400 	.word	0x40014400
 8000a34:	40021000 	.word	0x40021000

08000a38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08c      	sub	sp, #48	; 0x30
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a40:	f107 031c 	add.w	r3, r7, #28
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a36      	ldr	r2, [pc, #216]	; (8000b30 <HAL_UART_MspInit+0xf8>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d130      	bne.n	8000abc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a5a:	4b36      	ldr	r3, [pc, #216]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000a5c:	699b      	ldr	r3, [r3, #24]
 8000a5e:	4a35      	ldr	r2, [pc, #212]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a64:	6193      	str	r3, [r2, #24]
 8000a66:	4b33      	ldr	r3, [pc, #204]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000a68:	699b      	ldr	r3, [r3, #24]
 8000a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a6e:	61bb      	str	r3, [r7, #24]
 8000a70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a72:	4b30      	ldr	r3, [pc, #192]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000a74:	695b      	ldr	r3, [r3, #20]
 8000a76:	4a2f      	ldr	r2, [pc, #188]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000a78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000a7c:	6153      	str	r3, [r2, #20]
 8000a7e:	4b2d      	ldr	r3, [pc, #180]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000a80:	695b      	ldr	r3, [r3, #20]
 8000a82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000a86:	617b      	str	r3, [r7, #20]
 8000a88:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a8a:	2330      	movs	r3, #48	; 0x30
 8000a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a96:	2303      	movs	r3, #3
 8000a98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a9a:	2307      	movs	r3, #7
 8000a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4824      	ldr	r0, [pc, #144]	; (8000b38 <HAL_UART_MspInit+0x100>)
 8000aa6:	f000 fafb 	bl	80010a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2100      	movs	r1, #0
 8000aae:	2025      	movs	r0, #37	; 0x25
 8000ab0:	f000 fa49 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ab4:	2025      	movs	r0, #37	; 0x25
 8000ab6:	f000 fa62 	bl	8000f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aba:	e035      	b.n	8000b28 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a1e      	ldr	r2, [pc, #120]	; (8000b3c <HAL_UART_MspInit+0x104>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d130      	bne.n	8000b28 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac6:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000ac8:	69db      	ldr	r3, [r3, #28]
 8000aca:	4a1a      	ldr	r2, [pc, #104]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ad0:	61d3      	str	r3, [r2, #28]
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000ad4:	69db      	ldr	r3, [r3, #28]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000ae0:	695b      	ldr	r3, [r3, #20]
 8000ae2:	4a14      	ldr	r2, [pc, #80]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae8:	6153      	str	r3, [r2, #20]
 8000aea:	4b12      	ldr	r3, [pc, #72]	; (8000b34 <HAL_UART_MspInit+0xfc>)
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000af6:	230c      	movs	r3, #12
 8000af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afa:	2302      	movs	r3, #2
 8000afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b02:	2303      	movs	r3, #3
 8000b04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b06:	2307      	movs	r3, #7
 8000b08:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0a:	f107 031c 	add.w	r3, r7, #28
 8000b0e:	4619      	mov	r1, r3
 8000b10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b14:	f000 fac4 	bl	80010a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	2026      	movs	r0, #38	; 0x26
 8000b1e:	f000 fa12 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b22:	2026      	movs	r0, #38	; 0x26
 8000b24:	f000 fa2b 	bl	8000f7e <HAL_NVIC_EnableIRQ>
}
 8000b28:	bf00      	nop
 8000b2a:	3730      	adds	r7, #48	; 0x30
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40013800 	.word	0x40013800
 8000b34:	40021000 	.word	0x40021000
 8000b38:	48000800 	.word	0x48000800
 8000b3c:	40004400 	.word	0x40004400

08000b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b44:	e7fe      	b.n	8000b44 <NMI_Handler+0x4>

08000b46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <HardFault_Handler+0x4>

08000b4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <MemManage_Handler+0x4>

08000b52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr

08000b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8c:	f000 f8bc 	bl	8000d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <EXTI2_TSC_IRQHandler>:

/**
  * @brief This function handles EXTI line2 and Touch Sense controller interrupts.
  */
void EXTI2_TSC_IRQHandler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_TSC_IRQn 0 */

  /* USER CODE END EXTI2_TSC_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000b98:	2004      	movs	r0, #4
 8000b9a:	f000 fc23 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_TSC_IRQn 1 */

  /* USER CODE END EXTI2_TSC_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}

08000ba2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000ba6:	2008      	movs	r0, #8
 8000ba8:	f000 fc1c 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000bb4:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000bb6:	f002 f9cc 	bl	8002f52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	20000044 	.word	0x20000044

08000bc4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bc8:	4802      	ldr	r0, [pc, #8]	; (8000bd4 <USART1_IRQHandler+0x10>)
 8000bca:	f002 fc9d 	bl	8003508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	20000090 	.word	0x20000090

08000bd8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bdc:	4802      	ldr	r0, [pc, #8]	; (8000be8 <USART2_IRQHandler+0x10>)
 8000bde:	f002 fc93 	bl	8003508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000118 	.word	0x20000118

08000bec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8000bf0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000bf4:	f000 fbf6 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8000bf8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000bfc:	f000 fbf2 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <SystemInit+0x20>)
 8000c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c0e:	4a05      	ldr	r2, [pc, #20]	; (8000c24 <SystemInit+0x20>)
 8000c10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c60 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c2c:	f7ff ffea 	bl	8000c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c30:	480c      	ldr	r0, [pc, #48]	; (8000c64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c32:	490d      	ldr	r1, [pc, #52]	; (8000c68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c34:	4a0d      	ldr	r2, [pc, #52]	; (8000c6c <LoopForever+0xe>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c38:	e002      	b.n	8000c40 <LoopCopyDataInit>

08000c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c3e:	3304      	adds	r3, #4

08000c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c44:	d3f9      	bcc.n	8000c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c46:	4a0a      	ldr	r2, [pc, #40]	; (8000c70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c48:	4c0a      	ldr	r4, [pc, #40]	; (8000c74 <LoopForever+0x16>)
  movs r3, #0
 8000c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c4c:	e001      	b.n	8000c52 <LoopFillZerobss>

08000c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c50:	3204      	adds	r2, #4

08000c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c54:	d3fb      	bcc.n	8000c4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c56:	f003 fb99 	bl	800438c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c5a:	f7ff fc29 	bl	80004b0 <main>

08000c5e <LoopForever>:

LoopForever:
    b LoopForever
 8000c5e:	e7fe      	b.n	8000c5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c60:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c68:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000c6c:	0800442c 	.word	0x0800442c
  ldr r2, =_sbss
 8000c70:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000c74:	200001e8 	.word	0x200001e8

08000c78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c78:	e7fe      	b.n	8000c78 <ADC1_2_IRQHandler>
	...

08000c7c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c80:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <HAL_Init+0x28>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a07      	ldr	r2, [pc, #28]	; (8000ca4 <HAL_Init+0x28>)
 8000c86:	f043 0310 	orr.w	r3, r3, #16
 8000c8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c8c:	2003      	movs	r0, #3
 8000c8e:	f000 f94f 	bl	8000f30 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c92:	200f      	movs	r0, #15
 8000c94:	f000 f808 	bl	8000ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c98:	f7ff fe84 	bl	80009a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40022000 	.word	0x40022000

08000ca8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x54>)
 8000cb2:	681a      	ldr	r2, [r3, #0]
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <HAL_InitTick+0x58>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 f967 	bl	8000f9a <HAL_SYSTICK_Config>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e00e      	b.n	8000cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2b0f      	cmp	r3, #15
 8000cda:	d80a      	bhi.n	8000cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce4:	f000 f92f 	bl	8000f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce8:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <HAL_InitTick+0x5c>)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e000      	b.n	8000cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20000018 	.word	0x20000018
 8000d00:	20000020 	.word	0x20000020
 8000d04:	2000001c 	.word	0x2000001c

08000d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <HAL_IncTick+0x20>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	461a      	mov	r2, r3
 8000d12:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <HAL_IncTick+0x24>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4413      	add	r3, r2
 8000d18:	4a04      	ldr	r2, [pc, #16]	; (8000d2c <HAL_IncTick+0x24>)
 8000d1a:	6013      	str	r3, [r2, #0]
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20000020 	.word	0x20000020
 8000d2c:	200001e4 	.word	0x200001e4

08000d30 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d34:	4b03      	ldr	r3, [pc, #12]	; (8000d44 <HAL_GetTick+0x14>)
 8000d36:	681b      	ldr	r3, [r3, #0]
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	200001e4 	.word	0x200001e4

08000d48 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d50:	f7ff ffee 	bl	8000d30 <HAL_GetTick>
 8000d54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d60:	d005      	beq.n	8000d6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d62:	4b0a      	ldr	r3, [pc, #40]	; (8000d8c <HAL_Delay+0x44>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	461a      	mov	r2, r3
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d6e:	bf00      	nop
 8000d70:	f7ff ffde 	bl	8000d30 <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	68fa      	ldr	r2, [r7, #12]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d8f7      	bhi.n	8000d70 <HAL_Delay+0x28>
  {
  }
}
 8000d80:	bf00      	nop
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000020 	.word	0x20000020

08000d90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f003 0307 	and.w	r3, r3, #7
 8000d9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da0:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dac:	4013      	ands	r3, r2
 8000dae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dc2:	4a04      	ldr	r2, [pc, #16]	; (8000dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	60d3      	str	r3, [r2, #12]
}
 8000dc8:	bf00      	nop
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ddc:	4b04      	ldr	r3, [pc, #16]	; (8000df0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	0a1b      	lsrs	r3, r3, #8
 8000de2:	f003 0307 	and.w	r3, r3, #7
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	db0b      	blt.n	8000e1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	f003 021f 	and.w	r2, r3, #31
 8000e0c:	4907      	ldr	r1, [pc, #28]	; (8000e2c <__NVIC_EnableIRQ+0x38>)
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	095b      	lsrs	r3, r3, #5
 8000e14:	2001      	movs	r0, #1
 8000e16:	fa00 f202 	lsl.w	r2, r0, r2
 8000e1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e1e:	bf00      	nop
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000e100 	.word	0xe000e100

08000e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	6039      	str	r1, [r7, #0]
 8000e3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	db0a      	blt.n	8000e5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	490c      	ldr	r1, [pc, #48]	; (8000e7c <__NVIC_SetPriority+0x4c>)
 8000e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4e:	0112      	lsls	r2, r2, #4
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	440b      	add	r3, r1
 8000e54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e58:	e00a      	b.n	8000e70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	4908      	ldr	r1, [pc, #32]	; (8000e80 <__NVIC_SetPriority+0x50>)
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	f003 030f 	and.w	r3, r3, #15
 8000e66:	3b04      	subs	r3, #4
 8000e68:	0112      	lsls	r2, r2, #4
 8000e6a:	b2d2      	uxtb	r2, r2
 8000e6c:	440b      	add	r3, r1
 8000e6e:	761a      	strb	r2, [r3, #24]
}
 8000e70:	bf00      	nop
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	e000e100 	.word	0xe000e100
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b089      	sub	sp, #36	; 0x24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	f003 0307 	and.w	r3, r3, #7
 8000e96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	f1c3 0307 	rsb	r3, r3, #7
 8000e9e:	2b04      	cmp	r3, #4
 8000ea0:	bf28      	it	cs
 8000ea2:	2304      	movcs	r3, #4
 8000ea4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	3304      	adds	r3, #4
 8000eaa:	2b06      	cmp	r3, #6
 8000eac:	d902      	bls.n	8000eb4 <NVIC_EncodePriority+0x30>
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	3b03      	subs	r3, #3
 8000eb2:	e000      	b.n	8000eb6 <NVIC_EncodePriority+0x32>
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	401a      	ands	r2, r3
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed6:	43d9      	mvns	r1, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000edc:	4313      	orrs	r3, r2
         );
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	3724      	adds	r7, #36	; 0x24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
	...

08000eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000efc:	d301      	bcc.n	8000f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000efe:	2301      	movs	r3, #1
 8000f00:	e00f      	b.n	8000f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f02:	4a0a      	ldr	r2, [pc, #40]	; (8000f2c <SysTick_Config+0x40>)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3b01      	subs	r3, #1
 8000f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f0a:	210f      	movs	r1, #15
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f10:	f7ff ff8e 	bl	8000e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <SysTick_Config+0x40>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1a:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <SysTick_Config+0x40>)
 8000f1c:	2207      	movs	r2, #7
 8000f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	e000e010 	.word	0xe000e010

08000f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff ff29 	bl	8000d90 <__NVIC_SetPriorityGrouping>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b086      	sub	sp, #24
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f58:	f7ff ff3e 	bl	8000dd8 <__NVIC_GetPriorityGrouping>
 8000f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	6978      	ldr	r0, [r7, #20]
 8000f64:	f7ff ff8e 	bl	8000e84 <NVIC_EncodePriority>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f6e:	4611      	mov	r1, r2
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff5d 	bl	8000e30 <__NVIC_SetPriority>
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	4603      	mov	r3, r0
 8000f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff ff31 	bl	8000df4 <__NVIC_EnableIRQ>
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ffa2 	bl	8000eec <SysTick_Config>
 8000fa8:	4603      	mov	r3, r0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b083      	sub	sp, #12
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d008      	beq.n	8000fd6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2204      	movs	r2, #4
 8000fc8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e020      	b.n	8001018 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f022 020e 	bic.w	r2, r2, #14
 8000fe4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f022 0201 	bic.w	r2, r2, #1
 8000ff4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ffe:	2101      	movs	r1, #1
 8001000:	fa01 f202 	lsl.w	r2, r1, r2
 8001004:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2201      	movs	r2, #1
 800100a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001016:	2300      	movs	r3, #0
}
 8001018:	4618      	mov	r0, r3
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800102c:	2300      	movs	r3, #0
 800102e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001036:	2b02      	cmp	r3, #2
 8001038:	d005      	beq.n	8001046 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2204      	movs	r2, #4
 800103e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	73fb      	strb	r3, [r7, #15]
 8001044:	e027      	b.n	8001096 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f022 020e 	bic.w	r2, r2, #14
 8001054:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f022 0201 	bic.w	r2, r2, #1
 8001064:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800106e:	2101      	movs	r1, #1
 8001070:	fa01 f202 	lsl.w	r2, r1, r2
 8001074:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2201      	movs	r2, #1
 800107a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800108a:	2b00      	cmp	r3, #0
 800108c:	d003      	beq.n	8001096 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	4798      	blx	r3
    } 
  }
  return status;
 8001096:	7bfb      	ldrb	r3, [r7, #15]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b087      	sub	sp, #28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ae:	e160      	b.n	8001372 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	2101      	movs	r1, #1
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	fa01 f303 	lsl.w	r3, r1, r3
 80010bc:	4013      	ands	r3, r2
 80010be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	f000 8152 	beq.w	800136c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f003 0303 	and.w	r3, r3, #3
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d005      	beq.n	80010e0 <HAL_GPIO_Init+0x40>
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 0303 	and.w	r3, r3, #3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d130      	bne.n	8001142 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	2203      	movs	r2, #3
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	4313      	orrs	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001116:	2201      	movs	r2, #1
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	091b      	lsrs	r3, r3, #4
 800112c:	f003 0201 	and.w	r2, r3, #1
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f003 0303 	and.w	r3, r3, #3
 800114a:	2b03      	cmp	r3, #3
 800114c:	d017      	beq.n	800117e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	2203      	movs	r2, #3
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d123      	bne.n	80011d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	08da      	lsrs	r2, r3, #3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	3208      	adds	r2, #8
 8001192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	f003 0307 	and.w	r3, r3, #7
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	220f      	movs	r2, #15
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	691a      	ldr	r2, [r3, #16]
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f003 0307 	and.w	r3, r3, #7
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	08da      	lsrs	r2, r3, #3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	3208      	adds	r2, #8
 80011cc:	6939      	ldr	r1, [r7, #16]
 80011ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	2203      	movs	r2, #3
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43db      	mvns	r3, r3
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4013      	ands	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f003 0203 	and.w	r2, r3, #3
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 80ac 	beq.w	800136c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001214:	4b5e      	ldr	r3, [pc, #376]	; (8001390 <HAL_GPIO_Init+0x2f0>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	4a5d      	ldr	r2, [pc, #372]	; (8001390 <HAL_GPIO_Init+0x2f0>)
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	6193      	str	r3, [r2, #24]
 8001220:	4b5b      	ldr	r3, [pc, #364]	; (8001390 <HAL_GPIO_Init+0x2f0>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800122c:	4a59      	ldr	r2, [pc, #356]	; (8001394 <HAL_GPIO_Init+0x2f4>)
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	089b      	lsrs	r3, r3, #2
 8001232:	3302      	adds	r3, #2
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	220f      	movs	r2, #15
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	4013      	ands	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001256:	d025      	beq.n	80012a4 <HAL_GPIO_Init+0x204>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a4f      	ldr	r2, [pc, #316]	; (8001398 <HAL_GPIO_Init+0x2f8>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d01f      	beq.n	80012a0 <HAL_GPIO_Init+0x200>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a4e      	ldr	r2, [pc, #312]	; (800139c <HAL_GPIO_Init+0x2fc>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d019      	beq.n	800129c <HAL_GPIO_Init+0x1fc>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a4d      	ldr	r2, [pc, #308]	; (80013a0 <HAL_GPIO_Init+0x300>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d013      	beq.n	8001298 <HAL_GPIO_Init+0x1f8>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a4c      	ldr	r2, [pc, #304]	; (80013a4 <HAL_GPIO_Init+0x304>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d00d      	beq.n	8001294 <HAL_GPIO_Init+0x1f4>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a4b      	ldr	r2, [pc, #300]	; (80013a8 <HAL_GPIO_Init+0x308>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d007      	beq.n	8001290 <HAL_GPIO_Init+0x1f0>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a4a      	ldr	r2, [pc, #296]	; (80013ac <HAL_GPIO_Init+0x30c>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d101      	bne.n	800128c <HAL_GPIO_Init+0x1ec>
 8001288:	2306      	movs	r3, #6
 800128a:	e00c      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 800128c:	2307      	movs	r3, #7
 800128e:	e00a      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 8001290:	2305      	movs	r3, #5
 8001292:	e008      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 8001294:	2304      	movs	r3, #4
 8001296:	e006      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 8001298:	2303      	movs	r3, #3
 800129a:	e004      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 800129c:	2302      	movs	r3, #2
 800129e:	e002      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <HAL_GPIO_Init+0x206>
 80012a4:	2300      	movs	r3, #0
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	f002 0203 	and.w	r2, r2, #3
 80012ac:	0092      	lsls	r2, r2, #2
 80012ae:	4093      	lsls	r3, r2
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012b6:	4937      	ldr	r1, [pc, #220]	; (8001394 <HAL_GPIO_Init+0x2f4>)
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	089b      	lsrs	r3, r3, #2
 80012bc:	3302      	adds	r3, #2
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012c4:	4b3a      	ldr	r3, [pc, #232]	; (80013b0 <HAL_GPIO_Init+0x310>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	43db      	mvns	r3, r3
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012e8:	4a31      	ldr	r2, [pc, #196]	; (80013b0 <HAL_GPIO_Init+0x310>)
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012ee:	4b30      	ldr	r3, [pc, #192]	; (80013b0 <HAL_GPIO_Init+0x310>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	43db      	mvns	r3, r3
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	4013      	ands	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001312:	4a27      	ldr	r2, [pc, #156]	; (80013b0 <HAL_GPIO_Init+0x310>)
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001318:	4b25      	ldr	r3, [pc, #148]	; (80013b0 <HAL_GPIO_Init+0x310>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	43db      	mvns	r3, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d003      	beq.n	800133c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	4313      	orrs	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800133c:	4a1c      	ldr	r2, [pc, #112]	; (80013b0 <HAL_GPIO_Init+0x310>)
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001342:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <HAL_GPIO_Init+0x310>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	43db      	mvns	r3, r3
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	4013      	ands	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	4313      	orrs	r3, r2
 8001364:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001366:	4a12      	ldr	r2, [pc, #72]	; (80013b0 <HAL_GPIO_Init+0x310>)
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	3301      	adds	r3, #1
 8001370:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	fa22 f303 	lsr.w	r3, r2, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	f47f ae97 	bne.w	80010b0 <HAL_GPIO_Init+0x10>
  }
}
 8001382:	bf00      	nop
 8001384:	bf00      	nop
 8001386:	371c      	adds	r7, #28
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	40021000 	.word	0x40021000
 8001394:	40010000 	.word	0x40010000
 8001398:	48000400 	.word	0x48000400
 800139c:	48000800 	.word	0x48000800
 80013a0:	48000c00 	.word	0x48000c00
 80013a4:	48001000 	.word	0x48001000
 80013a8:	48001400 	.word	0x48001400
 80013ac:	48001800 	.word	0x48001800
 80013b0:	40010400 	.word	0x40010400

080013b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	691a      	ldr	r2, [r3, #16]
 80013c4:	887b      	ldrh	r3, [r7, #2]
 80013c6:	4013      	ands	r3, r2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013cc:	2301      	movs	r3, #1
 80013ce:	73fb      	strb	r3, [r7, #15]
 80013d0:	e001      	b.n	80013d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013ee:	4b08      	ldr	r3, [pc, #32]	; (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013f0:	695a      	ldr	r2, [r3, #20]
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013fa:	4a05      	ldr	r2, [pc, #20]	; (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff fa16 	bl	8000834 <HAL_GPIO_EXTI_Callback>
  }
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40010400 	.word	0x40010400

08001414 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800141a:	af00      	add	r7, sp, #0
 800141c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001420:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001424:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001426:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800142a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d102      	bne.n	800143a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	f001 b83a 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800143a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800143e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 816f 	beq.w	800172e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001450:	4bb5      	ldr	r3, [pc, #724]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f003 030c 	and.w	r3, r3, #12
 8001458:	2b04      	cmp	r3, #4
 800145a:	d00c      	beq.n	8001476 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800145c:	4bb2      	ldr	r3, [pc, #712]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f003 030c 	and.w	r3, r3, #12
 8001464:	2b08      	cmp	r3, #8
 8001466:	d15c      	bne.n	8001522 <HAL_RCC_OscConfig+0x10e>
 8001468:	4baf      	ldr	r3, [pc, #700]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001474:	d155      	bne.n	8001522 <HAL_RCC_OscConfig+0x10e>
 8001476:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800147a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001482:	fa93 f3a3 	rbit	r3, r3
 8001486:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800148a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148e:	fab3 f383 	clz	r3, r3
 8001492:	b2db      	uxtb	r3, r3
 8001494:	095b      	lsrs	r3, r3, #5
 8001496:	b2db      	uxtb	r3, r3
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d102      	bne.n	80014a8 <HAL_RCC_OscConfig+0x94>
 80014a2:	4ba1      	ldr	r3, [pc, #644]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	e015      	b.n	80014d4 <HAL_RCC_OscConfig+0xc0>
 80014a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ac:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80014b4:	fa93 f3a3 	rbit	r3, r3
 80014b8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80014bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014c0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80014c4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80014c8:	fa93 f3a3 	rbit	r3, r3
 80014cc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80014d0:	4b95      	ldr	r3, [pc, #596]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 80014d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014d8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80014dc:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80014e0:	fa92 f2a2 	rbit	r2, r2
 80014e4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80014e8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80014ec:	fab2 f282 	clz	r2, r2
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	f042 0220 	orr.w	r2, r2, #32
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	f002 021f 	and.w	r2, r2, #31
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001502:	4013      	ands	r3, r2
 8001504:	2b00      	cmp	r3, #0
 8001506:	f000 8111 	beq.w	800172c <HAL_RCC_OscConfig+0x318>
 800150a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800150e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	f040 8108 	bne.w	800172c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	f000 bfc6 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001522:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001526:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001532:	d106      	bne.n	8001542 <HAL_RCC_OscConfig+0x12e>
 8001534:	4b7c      	ldr	r3, [pc, #496]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a7b      	ldr	r2, [pc, #492]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800153a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	e036      	b.n	80015b0 <HAL_RCC_OscConfig+0x19c>
 8001542:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001546:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10c      	bne.n	800156c <HAL_RCC_OscConfig+0x158>
 8001552:	4b75      	ldr	r3, [pc, #468]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a74      	ldr	r2, [pc, #464]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001558:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800155c:	6013      	str	r3, [r2, #0]
 800155e:	4b72      	ldr	r3, [pc, #456]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a71      	ldr	r2, [pc, #452]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001564:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	e021      	b.n	80015b0 <HAL_RCC_OscConfig+0x19c>
 800156c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001570:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800157c:	d10c      	bne.n	8001598 <HAL_RCC_OscConfig+0x184>
 800157e:	4b6a      	ldr	r3, [pc, #424]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a69      	ldr	r2, [pc, #420]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001584:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	4b67      	ldr	r3, [pc, #412]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a66      	ldr	r2, [pc, #408]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 8001590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001594:	6013      	str	r3, [r2, #0]
 8001596:	e00b      	b.n	80015b0 <HAL_RCC_OscConfig+0x19c>
 8001598:	4b63      	ldr	r3, [pc, #396]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a62      	ldr	r2, [pc, #392]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800159e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015a2:	6013      	str	r3, [r2, #0]
 80015a4:	4b60      	ldr	r3, [pc, #384]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a5f      	ldr	r2, [pc, #380]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 80015aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ae:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d059      	beq.n	8001674 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c0:	f7ff fbb6 	bl	8000d30 <HAL_GetTick>
 80015c4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015c8:	e00a      	b.n	80015e0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015ca:	f7ff fbb1 	bl	8000d30 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b64      	cmp	r3, #100	; 0x64
 80015d8:	d902      	bls.n	80015e0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	f000 bf67 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
 80015e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015e4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80015ec:	fa93 f3a3 	rbit	r3, r3
 80015f0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80015f4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f8:	fab3 f383 	clz	r3, r3
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	095b      	lsrs	r3, r3, #5
 8001600:	b2db      	uxtb	r3, r3
 8001602:	f043 0301 	orr.w	r3, r3, #1
 8001606:	b2db      	uxtb	r3, r3
 8001608:	2b01      	cmp	r3, #1
 800160a:	d102      	bne.n	8001612 <HAL_RCC_OscConfig+0x1fe>
 800160c:	4b46      	ldr	r3, [pc, #280]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	e015      	b.n	800163e <HAL_RCC_OscConfig+0x22a>
 8001612:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001616:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800161e:	fa93 f3a3 	rbit	r3, r3
 8001622:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001626:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800162a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800162e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001632:	fa93 f3a3 	rbit	r3, r3
 8001636:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800163a:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 800163c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001642:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001646:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800164a:	fa92 f2a2 	rbit	r2, r2
 800164e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001652:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001656:	fab2 f282 	clz	r2, r2
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	f042 0220 	orr.w	r2, r2, #32
 8001660:	b2d2      	uxtb	r2, r2
 8001662:	f002 021f 	and.w	r2, r2, #31
 8001666:	2101      	movs	r1, #1
 8001668:	fa01 f202 	lsl.w	r2, r1, r2
 800166c:	4013      	ands	r3, r2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0ab      	beq.n	80015ca <HAL_RCC_OscConfig+0x1b6>
 8001672:	e05c      	b.n	800172e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001674:	f7ff fb5c 	bl	8000d30 <HAL_GetTick>
 8001678:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167c:	e00a      	b.n	8001694 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800167e:	f7ff fb57 	bl	8000d30 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b64      	cmp	r3, #100	; 0x64
 800168c:	d902      	bls.n	8001694 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	f000 bf0d 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
 8001694:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001698:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800169c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80016a0:	fa93 f3a3 	rbit	r3, r3
 80016a4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80016a8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ac:	fab3 f383 	clz	r3, r3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	095b      	lsrs	r3, r3, #5
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d102      	bne.n	80016c6 <HAL_RCC_OscConfig+0x2b2>
 80016c0:	4b19      	ldr	r3, [pc, #100]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	e015      	b.n	80016f2 <HAL_RCC_OscConfig+0x2de>
 80016c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016ca:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ce:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80016d2:	fa93 f3a3 	rbit	r3, r3
 80016d6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80016da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016de:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80016e2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80016e6:	fa93 f3a3 	rbit	r3, r3
 80016ea:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <HAL_RCC_OscConfig+0x314>)
 80016f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016f6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80016fa:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80016fe:	fa92 f2a2 	rbit	r2, r2
 8001702:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001706:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800170a:	fab2 f282 	clz	r2, r2
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	f042 0220 	orr.w	r2, r2, #32
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	f002 021f 	and.w	r2, r2, #31
 800171a:	2101      	movs	r1, #1
 800171c:	fa01 f202 	lsl.w	r2, r1, r2
 8001720:	4013      	ands	r3, r2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1ab      	bne.n	800167e <HAL_RCC_OscConfig+0x26a>
 8001726:	e002      	b.n	800172e <HAL_RCC_OscConfig+0x31a>
 8001728:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800172c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800172e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001732:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 817f 	beq.w	8001a42 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001744:	4ba7      	ldr	r3, [pc, #668]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 030c 	and.w	r3, r3, #12
 800174c:	2b00      	cmp	r3, #0
 800174e:	d00c      	beq.n	800176a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001750:	4ba4      	ldr	r3, [pc, #656]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 030c 	and.w	r3, r3, #12
 8001758:	2b08      	cmp	r3, #8
 800175a:	d173      	bne.n	8001844 <HAL_RCC_OscConfig+0x430>
 800175c:	4ba1      	ldr	r3, [pc, #644]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001764:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001768:	d16c      	bne.n	8001844 <HAL_RCC_OscConfig+0x430>
 800176a:	2302      	movs	r3, #2
 800176c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001770:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001774:	fa93 f3a3 	rbit	r3, r3
 8001778:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800177c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001780:	fab3 f383 	clz	r3, r3
 8001784:	b2db      	uxtb	r3, r3
 8001786:	095b      	lsrs	r3, r3, #5
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b01      	cmp	r3, #1
 8001792:	d102      	bne.n	800179a <HAL_RCC_OscConfig+0x386>
 8001794:	4b93      	ldr	r3, [pc, #588]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	e013      	b.n	80017c2 <HAL_RCC_OscConfig+0x3ae>
 800179a:	2302      	movs	r3, #2
 800179c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80017a4:	fa93 f3a3 	rbit	r3, r3
 80017a8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80017ac:	2302      	movs	r3, #2
 80017ae:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80017b2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80017b6:	fa93 f3a3 	rbit	r3, r3
 80017ba:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80017be:	4b89      	ldr	r3, [pc, #548]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	2202      	movs	r2, #2
 80017c4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80017c8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80017cc:	fa92 f2a2 	rbit	r2, r2
 80017d0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80017d4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80017d8:	fab2 f282 	clz	r2, r2
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	f042 0220 	orr.w	r2, r2, #32
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	f002 021f 	and.w	r2, r2, #31
 80017e8:	2101      	movs	r1, #1
 80017ea:	fa01 f202 	lsl.w	r2, r1, r2
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00a      	beq.n	800180a <HAL_RCC_OscConfig+0x3f6>
 80017f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d002      	beq.n	800180a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	f000 be52 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800180a:	4b76      	ldr	r3, [pc, #472]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001812:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001816:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	21f8      	movs	r1, #248	; 0xf8
 8001820:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001824:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001828:	fa91 f1a1 	rbit	r1, r1
 800182c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001830:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001834:	fab1 f181 	clz	r1, r1
 8001838:	b2c9      	uxtb	r1, r1
 800183a:	408b      	lsls	r3, r1
 800183c:	4969      	ldr	r1, [pc, #420]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 800183e:	4313      	orrs	r3, r2
 8001840:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001842:	e0fe      	b.n	8001a42 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001844:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001848:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 8088 	beq.w	8001966 <HAL_RCC_OscConfig+0x552>
 8001856:	2301      	movs	r3, #1
 8001858:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001860:	fa93 f3a3 	rbit	r3, r3
 8001864:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001868:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800186c:	fab3 f383 	clz	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001876:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	461a      	mov	r2, r3
 800187e:	2301      	movs	r3, #1
 8001880:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001882:	f7ff fa55 	bl	8000d30 <HAL_GetTick>
 8001886:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188a:	e00a      	b.n	80018a2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800188c:	f7ff fa50 	bl	8000d30 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d902      	bls.n	80018a2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	f000 be06 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
 80018a2:	2302      	movs	r3, #2
 80018a4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80018ac:	fa93 f3a3 	rbit	r3, r3
 80018b0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80018b4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b8:	fab3 f383 	clz	r3, r3
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	095b      	lsrs	r3, r3, #5
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	f043 0301 	orr.w	r3, r3, #1
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d102      	bne.n	80018d2 <HAL_RCC_OscConfig+0x4be>
 80018cc:	4b45      	ldr	r3, [pc, #276]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	e013      	b.n	80018fa <HAL_RCC_OscConfig+0x4e6>
 80018d2:	2302      	movs	r3, #2
 80018d4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80018dc:	fa93 f3a3 	rbit	r3, r3
 80018e0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80018e4:	2302      	movs	r3, #2
 80018e6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80018ea:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80018ee:	fa93 f3a3 	rbit	r3, r3
 80018f2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80018f6:	4b3b      	ldr	r3, [pc, #236]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 80018f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fa:	2202      	movs	r2, #2
 80018fc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001900:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001904:	fa92 f2a2 	rbit	r2, r2
 8001908:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800190c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001910:	fab2 f282 	clz	r2, r2
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	f042 0220 	orr.w	r2, r2, #32
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	f002 021f 	and.w	r2, r2, #31
 8001920:	2101      	movs	r1, #1
 8001922:	fa01 f202 	lsl.w	r2, r1, r2
 8001926:	4013      	ands	r3, r2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d0af      	beq.n	800188c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001934:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001938:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	21f8      	movs	r1, #248	; 0xf8
 8001942:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001946:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800194a:	fa91 f1a1 	rbit	r1, r1
 800194e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001952:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001956:	fab1 f181 	clz	r1, r1
 800195a:	b2c9      	uxtb	r1, r1
 800195c:	408b      	lsls	r3, r1
 800195e:	4921      	ldr	r1, [pc, #132]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 8001960:	4313      	orrs	r3, r2
 8001962:	600b      	str	r3, [r1, #0]
 8001964:	e06d      	b.n	8001a42 <HAL_RCC_OscConfig+0x62e>
 8001966:	2301      	movs	r3, #1
 8001968:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001970:	fa93 f3a3 	rbit	r3, r3
 8001974:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001978:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800197c:	fab3 f383 	clz	r3, r3
 8001980:	b2db      	uxtb	r3, r3
 8001982:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001986:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	461a      	mov	r2, r3
 800198e:	2300      	movs	r3, #0
 8001990:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff f9cd 	bl	8000d30 <HAL_GetTick>
 8001996:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199a:	e00a      	b.n	80019b2 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800199c:	f7ff f9c8 	bl	8000d30 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d902      	bls.n	80019b2 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	f000 bd7e 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
 80019b2:	2302      	movs	r3, #2
 80019b4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80019bc:	fa93 f3a3 	rbit	r3, r3
 80019c0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80019c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c8:	fab3 f383 	clz	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d105      	bne.n	80019e8 <HAL_RCC_OscConfig+0x5d4>
 80019dc:	4b01      	ldr	r3, [pc, #4]	; (80019e4 <HAL_RCC_OscConfig+0x5d0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	e016      	b.n	8001a10 <HAL_RCC_OscConfig+0x5fc>
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	2302      	movs	r3, #2
 80019ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80019f2:	fa93 f3a3 	rbit	r3, r3
 80019f6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80019fa:	2302      	movs	r3, #2
 80019fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001a00:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001a04:	fa93 f3a3 	rbit	r3, r3
 8001a08:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001a0c:	4bbf      	ldr	r3, [pc, #764]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a10:	2202      	movs	r2, #2
 8001a12:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001a16:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001a1a:	fa92 f2a2 	rbit	r2, r2
 8001a1e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001a22:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001a26:	fab2 f282 	clz	r2, r2
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	f042 0220 	orr.w	r2, r2, #32
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	f002 021f 	and.w	r2, r2, #31
 8001a36:	2101      	movs	r1, #1
 8001a38:	fa01 f202 	lsl.w	r2, r1, r2
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1ac      	bne.n	800199c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a46:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 0308 	and.w	r3, r3, #8
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f000 8113 	beq.w	8001c7e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d07c      	beq.n	8001b62 <HAL_RCC_OscConfig+0x74e>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a72:	fa93 f3a3 	rbit	r3, r3
 8001a76:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001a7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	461a      	mov	r2, r3
 8001a86:	4ba2      	ldr	r3, [pc, #648]	; (8001d10 <HAL_RCC_OscConfig+0x8fc>)
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	2301      	movs	r3, #1
 8001a90:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a92:	f7ff f94d 	bl	8000d30 <HAL_GetTick>
 8001a96:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a9c:	f7ff f948 	bl	8000d30 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d902      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	f000 bcfe 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001abc:	fa93 f2a3 	rbit	r2, r3
 8001ac0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ac4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ace:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ada:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	fa93 f2a3 	rbit	r2, r3
 8001ae4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ae8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001af2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001af6:	2202      	movs	r2, #2
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001afe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	fa93 f2a3 	rbit	r2, r3
 8001b08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b0c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001b10:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b12:	4b7e      	ldr	r3, [pc, #504]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001b14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b1a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b1e:	2102      	movs	r1, #2
 8001b20:	6019      	str	r1, [r3, #0]
 8001b22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b26:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	fa93 f1a3 	rbit	r1, r3
 8001b30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b34:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001b38:	6019      	str	r1, [r3, #0]
  return result;
 8001b3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b3e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	fab3 f383 	clz	r3, r3
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	f003 031f 	and.w	r3, r3, #31
 8001b54:	2101      	movs	r1, #1
 8001b56:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d09d      	beq.n	8001a9c <HAL_RCC_OscConfig+0x688>
 8001b60:	e08d      	b.n	8001c7e <HAL_RCC_OscConfig+0x86a>
 8001b62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b66:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b72:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	fa93 f2a3 	rbit	r2, r3
 8001b7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b80:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001b84:	601a      	str	r2, [r3, #0]
  return result;
 8001b86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b8a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001b8e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b90:	fab3 f383 	clz	r3, r3
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b5d      	ldr	r3, [pc, #372]	; (8001d10 <HAL_RCC_OscConfig+0x8fc>)
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba4:	f7ff f8c4 	bl	8000d30 <HAL_GetTick>
 8001ba8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bac:	e00a      	b.n	8001bc4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bae:	f7ff f8bf 	bl	8000d30 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d902      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	f000 bc75 	b.w	80024ae <HAL_RCC_OscConfig+0x109a>
 8001bc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bc8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001bcc:	2202      	movs	r2, #2
 8001bce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bd4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	fa93 f2a3 	rbit	r2, r3
 8001bde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001be2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bf8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	fa93 f2a3 	rbit	r2, r3
 8001c02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c10:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001c14:	2202      	movs	r2, #2
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c1c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	fa93 f2a3 	rbit	r2, r3
 8001c26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c2a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001c2e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c30:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001c32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c38:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001c3c:	2102      	movs	r1, #2
 8001c3e:	6019      	str	r1, [r3, #0]
 8001c40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c44:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	fa93 f1a3 	rbit	r1, r3
 8001c4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c52:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001c56:	6019      	str	r1, [r3, #0]
  return result;
 8001c58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c5c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	f003 031f 	and.w	r3, r3, #31
 8001c72:	2101      	movs	r1, #1
 8001c74:	fa01 f303 	lsl.w	r3, r1, r3
 8001c78:	4013      	ands	r3, r2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d197      	bne.n	8001bae <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c82:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0304 	and.w	r3, r3, #4
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	f000 81a5 	beq.w	8001fde <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c94:	2300      	movs	r3, #0
 8001c96:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d116      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca6:	4b19      	ldr	r3, [pc, #100]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	4a18      	ldr	r2, [pc, #96]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	61d3      	str	r3, [r2, #28]
 8001cb2:	4b16      	ldr	r3, [pc, #88]	; (8001d0c <HAL_RCC_OscConfig+0x8f8>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001cba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cc8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ccc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <HAL_RCC_OscConfig+0x900>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d121      	bne.n	8001d24 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	; (8001d14 <HAL_RCC_OscConfig+0x900>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	; (8001d14 <HAL_RCC_OscConfig+0x900>)
 8001ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cea:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cec:	f7ff f820 	bl	8000d30 <HAL_GetTick>
 8001cf0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf4:	e010      	b.n	8001d18 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cf6:	f7ff f81b 	bl	8000d30 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	; 0x64
 8001d04:	d908      	bls.n	8001d18 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e3d1      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	10908120 	.word	0x10908120
 8001d14:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d18:	4b8d      	ldr	r3, [pc, #564]	; (8001f50 <HAL_RCC_OscConfig+0xb3c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0e8      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d28:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d106      	bne.n	8001d42 <HAL_RCC_OscConfig+0x92e>
 8001d34:	4b87      	ldr	r3, [pc, #540]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	4a86      	ldr	r2, [pc, #536]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6213      	str	r3, [r2, #32]
 8001d40:	e035      	b.n	8001dae <HAL_RCC_OscConfig+0x99a>
 8001d42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d46:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x958>
 8001d52:	4b80      	ldr	r3, [pc, #512]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d54:	6a1b      	ldr	r3, [r3, #32]
 8001d56:	4a7f      	ldr	r2, [pc, #508]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	6213      	str	r3, [r2, #32]
 8001d5e:	4b7d      	ldr	r3, [pc, #500]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	4a7c      	ldr	r2, [pc, #496]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d64:	f023 0304 	bic.w	r3, r3, #4
 8001d68:	6213      	str	r3, [r2, #32]
 8001d6a:	e020      	b.n	8001dae <HAL_RCC_OscConfig+0x99a>
 8001d6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d70:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b05      	cmp	r3, #5
 8001d7a:	d10c      	bne.n	8001d96 <HAL_RCC_OscConfig+0x982>
 8001d7c:	4b75      	ldr	r3, [pc, #468]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4a74      	ldr	r2, [pc, #464]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d82:	f043 0304 	orr.w	r3, r3, #4
 8001d86:	6213      	str	r3, [r2, #32]
 8001d88:	4b72      	ldr	r3, [pc, #456]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4a71      	ldr	r2, [pc, #452]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	6213      	str	r3, [r2, #32]
 8001d94:	e00b      	b.n	8001dae <HAL_RCC_OscConfig+0x99a>
 8001d96:	4b6f      	ldr	r3, [pc, #444]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	4a6e      	ldr	r2, [pc, #440]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	6213      	str	r3, [r2, #32]
 8001da2:	4b6c      	ldr	r3, [pc, #432]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	4a6b      	ldr	r2, [pc, #428]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001da8:	f023 0304 	bic.w	r3, r3, #4
 8001dac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001db2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 8081 	beq.w	8001ec2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc0:	f7fe ffb6 	bl	8000d30 <HAL_GetTick>
 8001dc4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dc8:	e00b      	b.n	8001de2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dca:	f7fe ffb1 	bl	8000d30 <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e365      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
 8001de2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001de6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001dea:	2202      	movs	r2, #2
 8001dec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001df2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	fa93 f2a3 	rbit	r2, r3
 8001dfc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e00:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e0a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001e0e:	2202      	movs	r2, #2
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e16:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	fa93 f2a3 	rbit	r2, r3
 8001e20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e24:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001e28:	601a      	str	r2, [r3, #0]
  return result;
 8001e2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e2e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001e32:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e34:	fab3 f383 	clz	r3, r3
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	095b      	lsrs	r3, r3, #5
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	f043 0302 	orr.w	r3, r3, #2
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d102      	bne.n	8001e4e <HAL_RCC_OscConfig+0xa3a>
 8001e48:	4b42      	ldr	r3, [pc, #264]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	e013      	b.n	8001e76 <HAL_RCC_OscConfig+0xa62>
 8001e4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e52:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001e56:	2202      	movs	r2, #2
 8001e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e5e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	fa93 f2a3 	rbit	r2, r3
 8001e68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e6c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	4b38      	ldr	r3, [pc, #224]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e76:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e7a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001e7e:	2102      	movs	r1, #2
 8001e80:	6011      	str	r1, [r2, #0]
 8001e82:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e86:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001e8a:	6812      	ldr	r2, [r2, #0]
 8001e8c:	fa92 f1a2 	rbit	r1, r2
 8001e90:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e94:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8001e98:	6011      	str	r1, [r2, #0]
  return result;
 8001e9a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e9e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8001ea2:	6812      	ldr	r2, [r2, #0]
 8001ea4:	fab2 f282 	clz	r2, r2
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	f002 021f 	and.w	r2, r2, #31
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d084      	beq.n	8001dca <HAL_RCC_OscConfig+0x9b6>
 8001ec0:	e083      	b.n	8001fca <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec2:	f7fe ff35 	bl	8000d30 <HAL_GetTick>
 8001ec6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eca:	e00b      	b.n	8001ee4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ecc:	f7fe ff30 	bl	8000d30 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e2e4      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
 8001ee4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ee8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001eec:	2202      	movs	r2, #2
 8001eee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ef4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	fa93 f2a3 	rbit	r2, r3
 8001efe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f02:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f0c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001f10:	2202      	movs	r2, #2
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f18:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	fa93 f2a3 	rbit	r2, r3
 8001f22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f26:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001f2a:	601a      	str	r2, [r3, #0]
  return result;
 8001f2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f30:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001f34:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f36:	fab3 f383 	clz	r3, r3
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	095b      	lsrs	r3, r3, #5
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d106      	bne.n	8001f58 <HAL_RCC_OscConfig+0xb44>
 8001f4a:	4b02      	ldr	r3, [pc, #8]	; (8001f54 <HAL_RCC_OscConfig+0xb40>)
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	e017      	b.n	8001f80 <HAL_RCC_OscConfig+0xb6c>
 8001f50:	40007000 	.word	0x40007000
 8001f54:	40021000 	.word	0x40021000
 8001f58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f5c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001f60:	2202      	movs	r2, #2
 8001f62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f68:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	fa93 f2a3 	rbit	r2, r3
 8001f72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f76:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	4bb3      	ldr	r3, [pc, #716]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f80:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f84:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001f88:	2102      	movs	r1, #2
 8001f8a:	6011      	str	r1, [r2, #0]
 8001f8c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f90:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001f94:	6812      	ldr	r2, [r2, #0]
 8001f96:	fa92 f1a2 	rbit	r1, r2
 8001f9a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f9e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001fa2:	6011      	str	r1, [r2, #0]
  return result;
 8001fa4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001fa8:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001fac:	6812      	ldr	r2, [r2, #0]
 8001fae:	fab2 f282 	clz	r2, r2
 8001fb2:	b2d2      	uxtb	r2, r2
 8001fb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	f002 021f 	and.w	r2, r2, #31
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d180      	bne.n	8001ecc <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fca:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d105      	bne.n	8001fde <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fd2:	4b9e      	ldr	r3, [pc, #632]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	4a9d      	ldr	r2, [pc, #628]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8001fd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fdc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fe2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 825e 	beq.w	80024ac <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ff0:	4b96      	ldr	r3, [pc, #600]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 030c 	and.w	r3, r3, #12
 8001ff8:	2b08      	cmp	r3, #8
 8001ffa:	f000 821f 	beq.w	800243c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ffe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002002:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	699b      	ldr	r3, [r3, #24]
 800200a:	2b02      	cmp	r3, #2
 800200c:	f040 8170 	bne.w	80022f0 <HAL_RCC_OscConfig+0xedc>
 8002010:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002014:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002018:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800201c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002022:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	fa93 f2a3 	rbit	r2, r3
 800202c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002030:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002034:	601a      	str	r2, [r3, #0]
  return result;
 8002036:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800203a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800203e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800204a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	461a      	mov	r2, r3
 8002052:	2300      	movs	r3, #0
 8002054:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7fe fe6b 	bl	8000d30 <HAL_GetTick>
 800205a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800205e:	e009      	b.n	8002074 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002060:	f7fe fe66 	bl	8000d30 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e21c      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
 8002074:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002078:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800207c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002086:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	fa93 f2a3 	rbit	r2, r3
 8002090:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002094:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002098:	601a      	str	r2, [r3, #0]
  return result;
 800209a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800209e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80020a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d102      	bne.n	80020be <HAL_RCC_OscConfig+0xcaa>
 80020b8:	4b64      	ldr	r3, [pc, #400]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	e027      	b.n	800210e <HAL_RCC_OscConfig+0xcfa>
 80020be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020c2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80020c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020d0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	fa93 f2a3 	rbit	r2, r3
 80020da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020de:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020e8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020f6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	fa93 f2a3 	rbit	r2, r3
 8002100:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002104:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	4b50      	ldr	r3, [pc, #320]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 800210c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002112:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002116:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800211a:	6011      	str	r1, [r2, #0]
 800211c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002120:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002124:	6812      	ldr	r2, [r2, #0]
 8002126:	fa92 f1a2 	rbit	r1, r2
 800212a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800212e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002132:	6011      	str	r1, [r2, #0]
  return result;
 8002134:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002138:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800213c:	6812      	ldr	r2, [r2, #0]
 800213e:	fab2 f282 	clz	r2, r2
 8002142:	b2d2      	uxtb	r2, r2
 8002144:	f042 0220 	orr.w	r2, r2, #32
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	f002 021f 	and.w	r2, r2, #31
 800214e:	2101      	movs	r1, #1
 8002150:	fa01 f202 	lsl.w	r2, r1, r2
 8002154:	4013      	ands	r3, r2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d182      	bne.n	8002060 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800215a:	4b3c      	ldr	r3, [pc, #240]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 800215c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800215e:	f023 020f 	bic.w	r2, r3, #15
 8002162:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002166:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	4937      	ldr	r1, [pc, #220]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8002170:	4313      	orrs	r3, r2
 8002172:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002174:	4b35      	ldr	r3, [pc, #212]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800217c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002180:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6a19      	ldr	r1, [r3, #32]
 8002188:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800218c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	430b      	orrs	r3, r1
 8002196:	492d      	ldr	r1, [pc, #180]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8002198:	4313      	orrs	r3, r2
 800219a:	604b      	str	r3, [r1, #4]
 800219c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021a0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80021a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80021a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021ae:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	fa93 f2a3 	rbit	r2, r3
 80021b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021bc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80021c0:	601a      	str	r2, [r3, #0]
  return result;
 80021c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021c6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80021ca:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021cc:	fab3 f383 	clz	r3, r3
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80021d6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	461a      	mov	r2, r3
 80021de:	2301      	movs	r3, #1
 80021e0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e2:	f7fe fda5 	bl	8000d30 <HAL_GetTick>
 80021e6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021ea:	e009      	b.n	8002200 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ec:	f7fe fda0 	bl	8000d30 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e156      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
 8002200:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002204:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002208:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800220c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002212:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	fa93 f2a3 	rbit	r2, r3
 800221c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002220:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002224:	601a      	str	r2, [r3, #0]
  return result;
 8002226:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800222a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800222e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002230:	fab3 f383 	clz	r3, r3
 8002234:	b2db      	uxtb	r3, r3
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	b2db      	uxtb	r3, r3
 800223a:	f043 0301 	orr.w	r3, r3, #1
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b01      	cmp	r3, #1
 8002242:	d105      	bne.n	8002250 <HAL_RCC_OscConfig+0xe3c>
 8002244:	4b01      	ldr	r3, [pc, #4]	; (800224c <HAL_RCC_OscConfig+0xe38>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	e02a      	b.n	80022a0 <HAL_RCC_OscConfig+0xe8c>
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000
 8002250:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002254:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002258:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800225c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002262:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	fa93 f2a3 	rbit	r2, r3
 800226c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002270:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800227a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800227e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002288:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	fa93 f2a3 	rbit	r2, r3
 8002292:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002296:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	4b86      	ldr	r3, [pc, #536]	; (80024b8 <HAL_RCC_OscConfig+0x10a4>)
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80022a4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80022a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80022ac:	6011      	str	r1, [r2, #0]
 80022ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80022b2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	fa92 f1a2 	rbit	r1, r2
 80022bc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80022c0:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80022c4:	6011      	str	r1, [r2, #0]
  return result;
 80022c6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80022ca:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	fab2 f282 	clz	r2, r2
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	f042 0220 	orr.w	r2, r2, #32
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	f002 021f 	and.w	r2, r2, #31
 80022e0:	2101      	movs	r1, #1
 80022e2:	fa01 f202 	lsl.w	r2, r1, r2
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f43f af7f 	beq.w	80021ec <HAL_RCC_OscConfig+0xdd8>
 80022ee:	e0dd      	b.n	80024ac <HAL_RCC_OscConfig+0x1098>
 80022f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022f4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80022f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002302:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	fa93 f2a3 	rbit	r2, r3
 800230c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002310:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002314:	601a      	str	r2, [r3, #0]
  return result;
 8002316:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800231a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800231e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002320:	fab3 f383 	clz	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800232a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	461a      	mov	r2, r3
 8002332:	2300      	movs	r3, #0
 8002334:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002336:	f7fe fcfb 	bl	8000d30 <HAL_GetTick>
 800233a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800233e:	e009      	b.n	8002354 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002340:	f7fe fcf6 	bl	8000d30 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e0ac      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
 8002354:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002358:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800235c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002360:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002362:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002366:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	fa93 f2a3 	rbit	r2, r3
 8002370:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002374:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002378:	601a      	str	r2, [r3, #0]
  return result;
 800237a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800237e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002382:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002384:	fab3 f383 	clz	r3, r3
 8002388:	b2db      	uxtb	r3, r3
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	b2db      	uxtb	r3, r3
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b01      	cmp	r3, #1
 8002396:	d102      	bne.n	800239e <HAL_RCC_OscConfig+0xf8a>
 8002398:	4b47      	ldr	r3, [pc, #284]	; (80024b8 <HAL_RCC_OscConfig+0x10a4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	e027      	b.n	80023ee <HAL_RCC_OscConfig+0xfda>
 800239e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023a2:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80023a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023b0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	fa93 f2a3 	rbit	r2, r3
 80023ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023be:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023c8:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80023cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023d6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	fa93 f2a3 	rbit	r2, r3
 80023e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023e4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	4b33      	ldr	r3, [pc, #204]	; (80024b8 <HAL_RCC_OscConfig+0x10a4>)
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80023f2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80023f6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80023fa:	6011      	str	r1, [r2, #0]
 80023fc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002400:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002404:	6812      	ldr	r2, [r2, #0]
 8002406:	fa92 f1a2 	rbit	r1, r2
 800240a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800240e:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002412:	6011      	str	r1, [r2, #0]
  return result;
 8002414:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002418:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	fab2 f282 	clz	r2, r2
 8002422:	b2d2      	uxtb	r2, r2
 8002424:	f042 0220 	orr.w	r2, r2, #32
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	f002 021f 	and.w	r2, r2, #31
 800242e:	2101      	movs	r1, #1
 8002430:	fa01 f202 	lsl.w	r2, r1, r2
 8002434:	4013      	ands	r3, r2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d182      	bne.n	8002340 <HAL_RCC_OscConfig+0xf2c>
 800243a:	e037      	b.n	80024ac <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800243c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002440:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e02e      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002450:	4b19      	ldr	r3, [pc, #100]	; (80024b8 <HAL_RCC_OscConfig+0x10a4>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002458:	4b17      	ldr	r3, [pc, #92]	; (80024b8 <HAL_RCC_OscConfig+0x10a4>)
 800245a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800245c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002460:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002464:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002468:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800246c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	429a      	cmp	r2, r3
 8002476:	d117      	bne.n	80024a8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002478:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800247c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002480:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002484:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800248c:	429a      	cmp	r2, r3
 800248e:	d10b      	bne.n	80024a8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002490:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002494:	f003 020f 	and.w	r2, r3, #15
 8002498:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800249c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40021000 	.word	0x40021000

080024bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b09e      	sub	sp, #120	; 0x78
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024c6:	2300      	movs	r3, #0
 80024c8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e162      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024d4:	4b90      	ldr	r3, [pc, #576]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0307 	and.w	r3, r3, #7
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d910      	bls.n	8002504 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e2:	4b8d      	ldr	r3, [pc, #564]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f023 0207 	bic.w	r2, r3, #7
 80024ea:	498b      	ldr	r1, [pc, #556]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f2:	4b89      	ldr	r3, [pc, #548]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0307 	and.w	r3, r3, #7
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d001      	beq.n	8002504 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e14a      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002510:	4b82      	ldr	r3, [pc, #520]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	497f      	ldr	r1, [pc, #508]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	f000 80dc 	beq.w	80026e8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d13c      	bne.n	80025b2 <HAL_RCC_ClockConfig+0xf6>
 8002538:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800253c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002540:	fa93 f3a3 	rbit	r3, r3
 8002544:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002548:	fab3 f383 	clz	r3, r3
 800254c:	b2db      	uxtb	r3, r3
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	b2db      	uxtb	r3, r3
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b01      	cmp	r3, #1
 800255a:	d102      	bne.n	8002562 <HAL_RCC_ClockConfig+0xa6>
 800255c:	4b6f      	ldr	r3, [pc, #444]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	e00f      	b.n	8002582 <HAL_RCC_ClockConfig+0xc6>
 8002562:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002566:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002568:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800256a:	fa93 f3a3 	rbit	r3, r3
 800256e:	667b      	str	r3, [r7, #100]	; 0x64
 8002570:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002574:	663b      	str	r3, [r7, #96]	; 0x60
 8002576:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002578:	fa93 f3a3 	rbit	r3, r3
 800257c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800257e:	4b67      	ldr	r3, [pc, #412]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 8002580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002582:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002586:	65ba      	str	r2, [r7, #88]	; 0x58
 8002588:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800258a:	fa92 f2a2 	rbit	r2, r2
 800258e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002590:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002592:	fab2 f282 	clz	r2, r2
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	f042 0220 	orr.w	r2, r2, #32
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	f002 021f 	and.w	r2, r2, #31
 80025a2:	2101      	movs	r1, #1
 80025a4:	fa01 f202 	lsl.w	r2, r1, r2
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d17b      	bne.n	80026a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e0f3      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d13c      	bne.n	8002634 <HAL_RCC_ClockConfig+0x178>
 80025ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025be:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025c2:	fa93 f3a3 	rbit	r3, r3
 80025c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80025c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ca:	fab3 f383 	clz	r3, r3
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	095b      	lsrs	r3, r3, #5
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d102      	bne.n	80025e4 <HAL_RCC_ClockConfig+0x128>
 80025de:	4b4f      	ldr	r3, [pc, #316]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	e00f      	b.n	8002604 <HAL_RCC_ClockConfig+0x148>
 80025e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ec:	fa93 f3a3 	rbit	r3, r3
 80025f0:	647b      	str	r3, [r7, #68]	; 0x44
 80025f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025f6:	643b      	str	r3, [r7, #64]	; 0x40
 80025f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025fa:	fa93 f3a3 	rbit	r3, r3
 80025fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002600:	4b46      	ldr	r3, [pc, #280]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 8002602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002604:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002608:	63ba      	str	r2, [r7, #56]	; 0x38
 800260a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800260c:	fa92 f2a2 	rbit	r2, r2
 8002610:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002612:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002614:	fab2 f282 	clz	r2, r2
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	f042 0220 	orr.w	r2, r2, #32
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	f002 021f 	and.w	r2, r2, #31
 8002624:	2101      	movs	r1, #1
 8002626:	fa01 f202 	lsl.w	r2, r1, r2
 800262a:	4013      	ands	r3, r2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d13a      	bne.n	80026a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e0b2      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
 8002634:	2302      	movs	r3, #2
 8002636:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800263a:	fa93 f3a3 	rbit	r3, r3
 800263e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002642:	fab3 f383 	clz	r3, r3
 8002646:	b2db      	uxtb	r3, r3
 8002648:	095b      	lsrs	r3, r3, #5
 800264a:	b2db      	uxtb	r3, r3
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b01      	cmp	r3, #1
 8002654:	d102      	bne.n	800265c <HAL_RCC_ClockConfig+0x1a0>
 8002656:	4b31      	ldr	r3, [pc, #196]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	e00d      	b.n	8002678 <HAL_RCC_ClockConfig+0x1bc>
 800265c:	2302      	movs	r3, #2
 800265e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002662:	fa93 f3a3 	rbit	r3, r3
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
 8002668:	2302      	movs	r3, #2
 800266a:	623b      	str	r3, [r7, #32]
 800266c:	6a3b      	ldr	r3, [r7, #32]
 800266e:	fa93 f3a3 	rbit	r3, r3
 8002672:	61fb      	str	r3, [r7, #28]
 8002674:	4b29      	ldr	r3, [pc, #164]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	2202      	movs	r2, #2
 800267a:	61ba      	str	r2, [r7, #24]
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	fa92 f2a2 	rbit	r2, r2
 8002682:	617a      	str	r2, [r7, #20]
  return result;
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	fab2 f282 	clz	r2, r2
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	f042 0220 	orr.w	r2, r2, #32
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	f002 021f 	and.w	r2, r2, #31
 8002696:	2101      	movs	r1, #1
 8002698:	fa01 f202 	lsl.w	r2, r1, r2
 800269c:	4013      	ands	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e079      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a6:	4b1d      	ldr	r3, [pc, #116]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f023 0203 	bic.w	r2, r3, #3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	491a      	ldr	r1, [pc, #104]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b8:	f7fe fb3a 	bl	8000d30 <HAL_GetTick>
 80026bc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026be:	e00a      	b.n	80026d6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c0:	f7fe fb36 	bl	8000d30 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e061      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026d6:	4b11      	ldr	r3, [pc, #68]	; (800271c <HAL_RCC_ClockConfig+0x260>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 020c 	and.w	r2, r3, #12
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d1eb      	bne.n	80026c0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026e8:	4b0b      	ldr	r3, [pc, #44]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0307 	and.w	r3, r3, #7
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d214      	bcs.n	8002720 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f6:	4b08      	ldr	r3, [pc, #32]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f023 0207 	bic.w	r2, r3, #7
 80026fe:	4906      	ldr	r1, [pc, #24]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	4313      	orrs	r3, r2
 8002704:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002706:	4b04      	ldr	r3, [pc, #16]	; (8002718 <HAL_RCC_ClockConfig+0x25c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d005      	beq.n	8002720 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e040      	b.n	800279a <HAL_RCC_ClockConfig+0x2de>
 8002718:	40022000 	.word	0x40022000
 800271c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d008      	beq.n	800273e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800272c:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <HAL_RCC_ClockConfig+0x2e8>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	491a      	ldr	r1, [pc, #104]	; (80027a4 <HAL_RCC_ClockConfig+0x2e8>)
 800273a:	4313      	orrs	r3, r2
 800273c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	2b00      	cmp	r3, #0
 8002748:	d009      	beq.n	800275e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800274a:	4b16      	ldr	r3, [pc, #88]	; (80027a4 <HAL_RCC_ClockConfig+0x2e8>)
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4912      	ldr	r1, [pc, #72]	; (80027a4 <HAL_RCC_ClockConfig+0x2e8>)
 800275a:	4313      	orrs	r3, r2
 800275c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800275e:	f000 f829 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8002762:	4601      	mov	r1, r0
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <HAL_RCC_ClockConfig+0x2e8>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800276c:	22f0      	movs	r2, #240	; 0xf0
 800276e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	fa92 f2a2 	rbit	r2, r2
 8002776:	60fa      	str	r2, [r7, #12]
  return result;
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	fab2 f282 	clz	r2, r2
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	40d3      	lsrs	r3, r2
 8002782:	4a09      	ldr	r2, [pc, #36]	; (80027a8 <HAL_RCC_ClockConfig+0x2ec>)
 8002784:	5cd3      	ldrb	r3, [r2, r3]
 8002786:	fa21 f303 	lsr.w	r3, r1, r3
 800278a:	4a08      	ldr	r2, [pc, #32]	; (80027ac <HAL_RCC_ClockConfig+0x2f0>)
 800278c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800278e:	4b08      	ldr	r3, [pc, #32]	; (80027b0 <HAL_RCC_ClockConfig+0x2f4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7fe fa88 	bl	8000ca8 <HAL_InitTick>
  
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3778      	adds	r7, #120	; 0x78
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000
 80027a8:	080043ec 	.word	0x080043ec
 80027ac:	20000018 	.word	0x20000018
 80027b0:	2000001c 	.word	0x2000001c

080027b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b08b      	sub	sp, #44	; 0x2c
 80027b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
 80027c2:	2300      	movs	r3, #0
 80027c4:	627b      	str	r3, [r7, #36]	; 0x24
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80027ce:	4b2a      	ldr	r3, [pc, #168]	; (8002878 <HAL_RCC_GetSysClockFreq+0xc4>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	f003 030c 	and.w	r3, r3, #12
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d002      	beq.n	80027e4 <HAL_RCC_GetSysClockFreq+0x30>
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d003      	beq.n	80027ea <HAL_RCC_GetSysClockFreq+0x36>
 80027e2:	e03f      	b.n	8002864 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027e4:	4b25      	ldr	r3, [pc, #148]	; (800287c <HAL_RCC_GetSysClockFreq+0xc8>)
 80027e6:	623b      	str	r3, [r7, #32]
      break;
 80027e8:	e03f      	b.n	800286a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80027f0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80027f4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	fa92 f2a2 	rbit	r2, r2
 80027fc:	607a      	str	r2, [r7, #4]
  return result;
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	fab2 f282 	clz	r2, r2
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	40d3      	lsrs	r3, r2
 8002808:	4a1d      	ldr	r2, [pc, #116]	; (8002880 <HAL_RCC_GetSysClockFreq+0xcc>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800280e:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	220f      	movs	r2, #15
 8002818:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	fa92 f2a2 	rbit	r2, r2
 8002820:	60fa      	str	r2, [r7, #12]
  return result;
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	fab2 f282 	clz	r2, r2
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	40d3      	lsrs	r3, r2
 800282c:	4a15      	ldr	r2, [pc, #84]	; (8002884 <HAL_RCC_GetSysClockFreq+0xd0>)
 800282e:	5cd3      	ldrb	r3, [r2, r3]
 8002830:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d008      	beq.n	800284e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800283c:	4a0f      	ldr	r2, [pc, #60]	; (800287c <HAL_RCC_GetSysClockFreq+0xc8>)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	fbb2 f2f3 	udiv	r2, r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	fb02 f303 	mul.w	r3, r2, r3
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
 800284c:	e007      	b.n	800285e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800284e:	4a0b      	ldr	r2, [pc, #44]	; (800287c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	fbb2 f2f3 	udiv	r2, r2, r3
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	fb02 f303 	mul.w	r3, r2, r3
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	623b      	str	r3, [r7, #32]
      break;
 8002862:	e002      	b.n	800286a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002864:	4b05      	ldr	r3, [pc, #20]	; (800287c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002866:	623b      	str	r3, [r7, #32]
      break;
 8002868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800286a:	6a3b      	ldr	r3, [r7, #32]
}
 800286c:	4618      	mov	r0, r3
 800286e:	372c      	adds	r7, #44	; 0x2c
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	40021000 	.word	0x40021000
 800287c:	007a1200 	.word	0x007a1200
 8002880:	08004404 	.word	0x08004404
 8002884:	08004414 	.word	0x08004414

08002888 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <HAL_RCC_GetHCLKFreq+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
}
 8002890:	4618      	mov	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000018 	.word	0x20000018

080028a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80028a6:	f7ff ffef 	bl	8002888 <HAL_RCC_GetHCLKFreq>
 80028aa:	4601      	mov	r1, r0
 80028ac:	4b0b      	ldr	r3, [pc, #44]	; (80028dc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80028b4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80028b8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	fa92 f2a2 	rbit	r2, r2
 80028c0:	603a      	str	r2, [r7, #0]
  return result;
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	fab2 f282 	clz	r2, r2
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	40d3      	lsrs	r3, r2
 80028cc:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80028ce:	5cd3      	ldrb	r3, [r2, r3]
 80028d0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40021000 	.word	0x40021000
 80028e0:	080043fc 	.word	0x080043fc

080028e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80028ea:	f7ff ffcd 	bl	8002888 <HAL_RCC_GetHCLKFreq>
 80028ee:	4601      	mov	r1, r0
 80028f0:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80028f8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80028fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	fa92 f2a2 	rbit	r2, r2
 8002904:	603a      	str	r2, [r7, #0]
  return result;
 8002906:	683a      	ldr	r2, [r7, #0]
 8002908:	fab2 f282 	clz	r2, r2
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	40d3      	lsrs	r3, r2
 8002910:	4a04      	ldr	r2, [pc, #16]	; (8002924 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002912:	5cd3      	ldrb	r3, [r2, r3]
 8002914:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002918:	4618      	mov	r0, r3
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40021000 	.word	0x40021000
 8002924:	080043fc 	.word	0x080043fc

08002928 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b092      	sub	sp, #72	; 0x48
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002938:	2300      	movs	r3, #0
 800293a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 80d4 	beq.w	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800294c:	4b4e      	ldr	r3, [pc, #312]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800294e:	69db      	ldr	r3, [r3, #28]
 8002950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10e      	bne.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002958:	4b4b      	ldr	r3, [pc, #300]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	4a4a      	ldr	r2, [pc, #296]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002962:	61d3      	str	r3, [r2, #28]
 8002964:	4b48      	ldr	r3, [pc, #288]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002966:	69db      	ldr	r3, [r3, #28]
 8002968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002970:	2301      	movs	r3, #1
 8002972:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002976:	4b45      	ldr	r3, [pc, #276]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800297e:	2b00      	cmp	r3, #0
 8002980:	d118      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002982:	4b42      	ldr	r3, [pc, #264]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a41      	ldr	r2, [pc, #260]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002988:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800298c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800298e:	f7fe f9cf 	bl	8000d30 <HAL_GetTick>
 8002992:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002994:	e008      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002996:	f7fe f9cb 	bl	8000d30 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b64      	cmp	r3, #100	; 0x64
 80029a2:	d901      	bls.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e1d6      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a8:	4b38      	ldr	r3, [pc, #224]	; (8002a8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0f0      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029b4:	4b34      	ldr	r3, [pc, #208]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 8084 	beq.w	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d07c      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029d4:	4b2c      	ldr	r3, [pc, #176]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e6:	fa93 f3a3 	rbit	r3, r3
 80029ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80029ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029ee:	fab3 f383 	clz	r3, r3
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	461a      	mov	r2, r3
 80029f6:	4b26      	ldr	r3, [pc, #152]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029f8:	4413      	add	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	461a      	mov	r2, r3
 80029fe:	2301      	movs	r3, #1
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a06:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a0a:	fa93 f3a3 	rbit	r3, r3
 8002a0e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a12:	fab3 f383 	clz	r3, r3
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	461a      	mov	r2, r3
 8002a22:	2300      	movs	r3, #0
 8002a24:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a26:	4a18      	ldr	r2, [pc, #96]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a2a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d04b      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a36:	f7fe f97b 	bl	8000d30 <HAL_GetTick>
 8002a3a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a3c:	e00a      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a3e:	f7fe f977 	bl	8000d30 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e180      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002a54:	2302      	movs	r3, #2
 8002a56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5a:	fa93 f3a3 	rbit	r3, r3
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a60:	2302      	movs	r3, #2
 8002a62:	623b      	str	r3, [r7, #32]
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	61fb      	str	r3, [r7, #28]
  return result;
 8002a6c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a6e:	fab3 f383 	clz	r3, r3
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	095b      	lsrs	r3, r3, #5
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	f043 0302 	orr.w	r3, r3, #2
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d108      	bne.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002a82:	4b01      	ldr	r3, [pc, #4]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	e00d      	b.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	40007000 	.word	0x40007000
 8002a90:	10908100 	.word	0x10908100
 8002a94:	2302      	movs	r3, #2
 8002a96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	4b9a      	ldr	r3, [pc, #616]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	613a      	str	r2, [r7, #16]
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	fa92 f2a2 	rbit	r2, r2
 8002aae:	60fa      	str	r2, [r7, #12]
  return result;
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	fab2 f282 	clz	r2, r2
 8002ab6:	b2d2      	uxtb	r2, r2
 8002ab8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002abc:	b2d2      	uxtb	r2, r2
 8002abe:	f002 021f 	and.w	r2, r2, #31
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac8:	4013      	ands	r3, r2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0b7      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ace:	4b8f      	ldr	r3, [pc, #572]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ad0:	6a1b      	ldr	r3, [r3, #32]
 8002ad2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	498c      	ldr	r1, [pc, #560]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ae0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d105      	bne.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae8:	4b88      	ldr	r3, [pc, #544]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	4a87      	ldr	r2, [pc, #540]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002aee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002af2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0301 	and.w	r3, r3, #1
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d008      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b00:	4b82      	ldr	r3, [pc, #520]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b04:	f023 0203 	bic.w	r2, r3, #3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	497f      	ldr	r1, [pc, #508]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d008      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b1e:	4b7b      	ldr	r3, [pc, #492]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	4978      	ldr	r1, [pc, #480]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d008      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b3c:	4b73      	ldr	r3, [pc, #460]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	4970      	ldr	r1, [pc, #448]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0320 	and.w	r3, r3, #32
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d008      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b5a:	4b6c      	ldr	r3, [pc, #432]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	f023 0210 	bic.w	r2, r3, #16
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	4969      	ldr	r1, [pc, #420]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002b78:	4b64      	ldr	r3, [pc, #400]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b84:	4961      	ldr	r1, [pc, #388]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d008      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b96:	4b5d      	ldr	r3, [pc, #372]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	f023 0220 	bic.w	r2, r3, #32
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	495a      	ldr	r1, [pc, #360]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d008      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bb4:	4b55      	ldr	r3, [pc, #340]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	4952      	ldr	r1, [pc, #328]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0308 	and.w	r3, r3, #8
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d008      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bd2:	4b4e      	ldr	r3, [pc, #312]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	494b      	ldr	r1, [pc, #300]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d008      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002bf0:	4b46      	ldr	r3, [pc, #280]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	4943      	ldr	r1, [pc, #268]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c0e:	4b3f      	ldr	r3, [pc, #252]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	493c      	ldr	r1, [pc, #240]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d008      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002c2c:	4b37      	ldr	r3, [pc, #220]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c30:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c38:	4934      	ldr	r1, [pc, #208]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002c4a:	4b30      	ldr	r3, [pc, #192]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c56:	492d      	ldr	r1, [pc, #180]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d008      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c68:	4b28      	ldr	r3, [pc, #160]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c74:	4925      	ldr	r1, [pc, #148]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d008      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002c86:	4b21      	ldr	r3, [pc, #132]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c92:	491e      	ldr	r1, [pc, #120]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d008      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002ca4:	4b19      	ldr	r3, [pc, #100]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb0:	4916      	ldr	r1, [pc, #88]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d008      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002cc2:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cce:	490f      	ldr	r1, [pc, #60]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d008      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002ce0:	4b0a      	ldr	r3, [pc, #40]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cec:	4907      	ldr	r1, [pc, #28]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00c      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002cfe:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d02:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	e002      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8002d0a:	bf00      	nop
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d12:	4913      	ldr	r1, [pc, #76]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d008      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002d24:	4b0e      	ldr	r3, [pc, #56]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d28:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d30:	490b      	ldr	r1, [pc, #44]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d008      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002d42:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d4e:	4904      	ldr	r1, [pc, #16]	; (8002d60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3748      	adds	r7, #72	; 0x48
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40021000 	.word	0x40021000

08002d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e049      	b.n	8002e0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d106      	bne.n	8002d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fd fe2e 	bl	80009ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2202      	movs	r2, #2
 8002d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	3304      	adds	r3, #4
 8002da0:	4619      	mov	r1, r3
 8002da2:	4610      	mov	r0, r2
 8002da4:	f000 fa1c 	bl	80031e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
	...

08002e14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d001      	beq.n	8002e2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e04f      	b.n	8002ecc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2202      	movs	r2, #2
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f042 0201 	orr.w	r2, r2, #1
 8002e42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a23      	ldr	r2, [pc, #140]	; (8002ed8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d01d      	beq.n	8002e8a <HAL_TIM_Base_Start_IT+0x76>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e56:	d018      	beq.n	8002e8a <HAL_TIM_Base_Start_IT+0x76>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a1f      	ldr	r2, [pc, #124]	; (8002edc <HAL_TIM_Base_Start_IT+0xc8>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d013      	beq.n	8002e8a <HAL_TIM_Base_Start_IT+0x76>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a1e      	ldr	r2, [pc, #120]	; (8002ee0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d00e      	beq.n	8002e8a <HAL_TIM_Base_Start_IT+0x76>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a1c      	ldr	r2, [pc, #112]	; (8002ee4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d009      	beq.n	8002e8a <HAL_TIM_Base_Start_IT+0x76>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a1b      	ldr	r2, [pc, #108]	; (8002ee8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d004      	beq.n	8002e8a <HAL_TIM_Base_Start_IT+0x76>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a19      	ldr	r2, [pc, #100]	; (8002eec <HAL_TIM_Base_Start_IT+0xd8>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d115      	bne.n	8002eb6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e92:	4013      	ands	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2b06      	cmp	r3, #6
 8002e9a:	d015      	beq.n	8002ec8 <HAL_TIM_Base_Start_IT+0xb4>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ea2:	d011      	beq.n	8002ec8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f042 0201 	orr.w	r2, r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eb4:	e008      	b.n	8002ec8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0201 	orr.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	e000      	b.n	8002eca <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	40000400 	.word	0x40000400
 8002ee0:	40000800 	.word	0x40000800
 8002ee4:	40013400 	.word	0x40013400
 8002ee8:	40014000 	.word	0x40014000
 8002eec:	40015000 	.word	0x40015000
 8002ef0:	00010007 	.word	0x00010007

08002ef4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68da      	ldr	r2, [r3, #12]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0201 	bic.w	r2, r2, #1
 8002f0a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6a1a      	ldr	r2, [r3, #32]
 8002f12:	f241 1311 	movw	r3, #4369	; 0x1111
 8002f16:	4013      	ands	r3, r2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10f      	bne.n	8002f3c <HAL_TIM_Base_Stop_IT+0x48>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6a1a      	ldr	r2, [r3, #32]
 8002f22:	f240 4344 	movw	r3, #1092	; 0x444
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d107      	bne.n	8002f3c <HAL_TIM_Base_Stop_IT+0x48>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f022 0201 	bic.w	r2, r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d122      	bne.n	8002fae <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d11b      	bne.n	8002fae <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f06f 0202 	mvn.w	r2, #2
 8002f7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	f003 0303 	and.w	r3, r3, #3
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f905 	bl	80031a4 <HAL_TIM_IC_CaptureCallback>
 8002f9a:	e005      	b.n	8002fa8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f000 f8f7 	bl	8003190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f908 	bl	80031b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	691b      	ldr	r3, [r3, #16]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d122      	bne.n	8003002 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d11b      	bne.n	8003002 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f06f 0204 	mvn.w	r2, #4
 8002fd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 f8db 	bl	80031a4 <HAL_TIM_IC_CaptureCallback>
 8002fee:	e005      	b.n	8002ffc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 f8cd 	bl	8003190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f8de 	bl	80031b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b08      	cmp	r3, #8
 800300e:	d122      	bne.n	8003056 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	f003 0308 	and.w	r3, r3, #8
 800301a:	2b08      	cmp	r3, #8
 800301c:	d11b      	bne.n	8003056 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f06f 0208 	mvn.w	r2, #8
 8003026:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2204      	movs	r2, #4
 800302c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	69db      	ldr	r3, [r3, #28]
 8003034:	f003 0303 	and.w	r3, r3, #3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 f8b1 	bl	80031a4 <HAL_TIM_IC_CaptureCallback>
 8003042:	e005      	b.n	8003050 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 f8a3 	bl	8003190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f8b4 	bl	80031b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	f003 0310 	and.w	r3, r3, #16
 8003060:	2b10      	cmp	r3, #16
 8003062:	d122      	bne.n	80030aa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b10      	cmp	r3, #16
 8003070:	d11b      	bne.n	80030aa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f06f 0210 	mvn.w	r2, #16
 800307a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2208      	movs	r2, #8
 8003080:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	69db      	ldr	r3, [r3, #28]
 8003088:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f000 f887 	bl	80031a4 <HAL_TIM_IC_CaptureCallback>
 8003096:	e005      	b.n	80030a4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f879 	bl	8003190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f000 f88a 	bl	80031b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	691b      	ldr	r3, [r3, #16]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d10e      	bne.n	80030d6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d107      	bne.n	80030d6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f06f 0201 	mvn.w	r2, #1
 80030ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f7fd fc01 	bl	80008d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e0:	2b80      	cmp	r3, #128	; 0x80
 80030e2:	d10e      	bne.n	8003102 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ee:	2b80      	cmp	r3, #128	; 0x80
 80030f0:	d107      	bne.n	8003102 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 f917 	bl	8003330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800310c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003110:	d10e      	bne.n	8003130 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800311c:	2b80      	cmp	r3, #128	; 0x80
 800311e:	d107      	bne.n	8003130 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003128:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 f90a 	bl	8003344 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800313a:	2b40      	cmp	r3, #64	; 0x40
 800313c:	d10e      	bne.n	800315c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003148:	2b40      	cmp	r3, #64	; 0x40
 800314a:	d107      	bne.n	800315c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f838 	bl	80031cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f003 0320 	and.w	r3, r3, #32
 8003166:	2b20      	cmp	r3, #32
 8003168:	d10e      	bne.n	8003188 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0320 	and.w	r3, r3, #32
 8003174:	2b20      	cmp	r3, #32
 8003176:	d107      	bne.n	8003188 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0220 	mvn.w	r2, #32
 8003180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f8ca 	bl	800331c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003188:	bf00      	nop
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003198:	bf00      	nop
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031ac:	bf00      	nop
 80031ae:	370c      	adds	r7, #12
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a42      	ldr	r2, [pc, #264]	; (80032fc <TIM_Base_SetConfig+0x11c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d013      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031fe:	d00f      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a3f      	ldr	r2, [pc, #252]	; (8003300 <TIM_Base_SetConfig+0x120>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d00b      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a3e      	ldr	r2, [pc, #248]	; (8003304 <TIM_Base_SetConfig+0x124>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d007      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a3d      	ldr	r2, [pc, #244]	; (8003308 <TIM_Base_SetConfig+0x128>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d003      	beq.n	8003220 <TIM_Base_SetConfig+0x40>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a3c      	ldr	r2, [pc, #240]	; (800330c <TIM_Base_SetConfig+0x12c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d108      	bne.n	8003232 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	4313      	orrs	r3, r2
 8003230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a31      	ldr	r2, [pc, #196]	; (80032fc <TIM_Base_SetConfig+0x11c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d01f      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003240:	d01b      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a2e      	ldr	r2, [pc, #184]	; (8003300 <TIM_Base_SetConfig+0x120>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d017      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a2d      	ldr	r2, [pc, #180]	; (8003304 <TIM_Base_SetConfig+0x124>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d013      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a2c      	ldr	r2, [pc, #176]	; (8003308 <TIM_Base_SetConfig+0x128>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d00f      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a2c      	ldr	r2, [pc, #176]	; (8003310 <TIM_Base_SetConfig+0x130>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d00b      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a2b      	ldr	r2, [pc, #172]	; (8003314 <TIM_Base_SetConfig+0x134>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d007      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a2a      	ldr	r2, [pc, #168]	; (8003318 <TIM_Base_SetConfig+0x138>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d003      	beq.n	800327a <TIM_Base_SetConfig+0x9a>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a25      	ldr	r2, [pc, #148]	; (800330c <TIM_Base_SetConfig+0x12c>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d108      	bne.n	800328c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	4313      	orrs	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a12      	ldr	r2, [pc, #72]	; (80032fc <TIM_Base_SetConfig+0x11c>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d013      	beq.n	80032e0 <TIM_Base_SetConfig+0x100>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a13      	ldr	r2, [pc, #76]	; (8003308 <TIM_Base_SetConfig+0x128>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d00f      	beq.n	80032e0 <TIM_Base_SetConfig+0x100>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a13      	ldr	r2, [pc, #76]	; (8003310 <TIM_Base_SetConfig+0x130>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d00b      	beq.n	80032e0 <TIM_Base_SetConfig+0x100>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4a12      	ldr	r2, [pc, #72]	; (8003314 <TIM_Base_SetConfig+0x134>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d007      	beq.n	80032e0 <TIM_Base_SetConfig+0x100>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a11      	ldr	r2, [pc, #68]	; (8003318 <TIM_Base_SetConfig+0x138>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d003      	beq.n	80032e0 <TIM_Base_SetConfig+0x100>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4a0c      	ldr	r2, [pc, #48]	; (800330c <TIM_Base_SetConfig+0x12c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d103      	bne.n	80032e8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	691a      	ldr	r2, [r3, #16]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	615a      	str	r2, [r3, #20]
}
 80032ee:	bf00      	nop
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800
 8003308:	40013400 	.word	0x40013400
 800330c:	40015000 	.word	0x40015000
 8003310:	40014000 	.word	0x40014000
 8003314:	40014400 	.word	0x40014400
 8003318:	40014800 	.word	0x40014800

0800331c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e040      	b.n	80033ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fd fb5c 	bl	8000a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2224      	movs	r2, #36	; 0x24
 8003384:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0201 	bic.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 fbbc 	bl	8003b14 <UART_SetConfig>
 800339c:	4603      	mov	r3, r0
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e022      	b.n	80033ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fd84 	bl	8003ebc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80033c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80033d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0201 	orr.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 fe0b 	bl	8004000 <UART_CheckIdleState>
 80033ea:	4603      	mov	r3, r0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	; 0x28
 80033f8:	af02      	add	r7, sp, #8
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	603b      	str	r3, [r7, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003408:	2b20      	cmp	r3, #32
 800340a:	d178      	bne.n	80034fe <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d002      	beq.n	8003418 <HAL_UART_Transmit+0x24>
 8003412:	88fb      	ldrh	r3, [r7, #6]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e071      	b.n	8003500 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2221      	movs	r2, #33	; 0x21
 8003428:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800342a:	f7fd fc81 	bl	8000d30 <HAL_GetTick>
 800342e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	88fa      	ldrh	r2, [r7, #6]
 800343c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003448:	d108      	bne.n	800345c <HAL_UART_Transmit+0x68>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d104      	bne.n	800345c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	61bb      	str	r3, [r7, #24]
 800345a:	e003      	b.n	8003464 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003460:	2300      	movs	r3, #0
 8003462:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003464:	e030      	b.n	80034c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2200      	movs	r2, #0
 800346e:	2180      	movs	r1, #128	; 0x80
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 fe6d 	bl	8004150 <UART_WaitOnFlagUntilTimeout>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d004      	beq.n	8003486 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2220      	movs	r2, #32
 8003480:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e03c      	b.n	8003500 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10b      	bne.n	80034a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	881a      	ldrh	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003498:	b292      	uxth	r2, r2
 800349a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	3302      	adds	r3, #2
 80034a0:	61bb      	str	r3, [r7, #24]
 80034a2:	e008      	b.n	80034b6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	781a      	ldrb	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	b292      	uxth	r2, r2
 80034ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	3301      	adds	r3, #1
 80034b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034bc:	b29b      	uxth	r3, r3
 80034be:	3b01      	subs	r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1c8      	bne.n	8003466 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2200      	movs	r2, #0
 80034dc:	2140      	movs	r1, #64	; 0x40
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 fe36 	bl	8004150 <UART_WaitOnFlagUntilTimeout>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d004      	beq.n	80034f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2220      	movs	r2, #32
 80034ee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e005      	b.n	8003500 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2220      	movs	r2, #32
 80034f8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	e000      	b.n	8003500 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
  }
}
 8003500:	4618      	mov	r0, r3
 8003502:	3720      	adds	r7, #32
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b0ba      	sub	sp, #232	; 0xe8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800352e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003532:	f640 030f 	movw	r3, #2063	; 0x80f
 8003536:	4013      	ands	r3, r2
 8003538:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800353c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d115      	bne.n	8003570 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00f      	beq.n	8003570 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d009      	beq.n	8003570 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 82ab 	beq.w	8003abc <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	4798      	blx	r3
      }
      return;
 800356e:	e2a5      	b.n	8003abc <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003570:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 8117 	beq.w	80037a8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800357a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d106      	bne.n	8003594 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003586:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800358a:	4b85      	ldr	r3, [pc, #532]	; (80037a0 <HAL_UART_IRQHandler+0x298>)
 800358c:	4013      	ands	r3, r2
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 810a 	beq.w	80037a8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003598:	f003 0301 	and.w	r3, r3, #1
 800359c:	2b00      	cmp	r3, #0
 800359e:	d011      	beq.n	80035c4 <HAL_UART_IRQHandler+0xbc>
 80035a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00b      	beq.n	80035c4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2201      	movs	r2, #1
 80035b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035ba:	f043 0201 	orr.w	r2, r3, #1
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d011      	beq.n	80035f4 <HAL_UART_IRQHandler+0xec>
 80035d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00b      	beq.n	80035f4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2202      	movs	r2, #2
 80035e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035ea:	f043 0204 	orr.w	r2, r3, #4
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d011      	beq.n	8003624 <HAL_UART_IRQHandler+0x11c>
 8003600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00b      	beq.n	8003624 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2204      	movs	r2, #4
 8003612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800361a:	f043 0202 	orr.w	r2, r3, #2
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d017      	beq.n	8003660 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003634:	f003 0320 	and.w	r3, r3, #32
 8003638:	2b00      	cmp	r3, #0
 800363a:	d105      	bne.n	8003648 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800363c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003640:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00b      	beq.n	8003660 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2208      	movs	r2, #8
 800364e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003656:	f043 0208 	orr.w	r2, r3, #8
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003664:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003668:	2b00      	cmp	r3, #0
 800366a:	d012      	beq.n	8003692 <HAL_UART_IRQHandler+0x18a>
 800366c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003670:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00c      	beq.n	8003692 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003680:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003688:	f043 0220 	orr.w	r2, r3, #32
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 8211 	beq.w	8003ac0 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800369e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036a2:	f003 0320 	and.w	r3, r3, #32
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00d      	beq.n	80036c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036da:	2b40      	cmp	r3, #64	; 0x40
 80036dc:	d005      	beq.n	80036ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80036de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80036e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d04f      	beq.n	800378a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 fd97 	bl	800421e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036fa:	2b40      	cmp	r3, #64	; 0x40
 80036fc:	d141      	bne.n	8003782 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	3308      	adds	r3, #8
 8003704:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003708:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800370c:	e853 3f00 	ldrex	r3, [r3]
 8003710:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003714:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003718:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800371c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	3308      	adds	r3, #8
 8003726:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800372a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800372e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003732:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003736:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800373a:	e841 2300 	strex	r3, r2, [r1]
 800373e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003742:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1d9      	bne.n	80036fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800374e:	2b00      	cmp	r3, #0
 8003750:	d013      	beq.n	800377a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003756:	4a13      	ldr	r2, [pc, #76]	; (80037a4 <HAL_UART_IRQHandler+0x29c>)
 8003758:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fc60 	bl	8001024 <HAL_DMA_Abort_IT>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d017      	beq.n	800379a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800376e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003774:	4610      	mov	r0, r2
 8003776:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003778:	e00f      	b.n	800379a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f9b4 	bl	8003ae8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003780:	e00b      	b.n	800379a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f9b0 	bl	8003ae8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003788:	e007      	b.n	800379a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f9ac 	bl	8003ae8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003798:	e192      	b.n	8003ac0 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800379a:	bf00      	nop
    return;
 800379c:	e190      	b.n	8003ac0 <HAL_UART_IRQHandler+0x5b8>
 800379e:	bf00      	nop
 80037a0:	04000120 	.word	0x04000120
 80037a4:	080042e7 	.word	0x080042e7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	f040 814b 	bne.w	8003a48 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80037b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037b6:	f003 0310 	and.w	r3, r3, #16
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f000 8144 	beq.w	8003a48 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80037c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037c4:	f003 0310 	and.w	r3, r3, #16
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f000 813d 	beq.w	8003a48 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2210      	movs	r2, #16
 80037d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e0:	2b40      	cmp	r3, #64	; 0x40
 80037e2:	f040 80b5 	bne.w	8003950 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80037f2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f000 8164 	beq.w	8003ac4 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003802:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003806:	429a      	cmp	r2, r3
 8003808:	f080 815c 	bcs.w	8003ac4 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003812:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	2b20      	cmp	r3, #32
 800381e:	f000 8086 	beq.w	800392e <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800382e:	e853 3f00 	ldrex	r3, [r3]
 8003832:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003836:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800383a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800383e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800384c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003850:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003854:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003858:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800385c:	e841 2300 	strex	r3, r2, [r1]
 8003860:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003864:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1da      	bne.n	8003822 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	3308      	adds	r3, #8
 8003872:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003874:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003876:	e853 3f00 	ldrex	r3, [r3]
 800387a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800387c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800387e:	f023 0301 	bic.w	r3, r3, #1
 8003882:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3308      	adds	r3, #8
 800388c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003890:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003894:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003896:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003898:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800389c:	e841 2300 	strex	r3, r2, [r1]
 80038a0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80038a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1e1      	bne.n	800386c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	3308      	adds	r3, #8
 80038ae:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038b2:	e853 3f00 	ldrex	r3, [r3]
 80038b6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80038b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	3308      	adds	r3, #8
 80038c8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80038cc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80038ce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80038d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80038d4:	e841 2300 	strex	r3, r2, [r1]
 80038d8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80038da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1e3      	bne.n	80038a8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038f6:	e853 3f00 	ldrex	r3, [r3]
 80038fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80038fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038fe:	f023 0310 	bic.w	r3, r3, #16
 8003902:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003910:	65bb      	str	r3, [r7, #88]	; 0x58
 8003912:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003914:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003916:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003918:	e841 2300 	strex	r3, r2, [r1]
 800391c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800391e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1e4      	bne.n	80038ee <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003928:	4618      	mov	r0, r3
 800392a:	f7fd fb42 	bl	8000fb2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2202      	movs	r2, #2
 8003932:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003940:	b29b      	uxth	r3, r3
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	b29b      	uxth	r3, r3
 8003946:	4619      	mov	r1, r3
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f8d7 	bl	8003afc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800394e:	e0b9      	b.n	8003ac4 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800395c:	b29b      	uxth	r3, r3
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	f000 80ab 	beq.w	8003ac8 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003972:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 80a6 	beq.w	8003ac8 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003984:	e853 3f00 	ldrex	r3, [r3]
 8003988:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800398a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800398c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003990:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800399e:	647b      	str	r3, [r7, #68]	; 0x44
 80039a0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039a6:	e841 2300 	strex	r3, r2, [r1]
 80039aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80039ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1e4      	bne.n	800397c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	3308      	adds	r3, #8
 80039b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	e853 3f00 	ldrex	r3, [r3]
 80039c0:	623b      	str	r3, [r7, #32]
   return(result);
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	f023 0301 	bic.w	r3, r3, #1
 80039c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	3308      	adds	r3, #8
 80039d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80039d6:	633a      	str	r2, [r7, #48]	; 0x30
 80039d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80039dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039de:	e841 2300 	strex	r3, r2, [r1]
 80039e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80039e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1e3      	bne.n	80039b2 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	e853 3f00 	ldrex	r3, [r3]
 8003a0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f023 0310 	bic.w	r3, r3, #16
 8003a12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a20:	61fb      	str	r3, [r7, #28]
 8003a22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a24:	69b9      	ldr	r1, [r7, #24]
 8003a26:	69fa      	ldr	r2, [r7, #28]
 8003a28:	e841 2300 	strex	r3, r2, [r1]
 8003a2c:	617b      	str	r3, [r7, #20]
   return(result);
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1e4      	bne.n	80039fe <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2202      	movs	r2, #2
 8003a38:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a3e:	4619      	mov	r1, r3
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 f85b 	bl	8003afc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a46:	e03f      	b.n	8003ac8 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00e      	beq.n	8003a72 <HAL_UART_IRQHandler+0x56a>
 8003a54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d008      	beq.n	8003a72 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003a68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 fc7b 	bl	8004366 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a70:	e02d      	b.n	8003ace <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00e      	beq.n	8003a9c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d008      	beq.n	8003a9c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d01c      	beq.n	8003acc <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	4798      	blx	r3
    }
    return;
 8003a9a:	e017      	b.n	8003acc <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d012      	beq.n	8003ace <HAL_UART_IRQHandler+0x5c6>
 8003aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00c      	beq.n	8003ace <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f000 fc2c 	bl	8004312 <UART_EndTransmit_IT>
    return;
 8003aba:	e008      	b.n	8003ace <HAL_UART_IRQHandler+0x5c6>
      return;
 8003abc:	bf00      	nop
 8003abe:	e006      	b.n	8003ace <HAL_UART_IRQHandler+0x5c6>
    return;
 8003ac0:	bf00      	nop
 8003ac2:	e004      	b.n	8003ace <HAL_UART_IRQHandler+0x5c6>
      return;
 8003ac4:	bf00      	nop
 8003ac6:	e002      	b.n	8003ace <HAL_UART_IRQHandler+0x5c6>
      return;
 8003ac8:	bf00      	nop
 8003aca:	e000      	b.n	8003ace <HAL_UART_IRQHandler+0x5c6>
    return;
 8003acc:	bf00      	nop
  }

}
 8003ace:	37e8      	adds	r7, #232	; 0xe8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	460b      	mov	r3, r1
 8003b06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	69db      	ldr	r3, [r3, #28]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	4b92      	ldr	r3, [pc, #584]	; (8003d88 <UART_SetConfig+0x274>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	6812      	ldr	r2, [r2, #0]
 8003b46:	6979      	ldr	r1, [r7, #20]
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68da      	ldr	r2, [r3, #12]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a80      	ldr	r2, [pc, #512]	; (8003d8c <UART_SetConfig+0x278>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d120      	bne.n	8003bd2 <UART_SetConfig+0xbe>
 8003b90:	4b7f      	ldr	r3, [pc, #508]	; (8003d90 <UART_SetConfig+0x27c>)
 8003b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b94:	f003 0303 	and.w	r3, r3, #3
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d817      	bhi.n	8003bcc <UART_SetConfig+0xb8>
 8003b9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ba4 <UART_SetConfig+0x90>)
 8003b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba2:	bf00      	nop
 8003ba4:	08003bb5 	.word	0x08003bb5
 8003ba8:	08003bc1 	.word	0x08003bc1
 8003bac:	08003bc7 	.word	0x08003bc7
 8003bb0:	08003bbb 	.word	0x08003bbb
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	77fb      	strb	r3, [r7, #31]
 8003bb8:	e0b5      	b.n	8003d26 <UART_SetConfig+0x212>
 8003bba:	2302      	movs	r3, #2
 8003bbc:	77fb      	strb	r3, [r7, #31]
 8003bbe:	e0b2      	b.n	8003d26 <UART_SetConfig+0x212>
 8003bc0:	2304      	movs	r3, #4
 8003bc2:	77fb      	strb	r3, [r7, #31]
 8003bc4:	e0af      	b.n	8003d26 <UART_SetConfig+0x212>
 8003bc6:	2308      	movs	r3, #8
 8003bc8:	77fb      	strb	r3, [r7, #31]
 8003bca:	e0ac      	b.n	8003d26 <UART_SetConfig+0x212>
 8003bcc:	2310      	movs	r3, #16
 8003bce:	77fb      	strb	r3, [r7, #31]
 8003bd0:	e0a9      	b.n	8003d26 <UART_SetConfig+0x212>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a6f      	ldr	r2, [pc, #444]	; (8003d94 <UART_SetConfig+0x280>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d124      	bne.n	8003c26 <UART_SetConfig+0x112>
 8003bdc:	4b6c      	ldr	r3, [pc, #432]	; (8003d90 <UART_SetConfig+0x27c>)
 8003bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003be8:	d011      	beq.n	8003c0e <UART_SetConfig+0xfa>
 8003bea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003bee:	d817      	bhi.n	8003c20 <UART_SetConfig+0x10c>
 8003bf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bf4:	d011      	beq.n	8003c1a <UART_SetConfig+0x106>
 8003bf6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bfa:	d811      	bhi.n	8003c20 <UART_SetConfig+0x10c>
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <UART_SetConfig+0xf4>
 8003c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c04:	d006      	beq.n	8003c14 <UART_SetConfig+0x100>
 8003c06:	e00b      	b.n	8003c20 <UART_SetConfig+0x10c>
 8003c08:	2300      	movs	r3, #0
 8003c0a:	77fb      	strb	r3, [r7, #31]
 8003c0c:	e08b      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c0e:	2302      	movs	r3, #2
 8003c10:	77fb      	strb	r3, [r7, #31]
 8003c12:	e088      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c14:	2304      	movs	r3, #4
 8003c16:	77fb      	strb	r3, [r7, #31]
 8003c18:	e085      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c1a:	2308      	movs	r3, #8
 8003c1c:	77fb      	strb	r3, [r7, #31]
 8003c1e:	e082      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c20:	2310      	movs	r3, #16
 8003c22:	77fb      	strb	r3, [r7, #31]
 8003c24:	e07f      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a5b      	ldr	r2, [pc, #364]	; (8003d98 <UART_SetConfig+0x284>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d124      	bne.n	8003c7a <UART_SetConfig+0x166>
 8003c30:	4b57      	ldr	r3, [pc, #348]	; (8003d90 <UART_SetConfig+0x27c>)
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003c38:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003c3c:	d011      	beq.n	8003c62 <UART_SetConfig+0x14e>
 8003c3e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003c42:	d817      	bhi.n	8003c74 <UART_SetConfig+0x160>
 8003c44:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c48:	d011      	beq.n	8003c6e <UART_SetConfig+0x15a>
 8003c4a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c4e:	d811      	bhi.n	8003c74 <UART_SetConfig+0x160>
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <UART_SetConfig+0x148>
 8003c54:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c58:	d006      	beq.n	8003c68 <UART_SetConfig+0x154>
 8003c5a:	e00b      	b.n	8003c74 <UART_SetConfig+0x160>
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	77fb      	strb	r3, [r7, #31]
 8003c60:	e061      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c62:	2302      	movs	r3, #2
 8003c64:	77fb      	strb	r3, [r7, #31]
 8003c66:	e05e      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c68:	2304      	movs	r3, #4
 8003c6a:	77fb      	strb	r3, [r7, #31]
 8003c6c:	e05b      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c6e:	2308      	movs	r3, #8
 8003c70:	77fb      	strb	r3, [r7, #31]
 8003c72:	e058      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c74:	2310      	movs	r3, #16
 8003c76:	77fb      	strb	r3, [r7, #31]
 8003c78:	e055      	b.n	8003d26 <UART_SetConfig+0x212>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a47      	ldr	r2, [pc, #284]	; (8003d9c <UART_SetConfig+0x288>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d124      	bne.n	8003cce <UART_SetConfig+0x1ba>
 8003c84:	4b42      	ldr	r3, [pc, #264]	; (8003d90 <UART_SetConfig+0x27c>)
 8003c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c88:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003c8c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c90:	d011      	beq.n	8003cb6 <UART_SetConfig+0x1a2>
 8003c92:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c96:	d817      	bhi.n	8003cc8 <UART_SetConfig+0x1b4>
 8003c98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c9c:	d011      	beq.n	8003cc2 <UART_SetConfig+0x1ae>
 8003c9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ca2:	d811      	bhi.n	8003cc8 <UART_SetConfig+0x1b4>
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <UART_SetConfig+0x19c>
 8003ca8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cac:	d006      	beq.n	8003cbc <UART_SetConfig+0x1a8>
 8003cae:	e00b      	b.n	8003cc8 <UART_SetConfig+0x1b4>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	77fb      	strb	r3, [r7, #31]
 8003cb4:	e037      	b.n	8003d26 <UART_SetConfig+0x212>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	77fb      	strb	r3, [r7, #31]
 8003cba:	e034      	b.n	8003d26 <UART_SetConfig+0x212>
 8003cbc:	2304      	movs	r3, #4
 8003cbe:	77fb      	strb	r3, [r7, #31]
 8003cc0:	e031      	b.n	8003d26 <UART_SetConfig+0x212>
 8003cc2:	2308      	movs	r3, #8
 8003cc4:	77fb      	strb	r3, [r7, #31]
 8003cc6:	e02e      	b.n	8003d26 <UART_SetConfig+0x212>
 8003cc8:	2310      	movs	r3, #16
 8003cca:	77fb      	strb	r3, [r7, #31]
 8003ccc:	e02b      	b.n	8003d26 <UART_SetConfig+0x212>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a33      	ldr	r2, [pc, #204]	; (8003da0 <UART_SetConfig+0x28c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d124      	bne.n	8003d22 <UART_SetConfig+0x20e>
 8003cd8:	4b2d      	ldr	r3, [pc, #180]	; (8003d90 <UART_SetConfig+0x27c>)
 8003cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cdc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003ce0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ce4:	d011      	beq.n	8003d0a <UART_SetConfig+0x1f6>
 8003ce6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003cea:	d817      	bhi.n	8003d1c <UART_SetConfig+0x208>
 8003cec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003cf0:	d011      	beq.n	8003d16 <UART_SetConfig+0x202>
 8003cf2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003cf6:	d811      	bhi.n	8003d1c <UART_SetConfig+0x208>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <UART_SetConfig+0x1f0>
 8003cfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d00:	d006      	beq.n	8003d10 <UART_SetConfig+0x1fc>
 8003d02:	e00b      	b.n	8003d1c <UART_SetConfig+0x208>
 8003d04:	2300      	movs	r3, #0
 8003d06:	77fb      	strb	r3, [r7, #31]
 8003d08:	e00d      	b.n	8003d26 <UART_SetConfig+0x212>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	77fb      	strb	r3, [r7, #31]
 8003d0e:	e00a      	b.n	8003d26 <UART_SetConfig+0x212>
 8003d10:	2304      	movs	r3, #4
 8003d12:	77fb      	strb	r3, [r7, #31]
 8003d14:	e007      	b.n	8003d26 <UART_SetConfig+0x212>
 8003d16:	2308      	movs	r3, #8
 8003d18:	77fb      	strb	r3, [r7, #31]
 8003d1a:	e004      	b.n	8003d26 <UART_SetConfig+0x212>
 8003d1c:	2310      	movs	r3, #16
 8003d1e:	77fb      	strb	r3, [r7, #31]
 8003d20:	e001      	b.n	8003d26 <UART_SetConfig+0x212>
 8003d22:	2310      	movs	r3, #16
 8003d24:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d2e:	d16b      	bne.n	8003e08 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003d30:	7ffb      	ldrb	r3, [r7, #31]
 8003d32:	2b08      	cmp	r3, #8
 8003d34:	d838      	bhi.n	8003da8 <UART_SetConfig+0x294>
 8003d36:	a201      	add	r2, pc, #4	; (adr r2, 8003d3c <UART_SetConfig+0x228>)
 8003d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d3c:	08003d61 	.word	0x08003d61
 8003d40:	08003d69 	.word	0x08003d69
 8003d44:	08003d71 	.word	0x08003d71
 8003d48:	08003da9 	.word	0x08003da9
 8003d4c:	08003d77 	.word	0x08003d77
 8003d50:	08003da9 	.word	0x08003da9
 8003d54:	08003da9 	.word	0x08003da9
 8003d58:	08003da9 	.word	0x08003da9
 8003d5c:	08003d7f 	.word	0x08003d7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d60:	f7fe fd9e 	bl	80028a0 <HAL_RCC_GetPCLK1Freq>
 8003d64:	61b8      	str	r0, [r7, #24]
        break;
 8003d66:	e024      	b.n	8003db2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d68:	f7fe fdbc 	bl	80028e4 <HAL_RCC_GetPCLK2Freq>
 8003d6c:	61b8      	str	r0, [r7, #24]
        break;
 8003d6e:	e020      	b.n	8003db2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d70:	4b0c      	ldr	r3, [pc, #48]	; (8003da4 <UART_SetConfig+0x290>)
 8003d72:	61bb      	str	r3, [r7, #24]
        break;
 8003d74:	e01d      	b.n	8003db2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d76:	f7fe fd1d 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8003d7a:	61b8      	str	r0, [r7, #24]
        break;
 8003d7c:	e019      	b.n	8003db2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d82:	61bb      	str	r3, [r7, #24]
        break;
 8003d84:	e015      	b.n	8003db2 <UART_SetConfig+0x29e>
 8003d86:	bf00      	nop
 8003d88:	efff69f3 	.word	0xefff69f3
 8003d8c:	40013800 	.word	0x40013800
 8003d90:	40021000 	.word	0x40021000
 8003d94:	40004400 	.word	0x40004400
 8003d98:	40004800 	.word	0x40004800
 8003d9c:	40004c00 	.word	0x40004c00
 8003da0:	40005000 	.word	0x40005000
 8003da4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	77bb      	strb	r3, [r7, #30]
        break;
 8003db0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d073      	beq.n	8003ea0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	005a      	lsls	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	085b      	lsrs	r3, r3, #1
 8003dc2:	441a      	add	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dcc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b0f      	cmp	r3, #15
 8003dd2:	d916      	bls.n	8003e02 <UART_SetConfig+0x2ee>
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dda:	d212      	bcs.n	8003e02 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	f023 030f 	bic.w	r3, r3, #15
 8003de4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	085b      	lsrs	r3, r3, #1
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	89fb      	ldrh	r3, [r7, #14]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	89fa      	ldrh	r2, [r7, #14]
 8003dfe:	60da      	str	r2, [r3, #12]
 8003e00:	e04e      	b.n	8003ea0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	77bb      	strb	r3, [r7, #30]
 8003e06:	e04b      	b.n	8003ea0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e08:	7ffb      	ldrb	r3, [r7, #31]
 8003e0a:	2b08      	cmp	r3, #8
 8003e0c:	d827      	bhi.n	8003e5e <UART_SetConfig+0x34a>
 8003e0e:	a201      	add	r2, pc, #4	; (adr r2, 8003e14 <UART_SetConfig+0x300>)
 8003e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e14:	08003e39 	.word	0x08003e39
 8003e18:	08003e41 	.word	0x08003e41
 8003e1c:	08003e49 	.word	0x08003e49
 8003e20:	08003e5f 	.word	0x08003e5f
 8003e24:	08003e4f 	.word	0x08003e4f
 8003e28:	08003e5f 	.word	0x08003e5f
 8003e2c:	08003e5f 	.word	0x08003e5f
 8003e30:	08003e5f 	.word	0x08003e5f
 8003e34:	08003e57 	.word	0x08003e57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e38:	f7fe fd32 	bl	80028a0 <HAL_RCC_GetPCLK1Freq>
 8003e3c:	61b8      	str	r0, [r7, #24]
        break;
 8003e3e:	e013      	b.n	8003e68 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e40:	f7fe fd50 	bl	80028e4 <HAL_RCC_GetPCLK2Freq>
 8003e44:	61b8      	str	r0, [r7, #24]
        break;
 8003e46:	e00f      	b.n	8003e68 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e48:	4b1b      	ldr	r3, [pc, #108]	; (8003eb8 <UART_SetConfig+0x3a4>)
 8003e4a:	61bb      	str	r3, [r7, #24]
        break;
 8003e4c:	e00c      	b.n	8003e68 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e4e:	f7fe fcb1 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8003e52:	61b8      	str	r0, [r7, #24]
        break;
 8003e54:	e008      	b.n	8003e68 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e5a:	61bb      	str	r3, [r7, #24]
        break;
 8003e5c:	e004      	b.n	8003e68 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	77bb      	strb	r3, [r7, #30]
        break;
 8003e66:	bf00      	nop
    }

    if (pclk != 0U)
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d018      	beq.n	8003ea0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	085a      	lsrs	r2, r3, #1
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	441a      	add	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e80:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	2b0f      	cmp	r3, #15
 8003e86:	d909      	bls.n	8003e9c <UART_SetConfig+0x388>
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e8e:	d205      	bcs.n	8003e9c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	60da      	str	r2, [r3, #12]
 8003e9a:	e001      	b.n	8003ea0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003eac:	7fbb      	ldrb	r3, [r7, #30]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3720      	adds	r7, #32
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	007a1200 	.word	0x007a1200

08003ebc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00a      	beq.n	8003ee6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00a      	beq.n	8003f08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00a      	beq.n	8003f2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2e:	f003 0308 	and.w	r3, r3, #8
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00a      	beq.n	8003f4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	f003 0310 	and.w	r3, r3, #16
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00a      	beq.n	8003f6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	f003 0320 	and.w	r3, r3, #32
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00a      	beq.n	8003f90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d01a      	beq.n	8003fd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fba:	d10a      	bne.n	8003fd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00a      	beq.n	8003ff4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	605a      	str	r2, [r3, #4]
  }
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b098      	sub	sp, #96	; 0x60
 8004004:	af02      	add	r7, sp, #8
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004010:	f7fc fe8e 	bl	8000d30 <HAL_GetTick>
 8004014:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b08      	cmp	r3, #8
 8004022:	d12e      	bne.n	8004082 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800402c:	2200      	movs	r2, #0
 800402e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f88c 	bl	8004150 <UART_WaitOnFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d021      	beq.n	8004082 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004046:	e853 3f00 	ldrex	r3, [r3]
 800404a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800404c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800404e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004052:	653b      	str	r3, [r7, #80]	; 0x50
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	461a      	mov	r2, r3
 800405a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800405c:	647b      	str	r3, [r7, #68]	; 0x44
 800405e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004060:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004062:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004064:	e841 2300 	strex	r3, r2, [r1]
 8004068:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800406a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1e6      	bne.n	800403e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2220      	movs	r2, #32
 8004074:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e062      	b.n	8004148 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b04      	cmp	r3, #4
 800408e:	d149      	bne.n	8004124 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004090:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004098:	2200      	movs	r2, #0
 800409a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f000 f856 	bl	8004150 <UART_WaitOnFlagUntilTimeout>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d03c      	beq.n	8004124 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	623b      	str	r3, [r7, #32]
   return(result);
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	461a      	mov	r2, r3
 80040c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040c8:	633b      	str	r3, [r7, #48]	; 0x30
 80040ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040d0:	e841 2300 	strex	r3, r2, [r1]
 80040d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1e6      	bne.n	80040aa <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	3308      	adds	r3, #8
 80040e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	e853 3f00 	ldrex	r3, [r3]
 80040ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	3308      	adds	r3, #8
 80040fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040fc:	61fa      	str	r2, [r7, #28]
 80040fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004100:	69b9      	ldr	r1, [r7, #24]
 8004102:	69fa      	ldr	r2, [r7, #28]
 8004104:	e841 2300 	strex	r3, r2, [r1]
 8004108:	617b      	str	r3, [r7, #20]
   return(result);
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1e5      	bne.n	80040dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2220      	movs	r2, #32
 8004114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e011      	b.n	8004148 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2220      	movs	r2, #32
 8004128:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2220      	movs	r2, #32
 800412e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3758      	adds	r7, #88	; 0x58
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	4613      	mov	r3, r2
 800415e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004160:	e049      	b.n	80041f6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004168:	d045      	beq.n	80041f6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800416a:	f7fc fde1 	bl	8000d30 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	429a      	cmp	r2, r3
 8004178:	d302      	bcc.n	8004180 <UART_WaitOnFlagUntilTimeout+0x30>
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d101      	bne.n	8004184 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e048      	b.n	8004216 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d031      	beq.n	80041f6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	f003 0308 	and.w	r3, r3, #8
 800419c:	2b08      	cmp	r3, #8
 800419e:	d110      	bne.n	80041c2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2208      	movs	r2, #8
 80041a6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 f838 	bl	800421e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2208      	movs	r2, #8
 80041b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e029      	b.n	8004216 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	69db      	ldr	r3, [r3, #28]
 80041c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041d0:	d111      	bne.n	80041f6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f81e 	bl	800421e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2220      	movs	r2, #32
 80041e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e00f      	b.n	8004216 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	69da      	ldr	r2, [r3, #28]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4013      	ands	r3, r2
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	bf0c      	ite	eq
 8004206:	2301      	moveq	r3, #1
 8004208:	2300      	movne	r3, #0
 800420a:	b2db      	uxtb	r3, r3
 800420c:	461a      	mov	r2, r3
 800420e:	79fb      	ldrb	r3, [r7, #7]
 8004210:	429a      	cmp	r2, r3
 8004212:	d0a6      	beq.n	8004162 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800421e:	b480      	push	{r7}
 8004220:	b095      	sub	sp, #84	; 0x54
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800422e:	e853 3f00 	ldrex	r3, [r3]
 8004232:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004236:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800423a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	461a      	mov	r2, r3
 8004242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004244:	643b      	str	r3, [r7, #64]	; 0x40
 8004246:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004248:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800424a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800424c:	e841 2300 	strex	r3, r2, [r1]
 8004250:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1e6      	bne.n	8004226 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	3308      	adds	r3, #8
 800425e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004260:	6a3b      	ldr	r3, [r7, #32]
 8004262:	e853 3f00 	ldrex	r3, [r3]
 8004266:	61fb      	str	r3, [r7, #28]
   return(result);
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	f023 0301 	bic.w	r3, r3, #1
 800426e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	3308      	adds	r3, #8
 8004276:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004278:	62fa      	str	r2, [r7, #44]	; 0x2c
 800427a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800427e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004280:	e841 2300 	strex	r3, r2, [r1]
 8004284:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1e5      	bne.n	8004258 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004290:	2b01      	cmp	r3, #1
 8004292:	d118      	bne.n	80042c6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	e853 3f00 	ldrex	r3, [r3]
 80042a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f023 0310 	bic.w	r3, r3, #16
 80042a8:	647b      	str	r3, [r7, #68]	; 0x44
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042b2:	61bb      	str	r3, [r7, #24]
 80042b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b6:	6979      	ldr	r1, [r7, #20]
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	e841 2300 	strex	r3, r2, [r1]
 80042be:	613b      	str	r3, [r7, #16]
   return(result);
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1e6      	bne.n	8004294 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2220      	movs	r2, #32
 80042ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80042da:	bf00      	nop
 80042dc:	3754      	adds	r7, #84	; 0x54
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b084      	sub	sp, #16
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f7ff fbef 	bl	8003ae8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800430a:	bf00      	nop
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b088      	sub	sp, #32
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	e853 3f00 	ldrex	r3, [r3]
 8004326:	60bb      	str	r3, [r7, #8]
   return(result);
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800432e:	61fb      	str	r3, [r7, #28]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	461a      	mov	r2, r3
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	61bb      	str	r3, [r7, #24]
 800433a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433c:	6979      	ldr	r1, [r7, #20]
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	e841 2300 	strex	r3, r2, [r1]
 8004344:	613b      	str	r3, [r7, #16]
   return(result);
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e6      	bne.n	800431a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2220      	movs	r2, #32
 8004350:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f7ff fbbb 	bl	8003ad4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800435e:	bf00      	nop
 8004360:	3720      	adds	r7, #32
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <memset>:
 800437a:	4402      	add	r2, r0
 800437c:	4603      	mov	r3, r0
 800437e:	4293      	cmp	r3, r2
 8004380:	d100      	bne.n	8004384 <memset+0xa>
 8004382:	4770      	bx	lr
 8004384:	f803 1b01 	strb.w	r1, [r3], #1
 8004388:	e7f9      	b.n	800437e <memset+0x4>
	...

0800438c <__libc_init_array>:
 800438c:	b570      	push	{r4, r5, r6, lr}
 800438e:	4d0d      	ldr	r5, [pc, #52]	; (80043c4 <__libc_init_array+0x38>)
 8004390:	4c0d      	ldr	r4, [pc, #52]	; (80043c8 <__libc_init_array+0x3c>)
 8004392:	1b64      	subs	r4, r4, r5
 8004394:	10a4      	asrs	r4, r4, #2
 8004396:	2600      	movs	r6, #0
 8004398:	42a6      	cmp	r6, r4
 800439a:	d109      	bne.n	80043b0 <__libc_init_array+0x24>
 800439c:	4d0b      	ldr	r5, [pc, #44]	; (80043cc <__libc_init_array+0x40>)
 800439e:	4c0c      	ldr	r4, [pc, #48]	; (80043d0 <__libc_init_array+0x44>)
 80043a0:	f000 f818 	bl	80043d4 <_init>
 80043a4:	1b64      	subs	r4, r4, r5
 80043a6:	10a4      	asrs	r4, r4, #2
 80043a8:	2600      	movs	r6, #0
 80043aa:	42a6      	cmp	r6, r4
 80043ac:	d105      	bne.n	80043ba <__libc_init_array+0x2e>
 80043ae:	bd70      	pop	{r4, r5, r6, pc}
 80043b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80043b4:	4798      	blx	r3
 80043b6:	3601      	adds	r6, #1
 80043b8:	e7ee      	b.n	8004398 <__libc_init_array+0xc>
 80043ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80043be:	4798      	blx	r3
 80043c0:	3601      	adds	r6, #1
 80043c2:	e7f2      	b.n	80043aa <__libc_init_array+0x1e>
 80043c4:	08004424 	.word	0x08004424
 80043c8:	08004424 	.word	0x08004424
 80043cc:	08004424 	.word	0x08004424
 80043d0:	08004428 	.word	0x08004428

080043d4 <_init>:
 80043d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043d6:	bf00      	nop
 80043d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043da:	bc08      	pop	{r3}
 80043dc:	469e      	mov	lr, r3
 80043de:	4770      	bx	lr

080043e0 <_fini>:
 80043e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e2:	bf00      	nop
 80043e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043e6:	bc08      	pop	{r3}
 80043e8:	469e      	mov	lr, r3
 80043ea:	4770      	bx	lr
