Analysis & Synthesis report for Virtual_JTAG_v1
Tue Aug  1 15:00:30 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: PLL:my_PLL|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0"
 17. Port Connectivity Checks: "vJTAG:vJTAG_inst"
 18. Port Connectivity Checks: "PLL:my_PLL"
 19. Virtual JTAG Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug  1 15:00:30 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Virtual_JTAG_v1                             ;
; Top-level Entity Name              ; Virtual_JTAG_v1                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 217                                         ;
;     Total combinational functions  ; 167                                         ;
;     Dedicated logic registers      ; 109                                         ;
; Total registers                    ; 109                                         ;
; Total pins                         ; 108                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; Virtual_JTAG_v1    ; Virtual_JTAG_v1    ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v       ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v       ; Qsys        ;
; Seven_Seg_Driver.v                                                 ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Seven_Seg_Driver.v                                                 ;             ;
; vJtag/vJTAG/synthesis/vJTAG.v                                      ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v                                      ; vJTAG       ;
; Virtual_JTAG_v1.v                                                  ; yes             ; User Verilog HDL File                        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v                                                  ;             ;
; PLL/PLL.v                                                          ; yes             ; User Wizard-Generated File                   ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                                   ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                            ;             ;
; db/PLL_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v                                                    ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                           ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                  ; altera_sld  ;
; db/ip/sld27be4727/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 217                      ;
;                                             ;                          ;
; Total combinational functions               ; 167                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 75                       ;
;     -- 3 input functions                    ; 47                       ;
;     -- <=2 input functions                  ; 45                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 159                      ;
;     -- arithmetic mode                      ; 8                        ;
;                                             ;                          ;
; Total registers                             ; 109                      ;
;     -- Dedicated logic registers            ; 109                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 108                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 130                      ;
; Total fan-out                               ; 1078                     ;
; Average fan-out                             ; 2.08                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Virtual_JTAG_v1                                                                                                                        ; 167 (33)            ; 109 (33)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 108  ; 0            ; 0          ; |Virtual_JTAG_v1                                                                                                                                                                                                                                                                                                                                            ; Virtual_JTAG_v1                   ; work         ;
;    |PLL:my_PLL|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|PLL:my_PLL                                                                                                                                                                                                                                                                                                                                 ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|PLL:my_PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                               ; PLL_altpll                        ; work         ;
;    |Seven_Seg_Driver:Seven_Seg_Driver_inst|                                                                                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|Seven_Seg_Driver:Seven_Seg_Driver_inst                                                                                                                                                                                                                                                                                                     ; Seven_Seg_Driver                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 76 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 76 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (83)            ; 71 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File  ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; ALTPLL              ; 16.1    ; N/A          ; N/A          ; |Virtual_JTAG_v1|PLL:my_PLL                                                                                                                                                                                                                                                          ; PLL/PLL.v        ;
; N/A    ; altera_virtual_jtag ; 16.1    ; N/A          ; N/A          ; |Virtual_JTAG_v1|vJTAG:vJTAG_inst                                                                                                                                                                                                                                                    ; vJtag/vJTAG.qsys ;
+--------+---------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LED[0]$latch                                        ; LED[9]              ; yes                    ;
; LED[1]$latch                                        ; LED[9]              ; yes                    ;
; LED[2]$latch                                        ; LED[9]              ; yes                    ;
; LED[3]$latch                                        ; LED[9]              ; yes                    ;
; LED[4]$latch                                        ; LED[9]              ; yes                    ;
; LED[5]$latch                                        ; LED[9]              ; yes                    ;
; LED[6]$latch                                        ; LED[9]              ; yes                    ;
; LED[7]$latch                                        ; LED[9]              ; yes                    ;
; LED[8]$latch                                        ; LED[9]              ; yes                    ;
; LED[9]$latch                                        ; LED[9]              ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 56    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 79    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Virtual_JTAG_v1|LED[9]                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Virtual_JTAG_v1|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS0[0]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Virtual_JTAG_v1|Seven_Seg_Driver:Seven_Seg_Driver_inst|SS5[5]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Virtual_JTAG_v1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:my_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 64                    ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0 ;
+-------------------------+------------------+--------------------------------------------------+
; Parameter Name          ; Value            ; Type                                             ;
+-------------------------+------------------+--------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                           ;
; sld_instance_index      ; 0                ; Signed Integer                                   ;
; sld_ir_width            ; 1                ; Signed Integer                                   ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                   ;
; sld_sim_action          ; UNUSED           ; String                                           ;
; sld_sim_total_length    ; 0                ; Signed Integer                                   ;
; lpm_type                ; sld_virtual_jtag ; String                                           ;
; lpm_hint                ; UNUSED           ; String                                           ;
+-------------------------+------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:my_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0"                                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vJTAG:vJTAG_inst"                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; virtual_state_cdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e1dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_pdr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_e2dr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_udr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_cir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; virtual_state_uir  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:my_PLL"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                              ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                               ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------------------+
; 0              ; YES        ; N/A              ; 1        ; 0x10    ; 5               ; 0x0B                    ; vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 133                         ;
; cycloneiii_ff         ; 33                          ;
;     CLR               ; 1                           ;
;     ENA CLR           ; 32                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 48                          ;
;     normal            ; 48                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 18                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.76                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 89                                       ;
; cycloneiii_ff         ; 76                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 17                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 122                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 114                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 25                                       ;
;         4 data inputs ; 57                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.97                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:01     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Aug  1 14:59:31 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/Qsys.v
    Info (12023): Found entity 1: Qsys File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/Qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v
    Info (12023): Found entity 1: Qsys_new_sdram_controller_0_input_efifo_module File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: Qsys_new_sdram_controller_0 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file Seven_Seg_Driver.v
    Info (12023): Found entity 1: Seven_Seg_Driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Seven_Seg_Driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vJtag/vJTAG/synthesis/vJTAG.v
    Info (12023): Found entity 1: vJTAG File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Virtual_JTAG_v1.v
    Info (12023): Found entity 1: Virtual_JTAG_v1 File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file RAM/RAM.v
    Info (12023): Found entity 1: RAM File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/RAM/RAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(54): created implicit net for "virtual_state_e1dr" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at Virtual_JTAG_v1.v(54): created implicit net for "virtual_state_e2dr" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 54
Warning (10037): Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at Qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Qsys/Qsys/synthesis/submodules/Qsys_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "Virtual_JTAG_v1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Virtual_JTAG_v1.v(34): object "rst" assigned a value but never read File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(92): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(94): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(96): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 96
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(98): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(100): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(102): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(104): variable "DR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at Virtual_JTAG_v1.v(90): inferring latch(es) for variable "LED", which holds its previous value in one or more paths through the always construct File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Warning (10034): Output port "OP_DRAM_ADDR" at Virtual_JTAG_v1.v(14) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
Warning (10034): Output port "OP_DRAM_Bank_Address" at Virtual_JTAG_v1.v(15) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 15
Warning (10034): Output port "OP_DRAM_Data_Mask" at Virtual_JTAG_v1.v(20) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 20
Warning (10034): Output port "OP_DRAM_Column_Address_Strobe" at Virtual_JTAG_v1.v(16) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 16
Warning (10034): Output port "OP_DRAM_Clock_Enable" at Virtual_JTAG_v1.v(17) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 17
Warning (10034): Output port "OP_DRAM_Chip_Select" at Virtual_JTAG_v1.v(18) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 18
Warning (10034): Output port "OP_DRAM_Row_Address_Strobe" at Virtual_JTAG_v1.v(21) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 21
Warning (10034): Output port "OP_DRAM_Write_Enable" at Virtual_JTAG_v1.v(22) has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 22
Info (10041): Inferred latch for "LED[0]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[1]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[2]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[3]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[4]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[5]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[6]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[7]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[8]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (10041): Inferred latch for "LED[9]" at Virtual_JTAG_v1.v(90) File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:my_PLL" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 36
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:my_PLL|altpll:altpll_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:my_PLL|altpll:altpll_component" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:my_PLL|altpll:altpll_component" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/PLL/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "64"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vJTAG" for hierarchy "vJTAG:vJTAG_inst" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 54
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v Line: 40
Info (12130): Elaborated megafunction instantiation "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v Line: 40
Info (12133): Instantiated megafunction "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0" with the following parameter: File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/vJtag/vJTAG/synthesis/vJTAG.v Line: 40
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "1"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "vJTAG:vJTAG_inst|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Seven_Seg_Driver" for hierarchy "Seven_Seg_Driver:Seven_Seg_Driver_inst" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 59
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.08.01.15:00:13 Progress: Loading sld27be4727/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/ip/sld27be4727/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "BP_DRAM_Data[0]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[1]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[2]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[3]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[4]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[5]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[6]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[7]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[8]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[9]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[10]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[11]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[12]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[13]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[14]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
    Warning (13040): bidirectional pin "BP_DRAM_Data[15]" has no driver File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 19
Warning (13012): Latch LED[0]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[1]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[2]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[3]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[4]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[5]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[6]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[7]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[8]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13012): Latch LED[9]$latch has unsafe behavior File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DR1[10] File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 72
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SS0[1]" is stuck at VCC File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 7
    Warning (13410): Pin "SS0[2]" is stuck at VCC File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 7
    Warning (13410): Pin "OP_DRAM_ADDR[0]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[1]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[2]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[3]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[4]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[5]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[6]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[7]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[8]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[9]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[10]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[11]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_ADDR[12]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 14
    Warning (13410): Pin "OP_DRAM_Bank_Address[0]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 15
    Warning (13410): Pin "OP_DRAM_Bank_Address[1]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 15
    Warning (13410): Pin "OP_DRAM_Column_Address_Strobe" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 16
    Warning (13410): Pin "OP_DRAM_Clock_Enable" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 17
    Warning (13410): Pin "OP_DRAM_Chip_Select" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 18
    Warning (13410): Pin "OP_DRAM_Data_Mask[0]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 20
    Warning (13410): Pin "OP_DRAM_Data_Mask[1]" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 20
    Warning (13410): Pin "OP_DRAM_Row_Address_Strobe" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 21
    Warning (13410): Pin "OP_DRAM_Write_Enable" is stuck at GND File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 22
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 19 assignments for entity "Qsys" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "Qsys_new_sdram_controller_0" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v Line: 46
Warning (15899): PLL "PLL:my_PLL|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/db/PLL_altpll.v Line: 46
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: /home/misha/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/DRFM/Virtual_JTAG_v1.v Line: 5
Info (21057): Implemented 335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 221 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 1057 megabytes
    Info: Processing ended: Tue Aug  1 15:00:30 2017
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:47


