<stg><name>cmpy_complex_top_Loop_2_proc</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="36">
<condition id="83">
<or_exp><and_exp><literal name="tmp_18_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="3">
<condition id="117">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="11">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="11" to="12">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="15">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="15" to="16">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="18" to="19">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="19" to="20">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="20" to="21">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="21" to="22">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="22" to="23">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="23" to="24">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="24" to="25">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="25" to="26">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="26" to="27">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="27" to="28">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="28" to="29">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="29" to="30">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="30" to="31">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="31" to="32">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="32" to="33">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="33" to="34">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="34" to="35">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="35" to="2">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i40* %cmp, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i24* %prealign_V, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i24* %sig, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %nL, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i10* %factor_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5  %factor_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %factor_V)

]]></node>
<StgValue><ssdm name="factor_V_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %nL_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %nL)

]]></node>
<StgValue><ssdm name="nL_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="28" op_0_bw="10">
<![CDATA[
entry:7  %OP2_V = sext i10 %factor_V_read to i28

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:8  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p_Val2_7 = phi i31 [ 0, %entry ], [ %x, %_ifconv ]

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %i_op_assign_cast_i = zext i31 %p_Val2_7 to i32

]]></node>
<StgValue><ssdm name="i_op_assign_cast_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %tmp_18_i = icmp slt i32 %i_op_assign_cast_i, %nL_read

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.i:3  %x = add i31 %p_Val2_7, 1

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_18_i, label %_ifconv, label %.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:2  %prealign_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %prealign_V)

]]></node>
<StgValue><ssdm name="prealign_V_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="18" op_0_bw="24">
<![CDATA[
_ifconv:3  %tmp = trunc i24 %prealign_V_read to i18

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="28" op_0_bw="18">
<![CDATA[
_ifconv:4  %OP1_V = sext i18 %tmp to i28

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:5  %p_Val2_s = mul i28 %OP2_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Val2_8 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_s, i32 9, i32 26)

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="12" op_0_bw="31">
<![CDATA[
_ifconv:7  %tmp_1057 = trunc i31 %p_Val2_7 to i12

]]></node>
<StgValue><ssdm name="tmp_1057"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="2" op_0_bw="31">
<![CDATA[
_ifconv:9  %tmp_1058 = trunc i31 %p_Val2_7 to i2

]]></node>
<StgValue><ssdm name="tmp_1058"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:20  %sig_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %sig)

]]></node>
<StgValue><ssdm name="sig_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="24">
<![CDATA[
_ifconv:21  %s_M_real_V = trunc i24 %sig_read to i10

]]></node>
<StgValue><ssdm name="s_M_real_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="10" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %s_M_imag_V = call i10 @_ssdm_op_PartSelect.i10.i24.i32.i32(i24 %sig_read, i32 10, i32 19)

]]></node>
<StgValue><ssdm name="s_M_imag_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_ifconv:23  %x_cartesian_M_real_V = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %s_M_real_V, i5 0)

]]></node>
<StgValue><ssdm name="x_cartesian_M_real_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
_ifconv:24  %x_cartesian_M_imag_V = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %s_M_imag_V, i5 0)

]]></node>
<StgValue><ssdm name="x_cartesian_M_imag_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_1989_i = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %p_Val2_s, i32 9, i32 13)

]]></node>
<StgValue><ssdm name="tmp_1989_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="20" op_0_bw="10">
<![CDATA[
_ifconv:101  %OP1_V_3 = sext i10 %s_M_real_V to i20

]]></node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:102  %p_Val2_26 = mul i20 %OP1_V_3, %OP1_V_3

]]></node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="20" op_0_bw="10">
<![CDATA[
_ifconv:103  %OP1_V_4 = sext i10 %s_M_imag_V to i20

]]></node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:104  %p_Val2_1 = mul i20 %OP1_V_4, %OP1_V_4

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:105  %val_V = add i20 %p_Val2_26, %p_Val2_1

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
_ifconv:8  %tmp_22_i = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_1057, i6 0)

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:11  %OP1_V_1_i = add i18 %p_Val2_8, %tmp_22_i

]]></node>
<StgValue><ssdm name="OP1_V_1_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="18">
<![CDATA[
_ifconv:12  %tmp_1059 = trunc i18 %OP1_V_1_i to i8

]]></node>
<StgValue><ssdm name="tmp_1059"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:13  %t_V = shl i18 %OP1_V_1_i, 1

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:14  %tmp_171_tr_i = zext i18 %t_V to i19

]]></node>
<StgValue><ssdm name="tmp_171_tr_i"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:15  %tmp_1061 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %OP1_V_1_i, i32 16)

]]></node>
<StgValue><ssdm name="tmp_1061"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:16  %p_neg_i = sub i19 0, %tmp_171_tr_i

]]></node>
<StgValue><ssdm name="p_neg_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %tmp_1984_i = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %p_neg_i, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_1984_i"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:18  %tmp_1985_i = sub i8 0, %tmp_1984_i

]]></node>
<StgValue><ssdm name="tmp_1985_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:19  %tmp_1987_i = select i1 %tmp_1061, i8 %tmp_1985_i, i8 %tmp_1059

]]></node>
<StgValue><ssdm name="tmp_1987_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="12" op_0_bw="12" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %ret_V = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %OP1_V_1_i, i32 5, i32 16)

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ifconv:30  %p_Result_7_i = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1989_i, i1 false)

]]></node>
<StgValue><ssdm name="p_Result_7_i"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:31  %tmp_23_i = icmp eq i6 %p_Result_7_i, 0

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:32  %ret_V_1 = add i12 1, %ret_V

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:33  %p_i = select i1 %tmp_23_i, i12 %ret_V, i12 %ret_V_1

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:34  %p_2_i = select i1 %tmp_1061, i12 %p_i, i12 %ret_V

]]></node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
_ifconv:10  %tmp_1988_i = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_1058, i6 0)

]]></node>
<StgValue><ssdm name="tmp_1988_i"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:79  %p_Val2_3_i = sub i8 %tmp_1987_i, %tmp_1988_i

]]></node>
<StgValue><ssdm name="p_Val2_3_i"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="104" st_id="11" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:35  %tmp_24_i = sext i12 %p_2_i to i64

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %refAtans_V_addr = getelementptr [2048 x i20]* %refAtans_V, i64 0, i64 %tmp_24_i

]]></node>
<StgValue><ssdm name="refAtans_V_addr"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="20" op_0_bw="11">
<![CDATA[
_ifconv:37  %p_Val2_13 = load i20* %refAtans_V_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ifconv:25  %p_Val2_11 = call fastcc i16 @cmpy_complex_top_cordic_base(i15 %x_cartesian_M_real_V, i15 %x_cartesian_M_imag_V)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="15" op_0_bw="16">
<![CDATA[
_ifconv:26  %tmp_1063 = trunc i16 %p_Val2_11 to i15

]]></node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="20" op_0_bw="11">
<![CDATA[
_ifconv:37  %p_Val2_13 = load i20* %refAtans_V_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="20" op_0_bw="20" op_1_bw="15" op_2_bw="5">
<![CDATA[
_ifconv:27  %p_Val2_14 = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %tmp_1063, i5 0)

]]></node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:38  %dRes_V = sub i20 %p_Val2_13, %p_Val2_14

]]></node>
<StgValue><ssdm name="dRes_V"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="38" op_0_bw="38" op_1_bw="20" op_2_bw="18">
<![CDATA[
_ifconv:39  %tmp_26_i = call i38 @_ssdm_op_BitConcatenate.i38.i20.i18(i20 %dRes_V, i18 0)

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="77" op_0_bw="38">
<![CDATA[
_ifconv:40  %sext_cast = sext i38 %tmp_26_i to i77

]]></node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ifconv:43  %tmp_1064 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %dRes_V, i32 19)

]]></node>
<StgValue><ssdm name="tmp_1064"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="19" op_0_bw="19" op_1_bw="20">
<![CDATA[
_ifconv:106  %xuout_V_i = call fastcc i19 @"cmpy_complex_top_fxp_sqrt<20, 2, 20, 2>"(i20 %val_V)

]]></node>
<StgValue><ssdm name="xuout_V_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="123" st_id="17" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="125" st_id="19" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:41  %mul = mul i77 320218970421, %sext_cast

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1064" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="21" op_0_bw="21" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45  %tmp_1066 = call i21 @_ssdm_op_PartSelect.i21.i77.i32.i32(i77 %mul, i32 56, i32 76)

]]></node>
<StgValue><ssdm name="tmp_1066"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="77" op_0_bw="77" op_1_bw="77">
<![CDATA[
_ifconv:42  %neg_mul = sub i77 0, %mul

]]></node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="21" op_0_bw="21" op_1_bw="77" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44  %tmp_1065 = call i21 @_ssdm_op_PartSelect.i21.i77.i32.i32(i77 %neg_mul, i32 56, i32 76)

]]></node>
<StgValue><ssdm name="tmp_1065"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_ifconv:46  %p_v_v = select i1 %tmp_1064, i21 %tmp_1065, i21 %tmp_1066

]]></node>
<StgValue><ssdm name="p_v_v"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1064" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="20" op_0_bw="21">
<![CDATA[
_ifconv:47  %tmp_1067 = trunc i21 %p_v_v to i20

]]></node>
<StgValue><ssdm name="tmp_1067"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1064" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:48  %neg_ti = sub i20 0, %tmp_1067

]]></node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1064" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="20" op_0_bw="21">
<![CDATA[
_ifconv:49  %tmp_1068 = trunc i21 %p_v_v to i20

]]></node>
<StgValue><ssdm name="tmp_1068"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:50  %tmp_145 = select i1 %tmp_1064, i20 %tmp_1068, i20 %neg_ti

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:51  %p_Val2_16 = xor i20 %tmp_145, -524288

]]></node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="38" op_0_bw="38" op_1_bw="20" op_2_bw="18">
<![CDATA[
_ifconv:52  %tmp_i = call i38 @_ssdm_op_BitConcatenate.i38.i20.i18(i20 %p_Val2_16, i18 0)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ifconv:53  %tmp_1069 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %p_Val2_16, i32 19)

]]></node>
<StgValue><ssdm name="tmp_1069"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ifconv:54  %p_neg_i2 = sub i38 0, %tmp_i

]]></node>
<StgValue><ssdm name="p_neg_i2"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="19" op_0_bw="19" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:55  %p_cast2_i = call i19 @_ssdm_op_PartSelect.i19.i20.i32.i32(i20 %p_Val2_16, i32 1, i32 19)

]]></node>
<StgValue><ssdm name="p_cast2_i"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:56  %p_cast_i = zext i19 %p_cast2_i to i20

]]></node>
<StgValue><ssdm name="p_cast_i"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="19" op_0_bw="19" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57  %tmp_146 = call i19 @_ssdm_op_PartSelect.i19.i38.i32.i32(i38 %p_neg_i2, i32 19, i32 37)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="20" op_0_bw="19">
<![CDATA[
_ifconv:58  %tmp_5_i = zext i19 %tmp_146 to i20

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:59  %tmp_6_i = sub i20 0, %p_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:60  %p_Val2_17 = select i1 %tmp_1069, i20 %tmp_5_i, i20 %tmp_6_i

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:61  %tmp_1_i = sext i20 %p_Val2_17 to i21

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:62  %r_V = add i21 131072, %tmp_1_i

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:63  %tmp_1070 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %r_V, i32 20)

]]></node>
<StgValue><ssdm name="tmp_1070"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="18" op_0_bw="21">
<![CDATA[
_ifconv:64  %tmp_1071 = trunc i21 %r_V to i18

]]></node>
<StgValue><ssdm name="tmp_1071"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:66  %tmp_1072 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %r_V, i32 18)

]]></node>
<StgValue><ssdm name="tmp_1072"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ifconv:67  %tmp_1073 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %r_V, i32 18)

]]></node>
<StgValue><ssdm name="tmp_1073"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="150" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1070" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:65  %tmp_2_i = icmp eq i18 %tmp_1071, 0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1070" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %tmp_1074 = xor i1 %tmp_1072, true

]]></node>
<StgValue><ssdm name="tmp_1074"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
<literal name="tmp_1070" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:69  %tmp_1075 = select i1 %tmp_2_i, i1 %tmp_1073, i1 %tmp_1074

]]></node>
<StgValue><ssdm name="tmp_1075"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:70  %tmp_149 = select i1 %tmp_1070, i1 %tmp_1075, i1 %tmp_1073

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
_ifconv:71  %p_Val2_9_i = call i20 @_ssdm_op_BitConcatenate.i20.i1.i19(i1 %tmp_149, i19 0)

]]></node>
<StgValue><ssdm name="p_Val2_9_i"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:72  %p_Val2_i5 = sub i20 %p_Val2_16, %p_Val2_9_i

]]></node>
<StgValue><ssdm name="p_Val2_i5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="39" op_0_bw="39" op_1_bw="20" op_2_bw="19">
<![CDATA[
_ifconv:73  %p_shl_i = call i39 @_ssdm_op_BitConcatenate.i39.i20.i19(i20 %p_Val2_i5, i19 0)

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="40" op_0_bw="39">
<![CDATA[
_ifconv:74  %p_shl_cast_i = sext i39 %p_shl_i to i40

]]></node>
<StgValue><ssdm name="p_shl_cast_i"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:75  %p_Val2_19 = sub i40 0, %p_shl_cast_i

]]></node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ifconv:76  %tmp_1076 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_19, i32 17)

]]></node>
<StgValue><ssdm name="tmp_1076"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="19" op_0_bw="19" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:77  %tmp_1990_i = call i19 @_ssdm_op_PartSelect.i19.i40.i32.i32(i40 %p_Val2_19, i32 19, i32 37)

]]></node>
<StgValue><ssdm name="tmp_1990_i"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ifconv:78  %p_Val2_20 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp_1990_i, i1 %tmp_1076)

]]></node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
_ifconv:80  %tmp_29_i = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %p_Val2_3_i, i12 0)

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:81  %dRes_V_1 = sub i20 %p_Val2_20, %tmp_29_i

]]></node>
<StgValue><ssdm name="dRes_V_1"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ifconv:82  %signbit = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %dRes_V_1, i32 19)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83  %tmp_1_i7 = call i15 @_ssdm_op_PartSelect.i15.i20.i32.i32(i20 %dRes_V_1, i32 5, i32 19)

]]></node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
_ifconv:85  %tmp_1078 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %dRes_V_1, i32 4)

]]></node>
<StgValue><ssdm name="tmp_1078"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="20">
<![CDATA[
_ifconv:86  %tmp_1079 = trunc i20 %dRes_V_1 to i1

]]></node>
<StgValue><ssdm name="tmp_1079"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %tmp_3_i2 = or i1 %tmp_1079, %tmp_1078

]]></node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_4_i1 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %dRes_V_1, i32 1, i32 3)

]]></node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="3" op_3_bw="1">
<![CDATA[
_ifconv:89  %tmp_6_i1 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i3.i1(i16 0, i3 %tmp_4_i1, i1 %tmp_3_i2)

]]></node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:90  %tmp_7_i = icmp ne i20 %tmp_6_i1, 0

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:84  %p_Val2_22 = sext i15 %tmp_1_i7 to i16

]]></node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %qb_assign = and i1 %tmp_7_i, %signbit

]]></node>
<StgValue><ssdm name="qb_assign"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:92  %tmp_8_i = zext i1 %qb_assign to i16

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:93  %p_Val2_30 = add i16 %tmp_8_i, %p_Val2_22

]]></node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="176" st_id="25" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="177" st_id="26" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="178" st_id="27" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="179" st_id="28" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="180" st_id="29" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="181" st_id="30" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="182" st_id="31" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="183" st_id="32" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
_ifconv:94  %call_ret_i_i = call fastcc { i16, i16 } @cmpy_complex_top_cordic_base.1(i16 %p_Val2_30)

]]></node>
<StgValue><ssdm name="call_ret_i_i"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:95  %xout_cartesian_M_real_V = extractvalue { i16, i16 } %call_ret_i_i, 0

]]></node>
<StgValue><ssdm name="xout_cartesian_M_real_V"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:96  %xout_cartesian_M_imag_V = extractvalue { i16, i16 } %call_ret_i_i, 1

]]></node>
<StgValue><ssdm name="xout_cartesian_M_imag_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="186" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
_ifconv:97  %sincosOut_M_real_V = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %xout_cartesian_M_real_V, i4 0)

]]></node>
<StgValue><ssdm name="sincosOut_M_real_V"/></StgValue>
</operation>

<operation id="187" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
_ifconv:98  %sincosOut_M_imag_V = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %xout_cartesian_M_imag_V, i4 0)

]]></node>
<StgValue><ssdm name="sincosOut_M_imag_V"/></StgValue>
</operation>

<operation id="188" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="39" op_0_bw="20">
<![CDATA[
_ifconv:99  %OP1_V_3_cast = sext i20 %sincosOut_M_real_V to i39

]]></node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="39" op_0_bw="20">
<![CDATA[
_ifconv:100  %OP1_V_4_cast = sext i20 %sincosOut_M_imag_V to i39

]]></node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="39" op_0_bw="19">
<![CDATA[
_ifconv:107  %OP2_V_3_cast = zext i19 %xuout_V_i to i39

]]></node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:108  %p_Val2_28 = mul i39 %OP2_V_3_cast, %OP1_V_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="192" st_id="33" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:109  %p_Val2_2 = mul i39 %OP2_V_3_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:108  %p_Val2_28 = mul i39 %OP2_V_3_cast, %OP1_V_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="194" st_id="34" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:109  %p_Val2_2 = mul i39 %OP2_V_3_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:0  %tmp_1981_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str269)

]]></node>
<StgValue><ssdm name="tmp_1981_i"/></StgValue>
</operation>

<operation id="196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str266) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:108  %p_Val2_28 = mul i39 %OP2_V_3_cast, %OP1_V_4_cast

]]></node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="198" st_id="35" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_ifconv:109  %p_Val2_2 = mul i39 %OP2_V_3_cast, %OP1_V_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="199" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="20" op_0_bw="20" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:110  %p_Val2_3 = call i20 @_ssdm_op_PartSelect.i20.i39.i32.i32(i39 %p_Val2_2, i32 18, i32 37)

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:111  %tmp_1080 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_2, i32 17)

]]></node>
<StgValue><ssdm name="tmp_1080"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="20" op_0_bw="1">
<![CDATA[
_ifconv:112  %tmp_31_i = zext i1 %tmp_1080 to i20

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:113  %p_Val2_31 = add i20 %tmp_31_i, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="20" op_0_bw="20" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:114  %p_Val2_29 = call i20 @_ssdm_op_PartSelect.i20.i39.i32.i32(i39 %p_Val2_28, i32 18, i32 37)

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="204" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="39" op_2_bw="32">
<![CDATA[
_ifconv:115  %tmp_1081 = call i1 @_ssdm_op_BitSelect.i1.i39.i32(i39 %p_Val2_28, i32 17)

]]></node>
<StgValue><ssdm name="tmp_1081"/></StgValue>
</operation>

<operation id="205" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="20" op_0_bw="1">
<![CDATA[
_ifconv:116  %tmp_33_i = zext i1 %tmp_1081 to i20

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:117  %p_Val2_32 = add i20 %tmp_33_i, %p_Val2_29

]]></node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="40" op_0_bw="40" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:118  %cmp_M_imag_V_addr192425_part_s = call i40 @_ssdm_op_BitConcatenate.i40.i20.i20(i20 %p_Val2_32, i20 %p_Val2_31)

]]></node>
<StgValue><ssdm name="cmp_M_imag_V_addr192425_part_s"/></StgValue>
</operation>

<operation id="208" st_id="35" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:119  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %cmp, i40 %cmp_M_imag_V_addr192425_part_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:120  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str269, i32 %tmp_1981_i)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="210" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_18_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:121  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0">
<![CDATA[
.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
