
STM32H743-DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bcc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000777a0  08009e80  08009e80  0000ae80  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08081620  08081620  00082620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08081628  08081628  00082628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0808162c  0808162c  0008262c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000a0  24000000  08081630  00083000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcm_bss     00011020  20000000  20000000  00084000  2**5
                  ALLOC
  8 .dtcm_data    00000000  20011020  20011020  000830a0  2**0
                  CONTENTS
  9 .bss          0007e47c  240000a0  240000a0  000830a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2407e51c  2407e51c  000830a0  2**0
                  ALLOC
 11 .ramd2        00028004  30000000  30000000  00084000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  000830a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027576  00000000  00000000  000830ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005d44  00000000  00000000  000aa644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00010c6f  00000000  00000000  000b0388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001580  00000000  00000000  000c0ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000210a  00000000  00000000  000c2578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003ca0d  00000000  00000000  000c4682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002c7ca  00000000  00000000  0010108f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00177f9c  00000000  00000000  0012d859  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000b3  00000000  00000000  002a57f5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00004598  00000000  00000000  002a58a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006e  00000000  00000000  002a9e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loc    000041c4  00000000  00000000  002a9eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_ranges 000000e0  00000000  00000000  002ae072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000a0 	.word	0x240000a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009e54 	.word	0x08009e54

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000a4 	.word	0x240000a4
 80002dc:	08009e54 	.word	0x08009e54

080002e0 <arm_bitreversal_32>:
 80002e0:	1c4b      	adds	r3, r1, #1
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	bf98      	it	ls
 80002e6:	4770      	bxls	lr
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002ec:	1c91      	adds	r1, r2, #2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f8:	880a      	ldrh	r2, [r1, #0]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002fe:	4480      	add	r8, r0
 8000300:	4481      	add	r9, r0
 8000302:	4402      	add	r2, r0
 8000304:	4484      	add	ip, r0
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
 800030e:	6815      	ldr	r5, [r2, #0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
 8000314:	f8c9 6000 	str.w	r6, [r9]
 8000318:	f8c8 7000 	str.w	r7, [r8]
 800031c:	f8cc 5000 	str.w	r5, [ip]
 8000320:	6014      	str	r4, [r2, #0]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800032a:	6855      	ldr	r5, [r2, #4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
 800033c:	6054      	str	r4, [r2, #4]
 800033e:	3108      	adds	r1, #8
 8000340:	3b01      	subs	r3, #1
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
 800034a:	1c4b      	adds	r3, r1, #1
 800034c:	2b01      	cmp	r3, #1
 800034e:	bf98      	it	ls
 8000350:	4770      	bxls	lr
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000356:	1c91      	adds	r1, r2, #2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000362:	880a      	ldrh	r2, [r1, #0]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
 8000380:	6815      	ldr	r5, [r2, #0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
 8000386:	f8c9 6000 	str.w	r6, [r9]
 800038a:	f8c8 7000 	str.w	r7, [r8]
 800038e:	f8cc 5000 	str.w	r5, [ip]
 8000392:	6014      	str	r4, [r2, #0]
 8000394:	3108      	adds	r1, #8
 8000396:	3b01      	subs	r3, #1
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800039e:	4770      	bx	lr

080003a0 <memchr>:
 80003a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80003a4:	2a10      	cmp	r2, #16
 80003a6:	db2b      	blt.n	8000400 <memchr+0x60>
 80003a8:	f010 0f07 	tst.w	r0, #7
 80003ac:	d008      	beq.n	80003c0 <memchr+0x20>
 80003ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003b2:	3a01      	subs	r2, #1
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d02d      	beq.n	8000414 <memchr+0x74>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	b342      	cbz	r2, 8000410 <memchr+0x70>
 80003be:	d1f6      	bne.n	80003ae <memchr+0xe>
 80003c0:	b4f0      	push	{r4, r5, r6, r7}
 80003c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003ca:	f022 0407 	bic.w	r4, r2, #7
 80003ce:	f07f 0700 	mvns.w	r7, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003d8:	3c08      	subs	r4, #8
 80003da:	ea85 0501 	eor.w	r5, r5, r1
 80003de:	ea86 0601 	eor.w	r6, r6, r1
 80003e2:	fa85 f547 	uadd8	r5, r5, r7
 80003e6:	faa3 f587 	sel	r5, r3, r7
 80003ea:	fa86 f647 	uadd8	r6, r6, r7
 80003ee:	faa5 f687 	sel	r6, r5, r7
 80003f2:	b98e      	cbnz	r6, 8000418 <memchr+0x78>
 80003f4:	d1ee      	bne.n	80003d4 <memchr+0x34>
 80003f6:	bcf0      	pop	{r4, r5, r6, r7}
 80003f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80003fc:	f002 0207 	and.w	r2, r2, #7
 8000400:	b132      	cbz	r2, 8000410 <memchr+0x70>
 8000402:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000406:	3a01      	subs	r2, #1
 8000408:	ea83 0301 	eor.w	r3, r3, r1
 800040c:	b113      	cbz	r3, 8000414 <memchr+0x74>
 800040e:	d1f8      	bne.n	8000402 <memchr+0x62>
 8000410:	2000      	movs	r0, #0
 8000412:	4770      	bx	lr
 8000414:	3801      	subs	r0, #1
 8000416:	4770      	bx	lr
 8000418:	2d00      	cmp	r5, #0
 800041a:	bf06      	itte	eq
 800041c:	4635      	moveq	r5, r6
 800041e:	3803      	subeq	r0, #3
 8000420:	3807      	subne	r0, #7
 8000422:	f015 0f01 	tst.w	r5, #1
 8000426:	d107      	bne.n	8000438 <memchr+0x98>
 8000428:	3001      	adds	r0, #1
 800042a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800042e:	bf02      	ittt	eq
 8000430:	3001      	addeq	r0, #1
 8000432:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000436:	3001      	addeq	r0, #1
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	3801      	subs	r0, #1
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <__aeabi_drsub>:
 8000440:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	e002      	b.n	800044c <__adddf3>
 8000446:	bf00      	nop

08000448 <__aeabi_dsub>:
 8000448:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800044c <__adddf3>:
 800044c:	b530      	push	{r4, r5, lr}
 800044e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000452:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	bf1f      	itttt	ne
 8000462:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000466:	ea55 0c02 	orrsne.w	ip, r5, r2
 800046a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800046e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000472:	f000 80e2 	beq.w	800063a <__adddf3+0x1ee>
 8000476:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800047a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800047e:	bfb8      	it	lt
 8000480:	426d      	neglt	r5, r5
 8000482:	dd0c      	ble.n	800049e <__adddf3+0x52>
 8000484:	442c      	add	r4, r5
 8000486:	ea80 0202 	eor.w	r2, r0, r2
 800048a:	ea81 0303 	eor.w	r3, r1, r3
 800048e:	ea82 0000 	eor.w	r0, r2, r0
 8000492:	ea83 0101 	eor.w	r1, r3, r1
 8000496:	ea80 0202 	eor.w	r2, r0, r2
 800049a:	ea81 0303 	eor.w	r3, r1, r3
 800049e:	2d36      	cmp	r5, #54	@ 0x36
 80004a0:	bf88      	it	hi
 80004a2:	bd30      	pophi	{r4, r5, pc}
 80004a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x70>
 80004b6:	4240      	negs	r0, r0
 80004b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004c8:	d002      	beq.n	80004d0 <__adddf3+0x84>
 80004ca:	4252      	negs	r2, r2
 80004cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004d0:	ea94 0f05 	teq	r4, r5
 80004d4:	f000 80a7 	beq.w	8000626 <__adddf3+0x1da>
 80004d8:	f1a4 0401 	sub.w	r4, r4, #1
 80004dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80004e0:	db0d      	blt.n	80004fe <__adddf3+0xb2>
 80004e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004e6:	fa22 f205 	lsr.w	r2, r2, r5
 80004ea:	1880      	adds	r0, r0, r2
 80004ec:	f141 0100 	adc.w	r1, r1, #0
 80004f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80004f4:	1880      	adds	r0, r0, r2
 80004f6:	fa43 f305 	asr.w	r3, r3, r5
 80004fa:	4159      	adcs	r1, r3
 80004fc:	e00e      	b.n	800051c <__adddf3+0xd0>
 80004fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000502:	f10e 0e20 	add.w	lr, lr, #32
 8000506:	2a01      	cmp	r2, #1
 8000508:	fa03 fc0e 	lsl.w	ip, r3, lr
 800050c:	bf28      	it	cs
 800050e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	18c0      	adds	r0, r0, r3
 8000518:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800051c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000520:	d507      	bpl.n	8000532 <__adddf3+0xe6>
 8000522:	f04f 0e00 	mov.w	lr, #0
 8000526:	f1dc 0c00 	rsbs	ip, ip, #0
 800052a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800052e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000532:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000536:	d31b      	bcc.n	8000570 <__adddf3+0x124>
 8000538:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800053c:	d30c      	bcc.n	8000558 <__adddf3+0x10c>
 800053e:	0849      	lsrs	r1, r1, #1
 8000540:	ea5f 0030 	movs.w	r0, r0, rrx
 8000544:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000548:	f104 0401 	add.w	r4, r4, #1
 800054c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000550:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000554:	f080 809a 	bcs.w	800068c <__adddf3+0x240>
 8000558:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800055c:	bf08      	it	eq
 800055e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000562:	f150 0000 	adcs.w	r0, r0, #0
 8000566:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800056a:	ea41 0105 	orr.w	r1, r1, r5
 800056e:	bd30      	pop	{r4, r5, pc}
 8000570:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000574:	4140      	adcs	r0, r0
 8000576:	eb41 0101 	adc.w	r1, r1, r1
 800057a:	3c01      	subs	r4, #1
 800057c:	bf28      	it	cs
 800057e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000582:	d2e9      	bcs.n	8000558 <__adddf3+0x10c>
 8000584:	f091 0f00 	teq	r1, #0
 8000588:	bf04      	itt	eq
 800058a:	4601      	moveq	r1, r0
 800058c:	2000      	moveq	r0, #0
 800058e:	fab1 f381 	clz	r3, r1
 8000592:	bf08      	it	eq
 8000594:	3320      	addeq	r3, #32
 8000596:	f1a3 030b 	sub.w	r3, r3, #11
 800059a:	f1b3 0220 	subs.w	r2, r3, #32
 800059e:	da0c      	bge.n	80005ba <__adddf3+0x16e>
 80005a0:	320c      	adds	r2, #12
 80005a2:	dd08      	ble.n	80005b6 <__adddf3+0x16a>
 80005a4:	f102 0c14 	add.w	ip, r2, #20
 80005a8:	f1c2 020c 	rsb	r2, r2, #12
 80005ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80005b0:	fa21 f102 	lsr.w	r1, r1, r2
 80005b4:	e00c      	b.n	80005d0 <__adddf3+0x184>
 80005b6:	f102 0214 	add.w	r2, r2, #20
 80005ba:	bfd8      	it	le
 80005bc:	f1c2 0c20 	rsble	ip, r2, #32
 80005c0:	fa01 f102 	lsl.w	r1, r1, r2
 80005c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005c8:	bfdc      	itt	le
 80005ca:	ea41 010c 	orrle.w	r1, r1, ip
 80005ce:	4090      	lslle	r0, r2
 80005d0:	1ae4      	subs	r4, r4, r3
 80005d2:	bfa2      	ittt	ge
 80005d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005d8:	4329      	orrge	r1, r5
 80005da:	bd30      	popge	{r4, r5, pc}
 80005dc:	ea6f 0404 	mvn.w	r4, r4
 80005e0:	3c1f      	subs	r4, #31
 80005e2:	da1c      	bge.n	800061e <__adddf3+0x1d2>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc0e      	bgt.n	8000606 <__adddf3+0x1ba>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0220 	rsb	r2, r4, #32
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f302 	lsl.w	r3, r1, r2
 80005f8:	ea40 0003 	orr.w	r0, r0, r3
 80005fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000600:	ea45 0103 	orr.w	r1, r5, r3
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	f1c4 040c 	rsb	r4, r4, #12
 800060a:	f1c4 0220 	rsb	r2, r4, #32
 800060e:	fa20 f002 	lsr.w	r0, r0, r2
 8000612:	fa01 f304 	lsl.w	r3, r1, r4
 8000616:	ea40 0003 	orr.w	r0, r0, r3
 800061a:	4629      	mov	r1, r5
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	fa21 f004 	lsr.w	r0, r1, r4
 8000622:	4629      	mov	r1, r5
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	f094 0f00 	teq	r4, #0
 800062a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800062e:	bf06      	itte	eq
 8000630:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000634:	3401      	addeq	r4, #1
 8000636:	3d01      	subne	r5, #1
 8000638:	e74e      	b.n	80004d8 <__adddf3+0x8c>
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf18      	it	ne
 8000640:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000644:	d029      	beq.n	800069a <__adddf3+0x24e>
 8000646:	ea94 0f05 	teq	r4, r5
 800064a:	bf08      	it	eq
 800064c:	ea90 0f02 	teqeq	r0, r2
 8000650:	d005      	beq.n	800065e <__adddf3+0x212>
 8000652:	ea54 0c00 	orrs.w	ip, r4, r0
 8000656:	bf04      	itt	eq
 8000658:	4619      	moveq	r1, r3
 800065a:	4610      	moveq	r0, r2
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	ea91 0f03 	teq	r1, r3
 8000662:	bf1e      	ittt	ne
 8000664:	2100      	movne	r1, #0
 8000666:	2000      	movne	r0, #0
 8000668:	bd30      	popne	{r4, r5, pc}
 800066a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800066e:	d105      	bne.n	800067c <__adddf3+0x230>
 8000670:	0040      	lsls	r0, r0, #1
 8000672:	4149      	adcs	r1, r1
 8000674:	bf28      	it	cs
 8000676:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800067a:	bd30      	pop	{r4, r5, pc}
 800067c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000680:	bf3c      	itt	cc
 8000682:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000686:	bd30      	popcc	{r4, r5, pc}
 8000688:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800068c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000690:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000694:	f04f 0000 	mov.w	r0, #0
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800069e:	bf1a      	itte	ne
 80006a0:	4619      	movne	r1, r3
 80006a2:	4610      	movne	r0, r2
 80006a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006a8:	bf1c      	itt	ne
 80006aa:	460b      	movne	r3, r1
 80006ac:	4602      	movne	r2, r0
 80006ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006b2:	bf06      	itte	eq
 80006b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006b8:	ea91 0f03 	teqeq	r1, r3
 80006bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	bf00      	nop

080006c4 <__aeabi_ui2d>:
 80006c4:	f090 0f00 	teq	r0, #0
 80006c8:	bf04      	itt	eq
 80006ca:	2100      	moveq	r1, #0
 80006cc:	4770      	bxeq	lr
 80006ce:	b530      	push	{r4, r5, lr}
 80006d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d8:	f04f 0500 	mov.w	r5, #0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e750      	b.n	8000584 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_i2d>:
 80006e4:	f090 0f00 	teq	r0, #0
 80006e8:	bf04      	itt	eq
 80006ea:	2100      	moveq	r1, #0
 80006ec:	4770      	bxeq	lr
 80006ee:	b530      	push	{r4, r5, lr}
 80006f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006fc:	bf48      	it	mi
 80006fe:	4240      	negmi	r0, r0
 8000700:	f04f 0100 	mov.w	r1, #0
 8000704:	e73e      	b.n	8000584 <__adddf3+0x138>
 8000706:	bf00      	nop

08000708 <__aeabi_f2d>:
 8000708:	0042      	lsls	r2, r0, #1
 800070a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800070e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000712:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000716:	bf1f      	itttt	ne
 8000718:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800071c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000720:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000724:	4770      	bxne	lr
 8000726:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800072a:	bf08      	it	eq
 800072c:	4770      	bxeq	lr
 800072e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000732:	bf04      	itt	eq
 8000734:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000738:	4770      	bxeq	lr
 800073a:	b530      	push	{r4, r5, lr}
 800073c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000740:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000744:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	e71c      	b.n	8000584 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_ul2d>:
 800074c:	ea50 0201 	orrs.w	r2, r0, r1
 8000750:	bf08      	it	eq
 8000752:	4770      	bxeq	lr
 8000754:	b530      	push	{r4, r5, lr}
 8000756:	f04f 0500 	mov.w	r5, #0
 800075a:	e00a      	b.n	8000772 <__aeabi_l2d+0x16>

0800075c <__aeabi_l2d>:
 800075c:	ea50 0201 	orrs.w	r2, r0, r1
 8000760:	bf08      	it	eq
 8000762:	4770      	bxeq	lr
 8000764:	b530      	push	{r4, r5, lr}
 8000766:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800076a:	d502      	bpl.n	8000772 <__aeabi_l2d+0x16>
 800076c:	4240      	negs	r0, r0
 800076e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000772:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000776:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800077e:	f43f aed8 	beq.w	8000532 <__adddf3+0xe6>
 8000782:	f04f 0203 	mov.w	r2, #3
 8000786:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078a:	bf18      	it	ne
 800078c:	3203      	addne	r2, #3
 800078e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000792:	bf18      	it	ne
 8000794:	3203      	addne	r2, #3
 8000796:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800079a:	f1c2 0320 	rsb	r3, r2, #32
 800079e:	fa00 fc03 	lsl.w	ip, r0, r3
 80007a2:	fa20 f002 	lsr.w	r0, r0, r2
 80007a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80007aa:	ea40 000e 	orr.w	r0, r0, lr
 80007ae:	fa21 f102 	lsr.w	r1, r1, r2
 80007b2:	4414      	add	r4, r2
 80007b4:	e6bd      	b.n	8000532 <__adddf3+0xe6>
 80007b6:	bf00      	nop

080007b8 <cabinet_simulation_f32_process>:
 *
 * @param self Generic FX handler containing allocated state and FIR pointers.
 * @param p    Audio pipeline context.
 */
static void cabinet_simulation_f32_process(FX_HANDLER_t *self, pipe *p)
{
 80007b8:	4603      	mov	r3, r0
    // self->states[2]: pointer to FIR filter handler
    // self->states[1]: pointer to overlap/state buffer
    partitioned_fir_convolution_fft(
 80007ba:	4608      	mov	r0, r1
 80007bc:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
 80007c0:	f001 b8f8 	b.w	80019b4 <partitioned_fir_convolution_fft>

080007c4 <fx_cabinet_clean>:
    fx->clean =   fx_cabinet_clean;
}


void fx_cabinet_clean(FX_HANDLER_t *fx)
{
 80007c4:	b538      	push	{r3, r4, r5, lr}
 80007c6:	4604      	mov	r4, r0

	fir_OD_M212_VINT_DYN_201_P05_00_f32_clean((fir_t *)fx->states[2]);
 80007c8:	6940      	ldr	r0, [r0, #20]
 80007ca:	f000 fc1b 	bl	8001004 <fir_OD_M212_VINT_DYN_201_P05_00_f32_clean>
    self->fir1  = NULL;
 80007ce:	2500      	movs	r5, #0
    cabinet_simulation_clean_f32((cabinet_simulation_f32*)fx->states[3]);
 80007d0:	69a3      	ldr	r3, [r4, #24]

    for(int i = 0; i < 8; i++)
    	fx->states[i] = NULL;
 80007d2:	2220      	movs	r2, #32
 80007d4:	4629      	mov	r1, r5
 80007d6:	f104 000c 	add.w	r0, r4, #12
    self->fir1  = NULL;
 80007da:	e9c3 550c 	strd	r5, r5, [r3, #48]	@ 0x30
    	fx->states[i] = NULL;
 80007de:	f008 fa16 	bl	8008c0e <memset>

    fx->process = NULL;
 80007e2:	6065      	str	r5, [r4, #4]

}
 80007e4:	bd38      	pop	{r3, r4, r5, pc}
 80007e6:	bf00      	nop

080007e8 <fx_cabinet_parameters>:
}
 80007e8:	2000      	movs	r0, #0
 80007ea:	4770      	bx	lr

080007ec <fx_cabinet_init>:
{
 80007ec:	b510      	push	{r4, lr}
    fx->num_params = 0;
 80007ee:	2300      	movs	r3, #0
{
 80007f0:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 80007f2:	2104      	movs	r1, #4
 80007f4:	f242 0008 	movw	r0, #8200	@ 0x2008
    fx->num_params = 0;
 80007f8:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
    fx->states[0] = _static_mem_alloc(
 80007fc:	f000 fce0 	bl	80011c0 <_static_mem_alloc_ram_d2>
 8000800:	4603      	mov	r3, r0
    fx->states[1] = _dctm_static_mem_alloc(
 8000802:	2104      	movs	r1, #4
 8000804:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 8000808:	60e3      	str	r3, [r4, #12]
    fx->states[1] = _dctm_static_mem_alloc(
 800080a:	f000 fcab 	bl	8001164 <_dctm_static_mem_alloc>
 800080e:	4603      	mov	r3, r0
    fx->states[2] = _static_mem_alloc(
 8000810:	2104      	movs	r1, #4
 8000812:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 8000814:	6123      	str	r3, [r4, #16]
    fx->states[2] = _static_mem_alloc(
 8000816:	f000 fcd3 	bl	80011c0 <_static_mem_alloc_ram_d2>
 800081a:	4603      	mov	r3, r0
    fx->states[3] = _static_mem_alloc(
 800081c:	2104      	movs	r1, #4
 800081e:	2038      	movs	r0, #56	@ 0x38
    fx->states[2] = _static_mem_alloc(
 8000820:	6163      	str	r3, [r4, #20]
    fx->states[3] = _static_mem_alloc(
 8000822:	f000 fccd 	bl	80011c0 <_static_mem_alloc_ram_d2>
 8000826:	4603      	mov	r3, r0
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 8000828:	68e1      	ldr	r1, [r4, #12]
 800082a:	6960      	ldr	r0, [r4, #20]
    fx->states[3] = _static_mem_alloc(
 800082c:	61a3      	str	r3, [r4, #24]
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 800082e:	f000 fbd5 	bl	8000fdc <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>
        (cabinet_simulation_f32 *)fx->states[3],
 8000832:	69a3      	ldr	r3, [r4, #24]
    fx->process = cabinet_simulation_f32_process;
 8000834:	4904      	ldr	r1, [pc, #16]	@ (8000848 <fx_cabinet_init+0x5c>)
        (fir_t *)fx->states[2]
 8000836:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
    self->fir1  = fir;
 800083a:	635a      	str	r2, [r3, #52]	@ 0x34
    fx->clean =   fx_cabinet_clean;
 800083c:	4a03      	ldr	r2, [pc, #12]	@ (800084c <fx_cabinet_init+0x60>)
    self->fir1  = fir;
 800083e:	6318      	str	r0, [r3, #48]	@ 0x30
    fx->clean =   fx_cabinet_clean;
 8000840:	e9c4 1201 	strd	r1, r2, [r4, #4]
}
 8000844:	bd10      	pop	{r4, pc}
 8000846:	bf00      	nop
 8000848:	080007b9 	.word	0x080007b9
 800084c:	080007c5 	.word	0x080007c5

08000850 <fx_chorus_clean>:
    fx->process = chorus_f32_process;
    fx->clean  = fx_chorus_clean;

}

void fx_chorus_clean(FX_HANDLER_t *fx){
 8000850:	b538      	push	{r3, r4, r5, lr}
    self->state = NULL;
 8000852:	2500      	movs	r5, #0

	chorus_f32_clean((chorus_f32 *)fx->states[2]);
 8000854:	6943      	ldr	r3, [r0, #20]
void fx_chorus_clean(FX_HANDLER_t *fx){
 8000856:	4604      	mov	r4, r0

    for(int i = 0; i < 8; i++)
    	fx->states[i] = NULL;
 8000858:	2220      	movs	r2, #32
 800085a:	4629      	mov	r1, r5
 800085c:	300c      	adds	r0, #12
    self->state = NULL;
 800085e:	e9c3 550c 	strd	r5, r5, [r3, #48]	@ 0x30
    	fx->states[i] = NULL;
 8000862:	f008 f9d4 	bl	8008c0e <memset>

    fx->process = NULL;
 8000866:	6065      	str	r5, [r4, #4]
}
 8000868:	bd38      	pop	{r3, r4, r5, pc}
 800086a:	bf00      	nop
 800086c:	0000      	movs	r0, r0
	...

08000870 <chorus_f32_process>:
static void chorus_f32_process(FX_HANDLER_t *fx, pipe *p){
 8000870:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float32_t *inDelayed = fx->states[1];
 8000874:	e9d0 a804 	ldrd	sl, r8, [r0, #16]
static void chorus_f32_process(FX_HANDLER_t *fx, pipe *p){
 8000878:	ed2d 8b0a 	vpush	{d8-d12}
	c->params->wetness = c->params->params[0];
 800087c:	f8d8 9034 	ldr.w	r9, [r8, #52]	@ 0x34
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 8000880:	eeb7 ca00 	vmov.f32	s24, #112	@ 0x3f800000  1.0
 8000884:	f244 0608 	movw	r6, #16392	@ 0x4008
 8000888:	f245 0708 	movw	r7, #20488	@ 0x5008
	c->params->depth = c->params->params[1];
 800088c:	edd9 ba05 	vldr	s23, [r9, #20]
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 8000890:	eeb6 aa00 	vmov.f32	s20, #96	@ 0x3f000000  0.5
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 8000894:	edd9 6a03 	vldr	s13, [r9, #12]
 8000898:	440e      	add	r6, r1
 800089a:	ee7b 7a8c 	vadd.f32	s15, s23, s24
	c->params->wetness = c->params->params[0];
 800089e:	edd9 aa04 	vldr	s21, [r9, #16]
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 80008a2:	eeb8 9a66 	vcvt.f32.u32	s18, s13
	c->params->rate = c->params->params[2];
 80008a6:	ed99 0a06 	vldr	s0, [r9, #24]
        float32_t mod = sinf(2.0f * M_PI * c->params->rate * c->t);
 80008aa:	ed98 7a0e 	vldr	s14, [r8, #56]	@ 0x38
 80008ae:	440f      	add	r7, r1
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 80008b0:	eddf 9a3f 	vldr	s19, [pc, #252]	@ 80009b0 <chorus_f32_process+0x140>
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 80008b4:	ee67 7a89 	vmul.f32	s15, s15, s18
 80008b8:	f8d8 4040 	ldr.w	r4, [r8, #64]	@ 0x40
	c->params->wetness = c->params->params[0];
 80008bc:	edc9 aa00 	vstr	s21, [r9]
	c->params->depth = c->params->params[1];
 80008c0:	edc9 ba01 	vstr	s23, [r9, #4]
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 80008c4:	fefa 7a67 	vrintp.f32	s15, s15
 80008c8:	ee77 7aa7 	vadd.f32	s15, s15, s15
	c->params->rate = c->params->params[2];
 80008cc:	ed89 0a02 	vstr	s0, [r9, #8]
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 80008d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
        float32_t mod = sinf(2.0f * M_PI * c->params->rate * c->t);
 80008d4:	ed9f 8b34 	vldr	d8, [pc, #208]	@ 80009a8 <chorus_f32_process+0x138>
    uint32_t size2 = (uint32_t)(ceilf((float32_t)c->params->baseDelay * (1.0f + c->params->depth)) * 2);
 80008d8:	ee17 5a90 	vmov	r5, s15
    uint32_t bufferSize = (size1 > size2) ? size1 : size2;
 80008dc:	f5b5 5fa0 	cmp.w	r5, #5120	@ 0x1400
 80008e0:	bf38      	it	cc
 80008e2:	f44f 55a0 	movcc.w	r5, #5120	@ 0x1400
	float32_t *outDelayed = &inDelayed[bufferSize];
 80008e6:	eb0a 0b85 	add.w	fp, sl, r5, lsl #2
    for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 80008ea:	e005      	b.n	80008f8 <chorus_f32_process+0x88>
        float32_t mod = sinf(2.0f * M_PI * c->params->rate * c->t);
 80008ec:	ed99 0a02 	vldr	s0, [r9, #8]
        uint32_t currentDelay = (uint32_t)(roundf(c->params->baseDelay * (1.0f + c->params->depth * mod)));
 80008f0:	edd9 ba01 	vldr	s23, [r9, #4]
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 80008f4:	edd9 aa00 	vldr	s21, [r9]
        float32_t mod = sinf(2.0f * M_PI * c->params->rate * c->t);
 80008f8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
        float32_t input = p->processBuffer[n];
 80008fc:	ecb6 ba01 	vldmia	r6!, {s22}
        float32_t mod = sinf(2.0f * M_PI * c->params->rate * c->t);
 8000900:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8000904:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000908:	ee20 0b08 	vmul.f64	d0, d0, d8
 800090c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8000910:	f009 f9d2 	bl	8009cb8 <sinf>
        uint32_t currentDelay = (uint32_t)(roundf(c->params->baseDelay * (1.0f + c->params->depth * mod)));
 8000914:	eef0 7a4c 	vmov.f32	s15, s24
            readPtr = (c->writePtr + bufferSize - currentDelay) % bufferSize;
 8000918:	1929      	adds	r1, r5, r4
            readPtr = c->writePtr;  // Clamp if delay is too high
 800091a:	4622      	mov	r2, r4
        uint32_t currentDelay = (uint32_t)(roundf(c->params->baseDelay * (1.0f + c->params->depth * mod)));
 800091c:	eee0 7a2b 	vfma.f32	s15, s0, s23
 8000920:	ee69 7a27 	vmul.f32	s15, s18, s15
 8000924:	fef8 7a67 	vrinta.f32	s15, s15
 8000928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800092c:	ee17 3a90 	vmov	r3, s15
        if (currentDelay >= bufferSize) {
 8000930:	429d      	cmp	r5, r3
            readPtr = (c->writePtr + bufferSize - currentDelay) % bufferSize;
 8000932:	eba1 0103 	sub.w	r1, r1, r3
        if (currentDelay >= bufferSize) {
 8000936:	d903      	bls.n	8000940 <chorus_f32_process+0xd0>
            readPtr = (c->writePtr + bufferSize - currentDelay) % bufferSize;
 8000938:	fbb1 f2f5 	udiv	r2, r1, r5
 800093c:	fb05 1212 	mls	r2, r5, r2, r1
        float32_t delayedInput = inDelayed[readPtr];
 8000940:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 8000944:	ee3c 7a6a 	vsub.f32	s14, s24, s21
        float32_t delayedOutput = outDelayed[readPtr];
 8000948:	eb0b 0282 	add.w	r2, fp, r2, lsl #2
    for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 800094c:	42b7      	cmp	r7, r6
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 800094e:	edd3 7a00 	vldr	s15, [r3]
        inDelayed[c->writePtr] = input;
 8000952:	eb0a 0184 	add.w	r1, sl, r4, lsl #2
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 8000956:	edd2 6a00 	vldr	s13, [r2]
        outDelayed[c->writePtr] = output;
 800095a:	eb0b 0384 	add.w	r3, fp, r4, lsl #2
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 800095e:	ee67 7aa9 	vmul.f32	s15, s15, s19
        c->writePtr = (c->writePtr + 1) % bufferSize;
 8000962:	f104 0401 	add.w	r4, r4, #1
        inDelayed[c->writePtr] = input;
 8000966:	ed81 ba00 	vstr	s22, [r1]
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 800096a:	eee6 7a8a 	vfma.f32	s15, s13, s20
        c->writePtr = (c->writePtr + 1) % bufferSize;
 800096e:	fbb4 f2f5 	udiv	r2, r4, r5
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 8000972:	ee67 7aaa 	vmul.f32	s15, s15, s21
        c->writePtr = (c->writePtr + 1) % bufferSize;
 8000976:	fb05 4412 	mls	r4, r5, r2, r4
        float32_t output = (1.0f - c->params->wetness) * input + c->params->wetness * (G_fb * delayedOutput + (G_ff - G_fb) * delayedInput);
 800097a:	eee7 7a0b 	vfma.f32	s15, s14, s22
        outDelayed[c->writePtr] = output;
 800097e:	edc3 7a00 	vstr	s15, [r3]
        p->processBuffer[n] = output;
 8000982:	ed46 7a01 	vstr	s15, [r6, #-4]
        c->t += c->dt;
 8000986:	ed98 7a0e 	vldr	s14, [r8, #56]	@ 0x38
 800098a:	edd8 7a0f 	vldr	s15, [r8, #60]	@ 0x3c
 800098e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000992:	ed88 7a0e 	vstr	s14, [r8, #56]	@ 0x38
    for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 8000996:	d1a9      	bne.n	80008ec <chorus_f32_process+0x7c>
}
 8000998:	ecbd 8b0a 	vpop	{d8-d12}
 800099c:	f8c8 4040 	str.w	r4, [r8, #64]	@ 0x40
 80009a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009a4:	f3af 8000 	nop.w
 80009a8:	54442d18 	.word	0x54442d18
 80009ac:	401921fb 	.word	0x401921fb
 80009b0:	3e99999a 	.word	0x3e99999a

080009b4 <fx_chorus_parameters>:
	return c->params;
 80009b4:	68c0      	ldr	r0, [r0, #12]
}
 80009b6:	3010      	adds	r0, #16
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <fx_chorus_init>:
void fx_chorus_init(FX_HANDLER_t *fx){
 80009bc:	b538      	push	{r3, r4, r5, lr}
 80009be:	4604      	mov	r4, r0
	fx->num_params = 3; // 3 params for a chorus effect
 80009c0:	2303      	movs	r3, #3
    fx->states[0] = _dctm_static_mem_alloc(
 80009c2:	2104      	movs	r1, #4
 80009c4:	201c      	movs	r0, #28
	fx->num_params = 3; // 3 params for a chorus effect
 80009c6:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
    fx->states[0] = _dctm_static_mem_alloc(
 80009ca:	f000 fbcb 	bl	8001164 <_dctm_static_mem_alloc>
	c->depth 	   = 0.01  ;
 80009ce:	4b13      	ldr	r3, [pc, #76]	@ (8000a1c <fx_chorus_init+0x60>)
    fx->states[0] = _dctm_static_mem_alloc(
 80009d0:	60e0      	str	r0, [r4, #12]
	c->rate        = 2.0  ;
 80009d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
	c->depth 	   = 0.01  ;
 80009d6:	6043      	str	r3, [r0, #4]
	c->baseDelay   = 1000 ;
 80009d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
    c->wetness     = 0.8  ;
 80009dc:	4910      	ldr	r1, [pc, #64]	@ (8000a20 <fx_chorus_init+0x64>)
    fx->states[0] = _dctm_static_mem_alloc(
 80009de:	4605      	mov	r5, r0
	c->rate        = 2.0  ;
 80009e0:	6082      	str	r2, [r0, #8]
    c->wetness     = 0.8  ;
 80009e2:	6001      	str	r1, [r0, #0]
	fx->states[1] = _static_mem_alloc(
 80009e4:	2104      	movs	r1, #4
	c->baseDelay   = 1000 ;
 80009e6:	60c3      	str	r3, [r0, #12]
	fx->states[1] = _static_mem_alloc(
 80009e8:	f44f 4020 	mov.w	r0, #40960	@ 0xa000
 80009ec:	f000 fbe8 	bl	80011c0 <_static_mem_alloc_ram_d2>
 80009f0:	4603      	mov	r3, r0
    fx->states[2] = _dctm_static_mem_alloc(
 80009f2:	2104      	movs	r1, #4
 80009f4:	2044      	movs	r0, #68	@ 0x44
	fx->states[1] = _static_mem_alloc(
 80009f6:	6123      	str	r3, [r4, #16]
    fx->states[2] = _dctm_static_mem_alloc(
 80009f8:	f000 fbb4 	bl	8001164 <_dctm_static_mem_alloc>
    self->state = state;
 80009fc:	6923      	ldr	r3, [r4, #16]
    fx->states[2] = _dctm_static_mem_alloc(
 80009fe:	6160      	str	r0, [r4, #20]
    self->t = 0.0f;
 8000a00:	2200      	movs	r2, #0
    self->writePtr = 0;
 8000a02:	2100      	movs	r1, #0
    self->t = 0.0f;
 8000a04:	6382      	str	r2, [r0, #56]	@ 0x38
    fx->process = chorus_f32_process;
 8000a06:	4a07      	ldr	r2, [pc, #28]	@ (8000a24 <fx_chorus_init+0x68>)
    self->writePtr = 0;
 8000a08:	6401      	str	r1, [r0, #64]	@ 0x40
    self->params = p;
 8000a0a:	e9c0 350c 	strd	r3, r5, [r0, #48]	@ 0x30
    self->dt = 1.0f / 48000.0f ; // sample rate !magic # for now.
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <fx_chorus_init+0x6c>)
 8000a10:	63c3      	str	r3, [r0, #60]	@ 0x3c
    fx->clean  = fx_chorus_clean;
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <fx_chorus_init+0x70>)
 8000a14:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 8000a18:	bd38      	pop	{r3, r4, r5, pc}
 8000a1a:	bf00      	nop
 8000a1c:	3c23d70a 	.word	0x3c23d70a
 8000a20:	3f4ccccd 	.word	0x3f4ccccd
 8000a24:	08000871 	.word	0x08000871
 8000a28:	37aec33e 	.word	0x37aec33e
 8000a2c:	08000851 	.word	0x08000851

08000a30 <convolution_reverb_f32_process>:
 */
static void convolution_reverb_f32_process(
    FX_HANDLER_t *self,
    pipe         *p
)
{
 8000a30:	4603      	mov	r3, r0
    // self->states[2]: FIR handler pointer
    // self->states[1]: overlap/state buffer pointer
    partitioned_fir_convolution_fft(
 8000a32:	4608      	mov	r0, r1
 8000a34:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
 8000a38:	f000 bfbc 	b.w	80019b4 <partitioned_fir_convolution_fft>

08000a3c <fx_reverb_parameters>:
}

float32_t* fx_reverb_parameters(FX_HANDLER_t *fx){

	return NULL;
}
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	4770      	bx	lr

08000a40 <fx_reverb_init>:
 * convolution_reverb instance, then initializes and assigns the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for reverb effect.
 */
void fx_reverb_init(FX_HANDLER_t *fx)
{
 8000a40:	b510      	push	{r4, lr}

	fx->num_params = 0;
 8000a42:	2300      	movs	r3, #0
{
 8000a44:	4604      	mov	r4, r0

    // Allocate FFT-domain memory for reverb: numSegments * FFT_SIZE + space for Handlers
    fx->states[0] = _static_mem_alloc(
 8000a46:	2104      	movs	r1, #4
 8000a48:	4813      	ldr	r0, [pc, #76]	@ (8000a98 <fx_reverb_init+0x58>)
	fx->num_params = 0;
 8000a4a:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
    fx->states[0] = _static_mem_alloc(
 8000a4e:	f000 fb9f 	bl	8001190 <_static_mem_alloc>
 8000a52:	4603      	mov	r3, r0
        (NUMSEGMENTS_EMT * FFT_SIZE + 2 * NUMSEGMENTS_EMT) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 8000a54:	2104      	movs	r1, #4
 8000a56:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 8000a5a:	60e3      	str	r3, [r4, #12]
    fx->states[1] = _dctm_static_mem_alloc(
 8000a5c:	f000 fb82 	bl	8001164 <_dctm_static_mem_alloc>
 8000a60:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 8000a62:	2104      	movs	r1, #4
 8000a64:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 8000a66:	6123      	str	r3, [r4, #16]
    fx->states[2] = _static_mem_alloc(
 8000a68:	f000 fb92 	bl	8001190 <_static_mem_alloc>
 8000a6c:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate convolution reverb simulation instance
    fx->states[3] = _static_mem_alloc(
 8000a6e:	2104      	movs	r1, #4
 8000a70:	2038      	movs	r0, #56	@ 0x38
    fx->states[2] = _static_mem_alloc(
 8000a72:	6163      	str	r3, [r4, #20]
    fx->states[3] = _static_mem_alloc(
 8000a74:	f000 fb8c 	bl	8001190 <_static_mem_alloc>
 8000a78:	4603      	mov	r3, r0
        sizeof(convolution_reverb_f32),
        _Alignof(convolution_reverb_f32)
    );

    // Initialize FIR handler with FFT memory
    fir_emt_140_dark_3_f32_init(
 8000a7a:	68e1      	ldr	r1, [r4, #12]
 8000a7c:	6960      	ldr	r0, [r4, #20]
    fx->states[3] = _static_mem_alloc(
 8000a7e:	61a3      	str	r3, [r4, #24]
    fir_emt_140_dark_3_f32_init(
 8000a80:	f000 fac6 	bl	8001010 <fir_emt_140_dark_3_f32_init>
        (float *)fx->states[0]
    );

    // Initialize reverb simulation with state buffer and FIR handler
    convolution_reverb_f32_init(
        (convolution_reverb_f32 *)fx->states[3],
 8000a84:	69a3      	ldr	r3, [r4, #24]
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
    );

    // Set processing callback for convolution reverb
    fx->process = convolution_reverb_f32_process;
 8000a86:	4905      	ldr	r1, [pc, #20]	@ (8000a9c <fx_reverb_init+0x5c>)
        (fir_t *)fx->states[2]
 8000a88:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
    self->fir1  = fir;
 8000a8c:	635a      	str	r2, [r3, #52]	@ 0x34
    fx->clean =   fx_cabinet_clean;
 8000a8e:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <fx_reverb_init+0x60>)
    self->fir1  = fir;
 8000a90:	6318      	str	r0, [r3, #48]	@ 0x30
    fx->clean =   fx_cabinet_clean;
 8000a92:	e9c4 1201 	strd	r1, r2, [r4, #4]
}
 8000a96:	bd10      	pop	{r4, pc}
 8000a98:	0005c170 	.word	0x0005c170
 8000a9c:	08000a31 	.word	0x08000a31
 8000aa0:	080007c5 	.word	0x080007c5

08000aa4 <fx_reverb_clean>:


void fx_reverb_clean(FX_HANDLER_t *fx)
{
 8000aa4:	b538      	push	{r3, r4, r5, lr}
 8000aa6:	4604      	mov	r4, r0

    fir_emt_140_dark_3_f32_clean((fir_t *)fx->states[2]);
 8000aa8:	6940      	ldr	r0, [r0, #20]
 8000aaa:	f000 fad5 	bl	8001058 <fir_emt_140_dark_3_f32_clean>
   self->fir1  = NULL;
 8000aae:	2500      	movs	r5, #0
    convolution_reverb_f32_clean((convolution_reverb_f32*)fx->states[3]);
 8000ab0:	69a3      	ldr	r3, [r4, #24]

    for(int i = 0; i < 8; i++)
    	fx->states[i] = NULL;
 8000ab2:	2220      	movs	r2, #32
 8000ab4:	4629      	mov	r1, r5
 8000ab6:	f104 000c 	add.w	r0, r4, #12
   self->fir1  = NULL;
 8000aba:	e9c3 550c 	strd	r5, r5, [r3, #48]	@ 0x30
    	fx->states[i] = NULL;
 8000abe:	f008 f8a6 	bl	8008c0e <memset>

    fx->process = NULL;
 8000ac2:	6065      	str	r5, [r4, #4]

}
 8000ac4:	bd38      	pop	{r3, r4, r5, pc}
 8000ac6:	bf00      	nop

08000ac8 <fx_null_process>:

static void fx_null_process(FX_HANDLER_t *fx, pipe *p){

	// empty process

}
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <fx_null_clean>:

static void fx_null_clean(FX_HANDLER_t *fx) {

	// empty clean
}
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <fx_null_init>:
 * @brief empty initialize
 * @param fx Pointer to an FX_HANDLER_t to initialize
 */
void fx_null_init(FX_HANDLER_t *fx) {

	fx->process = fx_null_process;
 8000ad0:	4a02      	ldr	r2, [pc, #8]	@ (8000adc <fx_null_init+0xc>)
	fx->clean = fx_null_clean;
 8000ad2:	4b03      	ldr	r3, [pc, #12]	@ (8000ae0 <fx_null_init+0x10>)
 8000ad4:	e9c0 2301 	strd	r2, r3, [r0, #4]
}
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	08000ac9 	.word	0x08000ac9
 8000ae0:	08000acd 	.word	0x08000acd

08000ae4 <fx_null_parameters>:

float32_t*  fx_null_parameters (FX_HANDLER_t *fx) {

	return NULL;

}
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	4770      	bx	lr

08000ae8 <fx_phaser_clean>:

	return p->params;

}

void fx_phaser_clean(FX_HANDLER_t *fx){
 8000ae8:	b538      	push	{r3, r4, r5, lr}
	self->state = NULL;
 8000aea:	2500      	movs	r5, #0

	phaser_f32_clean((phaser_f32 *)fx->states[2]);
 8000aec:	6943      	ldr	r3, [r0, #20]
void fx_phaser_clean(FX_HANDLER_t *fx){
 8000aee:	4604      	mov	r4, r0

    for(int i = 0; i < 8; i++)
    	fx->states[i] = NULL;
 8000af0:	2220      	movs	r2, #32
 8000af2:	4629      	mov	r1, r5
 8000af4:	300c      	adds	r0, #12
	self->state = NULL;
 8000af6:	e9c3 550c 	strd	r5, r5, [r3, #48]	@ 0x30
    	fx->states[i] = NULL;
 8000afa:	f008 f888 	bl	8008c0e <memset>

    fx->process = NULL;
 8000afe:	6065      	str	r5, [r4, #4]
}
 8000b00:	bd38      	pop	{r3, r4, r5, pc}
 8000b02:	bf00      	nop
 8000b04:	0000      	movs	r0, r0
	...

08000b08 <phaser_f32_process>:
static void phaser_f32_process(FX_HANDLER_t *fx, pipe *pipe){
 8000b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	float32_t *inDelayed = fx->states[1];
 8000b0c:	e9d0 9a04 	ldrd	r9, sl, [r0, #16]
static void phaser_f32_process(FX_HANDLER_t *fx, pipe *pipe){
 8000b10:	ed2d 8b04 	vpush	{d8-d9}
	float32_t *outDelayed = &inDelayed[p->params->stages];
 8000b14:	f8da 6034 	ldr.w	r6, [sl, #52]	@ 0x34
 8000b18:	f244 0508 	movw	r5, #16392	@ 0x4008
 8000b1c:	f245 0708 	movw	r7, #20488	@ 0x5008
		float32_t lfo = sinf(2.0f * M_PI * p->params->rate * p->t);
 8000b20:	edda 9a0e 	vldr	s19, [sl, #56]	@ 0x38
	float32_t *outDelayed = &inDelayed[p->params->stages];
 8000b24:	f896 800c 	ldrb.w	r8, [r6, #12]
	for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 8000b28:	440d      	add	r5, r1
 8000b2a:	440f      	add	r7, r1
 8000b2c:	eb09 0488 	add.w	r4, r9, r8, lsl #2
		float32_t lfo = sinf(2.0f * M_PI * p->params->rate * p->t);
 8000b30:	ed9f 8b23 	vldr	d8, [pc, #140]	@ 8000bc0 <phaser_f32_process+0xb8>
 8000b34:	ed96 0a02 	vldr	s0, [r6, #8]
 8000b38:	eeb7 7ae9 	vcvt.f64.f32	d7, s19
		float32_t input = pipe->processBuffer[n];
 8000b3c:	ecb5 9a01 	vldmia	r5!, {s18}
		float32_t lfo = sinf(2.0f * M_PI * p->params->rate * p->t);
 8000b40:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8000b44:	ee20 0b08 	vmul.f64	d0, d0, d8
 8000b48:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000b4c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8000b50:	f009 f8b2 	bl	8009cb8 <sinf>
		float32_t G = p->params->depth * lfo;
 8000b54:	edd6 7a01 	vldr	s15, [r6, #4]
 8000b58:	ee20 0a27 	vmul.f32	s0, s0, s15
		for (uint8_t stage = 0; stage <  p->params->stages ; stage++) {
 8000b5c:	f1b8 0f00 	cmp.w	r8, #0
 8000b60:	d029      	beq.n	8000bb6 <phaser_f32_process+0xae>
 8000b62:	eef1 5a40 	vneg.f32	s11, s0
 8000b66:	4622      	mov	r2, r4
		float32_t filtered = input;
 8000b68:	eef0 7a49 	vmov.f32	s15, s18
		for (uint8_t stage = 0; stage <  p->params->stages ; stage++) {
 8000b6c:	464b      	mov	r3, r9
			float32_t y = inDelayed[stage] - G * x + G * outDelayed[stage];
 8000b6e:	ed93 7a00 	vldr	s14, [r3]
 8000b72:	edd2 6a00 	vldr	s13, [r2]
 8000b76:	eea7 7aa5 	vfma.f32	s14, s15, s11
			inDelayed[stage] = x;
 8000b7a:	ece3 7a01 	vstmia	r3!, {s15}
		for (uint8_t stage = 0; stage <  p->params->stages ; stage++) {
 8000b7e:	429c      	cmp	r4, r3
			float32_t y = inDelayed[stage] - G * x + G * outDelayed[stage];
 8000b80:	eef0 7a47 	vmov.f32	s15, s14
 8000b84:	eee6 7a80 	vfma.f32	s15, s13, s0
			outDelayed[stage] = y;
 8000b88:	ece2 7a01 	vstmia	r2!, {s15}
		for (uint8_t stage = 0; stage <  p->params->stages ; stage++) {
 8000b8c:	d1ef      	bne.n	8000b6e <phaser_f32_process+0x66>
		p->t += p->dt;
 8000b8e:	edda 9a0e 	vldr	s19, [sl, #56]	@ 0x38
		pipe->processBuffer[n] = dry +  p->params->wetness * filtered;
 8000b92:	ed96 7a00 	vldr	s14, [r6]
	for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 8000b96:	42af      	cmp	r7, r5
		pipe->processBuffer[n] = dry +  p->params->wetness * filtered;
 8000b98:	eea7 9a27 	vfma.f32	s18, s14, s15
 8000b9c:	ed05 9a01 	vstr	s18, [r5, #-4]
		p->t += p->dt;
 8000ba0:	edda 7a0f 	vldr	s15, [sl, #60]	@ 0x3c
 8000ba4:	ee79 9aa7 	vadd.f32	s19, s19, s15
 8000ba8:	edca 9a0e 	vstr	s19, [sl, #56]	@ 0x38
	for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 8000bac:	d1c2      	bne.n	8000b34 <phaser_f32_process+0x2c>
}
 8000bae:	ecbd 8b04 	vpop	{d8-d9}
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		float32_t filtered = input;
 8000bb6:	eef0 7a49 	vmov.f32	s15, s18
 8000bba:	e7ea      	b.n	8000b92 <phaser_f32_process+0x8a>
 8000bbc:	f3af 8000 	nop.w
 8000bc0:	54442d18 	.word	0x54442d18
 8000bc4:	401921fb 	.word	0x401921fb

08000bc8 <fx_phaser_init>:
void fx_phaser_init(FX_HANDLER_t *fx){
 8000bc8:	b538      	push	{r3, r4, r5, lr}
 8000bca:	4604      	mov	r4, r0
	fx->num_params = 3; // 3 params for a chorus effect
 8000bcc:	2303      	movs	r3, #3
    fx->states[0] = _dctm_static_mem_alloc(
 8000bce:	2104      	movs	r1, #4
 8000bd0:	201c      	movs	r0, #28
	fx->num_params = 3; // 3 params for a chorus effect
 8000bd2:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
    fx->states[0] = _dctm_static_mem_alloc(
 8000bd6:	f000 fac5 	bl	8001164 <_dctm_static_mem_alloc>
    p->wetness  = 0.5 ;
 8000bda:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
    fx->states[0] = _dctm_static_mem_alloc(
 8000bde:	60e0      	str	r0, [r4, #12]
	p->rate     = 1.5 ;
 8000be0:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
    p->wetness  = 0.5 ;
 8000be4:	6003      	str	r3, [r0, #0]
    fx->states[0] = _dctm_static_mem_alloc(
 8000be6:	4605      	mov	r5, r0
    p->stages   = 15   ;
 8000be8:	230f      	movs	r3, #15
	p->depth 	= 0.1 ;
 8000bea:	490d      	ldr	r1, [pc, #52]	@ (8000c20 <fx_phaser_init+0x58>)
	p->rate     = 1.5 ;
 8000bec:	6082      	str	r2, [r0, #8]
	p->depth 	= 0.1 ;
 8000bee:	6041      	str	r1, [r0, #4]
	fx->states[1] = _static_mem_alloc(
 8000bf0:	2104      	movs	r1, #4
    p->stages   = 15   ;
 8000bf2:	732b      	strb	r3, [r5, #12]
	fx->states[1] = _static_mem_alloc(
 8000bf4:	2078      	movs	r0, #120	@ 0x78
 8000bf6:	f000 fae3 	bl	80011c0 <_static_mem_alloc_ram_d2>
 8000bfa:	4603      	mov	r3, r0
    fx->states[2] = _dctm_static_mem_alloc(
 8000bfc:	2104      	movs	r1, #4
 8000bfe:	2040      	movs	r0, #64	@ 0x40
	fx->states[1] = _static_mem_alloc(
 8000c00:	6123      	str	r3, [r4, #16]
    fx->states[2] = _dctm_static_mem_alloc(
 8000c02:	f000 faaf 	bl	8001164 <_dctm_static_mem_alloc>
    self->state = state;
 8000c06:	6923      	ldr	r3, [r4, #16]
    fx->states[2] = _dctm_static_mem_alloc(
 8000c08:	6160      	str	r0, [r4, #20]
    self->t = 0.0f;
 8000c0a:	2100      	movs	r1, #0
    fx->process = phaser_f32_process;
 8000c0c:	4a05      	ldr	r2, [pc, #20]	@ (8000c24 <fx_phaser_init+0x5c>)
    self->t = 0.0f;
 8000c0e:	6381      	str	r1, [r0, #56]	@ 0x38
    self->params = p;
 8000c10:	e9c0 350c 	strd	r3, r5, [r0, #48]	@ 0x30
    self->dt = 1.0f / 48000.0f ; // sample rate !magic # for now.
 8000c14:	4b04      	ldr	r3, [pc, #16]	@ (8000c28 <fx_phaser_init+0x60>)
 8000c16:	63c3      	str	r3, [r0, #60]	@ 0x3c
    fx->clean =   fx_phaser_clean;
 8000c18:	4b04      	ldr	r3, [pc, #16]	@ (8000c2c <fx_phaser_init+0x64>)
 8000c1a:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 8000c1e:	bd38      	pop	{r3, r4, r5, pc}
 8000c20:	3dcccccd 	.word	0x3dcccccd
 8000c24:	08000b09 	.word	0x08000b09
 8000c28:	37aec33e 	.word	0x37aec33e
 8000c2c:	08000ae9 	.word	0x08000ae9

08000c30 <fx_phaser_parameters>:
	return p->params;
 8000c30:	68c0      	ldr	r0, [r0, #12]
}
 8000c32:	3010      	adds	r0, #16
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <supro_simulation_f32_process>:

/**
 * @brief Main FX chain processing: reverb → preamp → reverb → poweramp → reverb.
 */
static void supro_simulation_f32_process(FX_HANDLER_t *fx, pipe *p)
{
 8000c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    float32_t *overlap = (float32_t *)fx->states[0];
    fir_t     *firs    = (fir_t *)fx->states[2];

    // 1) Dry signal attenuation
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000c3c:	f244 0708 	movw	r7, #16392	@ 0x4008
    fir_t     *firs    = (fir_t *)fx->states[2];
 8000c40:	6943      	ldr	r3, [r0, #20]
    float32_t *overlap = (float32_t *)fx->states[0];
 8000c42:	68c5      	ldr	r5, [r0, #12]
{
 8000c44:	460c      	mov	r4, r1
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000c46:	440f      	add	r7, r1
    fir_t     *firs    = (fir_t *)fx->states[2];
 8000c48:	461e      	mov	r6, r3
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000c4a:	ed9f 0a96 	vldr	s0, [pc, #600]	@ 8000ea4 <supro_simulation_f32_process+0x26c>
 8000c4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
{
 8000c52:	4683      	mov	fp, r0
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000c54:	4638      	mov	r0, r7
{
 8000c56:	ed2d 8b0a 	vpush	{d8-d12}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	9103      	str	r1, [sp, #12]
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000c5e:	4639      	mov	r1, r7
    fir_t     *firs    = (fir_t *)fx->states[2];
 8000c60:	9302      	str	r3, [sp, #8]
    float32_t *overlap = (float32_t *)fx->states[0];
 8000c62:	9501      	str	r5, [sp, #4]
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000c64:	f007 fa8a 	bl	800817c <arm_scale_f32>

    // 2) First convolution reverb
    partitioned_fir_convolution_fft(p, &firs[0], &overlap[0]);
 8000c68:	462a      	mov	r2, r5
 8000c6a:	4631      	mov	r1, r6
 8000c6c:	4620      	mov	r0, r4
    float32_t        gWet   = a[SUPRO_P_BLEND_IDX];
    float32_t        bias   = a[SUPRO_P_BIAS_IDX];

    // Envelope detection: squared → lowpass → sqrt(2·env)
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5], scratch, env, BUFFER_SIZE);
 8000c6e:	4e8e      	ldr	r6, [pc, #568]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
    partitioned_fir_convolution_fft(p, &firs[0], &overlap[0]);
 8000c70:	f000 fea0 	bl	80019b4 <partitioned_fir_convolution_fft>
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 8000c74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c78:	4a8c      	ldr	r2, [pc, #560]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000c7a:	4639      	mov	r1, r7
 8000c7c:	4638      	mov	r0, r7
 8000c7e:	f506 5580 	add.w	r5, r6, #4096	@ 0x1000
 8000c82:	f007 fae7 	bl	8008254 <arm_mult_f32>
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5], scratch, env, BUFFER_SIZE);
 8000c86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c8a:	4988      	ldr	r1, [pc, #544]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000c8c:	4632      	mov	r2, r6
 8000c8e:	f8db 0020 	ldr.w	r0, [fp, #32]
 8000c92:	f007 f9a7 	bl	8007fe4 <arm_biquad_cascade_df1_f32>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 8000c96:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8000c9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c9e:	4631      	mov	r1, r6
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	f007 fa6b 	bl	800817c <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] = sqrtf(fmaxf(env[i], 0.0f));
 8000ca6:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8000eb0 <supro_simulation_f32_process+0x278>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 8000caa:	4633      	mov	r3, r6
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] = sqrtf(fmaxf(env[i], 0.0f));
 8000cac:	edd3 7a00 	vldr	s15, [r3]
 8000cb0:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 8000cb4:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8000cb8:	eca3 7a01 	vstmia	r3!, {s14}
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d1f5      	bne.n	8000cac <supro_simulation_f32_process+0x74>

    // Polynomial distortion via Horner's method
    arm_scale_f32(x, gPre, scratch, BUFFER_SIZE);
 8000cc0:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 8000eb4 <supro_simulation_f32_process+0x27c>
 8000cc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cc8:	4978      	ldr	r1, [pc, #480]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000cca:	4638      	mov	r0, r7
 8000ccc:	f007 fa56 	bl	800817c <arm_scale_f32>
    arm_scale_f32(env, bias, env, BUFFER_SIZE);
 8000cd0:	4975      	ldr	r1, [pc, #468]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
 8000cd2:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 8000eb8 <supro_simulation_f32_process+0x280>
 8000cd6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cda:	4608      	mov	r0, r1
 8000cdc:	4c77      	ldr	r4, [pc, #476]	@ (8000ebc <supro_simulation_f32_process+0x284>)
 8000cde:	f007 fa4d 	bl	800817c <arm_scale_f32>
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 8000ce2:	4a72      	ldr	r2, [pc, #456]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000ce4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ce8:	496f      	ldr	r1, [pc, #444]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
 8000cea:	4610      	mov	r0, r2
    uint32_t K = SUPRO_NUM_A_VALS;
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
    for (int k = K-2; k >= 0; --k) {
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8000cec:	f8df a1b8 	ldr.w	sl, [pc, #440]	@ 8000ea8 <supro_simulation_f32_process+0x270>
 8000cf0:	f8df 91b8 	ldr.w	r9, [pc, #440]	@ 8000eac <supro_simulation_f32_process+0x274>
 8000cf4:	f1a4 089c 	sub.w	r8, r4, #156	@ 0x9c
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 8000cf8:	f007 faf2 	bl	80082e0 <arm_add_f32>
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
 8000cfc:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 8000ec0 <supro_simulation_f32_process+0x288>
 8000d00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d04:	4968      	ldr	r1, [pc, #416]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
 8000d06:	4869      	ldr	r0, [pc, #420]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000d08:	f007 fa38 	bl	800817c <arm_scale_f32>
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8000d0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d10:	4652      	mov	r2, sl
 8000d12:	4965      	ldr	r1, [pc, #404]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
 8000d14:	4648      	mov	r0, r9
 8000d16:	f007 fa9d 	bl	8008254 <arm_mult_f32>
        for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] += a[k];
 8000d1a:	ed34 7a01 	vldmdb	r4!, {s14}
 8000d1e:	4633      	mov	r3, r6
 8000d20:	edd3 7a00 	vldr	s15, [r3]
 8000d24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d28:	ece3 7a01 	vstmia	r3!, {s15}
 8000d2c:	42ab      	cmp	r3, r5
 8000d2e:	d1f7      	bne.n	8000d20 <supro_simulation_f32_process+0xe8>
    for (int k = K-2; k >= 0; --k) {
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d1eb      	bne.n	8000d0c <supro_simulation_f32_process+0xd4>
    }

    // Wet/dry mix and postgain
    arm_scale_f32(env, gWet, env, BUFFER_SIZE);
 8000d34:	495c      	ldr	r1, [pc, #368]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
 8000d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d3a:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 8000ec4 <supro_simulation_f32_process+0x28c>
 8000d3e:	4608      	mov	r0, r1
 8000d40:	4c61      	ldr	r4, [pc, #388]	@ (8000ec8 <supro_simulation_f32_process+0x290>)
 8000d42:	f007 fa1b 	bl	800817c <arm_scale_f32>
    arm_scale_f32(scratch, 1 - gWet, scratch, BUFFER_SIZE);
 8000d46:	4959      	ldr	r1, [pc, #356]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000d48:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8000ecc <supro_simulation_f32_process+0x294>
 8000d4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d50:	4608      	mov	r0, r1
 8000d52:	f504 5680 	add.w	r6, r4, #4096	@ 0x1000
 8000d56:	f007 fa11 	bl	800817c <arm_scale_f32>
    arm_add_f32(env, scratch, scratch, BUFFER_SIZE);
 8000d5a:	4a54      	ldr	r2, [pc, #336]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d60:	4851      	ldr	r0, [pc, #324]	@ (8000ea8 <supro_simulation_f32_process+0x270>)
 8000d62:	4611      	mov	r1, r2
 8000d64:	f007 fabc 	bl	80082e0 <arm_add_f32>
    arm_scale_f32(scratch, gPost, x, BUFFER_SIZE);
 8000d68:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8000ed0 <supro_simulation_f32_process+0x298>
 8000d6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d70:	4639      	mov	r1, r7
 8000d72:	484e      	ldr	r0, [pc, #312]	@ (8000eac <supro_simulation_f32_process+0x274>)
 8000d74:	f007 fa02 	bl	800817c <arm_scale_f32>
    partitioned_fir_convolution_fft(p, &firs[1], &overlap[BUFFER_SIZE]);
 8000d78:	9b01      	ldr	r3, [sp, #4]
 8000d7a:	9803      	ldr	r0, [sp, #12]
 8000d7c:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 8000d80:	9b02      	ldr	r3, [sp, #8]
 8000d82:	f103 0114 	add.w	r1, r3, #20
 8000d86:	f000 fe15 	bl	80019b4 <partitioned_fir_convolution_fft>

    float32_t *x       = p->processBuffer;
    float32_t *scratch = pow_scratch;

    // Envelope detection
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 8000d8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8000ec8 <supro_simulation_f32_process+0x290>)
 8000d90:	4639      	mov	r1, r7
 8000d92:	4638      	mov	r0, r7
 8000d94:	f007 fa5e 	bl	8008254 <arm_mult_f32>
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[6], scratch, scratch, BUFFER_SIZE);
 8000d98:	4a4b      	ldr	r2, [pc, #300]	@ (8000ec8 <supro_simulation_f32_process+0x290>)
 8000d9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d9e:	f8db 0024 	ldr.w	r0, [fp, #36]	@ 0x24
 8000da2:	4611      	mov	r1, r2
 8000da4:	f007 f91e 	bl	8007fe4 <arm_biquad_cascade_df1_f32>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 8000da8:	4947      	ldr	r1, [pc, #284]	@ (8000ec8 <supro_simulation_f32_process+0x290>)
 8000daa:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8000dae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000db2:	4608      	mov	r0, r1
 8000db4:	f007 f9e2 	bl	800817c <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) scratch[i] = sqrtf(fmaxf(scratch[i], 0.0f));
 8000db8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8000eb0 <supro_simulation_f32_process+0x278>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 8000dbc:	4623      	mov	r3, r4
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) scratch[i] = sqrtf(fmaxf(scratch[i], 0.0f));
 8000dbe:	edd3 7a00 	vldr	s15, [r3]
 8000dc2:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 8000dc6:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8000dca:	eca3 7a01 	vstmia	r3!, {s14}
 8000dce:	42b3      	cmp	r3, r6
 8000dd0:	d1f5      	bne.n	8000dbe <supro_simulation_f32_process+0x186>
    float32_t coeffP  = (tanh_kP*tanh_kP - 1.0f) / gP;

    // Nonlinearity per sample
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
        float32_t env   = scratch[i];
        float32_t xBias = x[i] - gBias * env;
 8000dd2:	eddf 9a39 	vldr	s19, [pc, #228]	@ 8000eb8 <supro_simulation_f32_process+0x280>
 8000dd6:	463d      	mov	r5, r7
        float32_t xPre  = gPre * xBias;
 8000dd8:	ed9f 9a3e 	vldr	s18, [pc, #248]	@ 8000ed4 <supro_simulation_f32_process+0x29c>
        float32_t m;
        if (xPre > kP) {
 8000ddc:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 8000ed8 <supro_simulation_f32_process+0x2a0>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
        } else if (xPre >= -kN) {
 8000de0:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 8000edc <supro_simulation_f32_process+0x2a4>
            m = tanhf(xPre);
        } else {
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000de4:	eddf aa3e 	vldr	s21, [pc, #248]	@ 8000ee0 <supro_simulation_f32_process+0x2a8>
 8000de8:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 8000ee4 <supro_simulation_f32_process+0x2ac>
 8000dec:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 8000ee8 <supro_simulation_f32_process+0x2b0>
 8000df0:	eddf ba3e 	vldr	s23, [pc, #248]	@ 8000eec <supro_simulation_f32_process+0x2b4>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000df4:	ed9f 8a3e 	vldr	s16, [pc, #248]	@ 8000ef0 <supro_simulation_f32_process+0x2b8>
 8000df8:	e00f      	b.n	8000e1a <supro_simulation_f32_process+0x1e2>
 8000dfa:	f008 fda1 	bl	8009940 <tanhf>
 8000dfe:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000ef4 <supro_simulation_f32_process+0x2bc>
 8000e02:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 8000ef8 <supro_simulation_f32_process+0x2c0>
 8000e06:	eee0 7a07 	vfma.f32	s15, s0, s14
        }
        x[i] = gPost * m;
 8000e0a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8000efc <supro_simulation_f32_process+0x2c4>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000e0e:	42a6      	cmp	r6, r4
        x[i] = gPost * m;
 8000e10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e14:	ed45 7a01 	vstr	s15, [r5, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000e18:	d027      	beq.n	8000e6a <supro_simulation_f32_process+0x232>
        float32_t env   = scratch[i];
 8000e1a:	ecb4 7a01 	vldmia	r4!, {s14}
        float32_t xBias = x[i] - gBias * env;
 8000e1e:	ecf5 7a01 	vldmia	r5!, {s15}
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000e22:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8000f00 <supro_simulation_f32_process+0x2c8>
        float32_t xBias = x[i] - gBias * env;
 8000e26:	eee7 7a69 	vfms.f32	s15, s14, s19
        if (xPre > kP) {
 8000e2a:	eef4 7ae8 	vcmpe.f32	s15, s17
        float32_t xPre  = gPre * xBias;
 8000e2e:	ee27 7a89 	vmul.f32	s14, s15, s18
        if (xPre > kP) {
 8000e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000e36:	eea7 0a48 	vfms.f32	s0, s14, s16
        if (xPre > kP) {
 8000e3a:	dcde      	bgt.n	8000dfa <supro_simulation_f32_process+0x1c2>
        } else if (xPre >= -kN) {
 8000e3c:	eef4 7acb 	vcmpe.f32	s15, s22
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000e40:	eeb0 0a4a 	vmov.f32	s0, s20
        } else if (xPre >= -kN) {
 8000e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000e48:	eea7 0a2a 	vfma.f32	s0, s14, s21
        } else if (xPre >= -kN) {
 8000e4c:	db22      	blt.n	8000e94 <supro_simulation_f32_process+0x25c>
            m = tanhf(xPre);
 8000e4e:	eeb0 0a47 	vmov.f32	s0, s14
 8000e52:	f008 fd75 	bl	8009940 <tanhf>
 8000e56:	eef0 7a40 	vmov.f32	s15, s0
        x[i] = gPost * m;
 8000e5a:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000efc <supro_simulation_f32_process+0x2c4>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000e5e:	42a6      	cmp	r6, r4
        x[i] = gPost * m;
 8000e60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e64:	ed45 7a01 	vstr	s15, [r5, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000e68:	d1d7      	bne.n	8000e1a <supro_simulation_f32_process+0x1e2>
    partitioned_fir_convolution_fft(p, &firs[2], &overlap[2 * BUFFER_SIZE]);
 8000e6a:	9b01      	ldr	r3, [sp, #4]
 8000e6c:	9902      	ldr	r1, [sp, #8]
 8000e6e:	f503 5200 	add.w	r2, r3, #8192	@ 0x2000
 8000e72:	9803      	ldr	r0, [sp, #12]
 8000e74:	3128      	adds	r1, #40	@ 0x28
 8000e76:	f000 fd9d 	bl	80019b4 <partitioned_fir_convolution_fft>
    arm_scale_f32(p->processBuffer, 0.005f, p->processBuffer, BUFFER_SIZE);
 8000e7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e7e:	4639      	mov	r1, r7
 8000e80:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8000f04 <supro_simulation_f32_process+0x2cc>
 8000e84:	4638      	mov	r0, r7
}
 8000e86:	b005      	add	sp, #20
 8000e88:	ecbd 8b0a 	vpop	{d8-d12}
 8000e8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_scale_f32(p->processBuffer, 0.005f, p->processBuffer, BUFFER_SIZE);
 8000e90:	f007 b974 	b.w	800817c <arm_scale_f32>
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000e94:	f008 fd54 	bl	8009940 <tanhf>
 8000e98:	eef0 7a6b 	vmov.f32	s15, s23
 8000e9c:	eee0 7a4c 	vfms.f32	s15, s0, s24
 8000ea0:	e7b3      	b.n	8000e0a <supro_simulation_f32_process+0x1d2>
 8000ea2:	bf00      	nop
 8000ea4:	3dcccccd 	.word	0x3dcccccd
 8000ea8:	240010bc 	.word	0x240010bc
 8000eac:	240020bc 	.word	0x240020bc
 8000eb0:	00000000 	.word	0x00000000
 8000eb4:	3f710983 	.word	0x3f710983
 8000eb8:	3f186130 	.word	0x3f186130
 8000ebc:	08009f48 	.word	0x08009f48
 8000ec0:	d267d638 	.word	0xd267d638
 8000ec4:	3f0d61b4 	.word	0x3f0d61b4
 8000ec8:	240000bc 	.word	0x240000bc
 8000ecc:	3ee53c98 	.word	0x3ee53c98
 8000ed0:	3f7db881 	.word	0x3f7db881
 8000ed4:	3f8e9370 	.word	0x3f8e9370
 8000ed8:	3f64018b 	.word	0x3f64018b
 8000edc:	bf655493 	.word	0xbf655493
 8000ee0:	3f7fa057 	.word	0x3f7fa057
 8000ee4:	3f7f71fb 	.word	0x3f7f71fb
 8000ee8:	bed80d82 	.word	0xbed80d82
 8000eec:	bf42bc17 	.word	0xbf42bc17
 8000ef0:	3f806a2a 	.word	0x3f806a2a
 8000ef4:	bed8ee5b 	.word	0xbed8ee5b
 8000ef8:	3f421c45 	.word	0x3f421c45
 8000efc:	40d6c29a 	.word	0x40d6c29a
 8000f00:	3f7df857 	.word	0x3f7df857
 8000f04:	3ba3d70a 	.word	0x3ba3d70a

08000f08 <fx_supro_parameters>:
}
 8000f08:	2000      	movs	r0, #0
 8000f0a:	4770      	bx	lr

08000f0c <fx_supro_init>:
{
 8000f0c:	b570      	push	{r4, r5, r6, lr}
	fx->num_params = 0;
 8000f0e:	2300      	movs	r3, #0
{
 8000f10:	4604      	mov	r4, r0
    fx->states[0] = _dctm_static_mem_alloc(
 8000f12:	2104      	movs	r1, #4
 8000f14:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
	fx->num_params = 0;
 8000f18:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
    fx->states[0] = _dctm_static_mem_alloc(
 8000f1c:	f000 f922 	bl	8001164 <_dctm_static_mem_alloc>
 8000f20:	4603      	mov	r3, r0
    fx->states[1] = _static_mem_alloc(
 8000f22:	2104      	movs	r1, #4
 8000f24:	f246 0018 	movw	r0, #24600	@ 0x6018
    fx->states[0] = _dctm_static_mem_alloc(
 8000f28:	60e3      	str	r3, [r4, #12]
    fx->states[1] = _static_mem_alloc(
 8000f2a:	f000 f949 	bl	80011c0 <_static_mem_alloc_ram_d2>
 8000f2e:	4603      	mov	r3, r0
    fx->states[2] = _static_mem_alloc(
 8000f30:	2104      	movs	r1, #4
 8000f32:	203c      	movs	r0, #60	@ 0x3c
    fx->states[1] = _static_mem_alloc(
 8000f34:	6123      	str	r3, [r4, #16]
    fx->states[2] = _static_mem_alloc(
 8000f36:	f000 f943 	bl	80011c0 <_static_mem_alloc_ram_d2>
        float32_t *fftBuf = (float32_t *)fx->states[1];
 8000f3a:	6926      	ldr	r6, [r4, #16]
    fx->states[2] = _static_mem_alloc(
 8000f3c:	6160      	str	r0, [r4, #20]
 8000f3e:	4605      	mov	r5, r0
        fir_h1_f32_init(&firs[0], &fftBuf[0 * BUFFER_OFFSET]);
 8000f40:	4631      	mov	r1, r6
 8000f42:	f000 f8a9 	bl	8001098 <fir_h1_f32_init>
        fir_h2_f32_init(&firs[1], &fftBuf[1 * BUFFER_OFFSET]);
 8000f46:	f242 0108 	movw	r1, #8200	@ 0x2008
 8000f4a:	f105 0014 	add.w	r0, r5, #20
 8000f4e:	4431      	add	r1, r6
 8000f50:	f000 f8b6 	bl	80010c0 <fir_h2_f32_init>
        fir_h3_f32_init(&firs[2], &fftBuf[2 * BUFFER_OFFSET]);
 8000f54:	f244 0110 	movw	r1, #16400	@ 0x4010
 8000f58:	f105 0028 	add.w	r0, r5, #40	@ 0x28
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 8000f5c:	4d1c      	ldr	r5, [pc, #112]	@ (8000fd0 <fx_supro_init+0xc4>)
        fir_h3_f32_init(&firs[2], &fftBuf[2 * BUFFER_OFFSET]);
 8000f5e:	4431      	add	r1, r6
 8000f60:	f000 f8c2 	bl	80010e8 <fir_h3_f32_init>
    fx->states[3] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000f64:	2104      	movs	r1, #4
 8000f66:	2010      	movs	r0, #16
 8000f68:	f000 f8fc 	bl	8001164 <_dctm_static_mem_alloc>
 8000f6c:	4603      	mov	r3, r0
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000f6e:	2104      	movs	r1, #4
 8000f70:	2010      	movs	r0, #16
    fx->states[3] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000f72:	61a3      	str	r3, [r4, #24]
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000f74:	f000 f8f6 	bl	8001164 <_dctm_static_mem_alloc>
 8000f78:	4603      	mov	r3, r0
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	200c      	movs	r0, #12
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000f7e:	61e3      	str	r3, [r4, #28]
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000f80:	f000 f91e 	bl	80011c0 <_static_mem_alloc_ram_d2>
 8000f84:	4603      	mov	r3, r0
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000f86:	2104      	movs	r1, #4
 8000f88:	200c      	movs	r0, #12
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000f8a:	6223      	str	r3, [r4, #32]
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000f8c:	f000 f918 	bl	80011c0 <_static_mem_alloc_ram_d2>
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 8000f90:	69a3      	ldr	r3, [r4, #24]
 8000f92:	462a      	mov	r2, r5
 8000f94:	2101      	movs	r1, #1
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000f96:	6260      	str	r0, [r4, #36]	@ 0x24
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 8000f98:	6a20      	ldr	r0, [r4, #32]
 8000f9a:	f007 f815 	bl	8007fc8 <arm_biquad_cascade_df1_init_f32>
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[6],
 8000f9e:	69e3      	ldr	r3, [r4, #28]
 8000fa0:	462a      	mov	r2, r5
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000fa6:	f007 f80f 	bl	8007fc8 <arm_biquad_cascade_df1_init_f32>
    fx->states[7] = _static_mem_alloc(sizeof(supro_simulation_f32), _Alignof(supro_simulation_f32));
 8000faa:	2104      	movs	r1, #4
 8000fac:	2040      	movs	r0, #64	@ 0x40
 8000fae:	f000 f907 	bl	80011c0 <_static_mem_alloc_ram_d2>
        fir_t     *firs      = (fir_t *)fx->states[2];
 8000fb2:	6963      	ldr	r3, [r4, #20]
        float32_t *dtcmState = (float32_t *)fx->states[0];
 8000fb4:	68e1      	ldr	r1, [r4, #12]
        supro_simulation_init_f32((supro_simulation_f32 *)fx->states[7],
 8000fb6:	f103 0214 	add.w	r2, r3, #20
    fx->states[7] = _static_mem_alloc(sizeof(supro_simulation_f32), _Alignof(supro_simulation_f32));
 8000fba:	62a0      	str	r0, [r4, #40]	@ 0x28
    self->fir1  = fir1;
 8000fbc:	6303      	str	r3, [r0, #48]	@ 0x30
        supro_simulation_init_f32((supro_simulation_f32 *)fx->states[7],
 8000fbe:	3328      	adds	r3, #40	@ 0x28
    self->fir2  = fir2;
 8000fc0:	6342      	str	r2, [r0, #52]	@ 0x34
    fx->process = supro_simulation_f32_process;
 8000fc2:	4a04      	ldr	r2, [pc, #16]	@ (8000fd4 <fx_supro_init+0xc8>)
    self->fir3  = fir3;
 8000fc4:	e9c0 310e 	strd	r3, r1, [r0, #56]	@ 0x38
    fx->clean = fx_reverb_clean;
 8000fc8:	4b03      	ldr	r3, [pc, #12]	@ (8000fd8 <fx_supro_init+0xcc>)
 8000fca:	e9c4 2301 	strd	r2, r3, [r4, #4]
}
 8000fce:	bd70      	pop	{r4, r5, r6, pc}
 8000fd0:	08009e98 	.word	0x08009e98
 8000fd4:	08000c39 	.word	0x08000c39
 8000fd8:	08000aa5 	.word	0x08000aa5

08000fdc <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + OD_M212_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + OD_M212_SCRATCH_FLOATS + OD_M212_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000fdc:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 8000fe0:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000fe4:	440a      	add	r2, r1
void fir_OD_M212_VINT_DYN_201_P05_00_f32_init(fir_t *self, float *state){
 8000fe6:	b430      	push	{r4, r5}
    self->numSegments  = OD_M212_SEGMENTS;
    self->curr_fftidx  = 0;
 8000fe8:	2400      	movs	r4, #0
    self->numSegments  = OD_M212_SEGMENTS;
 8000fea:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000fec:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < OD_M212_SEGMENTS; ++i) {
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000ff0:	4a03      	ldr	r2, [pc, #12]	@ (8001000 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init+0x24>)
    self->numSegments  = OD_M212_SEGMENTS;
 8000ff2:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000ff4:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 8000ff8:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000ffa:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000ffe:	4770      	bx	lr
 8001000:	08009f80 	.word	0x08009f80

08001004 <fir_OD_M212_VINT_DYN_201_P05_00_f32_clean>:

void fir_OD_M212_VINT_DYN_201_P05_00_f32_clean(fir_t *self){

    for (uint32_t i = 0; i < OD_M212_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 8001004:	2300      	movs	r3, #0
    	self->prev_ffts [i] = NULL;
 8001006:	e9d0 1200 	ldrd	r1, r2, [r0]
    	self->ir_ffts [i]   = NULL;
 800100a:	600b      	str	r3, [r1, #0]
    	self->prev_ffts [i] = NULL;
 800100c:	6013      	str	r3, [r2, #0]
    }

}
 800100e:	4770      	bx	lr

08001010 <fir_emt_140_dark_3_f32_init>:
#include "impulse_responses.h"
#include "stdio.h"


void fir_emt_140_dark_3_f32_init(fir_t *self, float *state){
 8001010:	b470      	push	{r4, r5, r6}
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + EMT_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + EMT_SCRATCH_FLOATS + EMT_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8001012:	4c0e      	ldr	r4, [pc, #56]	@ (800104c <fir_emt_140_dark_3_f32_init+0x3c>)
    self->numSegments  = EMT_SEGMENTS;
    self->curr_fftidx  = 0;
 8001014:	2500      	movs	r5, #0
 8001016:	4b0e      	ldr	r3, [pc, #56]	@ (8001050 <fir_emt_140_dark_3_f32_init+0x40>)
    self->ir_ffts      = IR_TABLE;
 8001018:	f501 26b8 	add.w	r6, r1, #376832	@ 0x5c000
    self->prev_ffts    = PREV_TABLE;
 800101c:	440c      	add	r4, r1
 800101e:	4a0d      	ldr	r2, [pc, #52]	@ (8001054 <fir_emt_140_dark_3_f32_init+0x44>)
 8001020:	f503 2cb8 	add.w	ip, r3, #376832	@ 0x5c000
    self->ir_ffts      = IR_TABLE;
 8001024:	6006      	str	r6, [r0, #0]
    self->prev_ffts    = PREV_TABLE;
 8001026:	6044      	str	r4, [r0, #4]
    self->numSegments  = EMT_SEGMENTS;
 8001028:	440a      	add	r2, r1
 800102a:	242e      	movs	r4, #46	@ 0x2e
    self->curr_fftidx  = 0;
 800102c:	e9c0 5502 	strd	r5, r5, [r0, #8]
    self->numSegments  = EMT_SEGMENTS;
 8001030:	6104      	str	r4, [r0, #16]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
        IR_TABLE [i] = &_EMT_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8001032:	f842 3f04 	str.w	r3, [r2, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 8001036:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
 800103a:	f8c2 10b8 	str.w	r1, [r2, #184]	@ 0xb8
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 800103e:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 8001042:	4563      	cmp	r3, ip
 8001044:	d1f5      	bne.n	8001032 <fir_emt_140_dark_3_f32_init+0x22>
    }

}
 8001046:	bc70      	pop	{r4, r5, r6}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	0005c0b8 	.word	0x0005c0b8
 8001050:	0800bf80 	.word	0x0800bf80
 8001054:	0005bffc 	.word	0x0005bffc

08001058 <fir_emt_140_dark_3_f32_clean>:


void fir_emt_140_dark_3_f32_clean(fir_t *self)
{
 8001058:	4603      	mov	r3, r0
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 800105a:	6800      	ldr	r0, [r0, #0]
{
 800105c:	b510      	push	{r4, lr}
    	self->prev_ffts [i] = NULL;
 800105e:	685c      	ldr	r4, [r3, #4]
 8001060:	f100 03b7 	add.w	r3, r0, #183	@ 0xb7
 8001064:	1b1b      	subs	r3, r3, r4
 8001066:	f5b3 7fb7 	cmp.w	r3, #366	@ 0x16e
 800106a:	d90a      	bls.n	8001082 <fir_emt_140_dark_3_f32_clean+0x2a>
    	self->ir_ffts [i]   = NULL;
 800106c:	22b8      	movs	r2, #184	@ 0xb8
 800106e:	2100      	movs	r1, #0
 8001070:	f007 fdcd 	bl	8008c0e <memset>
    	self->prev_ffts [i] = NULL;
 8001074:	4620      	mov	r0, r4
 8001076:	22b8      	movs	r2, #184	@ 0xb8
 8001078:	2100      	movs	r1, #0
    }
}
 800107a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	self->prev_ffts [i] = NULL;
 800107e:	f007 bdc6 	b.w	8008c0e <memset>
 8001082:	1f03      	subs	r3, r0, #4
 8001084:	1f22      	subs	r2, r4, #4
 8001086:	30b4      	adds	r0, #180	@ 0xb4
    	self->ir_ffts [i]   = NULL;
 8001088:	2100      	movs	r1, #0
 800108a:	f843 1f04 	str.w	r1, [r3, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 800108e:	4283      	cmp	r3, r0
    	self->prev_ffts [i] = NULL;
 8001090:	f842 1f04 	str.w	r1, [r2, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 8001094:	d1f9      	bne.n	800108a <fir_emt_140_dark_3_f32_clean+0x32>
}
 8001096:	bd10      	pop	{r4, pc}

08001098 <fir_h1_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H1_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H1_SCRATCH_FLOATS + H1_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8001098:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 800109c:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80010a0:	440a      	add	r2, r1
void fir_h1_f32_init(fir_t *self, float *state){
 80010a2:	b430      	push	{r4, r5}
    self->numSegments  = H1_SEGMENTS;
    self->curr_fftidx  = 0;
 80010a4:	2400      	movs	r4, #0
    self->numSegments  = H1_SEGMENTS;
 80010a6:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80010a8:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H1_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80010ac:	4a03      	ldr	r2, [pc, #12]	@ (80010bc <fir_h1_f32_init+0x24>)
    self->numSegments  = H1_SEGMENTS;
 80010ae:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80010b0:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80010b4:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80010b6:	e9c3 2100 	strd	r2, r1, [r3]
}
 80010ba:	4770      	bx	lr
 80010bc:	08067f80 	.word	0x08067f80

080010c0 <fir_h2_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H2_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H2_SCRATCH_FLOATS + H2_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80010c0:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80010c4:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80010c8:	440a      	add	r2, r1
void fir_h2_f32_init(fir_t *self, float *state){
 80010ca:	b430      	push	{r4, r5}
    self->numSegments  = H2_SEGMENTS;
    self->curr_fftidx  = 0;
 80010cc:	2400      	movs	r4, #0
    self->numSegments  = H2_SEGMENTS;
 80010ce:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80010d0:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H2_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80010d4:	4a03      	ldr	r2, [pc, #12]	@ (80010e4 <fir_h2_f32_init+0x24>)
    self->numSegments  = H2_SEGMENTS;
 80010d6:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80010d8:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80010dc:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80010de:	e9c3 2100 	strd	r2, r1, [r3]
}
 80010e2:	4770      	bx	lr
 80010e4:	08069f80 	.word	0x08069f80

080010e8 <fir_h3_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H3_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H3_SCRATCH_FLOATS + H3_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80010e8:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80010ec:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80010f0:	440a      	add	r2, r1
void fir_h3_f32_init(fir_t *self, float *state){
 80010f2:	b430      	push	{r4, r5}
    self->numSegments  = H3_SEGMENTS;
    self->curr_fftidx  = 0;
 80010f4:	2400      	movs	r4, #0
    self->numSegments  = H3_SEGMENTS;
 80010f6:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80010f8:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H3_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80010fc:	4a03      	ldr	r2, [pc, #12]	@ (800110c <fir_h3_f32_init+0x24>)
    self->numSegments  = H3_SEGMENTS;
 80010fe:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8001100:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 8001104:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8001106:	e9c3 2100 	strd	r2, r1, [r3]
}
 800110a:	4770      	bx	lr
 800110c:	0806bf80 	.word	0x0806bf80

08001110 <dctm_pool_init>:
 * Clears the dtcm_static_pool to zero and resets the head pointer.
 * Must be called once at system startup before any DTCM allocations.
 */
void dctm_pool_init()
{
    dtcm_pool_head = 0u;
 8001110:	2100      	movs	r1, #0
 8001112:	4b03      	ldr	r3, [pc, #12]	@ (8001120 <dctm_pool_init+0x10>)
    memset(dtcm_static_pool, 0, DTCM_STATIC_POOL_SIZE);
 8001114:	f44f 4270 	mov.w	r2, #61440	@ 0xf000
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <dctm_pool_init+0x14>)
    dtcm_pool_head = 0u;
 800111a:	6019      	str	r1, [r3, #0]
    memset(dtcm_static_pool, 0, DTCM_STATIC_POOL_SIZE);
 800111c:	f007 bd77 	b.w	8008c0e <memset>
 8001120:	20000000 	.word	0x20000000
 8001124:	20000020 	.word	0x20000020

08001128 <static_pool_init>:
 *
 * Clears the static_pool to zero and resets the head pointer.
 * Must be called once at system startup before any SRAM allocations.
 */
void static_pool_init()
{
 8001128:	b510      	push	{r4, lr}
    pool_head = 0u;
 800112a:	2400      	movs	r4, #0
 800112c:	4b07      	ldr	r3, [pc, #28]	@ (800114c <static_pool_init+0x24>)
    memset(static_pool, 0, STATIC_POOL_SIZE);
 800112e:	4a08      	ldr	r2, [pc, #32]	@ (8001150 <static_pool_init+0x28>)
 8001130:	4621      	mov	r1, r4
 8001132:	4808      	ldr	r0, [pc, #32]	@ (8001154 <static_pool_init+0x2c>)
    pool_head = 0u;
 8001134:	601c      	str	r4, [r3, #0]
    memset(static_pool, 0, STATIC_POOL_SIZE);
 8001136:	f007 fd6a 	bl	8008c0e <memset>

    pool_head_ram_d2 = 0u;
 800113a:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <static_pool_init+0x30>)
    memset(static_pool_ram_d2, 0, STATIC_POOL_SIZE_RAM_D2);
 800113c:	4621      	mov	r1, r4
 800113e:	4a07      	ldr	r2, [pc, #28]	@ (800115c <static_pool_init+0x34>)
    pool_head_ram_d2 = 0u;
 8001140:	601c      	str	r4, [r3, #0]
    memset(static_pool_ram_d2, 0, STATIC_POOL_SIZE_RAM_D2);
 8001142:	4807      	ldr	r0, [pc, #28]	@ (8001160 <static_pool_init+0x38>)
}
 8001144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memset(static_pool_ram_d2, 0, STATIC_POOL_SIZE_RAM_D2);
 8001148:	f007 bd61 	b.w	8008c0e <memset>
 800114c:	240030c0 	.word	0x240030c0
 8001150:	00068004 	.word	0x00068004
 8001154:	240030c4 	.word	0x240030c4
 8001158:	240030bc 	.word	0x240030bc
 800115c:	00028004 	.word	0x00028004
 8001160:	30000000 	.word	0x30000000

08001164 <_dctm_static_mem_alloc>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within dtcm_static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_dctm_static_mem_alloc(size_t size, size_t align)
{
 8001164:	b410      	push	{r4}
    size_t off = align_up(dtcm_pool_head, align);
 8001166:	4c08      	ldr	r4, [pc, #32]	@ (8001188 <_dctm_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8001168:	424a      	negs	r2, r1
 800116a:	6823      	ldr	r3, [r4, #0]
 800116c:	3b01      	subs	r3, #1
 800116e:	440b      	add	r3, r1
 8001170:	4013      	ands	r3, r2

    if (off + size > DTCM_STATIC_POOL_SIZE) {
 8001172:	18c2      	adds	r2, r0, r3
 8001174:	f5b2 4f70 	cmp.w	r2, #61440	@ 0xf000
 8001178:	d805      	bhi.n	8001186 <_dctm_static_mem_alloc+0x22>
        _memory_alloc_error_handler();
    }

    dtcm_pool_head = off + size;
    return &dtcm_static_pool[off];
 800117a:	4804      	ldr	r0, [pc, #16]	@ (800118c <_dctm_static_mem_alloc+0x28>)
    dtcm_pool_head = off + size;
 800117c:	6022      	str	r2, [r4, #0]
}
 800117e:	4418      	add	r0, r3
 8001180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	e7fe      	b.n	8001186 <_dctm_static_mem_alloc+0x22>
 8001188:	20000000 	.word	0x20000000
 800118c:	20000020 	.word	0x20000020

08001190 <_static_mem_alloc>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_static_mem_alloc(size_t size, size_t align)
{
 8001190:	b410      	push	{r4}
    size_t off = align_up(pool_head, align);
 8001192:	4c08      	ldr	r4, [pc, #32]	@ (80011b4 <_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8001194:	424a      	negs	r2, r1
 8001196:	6823      	ldr	r3, [r4, #0]
 8001198:	3b01      	subs	r3, #1
 800119a:	440b      	add	r3, r1

    if (off + size > STATIC_POOL_SIZE) {
 800119c:	4906      	ldr	r1, [pc, #24]	@ (80011b8 <_static_mem_alloc+0x28>)
    return (x + (align - 1u)) & ~(align - 1u);
 800119e:	4013      	ands	r3, r2
    if (off + size > STATIC_POOL_SIZE) {
 80011a0:	18c2      	adds	r2, r0, r3
 80011a2:	428a      	cmp	r2, r1
 80011a4:	d805      	bhi.n	80011b2 <_static_mem_alloc+0x22>
        _memory_alloc_error_handler();
    }

    pool_head = off + size;
    return &static_pool[off];
 80011a6:	4805      	ldr	r0, [pc, #20]	@ (80011bc <_static_mem_alloc+0x2c>)
    pool_head = off + size;
 80011a8:	6022      	str	r2, [r4, #0]
}
 80011aa:	4418      	add	r0, r3
 80011ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	e7fe      	b.n	80011b2 <_static_mem_alloc+0x22>
 80011b4:	240030c0 	.word	0x240030c0
 80011b8:	00068004 	.word	0x00068004
 80011bc:	240030c4 	.word	0x240030c4

080011c0 <_static_mem_alloc_ram_d2>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_static_mem_alloc_ram_d2(size_t size, size_t align)
{
 80011c0:	b410      	push	{r4}
    size_t off = align_up(pool_head_ram_d2, align);
 80011c2:	4c08      	ldr	r4, [pc, #32]	@ (80011e4 <_static_mem_alloc_ram_d2+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 80011c4:	424a      	negs	r2, r1
 80011c6:	6823      	ldr	r3, [r4, #0]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	440b      	add	r3, r1

    if (off + size > STATIC_POOL_SIZE_RAM_D2) {
 80011cc:	4906      	ldr	r1, [pc, #24]	@ (80011e8 <_static_mem_alloc_ram_d2+0x28>)
    return (x + (align - 1u)) & ~(align - 1u);
 80011ce:	4013      	ands	r3, r2
    if (off + size > STATIC_POOL_SIZE_RAM_D2) {
 80011d0:	18c2      	adds	r2, r0, r3
 80011d2:	428a      	cmp	r2, r1
 80011d4:	d805      	bhi.n	80011e2 <_static_mem_alloc_ram_d2+0x22>
        _memory_alloc_error_handler();
    }

    pool_head_ram_d2 = off + size;
    return &static_pool_ram_d2[off];
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <_static_mem_alloc_ram_d2+0x2c>)
    pool_head_ram_d2 = off + size;
 80011d8:	6022      	str	r2, [r4, #0]
}
 80011da:	4418      	add	r0, r3
 80011dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	e7fe      	b.n	80011e2 <_static_mem_alloc_ram_d2+0x22>
 80011e4:	240030bc 	.word	0x240030bc
 80011e8:	00028004 	.word	0x00028004
 80011ec:	30000000 	.word	0x30000000

080011f0 <HAL_ADC_ConvHalfCpltCallback>:
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 80011f2:	f003 021f 	and.w	r2, r3, #31
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011f6:	f3bf 8f4f 	dsb	sy
 80011fa:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80011fe:	480a      	ldr	r0, [pc, #40]	@ (8001228 <HAL_ADC_ConvHalfCpltCallback+0x38>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001200:	4411      	add	r1, r2
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001202:	f8c0 325c 	str.w	r3, [r0, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001206:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8001208:	1aca      	subs	r2, r1, r3
 800120a:	2a00      	cmp	r2, #0
 800120c:	dcf9      	bgt.n	8001202 <HAL_ADC_ConvHalfCpltCallback+0x12>
 800120e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001212:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[0…BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)adcInput,
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcHalfComplete(&apipe, adcInput);
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8001218:	4902      	ldr	r1, [pc, #8]	@ (8001224 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800121a:	6943      	ldr	r3, [r0, #20]
 800121c:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 8001220:	4718      	bx	r3
 8001222:	bf00      	nop
 8001224:	2406c0cc 	.word	0x2406c0cc
 8001228:	e000ed00 	.word	0xe000ed00
 800122c:	2407c1e8 	.word	0x2407c1e8

08001230 <HAL_ADC_ConvCpltCallback>:
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001230:	490d      	ldr	r1, [pc, #52]	@ (8001268 <HAL_ADC_ConvCpltCallback+0x38>)
 8001232:	f001 021f 	and.w	r2, r1, #31
 8001236:	f502 6300 	add.w	r3, r2, #2048	@ 0x800
  __ASM volatile ("dsb 0xF":::"memory");
 800123a:	f3bf 8f4f 	dsb	sy
 800123e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001242:	480a      	ldr	r0, [pc, #40]	@ (800126c <HAL_ADC_ConvCpltCallback+0x3c>)
 8001244:	4411      	add	r1, r2
 8001246:	1aca      	subs	r2, r1, r3
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001248:	3b20      	subs	r3, #32
      } while ( op_size > 0 );
 800124a:	2b00      	cmp	r3, #0
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800124c:	f8c0 225c 	str.w	r2, [r0, #604]	@ 0x25c
      } while ( op_size > 0 );
 8001250:	dcf9      	bgt.n	8001246 <HAL_ADC_ConvCpltCallback+0x16>
 8001252:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001256:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[BUFFER_SIZE…2*BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)&adcInput[BUFFER_SIZE],
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcComplete(&apipe, adcInput);
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <HAL_ADC_ConvCpltCallback+0x40>)
 800125c:	4905      	ldr	r1, [pc, #20]	@ (8001274 <HAL_ADC_ConvCpltCallback+0x44>)
 800125e:	6983      	ldr	r3, [r0, #24]
 8001260:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 8001264:	4718      	bx	r3
 8001266:	bf00      	nop
 8001268:	2406c8cc 	.word	0x2406c8cc
 800126c:	e000ed00 	.word	0xe000ed00
 8001270:	2407c1e8 	.word	0x2407c1e8
 8001274:	2406c0cc 	.word	0x2406c0cc

08001278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001278:	b530      	push	{r4, r5, lr}
 800127a:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800127c:	224c      	movs	r2, #76	@ 0x4c
 800127e:	2100      	movs	r1, #0
 8001280:	a80a      	add	r0, sp, #40	@ 0x28
 8001282:	f007 fcc4 	bl	8008c0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001286:	2220      	movs	r2, #32
 8001288:	2100      	movs	r1, #0
 800128a:	a802      	add	r0, sp, #8
 800128c:	f007 fcbf 	bl	8008c0e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001290:	2002      	movs	r0, #2
 8001292:	f003 fdc7 	bl	8004e24 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001296:	4a24      	ldr	r2, [pc, #144]	@ (8001328 <SystemClock_Config+0xb0>)
 8001298:	2100      	movs	r1, #0
 800129a:	4b24      	ldr	r3, [pc, #144]	@ (800132c <SystemClock_Config+0xb4>)
 800129c:	9101      	str	r1, [sp, #4]
 800129e:	6991      	ldr	r1, [r2, #24]
 80012a0:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 80012a4:	6191      	str	r1, [r2, #24]
 80012a6:	6991      	ldr	r1, [r2, #24]
 80012a8:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 80012ac:	9101      	str	r1, [sp, #4]
 80012ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80012b0:	f041 0101 	orr.w	r1, r1, #1
 80012b4:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80012b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	9301      	str	r3, [sp, #4]
 80012be:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012c0:	6993      	ldr	r3, [r2, #24]
 80012c2:	049b      	lsls	r3, r3, #18
 80012c4:	d5fc      	bpl.n	80012c0 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c6:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012c8:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80012ca:	2101      	movs	r1, #1
 80012cc:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012ce:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 60;
 80012d0:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d2:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = 2;
 80012d6:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80012d8:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012da:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80012dc:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012de:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80012e2:	230c      	movs	r3, #12
 80012e4:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 60;
 80012e6:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012e8:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 60;
 80012ec:	e9cd 5315 	strd	r5, r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f0:	f003 fe2e 	bl	8004f50 <HAL_RCC_OscConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	b108      	cbz	r0, 80012fc <SystemClock_Config+0x84>
  __ASM volatile ("cpsid i" : : : "memory");
 80012f8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012fa:	e7fe      	b.n	80012fa <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fc:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001300:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001302:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001304:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001306:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001308:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800130a:	9409      	str	r4, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130c:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800130e:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001312:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001316:	e9cd 4307 	strd	r4, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800131a:	f004 f995 	bl	8005648 <HAL_RCC_ClockConfig>
 800131e:	b108      	cbz	r0, 8001324 <SystemClock_Config+0xac>
 8001320:	b672      	cpsid	i
  while (1)
 8001322:	e7fe      	b.n	8001322 <SystemClock_Config+0xaa>
}
 8001324:	b01f      	add	sp, #124	@ 0x7c
 8001326:	bd30      	pop	{r4, r5, pc}
 8001328:	58024800 	.word	0x58024800
 800132c:	58000400 	.word	0x58000400

08001330 <PeriphCommonClock_Config>:
{
 8001330:	b500      	push	{lr}
 8001332:	b0b1      	sub	sp, #196	@ 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001334:	22b8      	movs	r2, #184	@ 0xb8
 8001336:	2100      	movs	r1, #0
 8001338:	a802      	add	r0, sp, #8
 800133a:	f007 fc68 	bl	8008c0e <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 800133e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001342:	2300      	movs	r3, #0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001344:	4668      	mov	r0, sp
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001346:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800134a:	f004 fc0f 	bl	8005b6c <HAL_RCCEx_PeriphCLKConfig>
 800134e:	b108      	cbz	r0, 8001354 <PeriphCommonClock_Config+0x24>
 8001350:	b672      	cpsid	i
  while (1)
 8001352:	e7fe      	b.n	8001352 <PeriphCommonClock_Config+0x22>
}
 8001354:	b031      	add	sp, #196	@ 0xc4
 8001356:	f85d fb04 	ldr.w	pc, [sp], #4
 800135a:	bf00      	nop

0800135c <main>:
{
 800135c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001360:	ed2d 8b02 	vpush	{d8}
 8001364:	b097      	sub	sp, #92	@ 0x5c
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001366:	2400      	movs	r4, #0
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001368:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	4d81      	ldr	r5, [pc, #516]	@ (8001570 <main+0x214>)
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800136c:	f10d 0834 	add.w	r8, sp, #52	@ 0x34
 8001370:	940d      	str	r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 8001372:	2708      	movs	r7, #8
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8001374:	f44f 5900 	mov.w	r9, #8192	@ 0x2000
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001378:	f8c8 400c 	str.w	r4, [r8, #12]
 800137c:	e9c8 4401 	strd	r4, r4, [r8, #4]
  HAL_MPU_Disable();
 8001380:	f002 f882 	bl	8003488 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001384:	f248 721f 	movw	r2, #34591	@ 0x871f
 8001388:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800138c:	4640      	mov	r0, r8
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800138e:	f8ad 6034 	strh.w	r6, [sp, #52]	@ 0x34
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001392:	9310      	str	r3, [sp, #64]	@ 0x40
 8001394:	e9cd 420e 	strd	r4, r2, [sp, #56]	@ 0x38
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001398:	f002 f894 	bl	80034c4 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800139c:	2004      	movs	r0, #4
 800139e:	f002 f881 	bl	80034a4 <HAL_MPU_Enable>
  HAL_Init();
 80013a2:	f001 f887 	bl	80024b4 <HAL_Init>
  SystemClock_Config();
 80013a6:	f7ff ff67 	bl	8001278 <SystemClock_Config>
  PeriphCommonClock_Config();
 80013aa:	f7ff ffc1 	bl	8001330 <PeriphCommonClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b2:	4641      	mov	r1, r8
 80013b4:	486f      	ldr	r0, [pc, #444]	@ (8001574 <main+0x218>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	4333      	orrs	r3, r6
 80013b8:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80013bc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80013c0:	4033      	ands	r3, r6
 80013c2:	9308      	str	r3, [sp, #32]
 80013c4:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 80013ca:	f043 0304 	orr.w	r3, r3, #4
 80013ce:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 80013d2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 80013d6:	970d      	str	r7, [sp, #52]	@ 0x34
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80013de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 80013e4:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e8:	f003 fb0c 	bl	8004a04 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);   // set high
 80013ec:	4632      	mov	r2, r6
 80013ee:	4639      	mov	r1, r7
 80013f0:	4860      	ldr	r0, [pc, #384]	@ (8001574 <main+0x218>)
 80013f2:	f003 fd13 	bl	8004e1c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f6:	4641      	mov	r1, r8
 80013f8:	485e      	ldr	r0, [pc, #376]	@ (8001574 <main+0x218>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fa:	9410      	str	r4, [sp, #64]	@ 0x40
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 80013fc:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001400:	e9cd 640e 	strd	r6, r4, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001404:	f003 fafe 	bl	8004a04 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // set high
 8001408:	4632      	mov	r2, r6
 800140a:	4649      	mov	r1, r9
 800140c:	4859      	ldr	r0, [pc, #356]	@ (8001574 <main+0x218>)
 800140e:	f003 fd05 	bl	8004e1c <HAL_GPIO_WritePin>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001412:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001416:	4622      	mov	r2, r4
 8001418:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800141a:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800141c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800141e:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 8001422:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  hadc1.Instance = ADC1;
 8001426:	4d54      	ldr	r5, [pc, #336]	@ (8001578 <main+0x21c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001428:	4033      	ands	r3, r6
 800142a:	9307      	str	r3, [sp, #28]
 800142c:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800142e:	f001 ffcb 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001432:	200b      	movs	r0, #11
 8001434:	f002 f804 	bl	8003440 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001438:	4622      	mov	r2, r4
 800143a:	4621      	mov	r1, r4
 800143c:	200c      	movs	r0, #12
 800143e:	f001 ffc3 	bl	80033c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001442:	200c      	movs	r0, #12
 8001444:	f001 fffc 	bl	8003440 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001448:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800144c:	f8df c140 	ldr.w	ip, [pc, #320]	@ 8001590 <main+0x234>
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001450:	f44f 6e9c 	mov.w	lr, #1248	@ 0x4e0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001454:	940d      	str	r4, [sp, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001456:	4628      	mov	r0, r5
  ADC_MultiModeTypeDef multimode = {0};
 8001458:	940a      	str	r4, [sp, #40]	@ 0x28
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800145a:	612f      	str	r7, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800145c:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.NbrOfConversion = 1;
 800145e:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001460:	772c      	strb	r4, [r5, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 8001462:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8001466:	63ee      	str	r6, [r5, #60]	@ 0x3c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001468:	e9c5 c300 	strd	ip, r3, [r5]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800146c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001470:	e9c5 e309 	strd	lr, r3, [r5, #36]	@ 0x24
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001474:	2303      	movs	r3, #3
  ADC_ChannelConfTypeDef sConfig = {0};
 8001476:	e9c8 4401 	strd	r4, r4, [r8, #4]
 800147a:	e9c8 4403 	strd	r4, r4, [r8, #12]
 800147e:	e9c8 4405 	strd	r4, r4, [r8, #20]
  ADC_MultiModeTypeDef multimode = {0};
 8001482:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001486:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800148a:	e9c5 440c 	strd	r4, r4, [r5, #48]	@ 0x30
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800148e:	62eb      	str	r3, [r5, #44]	@ 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001490:	f001 fdbe 	bl	8003010 <HAL_ADC_Init>
 8001494:	b108      	cbz	r0, 800149a <main+0x13e>
 8001496:	b672      	cpsid	i
  while (1)
 8001498:	e7fe      	b.n	8001498 <main+0x13c>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800149a:	ac0a      	add	r4, sp, #40	@ 0x28
 800149c:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800149e:	4628      	mov	r0, r5
 80014a0:	4621      	mov	r1, r4
 80014a2:	f001 ff1d 	bl	80032e0 <HAL_ADCEx_MultiModeConfigChannel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b108      	cbz	r0, 80014ae <main+0x152>
 80014aa:	b672      	cpsid	i
  while (1)
 80014ac:	e7fe      	b.n	80014ac <main+0x150>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ae:	4628      	mov	r0, r5
  sConfig.Offset = 0;
 80014b0:	9312      	str	r3, [sp, #72]	@ 0x48
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014b2:	4d32      	ldr	r5, [pc, #200]	@ (800157c <main+0x220>)
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014b4:	2705      	movs	r7, #5
  sConfig.OffsetSignedSaturation = DISABLE;
 80014b6:	f88d 304d 	strb.w	r3, [sp, #77]	@ 0x4d
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014ba:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014bc:	4641      	mov	r1, r8
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014be:	e9cd 530d 	strd	r5, r3, [sp, #52]	@ 0x34
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014c2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80014c6:	e9cd 730f 	strd	r7, r3, [sp, #60]	@ 0x3c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014ca:	2304      	movs	r3, #4
 80014cc:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ce:	f001 f9c3 	bl	8002858 <HAL_ADC_ConfigChannel>
 80014d2:	b108      	cbz	r0, 80014d8 <main+0x17c>
 80014d4:	b672      	cpsid	i
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <main+0x17a>
  htim8.Instance = TIM8;
 80014d8:	4d29      	ldr	r5, [pc, #164]	@ (8001580 <main+0x224>)
  htim8.Init.Prescaler = 50-1;
 80014da:	2331      	movs	r3, #49	@ 0x31
 80014dc:	4a29      	ldr	r2, [pc, #164]	@ (8001584 <main+0x228>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014de:	900d      	str	r0, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e0:	900a      	str	r0, [sp, #40]	@ 0x28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e2:	f8c8 000c 	str.w	r0, [r8, #12]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e6:	60a8      	str	r0, [r5, #8]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e8:	61a8      	str	r0, [r5, #24]
  htim8.Init.Prescaler = 50-1;
 80014ea:	e9c5 2300 	strd	r2, r3, [r5]
  htim8.Init.Period = 100-1;
 80014ee:	2363      	movs	r3, #99	@ 0x63
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f0:	e9c8 0001 	strd	r0, r0, [r8, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f4:	e9c4 0001 	strd	r0, r0, [r4, #4]
  htim8.Init.RepetitionCounter = 0;
 80014f8:	e9c5 0004 	strd	r0, r0, [r5, #16]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80014fc:	4628      	mov	r0, r5
  htim8.Init.Period = 100-1;
 80014fe:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001500:	f005 fde6 	bl	80070d0 <HAL_TIM_Base_Init>
 8001504:	b108      	cbz	r0, 800150a <main+0x1ae>
 8001506:	b672      	cpsid	i
  while (1)
 8001508:	e7fe      	b.n	8001508 <main+0x1ac>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800150e:	4641      	mov	r1, r8
 8001510:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001512:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001514:	f005 fed0 	bl	80072b8 <HAL_TIM_ConfigClockSource>
 8001518:	4603      	mov	r3, r0
 800151a:	b108      	cbz	r0, 8001520 <main+0x1c4>
 800151c:	b672      	cpsid	i
  while (1)
 800151e:	e7fe      	b.n	800151e <main+0x1c2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001520:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001524:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001526:	4621      	mov	r1, r4
 8001528:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800152a:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800152c:	f005 ff8c 	bl	8007448 <HAL_TIMEx_MasterConfigSynchronization>
 8001530:	4601      	mov	r1, r0
 8001532:	b108      	cbz	r0, 8001538 <main+0x1dc>
 8001534:	b672      	cpsid	i
  while (1)
 8001536:	e7fe      	b.n	8001536 <main+0x1da>
  DAC_ChannelConfTypeDef sConfig = {0};
 8001538:	2224      	movs	r2, #36	@ 0x24
  hdac1.Instance = DAC1;
 800153a:	4d13      	ldr	r5, [pc, #76]	@ (8001588 <main+0x22c>)
  DAC_ChannelConfTypeDef sConfig = {0};
 800153c:	4640      	mov	r0, r8
 800153e:	f007 fb66 	bl	8008c0e <memset>
  hdac1.Instance = DAC1;
 8001542:	4b12      	ldr	r3, [pc, #72]	@ (800158c <main+0x230>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001544:	4628      	mov	r0, r5
  hdac1.Instance = DAC1;
 8001546:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001548:	f001 ffec 	bl	8003524 <HAL_DAC_Init>
 800154c:	4602      	mov	r2, r0
 800154e:	b108      	cbz	r0, 8001554 <main+0x1f8>
 8001550:	b672      	cpsid	i
  while (1)
 8001552:	e7fe      	b.n	8001552 <main+0x1f6>
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8001554:	231e      	movs	r3, #30
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001556:	4628      	mov	r0, r5
 8001558:	4641      	mov	r1, r8
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800155a:	9610      	str	r6, [sp, #64]	@ 0x40
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800155c:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800155e:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001560:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8001562:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001564:	f002 f8c2 	bl	80036ec <HAL_DAC_ConfigChannel>
 8001568:	b1a0      	cbz	r0, 8001594 <main+0x238>
 800156a:	b672      	cpsid	i
  while (1)
 800156c:	e7fe      	b.n	800156c <main+0x210>
 800156e:	bf00      	nop
 8001570:	58024400 	.word	0x58024400
 8001574:	58020800 	.word	0x58020800
 8001578:	2407c364 	.word	0x2407c364
 800157c:	43210000 	.word	0x43210000
 8001580:	2407c214 	.word	0x2407c214
 8001584:	40010400 	.word	0x40010400
 8001588:	2407c2d8 	.word	0x2407c2d8
 800158c:	40007400 	.word	0x40007400
 8001590:	40022000 	.word	0x40022000
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001594:	4a74      	ldr	r2, [pc, #464]	@ (8001768 <main+0x40c>)
 8001596:	6953      	ldr	r3, [r2, #20]
 8001598:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 800159c:	d123      	bne.n	80015e6 <main+0x28a>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800159e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80015a2:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80015a6:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015aa:	f643 70e0 	movw	r0, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80015ae:	f3c3 05c9 	ubfx	r5, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80015b2:	f3c3 334e 	ubfx	r3, r3, #13, #15
 80015b6:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015b8:	ea03 0600 	and.w	r6, r3, r0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80015bc:	4629      	mov	r1, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015be:	ea46 7781 	orr.w	r7, r6, r1, lsl #30
      } while (ways-- != 0U);
 80015c2:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80015c4:	f8c2 7260 	str.w	r7, [r2, #608]	@ 0x260
      } while (ways-- != 0U);
 80015c8:	d2f9      	bcs.n	80015be <main+0x262>
    } while(sets-- != 0U);
 80015ca:	3b20      	subs	r3, #32
 80015cc:	f113 0f20 	cmn.w	r3, #32
 80015d0:	d1f2      	bne.n	80015b8 <main+0x25c>
 80015d2:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80015d6:	6953      	ldr	r3, [r2, #20]
 80015d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015dc:	6153      	str	r3, [r2, #20]
 80015de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80015e2:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80015e6:	4b60      	ldr	r3, [pc, #384]	@ (8001768 <main+0x40c>)
 80015e8:	695a      	ldr	r2, [r3, #20]
 80015ea:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 80015ee:	d111      	bne.n	8001614 <main+0x2b8>
  __ASM volatile ("dsb 0xF":::"memory");
 80015f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80015f4:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80015f8:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80015fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001600:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001604:	695a      	ldr	r2, [r3, #20]
 8001606:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800160a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800160c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001610:	f3bf 8f6f 	isb	sy
  dctm_pool_init();
 8001614:	f7ff fd7c 	bl	8001110 <dctm_pool_init>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 8001618:	2500      	movs	r5, #0
  static_pool_init();
 800161a:	f7ff fd85 	bl	8001128 <static_pool_init>
  arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 800161e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001622:	4852      	ldr	r0, [pc, #328]	@ (800176c <main+0x410>)
 8001624:	f005 ffb8 	bl	8007598 <arm_rfft_fast_init_f32>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8001628:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800162c:	2100      	movs	r1, #0
 800162e:	4850      	ldr	r0, [pc, #320]	@ (8001770 <main+0x414>)
 8001630:	f001 fdfa 	bl	8003228 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcInput, BUFFER_SIZE*2);
 8001634:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001638:	494e      	ldr	r1, [pc, #312]	@ (8001774 <main+0x418>)
 800163a:	484d      	ldr	r0, [pc, #308]	@ (8001770 <main+0x414>)
 800163c:	f001 fb74 	bl	8002d28 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 8001640:	4a4d      	ldr	r2, [pc, #308]	@ (8001778 <main+0x41c>)
 8001642:	4629      	mov	r1, r5
 8001644:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001648:	484c      	ldr	r0, [pc, #304]	@ (800177c <main+0x420>)
 800164a:	9500      	str	r5, [sp, #0]
 800164c:	f001 ff80 	bl	8003550 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 8001650:	484b      	ldr	r0, [pc, #300]	@ (8001780 <main+0x424>)
  nodes[0] = &fx_handle_0;
 8001652:	4e4c      	ldr	r6, [pc, #304]	@ (8001784 <main+0x428>)
  HAL_TIM_Base_Start(&htim8);
 8001654:	f005 fde2 	bl	800721c <HAL_TIM_Base_Start>
  nodes[0] = &fx_handle_0;
 8001658:	4b4b      	ldr	r3, [pc, #300]	@ (8001788 <main+0x42c>)
  nodes[4]->type = FX_NULL;
 800165a:	4637      	mov	r7, r6
 800165c:	f8df a148 	ldr.w	sl, [pc, #328]	@ 80017a8 <main+0x44c>
  nodes[0] = &fx_handle_0;
 8001660:	6033      	str	r3, [r6, #0]
  nodes[1] = &fx_handle_1;
 8001662:	4b4a      	ldr	r3, [pc, #296]	@ (800178c <main+0x430>)
 8001664:	6073      	str	r3, [r6, #4]
  nodes[2] = &fx_handle_2;
 8001666:	4b4a      	ldr	r3, [pc, #296]	@ (8001790 <main+0x434>)
 8001668:	60b3      	str	r3, [r6, #8]
  nodes[3] = &fx_handle_3;
 800166a:	4b4a      	ldr	r3, [pc, #296]	@ (8001794 <main+0x438>)
 800166c:	60f3      	str	r3, [r6, #12]
  nodes[4] = &fx_handle_4;
 800166e:	4b4a      	ldr	r3, [pc, #296]	@ (8001798 <main+0x43c>)
 8001670:	6133      	str	r3, [r6, #16]
  srand(HAL_GetTick());  // seed the PRNG
 8001672:	f000 ff5b 	bl	800252c <HAL_GetTick>
 8001676:	f007 f959 	bl	800892c <srand>
  pipeInit(&apipe);
 800167a:	4848      	ldr	r0, [pc, #288]	@ (800179c <main+0x440>)
 800167c:	f000 fca2 	bl	8001fc4 <pipeInit>
  nodes[0]->type = FX_CHORUS;
 8001680:	6833      	ldr	r3, [r6, #0]
 8001682:	2204      	movs	r2, #4
 8001684:	701a      	strb	r2, [r3, #0]
  nodes[1]->type = FX_SUPRO;
 8001686:	2202      	movs	r2, #2
 8001688:	6873      	ldr	r3, [r6, #4]
 800168a:	701a      	strb	r2, [r3, #0]
  nodes[2]->type = FX_CABINET;
 800168c:	2201      	movs	r2, #1
 800168e:	68b3      	ldr	r3, [r6, #8]
 8001690:	701a      	strb	r2, [r3, #0]
  nodes[3]->type = FX_PHASOR;
 8001692:	2203      	movs	r2, #3
 8001694:	68f3      	ldr	r3, [r6, #12]
 8001696:	701a      	strb	r2, [r3, #0]
  nodes[4]->type = FX_NULL;
 8001698:	2205      	movs	r2, #5
 800169a:	6933      	ldr	r3, [r6, #16]
 800169c:	701a      	strb	r2, [r3, #0]
	  FX_INIT(nodes[i]);
 800169e:	f857 0b04 	ldr.w	r0, [r7], #4
  for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 80016a2:	3501      	adds	r5, #1
	  FX_INIT(nodes[i]);
 80016a4:	7803      	ldrb	r3, [r0, #0]
 80016a6:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 80016aa:	4798      	blx	r3
  for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 80016ac:	2d05      	cmp	r5, #5
 80016ae:	d1f6      	bne.n	800169e <main+0x342>
  float32_t passed_params[3] = {0.8 , 0.01, 2.0};
 80016b0:	4b3b      	ldr	r3, [pc, #236]	@ (80017a0 <main+0x444>)
 80016b2:	46a3      	mov	fp, r4
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 80016b4:	f04f 0900 	mov.w	r9, #0
 80016b8:	4f3a      	ldr	r7, [pc, #232]	@ (80017a4 <main+0x448>)
  float32_t phaser_params[3] = {0.5, 0.1, 1.5};
 80016ba:	f103 050c 	add.w	r5, r3, #12
  float32_t passed_params[3] = {0.8 , 0.01, 2.0};
 80016be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  float32_t phaser_params[3] = {0.5, 0.1, 1.5};
 80016c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016ca:	e888 0007 	stmia.w	r8, {r0, r1, r2}
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 80016ce:	6833      	ldr	r3, [r6, #0]
 80016d0:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
	  if( FX_NULL(nodes[0]) != NULL )
 80016d4:	4618      	mov	r0, r3
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 80016d6:	454a      	cmp	r2, r9
 80016d8:	dd13      	ble.n	8001702 <main+0x3a6>
	  if( FX_NULL(nodes[0]) != NULL )
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80016e0:	4798      	blx	r3
 80016e2:	b148      	cbz	r0, 80016f8 <main+0x39c>
		  FX_PARAM(nodes[0], i) = passed_params[i];
 80016e4:	6830      	ldr	r0, [r6, #0]
 80016e6:	7803      	ldrb	r3, [r0, #0]
 80016e8:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80016ec:	4798      	blx	r3
 80016ee:	f8db 2000 	ldr.w	r2, [fp]
 80016f2:	eb00 0389 	add.w	r3, r0, r9, lsl #2
 80016f6:	601a      	str	r2, [r3, #0]
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 80016f8:	f109 0901 	add.w	r9, r9, #1
 80016fc:	f10b 0b04 	add.w	fp, fp, #4
 8001700:	e7e5      	b.n	80016ce <main+0x372>
 8001702:	4645      	mov	r5, r8
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 8001704:	2400      	movs	r4, #0
 8001706:	6833      	ldr	r3, [r6, #0]
 8001708:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800170c:	42a3      	cmp	r3, r4
 800170e:	dd11      	ble.n	8001734 <main+0x3d8>
	  if( FX_NULL(nodes[3]) != NULL )
 8001710:	68f0      	ldr	r0, [r6, #12]
 8001712:	7803      	ldrb	r3, [r0, #0]
 8001714:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001718:	4798      	blx	r3
 800171a:	b140      	cbz	r0, 800172e <main+0x3d2>
		  FX_PARAM(nodes[3], i) = phaser_params[i];
 800171c:	68f0      	ldr	r0, [r6, #12]
 800171e:	7803      	ldrb	r3, [r0, #0]
 8001720:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001724:	4798      	blx	r3
 8001726:	682a      	ldr	r2, [r5, #0]
 8001728:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 800172c:	601a      	str	r2, [r3, #0]
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 800172e:	3401      	adds	r4, #1
 8001730:	3504      	adds	r5, #4
 8001732:	e7e8      	b.n	8001706 <main+0x3aa>
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 8001734:	2400      	movs	r4, #0
 8001736:	6833      	ldr	r3, [r6, #0]
 8001738:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800173c:	42a3      	cmp	r3, r4
 800173e:	dd35      	ble.n	80017ac <main+0x450>
	  if( FX_NULL(nodes[4]) != NULL )
 8001740:	6930      	ldr	r0, [r6, #16]
 8001742:	7803      	ldrb	r3, [r0, #0]
 8001744:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001748:	4798      	blx	r3
 800174a:	b148      	cbz	r0, 8001760 <main+0x404>
		  FX_PARAM(nodes[4], i) = phaser_params[i];
 800174c:	6930      	ldr	r0, [r6, #16]
 800174e:	7803      	ldrb	r3, [r0, #0]
 8001750:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001754:	4798      	blx	r3
 8001756:	f8d8 2000 	ldr.w	r2, [r8]
 800175a:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 800175e:	601a      	str	r2, [r3, #0]
  for( int i = 0; i < nodes[0]->num_params ; ++i) {
 8001760:	3401      	adds	r4, #1
 8001762:	f108 0804 	add.w	r8, r8, #4
 8001766:	e7e6      	b.n	8001736 <main+0x3da>
 8001768:	e000ed00 	.word	0xe000ed00
 800176c:	2406d0cc 	.word	0x2406d0cc
 8001770:	2407c364 	.word	0x2407c364
 8001774:	2406c0cc 	.word	0x2406c0cc
 8001778:	2406b0cc 	.word	0x2406b0cc
 800177c:	2407c2d8 	.word	0x2407c2d8
 8001780:	2407c214 	.word	0x2407c214
 8001784:	2406d0e4 	.word	0x2406d0e4
 8001788:	2406d1b8 	.word	0x2406d1b8
 800178c:	2406d188 	.word	0x2406d188
 8001790:	2406d158 	.word	0x2406d158
 8001794:	2406d128 	.word	0x2406d128
 8001798:	2406d0f8 	.word	0x2406d0f8
 800179c:	2406d1e8 	.word	0x2406d1e8
 80017a0:	08009e80 	.word	0x08009e80
 80017a4:	2400001c 	.word	0x2400001c
 80017a8:	24000004 	.word	0x24000004
 80017ac:	f8df 81f8 	ldr.w	r8, [pc, #504]	@ 80019a8 <main+0x64c>
 80017b0:	4d71      	ldr	r5, [pc, #452]	@ (8001978 <main+0x61c>)
						  FX_PARAM(nodes[j], i) = (float)rand()/(float)(RAND_MAX/ 1.0f);
 80017b2:	ed9f 8a72 	vldr	s16, [pc, #456]	@ 800197c <main+0x620>
 80017b6:	4c72      	ldr	r4, [pc, #456]	@ (8001980 <main+0x624>)
	  if (apipe.bufferReady)
 80017b8:	f898 3010 	ldrb.w	r3, [r8, #16]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f000 80d0 	beq.w	8001962 <main+0x606>
		 apipe.updateDelayBuffer(&apipe);
 80017c2:	f8d8 301c 	ldr.w	r3, [r8, #28]
 80017c6:	486f      	ldr	r0, [pc, #444]	@ (8001984 <main+0x628>)
 80017c8:	4798      	blx	r3
		 apipe.loadProcess(&apipe);
 80017ca:	f8d8 3028 	ldr.w	r3, [r8, #40]	@ 0x28
 80017ce:	486d      	ldr	r0, [pc, #436]	@ (8001984 <main+0x628>)
 80017d0:	4798      	blx	r3
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2108      	movs	r1, #8
 80017d6:	486c      	ldr	r0, [pc, #432]	@ (8001988 <main+0x62c>)
 80017d8:	f003 fb20 	bl	8004e1c <HAL_GPIO_WritePin>
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80017dc:	4b6b      	ldr	r3, [pc, #428]	@ (800198c <main+0x630>)
			sum_of_squares += apipe.processBuffer[i] * apipe.processBuffer[i];
 80017de:	edd4 7a00 	vldr	s15, [r4]
 80017e2:	ecb3 7a01 	vldmia	r3!, {s14}
 80017e6:	eee7 7a07 	vfma.f32	s15, s14, s14
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80017ea:	429d      	cmp	r5, r3
			sum_of_squares += apipe.processBuffer[i] * apipe.processBuffer[i];
 80017ec:	edc4 7a00 	vstr	s15, [r4]
		for (int i = 0; i < BUFFER_SIZE; i++) {
 80017f0:	d1f5      	bne.n	80017de <main+0x482>
		if (( sum_of_squares / BUFFER_SIZE) < noise_thresh){
 80017f2:	edd4 7a00 	vldr	s15, [r4]
 80017f6:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8001990 <main+0x634>
 80017fa:	4b66      	ldr	r3, [pc, #408]	@ (8001994 <main+0x638>)
 80017fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001800:	ed93 7a00 	vldr	s14, [r3]
 8001804:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180c:	f100 80ab 	bmi.w	8001966 <main+0x60a>
		sum_of_squares = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	46b3      	mov	fp, r6
		 for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 8001814:	f04f 0900 	mov.w	r9, #0
				nodes[i]->process(nodes[i], &apipe);
 8001818:	495a      	ldr	r1, [pc, #360]	@ (8001984 <main+0x628>)
		sum_of_squares = 0;
 800181a:	6023      	str	r3, [r4, #0]
				nodes[i]->process(nodes[i], &apipe);
 800181c:	f85b 0b04 	ldr.w	r0, [fp], #4
		 for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 8001820:	f109 0901 	add.w	r9, r9, #1
				nodes[i]->process(nodes[i], &apipe);
 8001824:	6843      	ldr	r3, [r0, #4]
 8001826:	4798      	blx	r3
		 for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 8001828:	f1b9 0f05 	cmp.w	r9, #5
 800182c:	4955      	ldr	r1, [pc, #340]	@ (8001984 <main+0x628>)
 800182e:	d1f5      	bne.n	800181c <main+0x4c0>
	     arm_scale_f32(apipe.processBuffer, 0.01, apipe.processBuffer, BUFFER_SIZE);
 8001830:	4956      	ldr	r1, [pc, #344]	@ (800198c <main+0x630>)
 8001832:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001836:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 8001998 <main+0x63c>
 800183a:	4608      	mov	r0, r1
		 apipe.updateDACOutput(&apipe, dacOutput);
 800183c:	f8df 916c 	ldr.w	r9, [pc, #364]	@ 80019ac <main+0x650>
	     arm_scale_f32(apipe.processBuffer, 0.01, apipe.processBuffer, BUFFER_SIZE);
 8001840:	f006 fc9c 	bl	800817c <arm_scale_f32>
		 arm_copy_f32(apipe.processBuffer, apipe.outBuffer, BUFFER_SIZE);
 8001844:	4b55      	ldr	r3, [pc, #340]	@ (800199c <main+0x640>)
 8001846:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800184a:	6859      	ldr	r1, [r3, #4]
 800184c:	f103 0008 	add.w	r0, r3, #8
 8001850:	f005 fe72 	bl	8007538 <arm_copy_f32>
		 apipe.updateDACOutput(&apipe, dacOutput);
 8001854:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8001858:	484a      	ldr	r0, [pc, #296]	@ (8001984 <main+0x628>)
 800185a:	4649      	mov	r1, r9
 800185c:	4798      	blx	r3
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800185e:	f009 021f 	and.w	r2, r9, #31
 8001862:	464b      	mov	r3, r9
 8001864:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
  __ASM volatile ("dsb 0xF":::"memory");
 8001868:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800186c:	494c      	ldr	r1, [pc, #304]	@ (80019a0 <main+0x644>)
 800186e:	3a20      	subs	r2, #32
 8001870:	f8c1 3268 	str.w	r3, [r1, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001874:	3320      	adds	r3, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001876:	2a00      	cmp	r2, #0
 8001878:	dcf9      	bgt.n	800186e <main+0x512>
 800187a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800187e:	f3bf 8f6f 	isb	sy
		 apipe.bufferReady = false;
 8001882:	f04f 0900 	mov.w	r9, #0
		 volatile GPIO_PinState trig = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8001886:	2108      	movs	r1, #8
 8001888:	483f      	ldr	r0, [pc, #252]	@ (8001988 <main+0x62c>)
		 apipe.bufferReady = false;
 800188a:	f888 9010 	strb.w	r9, [r8, #16]
		 volatile GPIO_PinState trig = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 800188e:	f003 fabf 	bl	8004e10 <HAL_GPIO_ReadPin>
 8001892:	f88d 0017 	strb.w	r0, [sp, #23]
		 if (trig == GPIO_PIN_SET) {
 8001896:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d18c      	bne.n	80017b8 <main+0x45c>
 800189e:	46b3      	mov	fp, r6
    	    	  nodes[i]->clean(nodes[i]);
 80018a0:	f85b 0b04 	ldr.w	r0, [fp], #4
    	    for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 80018a4:	f109 0901 	add.w	r9, r9, #1
    	    	  nodes[i]->clean(nodes[i]);
 80018a8:	6883      	ldr	r3, [r0, #8]
 80018aa:	4798      	blx	r3
    	    for (int i = 0 ; i< 5 ; ++i) { // i < MAX_NODES
 80018ac:	f1b9 0f05 	cmp.w	r9, #5
 80018b0:	d1f6      	bne.n	80018a0 <main+0x544>
			 volatile uint32_t idx1 = rand() % 6;
 80018b2:	f04f 0906 	mov.w	r9, #6
		     dctm_pool_init();
 80018b6:	f7ff fc2b 	bl	8001110 <dctm_pool_init>
		     static_pool_init();
 80018ba:	f7ff fc35 	bl	8001128 <static_pool_init>
		     memset(apipe.processBuffer, 0,  BUFFER_SIZE *sizeof(apipe.processBuffer[0]));
 80018be:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018c2:	2100      	movs	r1, #0
 80018c4:	4831      	ldr	r0, [pc, #196]	@ (800198c <main+0x630>)
 80018c6:	f007 f9a2 	bl	8008c0e <memset>
			 for (int i = 0 ; i < 5 ; ++i) { // i < MAX_NODES
 80018ca:	f04f 0b00 	mov.w	fp, #0
			 volatile uint32_t idx1 = rand() % 6;
 80018ce:	f007 f85b 	bl	8008988 <rand>
 80018d2:	4632      	mov	r2, r6
 80018d4:	fb90 f3f9 	sdiv	r3, r0, r9
 80018d8:	fb03 0019 	mls	r0, r3, r9, r0
 80018dc:	9006      	str	r0, [sp, #24]
						 nodes[i]->type = ++idx1 % 6;
 80018de:	9b06      	ldr	r3, [sp, #24]
			 for (int i = 0 ; i < 5 ; ++i) { // i < MAX_NODES
 80018e0:	f10b 0b01 	add.w	fp, fp, #1
						 nodes[i]->type = ++idx1 % 6;
 80018e4:	f852 0b04 	ldr.w	r0, [r2], #4
 80018e8:	3301      	adds	r3, #1
 80018ea:	9203      	str	r2, [sp, #12]
 80018ec:	9306      	str	r3, [sp, #24]
 80018ee:	fbb3 f1f9 	udiv	r1, r3, r9
 80018f2:	fb09 3311 	mls	r3, r9, r1, r3
 80018f6:	7003      	strb	r3, [r0, #0]
						 fx_init[nodes[i]->type](nodes[i]);
 80018f8:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 80018fc:	4798      	blx	r3
			 for (int i = 0 ; i < 5 ; ++i) { // i < MAX_NODES
 80018fe:	f1bb 0f05 	cmp.w	fp, #5
 8001902:	9a03      	ldr	r2, [sp, #12]
 8001904:	d1eb      	bne.n	80018de <main+0x582>
 8001906:	46b3      	mov	fp, r6
			 for(int j = 0; j < 5 ; ++j ) {
 8001908:	2300      	movs	r3, #0
				 for( int i = 0; i < nodes[j]->num_params ; ++i) {
 800190a:	f04f 0900 	mov.w	r9, #0
 800190e:	9303      	str	r3, [sp, #12]
 8001910:	e019      	b.n	8001946 <main+0x5ea>
					 if( FX_NULL(nodes[j]) != NULL )
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001918:	4798      	blx	r3
 800191a:	b190      	cbz	r0, 8001942 <main+0x5e6>
						  FX_PARAM(nodes[j], i) = (float)rand()/(float)(RAND_MAX/ 1.0f);
 800191c:	f007 f834 	bl	8008988 <rand>
 8001920:	f8db 3000 	ldr.w	r3, [fp]
 8001924:	ee08 0a90 	vmov	s17, r0
 8001928:	7819      	ldrb	r1, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f857 3021 	ldr.w	r3, [r7, r1, lsl #2]
 8001930:	4798      	blx	r3
 8001932:	eef8 7ae8 	vcvt.f32.s32	s15, s17
 8001936:	eb00 0389 	add.w	r3, r0, r9, lsl #2
 800193a:	ee67 7a88 	vmul.f32	s15, s15, s16
 800193e:	edc3 7a00 	vstr	s15, [r3]
				 for( int i = 0; i < nodes[j]->num_params ; ++i) {
 8001942:	f109 0901 	add.w	r9, r9, #1
 8001946:	f8db 3000 	ldr.w	r3, [fp]
 800194a:	f893 102c 	ldrb.w	r1, [r3, #44]	@ 0x2c
					 if( FX_NULL(nodes[j]) != NULL )
 800194e:	4618      	mov	r0, r3
				 for( int i = 0; i < nodes[j]->num_params ; ++i) {
 8001950:	4549      	cmp	r1, r9
 8001952:	dcde      	bgt.n	8001912 <main+0x5b6>
			 for(int j = 0; j < 5 ; ++j ) {
 8001954:	9b03      	ldr	r3, [sp, #12]
 8001956:	f10b 0b04 	add.w	fp, fp, #4
 800195a:	3301      	adds	r3, #1
 800195c:	2b05      	cmp	r3, #5
 800195e:	d1d4      	bne.n	800190a <main+0x5ae>
 8001960:	e72a      	b.n	80017b8 <main+0x45c>
	      __WFI();
 8001962:	bf30      	wfi
 8001964:	e728      	b.n	80017b8 <main+0x45c>
			 arm_fill_f32(0.0f, apipe.processBuffer, BUFFER_SIZE);
 8001966:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80019a4 <main+0x648>
 800196a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800196e:	4807      	ldr	r0, [pc, #28]	@ (800198c <main+0x630>)
 8001970:	f005 fdc4 	bl	80074fc <arm_fill_f32>
 8001974:	e74c      	b.n	8001810 <main+0x4b4>
 8001976:	bf00      	nop
 8001978:	240721f0 	.word	0x240721f0
 800197c:	30000000 	.word	0x30000000
 8001980:	2406b0c8 	.word	0x2406b0c8
 8001984:	2406d1e8 	.word	0x2406d1e8
 8001988:	58020800 	.word	0x58020800
 800198c:	240711f0 	.word	0x240711f0
 8001990:	3a800000 	.word	0x3a800000
 8001994:	24000000 	.word	0x24000000
 8001998:	3c23d70a 	.word	0x3c23d70a
 800199c:	240711e8 	.word	0x240711e8
 80019a0:	e000ed00 	.word	0xe000ed00
 80019a4:	00000000 	.word	0x00000000
 80019a8:	2407c1e8 	.word	0x2407c1e8
 80019ac:	2406b0cc 	.word	0x2406b0cc

080019b0 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80019b0:	b672      	cpsid	i
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <Error_Handler+0x2>

080019b4 <partitioned_fir_convolution_fft>:
__attribute__((section(".dtcm"), aligned(32))) float zeropad[FFT_SIZE];
float fftOut[FFT_SIZE];


void partitioned_fir_convolution_fft(pipe *pipe, fir_t *fir, float* overlap_state_buf )
{
 80019b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	float *zeropaddedinput = zeropad;
	float *overlap         = overlap_state_buf;

    // prepare input
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 80019b8:	f244 0408 	movw	r4, #16392	@ 0x4008
{
 80019bc:	b08b      	sub	sp, #44	@ 0x2c
 80019be:	4613      	mov	r3, r2
 80019c0:	460d      	mov	r5, r1
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 80019c2:	4404      	add	r4, r0
 80019c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019c8:	4933      	ldr	r1, [pc, #204]	@ (8001a98 <partitioned_fir_convolution_fft+0xe4>)
 80019ca:	4620      	mov	r0, r4
{
 80019cc:	9307      	str	r3, [sp, #28]
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 80019ce:	f005 fdb3 	bl	8007538 <arm_copy_f32>
    arm_fill_f32(0.0f, &zeropaddedinput[BUFFER_SIZE], BUFFER_SIZE);
 80019d2:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8001a9c <partitioned_fir_convolution_fft+0xe8>
 80019d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019da:	4831      	ldr	r0, [pc, #196]	@ (8001aa0 <partitioned_fir_convolution_fft+0xec>)
 80019dc:	f005 fd8e 	bl	80074fc <arm_fill_f32>

    // forward FFT
    arm_rfft_fast_f32(&fft, zeropaddedinput, fftOut, 0);
 80019e0:	2300      	movs	r3, #0
 80019e2:	4a30      	ldr	r2, [pc, #192]	@ (8001aa4 <partitioned_fir_convolution_fft+0xf0>)
 80019e4:	492c      	ldr	r1, [pc, #176]	@ (8001a98 <partitioned_fir_convolution_fft+0xe4>)
 80019e6:	4830      	ldr	r0, [pc, #192]	@ (8001aa8 <partitioned_fir_convolution_fft+0xf4>)
 80019e8:	f005 fe88 	bl	80076fc <arm_rfft_fast_f32>

    // save index and spectrum
    fir->prev_fftidx = fir->curr_fftidx;
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 80019ec:	482d      	ldr	r0, [pc, #180]	@ (8001aa4 <partitioned_fir_convolution_fft+0xf0>)
 80019ee:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 80019f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80019f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    fir->prev_fftidx = fir->curr_fftidx;
 80019fa:	60eb      	str	r3, [r5, #12]
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 80019fc:	f005 fd9c 	bl	8007538 <arm_copy_f32>

    arm_fill_f32(0.0f, fftOut, FFT_SIZE);              /* clear accumulator */
 8001a00:	4828      	ldr	r0, [pc, #160]	@ (8001aa4 <partitioned_fir_convolution_fft+0xf0>)
 8001a02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a06:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8001a9c <partitioned_fir_convolution_fft+0xe8>
 8001a0a:	f005 fd77 	bl	80074fc <arm_fill_f32>

    const uint32_t segs = fir->numSegments;
 8001a0e:	692b      	ldr	r3, [r5, #16]
 8001a10:	f8df e090 	ldr.w	lr, [pc, #144]	@ 8001aa4 <partitioned_fir_convolution_fft+0xf0>
    uint32_t i = 0;
 8001a14:	f04f 0c00 	mov.w	ip, #0
    const uint32_t segs = fir->numSegments;
 8001a18:	9303      	str	r3, [sp, #12]
    uint32_t idx = fir->prev_fftidx;

    // partitioned convolution with pointer arithmetic
    do {
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8001a1a:	686b      	ldr	r3, [r5, #4]
 8001a1c:	f50e 50ff 	add.w	r0, lr, #8160	@ 0x1fe0
		}
		if (idx-- == 0) {
			idx = segs - 1;
		}

    } while (idx != fir->curr_fftidx);
 8001a20:	68aa      	ldr	r2, [r5, #8]
 8001a22:	f50e 5700 	add.w	r7, lr, #8192	@ 0x2000
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8001a26:	9305      	str	r3, [sp, #20]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8001a28:	682b      	ldr	r3, [r5, #0]
    } while (idx != fir->curr_fftidx);
 8001a2a:	9204      	str	r2, [sp, #16]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8001a2c:	9306      	str	r3, [sp, #24]
 8001a2e:	f50e 5380 	add.w	r3, lr, #4096	@ 0x1000
    uint32_t idx = fir->prev_fftidx;
 8001a32:	68ee      	ldr	r6, [r5, #12]
                     float accR = __builtin_fmaf(xr, hr,
 8001a34:	f603 72f8 	addw	r2, r3, #4088	@ 0xff8
 8001a38:	f603 7be8 	addw	fp, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8001a3c:	f603 7aec 	addw	sl, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 8001a40:	f503 697f 	add.w	r9, r3, #4080	@ 0xff0
                     float accI = __builtin_fmaf(xr, hi,
 8001a44:	f603 78f4 	addw	r8, r3, #4084	@ 0xff4
 8001a48:	f603 73fc 	addw	r3, r3, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 8001a4c:	9201      	str	r2, [sp, #4]
                     float accI = __builtin_fmaf(xr, hi,
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	e9cd 4508 	strd	r4, r5, [sp, #32]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8001a54:	9b05      	ldr	r3, [sp, #20]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8001a56:	ed9e 7a00 	vldr	s14, [lr]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8001a5a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8001a5e:	9b06      	ldr	r3, [sp, #24]
                 yPtr[1] += xPtr[1] * hPtr[1];
 8001a60:	edde 7a01 	vldr	s15, [lr, #4]
 8001a64:	f105 0158 	add.w	r1, r5, #88	@ 0x58
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8001a68:	f853 402c 	ldr.w	r4, [r3, ip, lsl #2]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8001a6c:	ed95 5a00 	vldr	s10, [r5]
 8001a70:	edd4 5a00 	vldr	s11, [r4]
 8001a74:	f104 0258 	add.w	r2, r4, #88	@ 0x58
                 yPtr[1] += xPtr[1] * hPtr[1];
 8001a78:	ed95 6a01 	vldr	s12, [r5, #4]
 8001a7c:	edd4 6a01 	vldr	s13, [r4, #4]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8001a80:	eea5 7a25 	vfma.f32	s14, s10, s11
                 yPtr[1] += xPtr[1] * hPtr[1];
 8001a84:	eee6 7a26 	vfma.f32	s15, s12, s13
                 yPtr[0] += xPtr[0] * hPtr[0];
 8001a88:	ed8e 7a00 	vstr	s14, [lr]
                 yPtr[1] += xPtr[1] * hPtr[1];
 8001a8c:	edce 7a01 	vstr	s15, [lr, #4]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001a90:	f8df e010 	ldr.w	lr, [pc, #16]	@ 8001aa4 <partitioned_fir_convolution_fft+0xf0>
 8001a94:	4673      	mov	r3, lr
 8001a96:	e009      	b.n	8001aac <partitioned_fir_convolution_fft+0xf8>
 8001a98:	2000f020 	.word	0x2000f020
 8001a9c:	00000000 	.word	0x00000000
 8001aa0:	20010020 	.word	0x20010020
 8001aa4:	2407c3c8 	.word	0x2407c3c8
 8001aa8:	2406d0cc 	.word	0x2406d0cc
                         float xr = *xPtr++; float xi = *xPtr++;
 8001aac:	ed51 7a13 	vldr	s15, [r1, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001ab0:	3350      	adds	r3, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8001ab2:	ed52 2a14 	vldr	s5, [r2, #-80]	@ 0xffffffb0
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001ab6:	3150      	adds	r1, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8001ab8:	ed52 3a13 	vldr	s7, [r2, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001abc:	3250      	adds	r2, #80	@ 0x50
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001abe:	ed13 4a12 	vldr	s8, [r3, #-72]	@ 0xffffffb8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001ac2:	ed53 4a11 	vldr	s9, [r3, #-68]	@ 0xffffffbc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001ac6:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float xr = *xPtr++; float xi = *xPtr++;
 8001aca:	ed11 3a28 	vldr	s6, [r1, #-160]	@ 0xffffff60
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001ace:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001ad2:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001ad6:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001ada:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001ade:	ed13 6a0d 	vldr	s12, [r3, #-52]	@ 0xffffffcc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001ae2:	ed13 7a0c 	vldr	s14, [r3, #-48]	@ 0xffffffd0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001ae6:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001aea:	ed53 7a0b 	vldr	s15, [r3, #-44]	@ 0xffffffd4
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001aee:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 8001af2:	ed03 4a12 	vstr	s8, [r3, #-72]	@ 0xffffffb8
                         *(yPtr+1) = accI;
 8001af6:	ed43 4a11 	vstr	s9, [r3, #-68]	@ 0xffffffbc
                         float hr = *hPtr++; float hi = *hPtr++;
 8001afa:	ed52 3a26 	vldr	s7, [r2, #-152]	@ 0xffffff68
 8001afe:	ed52 4a25 	vldr	s9, [r2, #-148]	@ 0xffffff6c
                         float xr = *xPtr++; float xi = *xPtr++;
 8001b02:	ed11 3a25 	vldr	s6, [r1, #-148]	@ 0xffffff6c
 8001b06:	ed11 4a26 	vldr	s8, [r1, #-152]	@ 0xffffff68
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b0a:	eea3 5a64 	vfms.f32	s10, s6, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b0e:	eee3 5a23 	vfma.f32	s11, s6, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b12:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b16:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *yPtr     = accR;
 8001b1a:	ed03 5a10 	vstr	s10, [r3, #-64]	@ 0xffffffc0
                         *(yPtr+1) = accI;
 8001b1e:	ed43 5a0f 	vstr	s11, [r3, #-60]	@ 0xffffffc4
                         float xr = *xPtr++; float xi = *xPtr++;
 8001b22:	ed11 4a23 	vldr	s8, [r1, #-140]	@ 0xffffff74
                         float hr = *hPtr++; float hi = *hPtr++;
 8001b26:	ed52 5a24 	vldr	s11, [r2, #-144]	@ 0xffffff70
 8001b2a:	ed52 4a23 	vldr	s9, [r2, #-140]	@ 0xffffff74
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b2e:	eea4 6a25 	vfma.f32	s12, s8, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8001b32:	ed11 5a24 	vldr	s10, [r1, #-144]	@ 0xffffff70
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b36:	eee4 6a64 	vfms.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b3a:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b3e:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *(yPtr+1) = accI;
 8001b42:	ed03 6a0d 	vstr	s12, [r3, #-52]	@ 0xffffffcc
                         *yPtr     = accR;
 8001b46:	ed43 6a0e 	vstr	s13, [r3, #-56]	@ 0xffffffc8
                         float xr = *xPtr++; float xi = *xPtr++;
 8001b4a:	ed11 5a21 	vldr	s10, [r1, #-132]	@ 0xffffff7c
                         float hr = *hPtr++; float hi = *hPtr++;
 8001b4e:	ed52 5a22 	vldr	s11, [r2, #-136]	@ 0xffffff78
 8001b52:	ed52 6a21 	vldr	s13, [r2, #-132]	@ 0xffffff7c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b56:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8001b5a:	ed11 6a22 	vldr	s12, [r1, #-136]	@ 0xffffff78
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b5e:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b62:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b66:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 8001b6a:	ed43 7a0b 	vstr	s15, [r3, #-44]	@ 0xffffffd4
                         *yPtr     = accR;
 8001b6e:	ed03 7a0c 	vstr	s14, [r3, #-48]	@ 0xffffffd0
                         float xr = *xPtr++; float xi = *xPtr++;
 8001b72:	ed11 3a20 	vldr	s6, [r1, #-128]	@ 0xffffff80
 8001b76:	ed51 7a1f 	vldr	s15, [r1, #-124]	@ 0xffffff84
                         float hr = *hPtr++; float hi = *hPtr++;
 8001b7a:	ed52 3a1f 	vldr	s7, [r2, #-124]	@ 0xffffff84
 8001b7e:	ed52 2a20 	vldr	s5, [r2, #-128]	@ 0xffffff80
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b82:	ed13 4a0a 	vldr	s8, [r3, #-40]	@ 0xffffffd8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b86:	ed53 4a09 	vldr	s9, [r3, #-36]	@ 0xffffffdc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b8a:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b8e:	ed53 5a08 	vldr	s11, [r3, #-32]	@ 0xffffffe0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b92:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b96:	ed13 5a07 	vldr	s10, [r3, #-28]	@ 0xffffffe4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001b9a:	ed13 6a06 	vldr	s12, [r3, #-24]	@ 0xffffffe8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001b9e:	ed53 6a05 	vldr	s13, [r3, #-20]	@ 0xffffffec
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001ba2:	ed53 7a04 	vldr	s15, [r3, #-16]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001ba6:	ed13 7a03 	vldr	s14, [r3, #-12]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001baa:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001bae:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 8001bb2:	ed03 4a0a 	vstr	s8, [r3, #-40]	@ 0xffffffd8
                         *(yPtr+1) = accI;
 8001bb6:	ed43 4a09 	vstr	s9, [r3, #-36]	@ 0xffffffdc
                         float hr = *hPtr++; float hi = *hPtr++;
 8001bba:	ed52 4a1e 	vldr	s9, [r2, #-120]	@ 0xffffff88
                         float xr = *xPtr++; float xi = *xPtr++;
 8001bbe:	ed11 3a1d 	vldr	s6, [r1, #-116]	@ 0xffffff8c
                         float hr = *hPtr++; float hi = *hPtr++;
 8001bc2:	ed52 3a1d 	vldr	s7, [r2, #-116]	@ 0xffffff8c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001bc6:	eea3 5a24 	vfma.f32	s10, s6, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 8001bca:	ed11 4a1e 	vldr	s8, [r1, #-120]	@ 0xffffff88
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001bce:	eee3 5a63 	vfms.f32	s11, s6, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001bd2:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001bd6:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *(yPtr+1) = accI;
 8001bda:	ed03 5a07 	vstr	s10, [r3, #-28]	@ 0xffffffe4
                         *yPtr     = accR;
 8001bde:	ed43 5a08 	vstr	s11, [r3, #-32]	@ 0xffffffe0
                         float xr = *xPtr++; float xi = *xPtr++;
 8001be2:	ed11 4a1b 	vldr	s8, [r1, #-108]	@ 0xffffff94
                         float hr = *hPtr++; float hi = *hPtr++;
 8001be6:	ed52 4a1c 	vldr	s9, [r2, #-112]	@ 0xffffff90
 8001bea:	ed52 5a1b 	vldr	s11, [r2, #-108]	@ 0xffffff94
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001bee:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 8001bf2:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001bf6:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001bfa:	eee5 6a25 	vfma.f32	s13, s10, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001bfe:	eea5 6a24 	vfma.f32	s12, s10, s9
                         *(yPtr+1) = accI;
 8001c02:	ed43 6a05 	vstr	s13, [r3, #-20]	@ 0xffffffec
                         *yPtr     = accR;
 8001c06:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
                         float hr = *hPtr++; float hi = *hPtr++;
 8001c0a:	ed52 6a1a 	vldr	s13, [r2, #-104]	@ 0xffffff98
 8001c0e:	ed52 5a19 	vldr	s11, [r2, #-100]	@ 0xffffff9c
                         float xr = *xPtr++; float xi = *xPtr++;
 8001c12:	ed11 5a19 	vldr	s10, [r1, #-100]	@ 0xffffff9c
 8001c16:	ed11 6a1a 	vldr	s12, [r1, #-104]	@ 0xffffff98
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c1a:	eea5 7a26 	vfma.f32	s14, s10, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c1e:	eee5 7a65 	vfms.f32	s15, s10, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c22:	eea6 7a25 	vfma.f32	s14, s12, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c26:	eee6 7a26 	vfma.f32	s15, s12, s13
                         *(yPtr+1) = accI;
 8001c2a:	ed03 7a03 	vstr	s14, [r3, #-12]
                         *yPtr     = accR;
 8001c2e:	ed43 7a04 	vstr	s15, [r3, #-16]
                         float xr = *xPtr++; float xi = *xPtr++;
 8001c32:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
                         float hr = *hPtr++; float hi = *hPtr++;
 8001c36:	ed52 5a17 	vldr	s11, [r2, #-92]	@ 0xffffffa4
                         float xr = *xPtr++; float xi = *xPtr++;
 8001c3a:	ed11 4a17 	vldr	s8, [r1, #-92]	@ 0xffffffa4
                         float hr = *hPtr++; float hi = *hPtr++;
 8001c3e:	ed52 4a18 	vldr	s9, [r2, #-96]	@ 0xffffffa0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c42:	ed13 6a02 	vldr	s12, [r3, #-8]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c46:	ed53 6a01 	vldr	s13, [r3, #-4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c4a:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c4e:	ed93 7a00 	vldr	s14, [r3]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c52:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c56:	edd3 7a01 	vldr	s15, [r3, #4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c5a:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c5e:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *yPtr     = accR;
 8001c62:	ed03 6a02 	vstr	s12, [r3, #-8]
                         *(yPtr+1) = accI;
 8001c66:	ed43 6a01 	vstr	s13, [r3, #-4]
                         float xr = *xPtr++; float xi = *xPtr++;
 8001c6a:	ed11 5a15 	vldr	s10, [r1, #-84]	@ 0xffffffac
                         float hr = *hPtr++; float hi = *hPtr++;
 8001c6e:	ed52 5a16 	vldr	s11, [r2, #-88]	@ 0xffffffa8
 8001c72:	ed52 6a15 	vldr	s13, [r2, #-84]	@ 0xffffffac
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c76:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8001c7a:	ed11 6a16 	vldr	s12, [r1, #-88]	@ 0xffffffa8
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c7e:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001c82:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001c86:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 8001c8a:	edc3 7a01 	vstr	s15, [r3, #4]
                         *yPtr     = accR;
 8001c8e:	ed83 7a00 	vstr	s14, [r3]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001c92:	4283      	cmp	r3, r0
 8001c94:	f47f af0a 	bne.w	8001aac <partitioned_fir_convolution_fft+0xf8>
                     float accR = __builtin_fmaf(xr, hr,
 8001c98:	9b01      	ldr	r3, [sp, #4]
		if (++i >= segs) {
 8001c9a:	f10c 0c01 	add.w	ip, ip, #1
                     float accI = __builtin_fmaf(xr, hi,
 8001c9e:	9a02      	ldr	r2, [sp, #8]
                     float accR = __builtin_fmaf(xr, hr,
 8001ca0:	ed93 7a00 	vldr	s14, [r3]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001ca4:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
                     float accI = __builtin_fmaf(xr, hi,
 8001ca8:	edd2 7a00 	vldr	s15, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001cac:	f505 5500 	add.w	r5, r5, #8192	@ 0x2000
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001cb0:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 8001cb4:	f504 5400 	add.w	r4, r4, #8192	@ 0x2000
                     float accR = __builtin_fmaf(xr, hr,
 8001cb8:	ed97 5a00 	vldr	s10, [r7]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001cbc:	ed95 2a01 	vldr	s4, [r5, #4]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001cc0:	edd4 2a01 	vldr	s5, [r4, #4]
			i = 0;
 8001cc4:	9903      	ldr	r1, [sp, #12]
                     float accR = __builtin_fmaf(xr, hr,
 8001cc6:	eea2 5a62 	vfms.f32	s10, s4, s5
                     float accI = __builtin_fmaf(xr, hi,
 8001cca:	edd7 5a01 	vldr	s11, [r7, #4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001cce:	ed95 3a00 	vldr	s6, [r5]
			i = 0;
 8001cd2:	4561      	cmp	r1, ip
 8001cd4:	bf98      	it	ls
 8001cd6:	f04f 0c00 	movls.w	ip, #0
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001cda:	edd4 3a00 	vldr	s7, [r4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001cde:	f603 71ec 	addw	r1, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 8001ce2:	ed9b 4a00 	vldr	s8, [fp]
                     float accI = __builtin_fmaf(xr, hi,
 8001ce6:	eee2 5a23 	vfma.f32	s11, s4, s7
 8001cea:	edda 4a00 	vldr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 8001cee:	ed99 6a00 	vldr	s12, [r9]
 8001cf2:	eea3 5a23 	vfma.f32	s10, s6, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001cf6:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001cfa:	f602 71e8 	addw	r1, r2, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8001cfe:	edd8 6a00 	vldr	s13, [r8]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001d02:	edd1 0a00 	vldr	s1, [r1]
 8001d06:	f602 71ec 	addw	r1, r2, #4076	@ 0xfec
                     float accI = __builtin_fmaf(xr, hi,
 8001d0a:	eee3 5a22 	vfma.f32	s11, s6, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001d0e:	edd1 1a00 	vldr	s3, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d12:	f603 71f4 	addw	r1, r3, #4084	@ 0xff4
                     float accI = __builtin_fmaf(xr, hi,
 8001d16:	eee3 4aa0 	vfma.f32	s9, s7, s1
                     float accR = __builtin_fmaf(xr, hr,
 8001d1a:	eea3 4ae1 	vfms.f32	s8, s7, s3
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d1e:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001d22:	f502 617f 	add.w	r1, r2, #4080	@ 0xff0
 8001d26:	ed91 2a00 	vldr	s4, [r1]
 8001d2a:	f602 71f4 	addw	r1, r2, #4084	@ 0xff4
 8001d2e:	edd1 2a00 	vldr	s5, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d32:	f603 71fc 	addw	r1, r3, #4092	@ 0xffc
                     float accI = __builtin_fmaf(xr, hi,
 8001d36:	eee3 6a82 	vfma.f32	s13, s7, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d3a:	ed91 1a00 	vldr	s2, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001d3e:	f602 71f8 	addw	r1, r2, #4088	@ 0xff8
 8001d42:	f602 72fc 	addw	r2, r2, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 8001d46:	eea3 6ae2 	vfms.f32	s12, s7, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001d4a:	ed91 3a00 	vldr	s6, [r1]
 8001d4e:	edd2 3a00 	vldr	s7, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d52:	f603 72e8 	addw	r2, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8001d56:	eee1 7a03 	vfma.f32	s15, s2, s6
                     float accR = __builtin_fmaf(xr, hr,
 8001d5a:	eea1 7a63 	vfms.f32	s14, s2, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d5e:	ed92 1a00 	vldr	s2, [r2]
 8001d62:	f503 627f 	add.w	r2, r3, #4080	@ 0xff0
 8001d66:	f603 73f8 	addw	r3, r3, #4088	@ 0xff8
                     float accR = __builtin_fmaf(xr, hr,
 8001d6a:	eea1 4a20 	vfma.f32	s8, s2, s1
                     float accI = __builtin_fmaf(xr, hi,
 8001d6e:	eee1 4a21 	vfma.f32	s9, s2, s3
                     *yPtr     = accR;
 8001d72:	ed8b 4a00 	vstr	s8, [fp]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d76:	ed92 4a00 	vldr	s8, [r2]
                     *(yPtr+1) = accI;
 8001d7a:	edca 4a00 	vstr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 8001d7e:	eea4 6a02 	vfma.f32	s12, s8, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001d82:	edd3 4a00 	vldr	s9, [r3]
                     float accI = __builtin_fmaf(xr, hi,
 8001d86:	eee4 6a22 	vfma.f32	s13, s8, s5
                     *yPtr     = accR;
 8001d8a:	ed87 5a00 	vstr	s10, [r7]
                     float accR = __builtin_fmaf(xr, hr,
 8001d8e:	eea4 7a83 	vfma.f32	s14, s9, s6
                     *(yPtr+1) = accI;
 8001d92:	edc7 5a01 	vstr	s11, [r7, #4]
                     float accI = __builtin_fmaf(xr, hi,
 8001d96:	eee4 7aa3 	vfma.f32	s15, s9, s7
                     *yPtr     = accR;
 8001d9a:	ed89 6a00 	vstr	s12, [r9]
                     *(yPtr+1) = accI;
 8001d9e:	edc8 6a00 	vstr	s13, [r8]
                     *yPtr     = accR;
 8001da2:	9b01      	ldr	r3, [sp, #4]
                     *(yPtr+1) = accI;
 8001da4:	9a02      	ldr	r2, [sp, #8]
                     *yPtr     = accR;
 8001da6:	ed83 7a00 	vstr	s14, [r3]
                     *(yPtr+1) = accI;
 8001daa:	edc2 7a00 	vstr	s15, [r2]
		if (idx-- == 0) {
 8001dae:	b396      	cbz	r6, 8001e16 <partitioned_fir_convolution_fft+0x462>
 8001db0:	3e01      	subs	r6, #1
    } while (idx != fir->curr_fftidx);
 8001db2:	9b04      	ldr	r3, [sp, #16]
 8001db4:	42b3      	cmp	r3, r6
 8001db6:	f47f ae4d 	bne.w	8001a54 <partitioned_fir_convolution_fft+0xa0>

    // advance write index
    if (++fir->curr_fftidx >= segs) {
        fir->curr_fftidx = 0;
 8001dba:	9e03      	ldr	r6, [sp, #12]
    if (++fir->curr_fftidx >= segs) {
 8001dbc:	3301      	adds	r3, #1
    }

    // inverse FFT
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8001dbe:	4a17      	ldr	r2, [pc, #92]	@ (8001e1c <partitioned_fir_convolution_fft+0x468>)
        fir->curr_fftidx = 0;
 8001dc0:	42b3      	cmp	r3, r6
 8001dc2:	bf28      	it	cs
 8001dc4:	2300      	movcs	r3, #0
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8001dc6:	4916      	ldr	r1, [pc, #88]	@ (8001e20 <partitioned_fir_convolution_fft+0x46c>)
 8001dc8:	4816      	ldr	r0, [pc, #88]	@ (8001e24 <partitioned_fir_convolution_fft+0x470>)
    if (++fir->curr_fftidx >= segs) {
 8001dca:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
 8001dce:	60ab      	str	r3, [r5, #8]
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f005 fc93 	bl	80076fc <arm_rfft_fast_f32>

    // overlap-add and scaling
    const float32_t invN = 1.0f / (float32_t)segs;
 8001dd6:	ee07 6a90 	vmov	s15, r6
 8001dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dde:	4a0f      	ldr	r2, [pc, #60]	@ (8001e1c <partitioned_fir_convolution_fft+0x468>)
 8001de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001de4:	9b07      	ldr	r3, [sp, #28]
 8001de6:	f502 5180 	add.w	r1, r2, #4096	@ 0x1000
 8001dea:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001dee:	460d      	mov	r5, r1
        float32_t s = zeropaddedinput[k]            * invN;
 8001df0:	ecf2 7a01 	vldmia	r2!, {s15}
        float32_t o = overlap[k]                    * invN;
 8001df4:	ed93 7a00 	vldr	s14, [r3]
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001df8:	4295      	cmp	r5, r2
        pipe->processBuffer[k] = s + o;
 8001dfa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e02:	ece4 7a01 	vstmia	r4!, {s15}
        overlap[k]             = zeropaddedinput[BUFFER_SIZE + k];
 8001e06:	f851 0b04 	ldr.w	r0, [r1], #4
 8001e0a:	f843 0b04 	str.w	r0, [r3], #4
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001e0e:	d1ef      	bne.n	8001df0 <partitioned_fir_convolution_fft+0x43c>
    }

}
 8001e10:	b00b      	add	sp, #44	@ 0x2c
 8001e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			idx = segs - 1;
 8001e16:	9b03      	ldr	r3, [sp, #12]
 8001e18:	1e5e      	subs	r6, r3, #1
 8001e1a:	e7ca      	b.n	8001db2 <partitioned_fir_convolution_fft+0x3fe>
 8001e1c:	2000f020 	.word	0x2000f020
 8001e20:	2407c3c8 	.word	0x2407c3c8
 8001e24:	2406d0cc 	.word	0x2406d0cc

08001e28 <pipe_getDelayBuffer>:

float32_t *pipe_getDelayBuffer(pipe *self, uint16_t n)
{
    uint32_t offset = n * BUFFER_SIZE;

    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8001e28:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
 8001e2c:	4a09      	ldr	r2, [pc, #36]	@ (8001e54 <pipe_getDelayBuffer+0x2c>)

    return &self->delayBuffer[index];
 8001e2e:	f241 4c02 	movw	ip, #5122	@ 0x1402
    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8001e38:	eba3 2181 	sub.w	r1, r3, r1, lsl #10
 8001e3c:	fba2 2301 	umull	r2, r3, r2, r1
 8001e40:	0b5b      	lsrs	r3, r3, #13
 8001e42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001e46:	eba1 21c3 	sub.w	r1, r1, r3, lsl #11
    return &self->delayBuffer[index];
 8001e4a:	448c      	add	ip, r1
}
 8001e4c:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	cccccccd 	.word	0xcccccccd

08001e58 <pipe_loadProcess>:
    }
}

static void pipe_loadProcess(pipe *self)
{
	arm_copy_f32(self->inBuffer, self->processBuffer, BUFFER_SIZE);
 8001e58:	f244 0108 	movw	r1, #16392	@ 0x4008
 8001e5c:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 8001e60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e64:	4401      	add	r1, r0
 8001e66:	6818      	ldr	r0, [r3, #0]
 8001e68:	f005 bb66 	b.w	8007538 <arm_copy_f32>

08001e6c <pipe_updateDelayBuffer>:
{
 8001e6c:	b510      	push	{r4, lr}
    arm_copy_f32(self->inBuffer, &self->delayBuffer[self->delayIndex], BUFFER_SIZE);
 8001e6e:	f500 4470 	add.w	r4, r0, #61440	@ 0xf000
 8001e72:	f241 4102 	movw	r1, #5122	@ 0x1402
 8001e76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e7a:	68e3      	ldr	r3, [r4, #12]
 8001e7c:	4419      	add	r1, r3
 8001e7e:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 8001e82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001e86:	6818      	ldr	r0, [r3, #0]
 8001e88:	f005 fb56 	bl	8007538 <arm_copy_f32>
    self->delayIndex += BUFFER_SIZE;
 8001e8c:	68e3      	ldr	r3, [r4, #12]
 8001e8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
        self->delayIndex = 0;
 8001e92:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8001e96:	bf28      	it	cs
 8001e98:	2300      	movcs	r3, #0
 8001e9a:	60e3      	str	r3, [r4, #12]
}
 8001e9c:	bd10      	pop	{r4, pc}
 8001e9e:	bf00      	nop

08001ea0 <pipe_updateDACOutput>:
{
 8001ea0:	b570      	push	{r4, r5, r6, lr}
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001ea2:	f500 4580 	add.w	r5, r0, #16384	@ 0x4000
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001ea6:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
{
 8001eaa:	460c      	mov	r4, r1
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001eac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001eb0:	6869      	ldr	r1, [r5, #4]
 8001eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001eb6:	7a1e      	ldrb	r6, [r3, #8]
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001eb8:	4608      	mov	r0, r1
 8001eba:	f006 f995 	bl	80081e8 <arm_offset_f32>
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 8001ebe:	6869      	ldr	r1, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001ec0:	fab6 f686 	clz	r6, r6
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 8001ec4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ec8:	4608      	mov	r0, r1
 8001eca:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001ef8 <pipe_updateDACOutput+0x58>
 8001ece:	f006 f955 	bl	800817c <arm_scale_f32>
 8001ed2:	686a      	ldr	r2, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001ed4:	0976      	lsrs	r6, r6, #5
    for (i = 0; i < BUFFER_SIZE; i++)
 8001ed6:	f502 5080 	add.w	r0, r2, #4096	@ 0x1000
 8001eda:	eb04 21c6 	add.w	r1, r4, r6, lsl #11
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 8001ede:	ecf2 7a01 	vldmia	r2!, {s15}
 8001ee2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    for (i = 0; i < BUFFER_SIZE; i++)
 8001ee6:	4290      	cmp	r0, r2
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 8001ee8:	ee17 3a90 	vmov	r3, s15
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	f821 3b02 	strh.w	r3, [r1], #2
    for (i = 0; i < BUFFER_SIZE; i++)
 8001ef2:	d1f4      	bne.n	8001ede <pipe_updateDACOutput+0x3e>
}
 8001ef4:	bd70      	pop	{r4, r5, r6, pc}
 8001ef6:	bf00      	nop
 8001ef8:	45000000 	.word	0x45000000

08001efc <pipe_ADC_Complete>:
{
 8001efc:	b538      	push	{r3, r4, r5, lr}
 8001efe:	f500 5580 	add.w	r5, r0, #4096	@ 0x1000
 8001f02:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 8001f04:	f501 6c00 	add.w	ip, r1, #2048	@ 0x800
 8001f08:	f500 5e00 	add.w	lr, r0, #8192	@ 0x2000
 8001f0c:	462a      	mov	r2, r5
        self->inBuffer2[i] = (float32_t)adcInput[BUFFER_SIZE + i];
 8001f0e:	f83c 3b02 	ldrh.w	r3, [ip], #2
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	ee07 3a90 	vmov	s15, r3
 8001f18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f1c:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 8001f20:	4572      	cmp	r2, lr
 8001f22:	d1f4      	bne.n	8001f0e <pipe_ADC_Complete+0x12>
    arm_scale_f32(self->inBuffer2, ADC_BITS2VOLTS, self->inBuffer2, BUFFER_SIZE);
 8001f24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f28:	4629      	mov	r1, r5
 8001f2a:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8001f60 <pipe_ADC_Complete+0x64>
 8001f2e:	4628      	mov	r0, r5
 8001f30:	f006 f924 	bl	800817c <arm_scale_f32>
    arm_offset_f32(self->inBuffer2, -1.0f, self->inBuffer2, BUFFER_SIZE);
 8001f34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f38:	4629      	mov	r1, r5
 8001f3a:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001f3e:	4628      	mov	r0, r5
 8001f40:	f006 f952 	bl	80081e8 <arm_offset_f32>
    self->inBuffer  = self->inBuffer2;
 8001f44:	f504 4280 	add.w	r2, r4, #16384	@ 0x4000
    self->ppState   = 0;
 8001f48:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->outBuffer = self->outBuffer2;
 8001f4c:	f504 5440 	add.w	r4, r4, #12288	@ 0x3000
    self->ppState   = 0;
 8001f50:	2100      	movs	r1, #0
    self->outBuffer = self->outBuffer2;
 8001f52:	e9c2 5400 	strd	r5, r4, [r2]
    self->bufferReady = true;
 8001f56:	2201      	movs	r2, #1
    self->ppState   = 0;
 8001f58:	7219      	strb	r1, [r3, #8]
    self->bufferReady = true;
 8001f5a:	741a      	strb	r2, [r3, #16]
}
 8001f5c:	bd38      	pop	{r3, r4, r5, pc}
 8001f5e:	bf00      	nop
 8001f60:	38000000 	.word	0x38000000

08001f64 <pipe_ADC_HalfComplete>:
{
 8001f64:	b510      	push	{r4, lr}
 8001f66:	468c      	mov	ip, r1
 8001f68:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	f500 5e80 	add.w	lr, r0, #4096	@ 0x1000
        self->inBuffer1[i] = (float32_t)adcInput[i];
 8001f70:	f83c 3b02 	ldrh.w	r3, [ip], #2
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	ee07 3a90 	vmov	s15, r3
 8001f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f7e:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 8001f82:	4572      	cmp	r2, lr
 8001f84:	d1f4      	bne.n	8001f70 <pipe_ADC_HalfComplete+0xc>
    arm_scale_f32(self->inBuffer1, ADC_BITS2VOLTS, self->inBuffer1, BUFFER_SIZE);
 8001f86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f8a:	4621      	mov	r1, r4
 8001f8c:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8001fc0 <pipe_ADC_HalfComplete+0x5c>
 8001f90:	4620      	mov	r0, r4
 8001f92:	f006 f8f3 	bl	800817c <arm_scale_f32>
    arm_offset_f32(self->inBuffer1, -1.0f, self->inBuffer1, BUFFER_SIZE);
 8001f96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f9a:	4621      	mov	r1, r4
 8001f9c:	4620      	mov	r0, r4
 8001f9e:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001fa2:	f006 f921 	bl	80081e8 <arm_offset_f32>
    self->ppState   = 1;
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->inBuffer  = self->inBuffer1;
 8001fac:	f504 4180 	add.w	r1, r4, #16384	@ 0x4000
    self->outBuffer = self->outBuffer1;
 8001fb0:	f504 5000 	add.w	r0, r4, #8192	@ 0x2000
 8001fb4:	e9c1 4000 	strd	r4, r0, [r1]
    self->ppState   = 1;
 8001fb8:	721a      	strb	r2, [r3, #8]
    self->bufferReady = true;
 8001fba:	741a      	strb	r2, [r3, #16]
}
 8001fbc:	bd10      	pop	{r4, pc}
 8001fbe:	bf00      	nop
 8001fc0:	38000000 	.word	0x38000000

08001fc4 <pipeInit>:
}

void pipeInit(pipe *self)
{
 8001fc4:	4684      	mov	ip, r0
    self->delayIndex = 0;
    self->bufferReady = false;

    self->adcHalfComplete = pipe_ADC_HalfComplete;
    self->adcComplete     = pipe_ADC_Complete;
    self->updateDelayBuffer = pipe_updateDelayBuffer;
 8001fc6:	4811      	ldr	r0, [pc, #68]	@ (800200c <pipeInit+0x48>)
    self->ppState   = 0;
 8001fc8:	2100      	movs	r1, #0
    self->inBuffer  = self->inBuffer2;
 8001fca:	f50c 4280 	add.w	r2, ip, #16384	@ 0x4000
    self->ppState   = 0;
 8001fce:	f50c 4370 	add.w	r3, ip, #61440	@ 0xf000
{
 8001fd2:	b470      	push	{r4, r5, r6}
    self->inBuffer  = self->inBuffer2;
 8001fd4:	f50c 5680 	add.w	r6, ip, #4096	@ 0x1000
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 8001fd8:	4d0d      	ldr	r5, [pc, #52]	@ (8002010 <pipeInit+0x4c>)
    self->adcComplete     = pipe_ADC_Complete;
 8001fda:	4c0e      	ldr	r4, [pc, #56]	@ (8002014 <pipeInit+0x50>)
    self->inBuffer  = self->inBuffer2;
 8001fdc:	6016      	str	r6, [r2, #0]
    self->outBuffer = self->outBuffer2;
 8001fde:	f50c 5640 	add.w	r6, ip, #12288	@ 0x3000
 8001fe2:	6056      	str	r6, [r2, #4]
    self->updateDACOutput = pipe_updateDACOutput;
 8001fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8002018 <pipeInit+0x54>)
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 8001fe6:	615d      	str	r5, [r3, #20]
    self->ppState   = 0;
 8001fe8:	7219      	strb	r1, [r3, #8]
    self->adcComplete     = pipe_ADC_Complete;
 8001fea:	619c      	str	r4, [r3, #24]
    self->delayIndex = 0;
 8001fec:	60d9      	str	r1, [r3, #12]
    self->bufferReady = false;
 8001fee:	7419      	strb	r1, [r3, #16]
    self->updateDACOutput = pipe_updateDACOutput;
 8001ff0:	e9c3 0207 	strd	r0, r2, [r3, #28]
    self->getDelayBuffer = pipe_getDelayBuffer;
 8001ff4:	4809      	ldr	r0, [pc, #36]	@ (800201c <pipeInit+0x58>)
    self->loadProcess = pipe_loadProcess;
 8001ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8002020 <pipeInit+0x5c>)
 8001ff8:	e9c3 0209 	strd	r0, r2, [r3, #36]	@ 0x24

    for(int i = 0; i < BUFFER_SIZE ; i++) {

    	self->processBuffer[i] = 0;
 8001ffc:	f244 0008 	movw	r0, #16392	@ 0x4008
 8002000:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002004:	4460      	add	r0, ip

    }

}
 8002006:	bc70      	pop	{r4, r5, r6}
    	self->processBuffer[i] = 0;
 8002008:	f006 be01 	b.w	8008c0e <memset>
 800200c:	08001e6d 	.word	0x08001e6d
 8002010:	08001f65 	.word	0x08001f65
 8002014:	08001efd 	.word	0x08001efd
 8002018:	08001ea1 	.word	0x08001ea1
 800201c:	08001e29 	.word	0x08001e29
 8002020:	08001e59 	.word	0x08001e59

08002024 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002024:	4b07      	ldr	r3, [pc, #28]	@ (8002044 <HAL_MspInit+0x20>)
{
 8002026:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002028:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800202c:	f042 0202 	orr.w	r2, r2, #2
 8002030:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8002034:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	9301      	str	r3, [sp, #4]
 800203e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002040:	b002      	add	sp, #8
 8002042:	4770      	bx	lr
 8002044:	58024400 	.word	0x58024400

08002048 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002048:	b570      	push	{r4, r5, r6, lr}
 800204a:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	2100      	movs	r1, #0
{
 800204e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002050:	22c0      	movs	r2, #192	@ 0xc0
 8002052:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002054:	9106      	str	r1, [sp, #24]
 8002056:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800205a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800205e:	f006 fdd6 	bl	8008c0e <memset>
  if(hadc->Instance==ADC1)
 8002062:	4b31      	ldr	r3, [pc, #196]	@ (8002128 <HAL_ADC_MspInit+0xe0>)
 8002064:	6822      	ldr	r2, [r4, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d001      	beq.n	800206e <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800206a:	b038      	add	sp, #224	@ 0xe0
 800206c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800206e:	2300      	movs	r3, #0
 8002070:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002074:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002076:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800207a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800207e:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002080:	f003 fd74 	bl	8005b6c <HAL_RCCEx_PeriphCLKConfig>
 8002084:	2800      	cmp	r0, #0
 8002086:	d148      	bne.n	800211a <HAL_ADC_MspInit+0xd2>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002088:	4b28      	ldr	r3, [pc, #160]	@ (800212c <HAL_ADC_MspInit+0xe4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800208c:	a902      	add	r1, sp, #8
    hdma_adc1.Instance = DMA1_Stream0;
 800208e:	4d28      	ldr	r5, [pc, #160]	@ (8002130 <HAL_ADC_MspInit+0xe8>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002090:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8002094:	f042 0220 	orr.w	r2, r2, #32
 8002098:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 800209c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80020a0:	f002 0220 	and.w	r2, r2, #32
 80020a4:	9200      	str	r2, [sp, #0]
 80020a6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80020ac:	f042 0201 	orr.w	r2, r2, #1
 80020b0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020b4:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020c2:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c4:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c6:	481b      	ldr	r0, [pc, #108]	@ (8002134 <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f002 fc9a 	bl	8004a04 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 80020d0:	4a19      	ldr	r2, [pc, #100]	@ (8002138 <HAL_ADC_MspInit+0xf0>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80020d2:	2309      	movs	r3, #9
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020d4:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020d6:	626e      	str	r6, [r5, #36]	@ 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80020d8:	e885 004c 	stmia.w	r5, {r2, r3, r6}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020e0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020e4:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020e8:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020f2:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80020f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020fa:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020fc:	f001 fcac 	bl	8003a58 <HAL_DMA_Init>
 8002100:	b970      	cbnz	r0, 8002120 <HAL_ADC_MspInit+0xd8>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002106:	64e5      	str	r5, [r4, #76]	@ 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002108:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800210a:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800210c:	f001 f95c 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002110:	2012      	movs	r0, #18
 8002112:	f001 f995 	bl	8003440 <HAL_NVIC_EnableIRQ>
}
 8002116:	b038      	add	sp, #224	@ 0xe0
 8002118:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800211a:	f7ff fc49 	bl	80019b0 <Error_Handler>
 800211e:	e7b3      	b.n	8002088 <HAL_ADC_MspInit+0x40>
      Error_Handler();
 8002120:	f7ff fc46 	bl	80019b0 <Error_Handler>
 8002124:	e7ed      	b.n	8002102 <HAL_ADC_MspInit+0xba>
 8002126:	bf00      	nop
 8002128:	40022000 	.word	0x40022000
 800212c:	58024400 	.word	0x58024400
 8002130:	2407c2ec 	.word	0x2407c2ec
 8002134:	58020000 	.word	0x58020000
 8002138:	40020010 	.word	0x40020010

0800213c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 800213c:	4b2c      	ldr	r3, [pc, #176]	@ (80021f0 <HAL_DAC_MspInit+0xb4>)
 800213e:	6802      	ldr	r2, [r0, #0]
{
 8002140:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8002142:	429a      	cmp	r2, r3
{
 8002144:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002146:	f04f 0400 	mov.w	r4, #0
 800214a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800214e:	9404      	str	r4, [sp, #16]
 8002150:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8002154:	d001      	beq.n	800215a <HAL_DAC_MspInit+0x1e>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002156:	b008      	add	sp, #32
 8002158:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800215a:	4b26      	ldr	r3, [pc, #152]	@ (80021f4 <HAL_DAC_MspInit+0xb8>)
 800215c:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215e:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8002160:	4e25      	ldr	r6, [pc, #148]	@ (80021f8 <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002162:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002166:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800216a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800216e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002172:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8002176:	9200      	str	r2, [sp, #0]
 8002178:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800217e:	f042 0201 	orr.w	r2, r2, #1
 8002182:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002186:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002192:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002194:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	4819      	ldr	r0, [pc, #100]	@ (80021fc <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002198:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f002 fc32 	bl	8004a04 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80021a0:	4a17      	ldr	r2, [pc, #92]	@ (8002200 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80021a2:	2343      	movs	r3, #67	@ 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80021a4:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021a6:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80021a8:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021aa:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80021ac:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021b0:	2240      	movs	r2, #64	@ 0x40
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80021b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021b6:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80021bc:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021c2:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80021c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ca:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80021cc:	f001 fc44 	bl	8003a58 <HAL_DMA_Init>
 80021d0:	b958      	cbnz	r0, 80021ea <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80021d4:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80021d6:	2036      	movs	r0, #54	@ 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80021d8:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80021da:	4611      	mov	r1, r2
 80021dc:	f001 f8f4 	bl	80033c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021e0:	2036      	movs	r0, #54	@ 0x36
 80021e2:	f001 f92d 	bl	8003440 <HAL_NVIC_EnableIRQ>
}
 80021e6:	b008      	add	sp, #32
 80021e8:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80021ea:	f7ff fbe1 	bl	80019b0 <Error_Handler>
 80021ee:	e7f0      	b.n	80021d2 <HAL_DAC_MspInit+0x96>
 80021f0:	40007400 	.word	0x40007400
 80021f4:	58024400 	.word	0x58024400
 80021f8:	2407c260 	.word	0x2407c260
 80021fc:	58020000 	.word	0x58020000
 8002200:	40020028 	.word	0x40020028

08002204 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM8)
 8002204:	4b0a      	ldr	r3, [pc, #40]	@ (8002230 <HAL_TIM_Base_MspInit+0x2c>)
 8002206:	6802      	ldr	r2, [r0, #0]
 8002208:	429a      	cmp	r2, r3
 800220a:	d000      	beq.n	800220e <HAL_TIM_Base_MspInit+0xa>
 800220c:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_TIM_Base_MspInit+0x30>)
{
 8002210:	b082      	sub	sp, #8
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002212:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002216:	f042 0202 	orr.w	r2, r2, #2
 800221a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800221e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	9301      	str	r3, [sp, #4]
 8002228:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 800222a:	b002      	add	sp, #8
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40010400 	.word	0x40010400
 8002234:	58024400 	.word	0x58024400

08002238 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002238:	e7fe      	b.n	8002238 <NMI_Handler>
 800223a:	bf00      	nop

0800223c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800223c:	e7fe      	b.n	800223c <HardFault_Handler>
 800223e:	bf00      	nop

08002240 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002240:	e7fe      	b.n	8002240 <MemManage_Handler>
 8002242:	bf00      	nop

08002244 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <BusFault_Handler>
 8002246:	bf00      	nop

08002248 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002248:	e7fe      	b.n	8002248 <UsageFault_Handler>
 800224a:	bf00      	nop

0800224c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop

08002250 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop

08002254 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop

08002258 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002258:	f000 b95c 	b.w	8002514 <HAL_IncTick>

0800225c <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800225c:	4801      	ldr	r0, [pc, #4]	@ (8002264 <DMA1_Stream0_IRQHandler+0x8>)
 800225e:	f002 b9bf 	b.w	80045e0 <HAL_DMA_IRQHandler>
 8002262:	bf00      	nop
 8002264:	2407c2ec 	.word	0x2407c2ec

08002268 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002268:	4801      	ldr	r0, [pc, #4]	@ (8002270 <DMA1_Stream1_IRQHandler+0x8>)
 800226a:	f002 b9b9 	b.w	80045e0 <HAL_DMA_IRQHandler>
 800226e:	bf00      	nop
 8002270:	2407c260 	.word	0x2407c260

08002274 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002274:	4801      	ldr	r0, [pc, #4]	@ (800227c <ADC_IRQHandler+0x8>)
 8002276:	f000 b96f 	b.w	8002558 <HAL_ADC_IRQHandler>
 800227a:	bf00      	nop
 800227c:	2407c364 	.word	0x2407c364

08002280 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8002280:	4801      	ldr	r0, [pc, #4]	@ (8002288 <TIM6_DAC_IRQHandler+0x8>)
 8002282:	f001 ba01 	b.w	8003688 <HAL_DAC_IRQHandler>
 8002286:	bf00      	nop
 8002288:	2407c2d8 	.word	0x2407c2d8

0800228c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800228c:	2001      	movs	r0, #1
 800228e:	4770      	bx	lr

08002290 <_kill>:

int _kill(int pid, int sig)
{
 8002290:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002292:	f006 fd0b 	bl	8008cac <__errno>
 8002296:	2216      	movs	r2, #22
 8002298:	4603      	mov	r3, r0
  return -1;
}
 800229a:	f04f 30ff 	mov.w	r0, #4294967295
  errno = EINVAL;
 800229e:	601a      	str	r2, [r3, #0]
}
 80022a0:	bd08      	pop	{r3, pc}
 80022a2:	bf00      	nop

080022a4 <_exit>:

void _exit (int status)
{
 80022a4:	b508      	push	{r3, lr}
  errno = EINVAL;
 80022a6:	f006 fd01 	bl	8008cac <__errno>
 80022aa:	2316      	movs	r3, #22
 80022ac:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80022ae:	e7fe      	b.n	80022ae <_exit+0xa>

080022b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022b0:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b2:	1e16      	subs	r6, r2, #0
 80022b4:	dd07      	ble.n	80022c6 <_read+0x16>
 80022b6:	460c      	mov	r4, r1
 80022b8:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 80022ba:	f3af 8000 	nop.w
 80022be:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c2:	42a5      	cmp	r5, r4
 80022c4:	d1f9      	bne.n	80022ba <_read+0xa>
  }

  return len;
}
 80022c6:	4630      	mov	r0, r6
 80022c8:	bd70      	pop	{r4, r5, r6, pc}
 80022ca:	bf00      	nop

080022cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022cc:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ce:	1e16      	subs	r6, r2, #0
 80022d0:	dd07      	ble.n	80022e2 <_write+0x16>
 80022d2:	460c      	mov	r4, r1
 80022d4:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 80022d6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80022da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022de:	42a5      	cmp	r5, r4
 80022e0:	d1f9      	bne.n	80022d6 <_write+0xa>
  }
  return len;
}
 80022e2:	4630      	mov	r0, r6
 80022e4:	bd70      	pop	{r4, r5, r6, pc}
 80022e6:	bf00      	nop

080022e8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80022e8:	f04f 30ff 	mov.w	r0, #4294967295
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop

080022f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80022f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 80022f4:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80022f6:	604b      	str	r3, [r1, #4]
}
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop

080022fc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80022fc:	2001      	movs	r0, #1
 80022fe:	4770      	bx	lr

08002300 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002300:	2000      	movs	r0, #0
 8002302:	4770      	bx	lr

08002304 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002304:	490d      	ldr	r1, [pc, #52]	@ (800233c <_sbrk+0x38>)
{
 8002306:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002308:	4a0d      	ldr	r2, [pc, #52]	@ (8002340 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 800230a:	6808      	ldr	r0, [r1, #0]
{
 800230c:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800230e:	4c0d      	ldr	r4, [pc, #52]	@ (8002344 <_sbrk+0x40>)
 8002310:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002312:	b120      	cbz	r0, 800231e <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002314:	4403      	add	r3, r0
 8002316:	4293      	cmp	r3, r2
 8002318:	d807      	bhi.n	800232a <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800231a:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 800231c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800231e:	4c0a      	ldr	r4, [pc, #40]	@ (8002348 <_sbrk+0x44>)
 8002320:	4620      	mov	r0, r4
 8002322:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002324:	4403      	add	r3, r0
 8002326:	4293      	cmp	r3, r2
 8002328:	d9f7      	bls.n	800231a <_sbrk+0x16>
    errno = ENOMEM;
 800232a:	f006 fcbf 	bl	8008cac <__errno>
 800232e:	220c      	movs	r2, #12
 8002330:	4603      	mov	r3, r0
    return (void *)-1;
 8002332:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 8002336:	601a      	str	r2, [r3, #0]
}
 8002338:	bd10      	pop	{r4, pc}
 800233a:	bf00      	nop
 800233c:	2407e3c8 	.word	0x2407e3c8
 8002340:	24080000 	.word	0x24080000
 8002344:	00000400 	.word	0x00000400
 8002348:	2407e520 	.word	0x2407e520

0800234c <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800234c:	4927      	ldr	r1, [pc, #156]	@ (80023ec <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800234e:	4a28      	ldr	r2, [pc, #160]	@ (80023f0 <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002350:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8002354:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8002358:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800235a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800235e:	6813      	ldr	r3, [r2, #0]
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	2b06      	cmp	r3, #6
 8002366:	d805      	bhi.n	8002374 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002368:	6813      	ldr	r3, [r2, #0]
 800236a:	f023 030f 	bic.w	r3, r3, #15
 800236e:	f043 0307 	orr.w	r3, r3, #7
 8002372:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002374:	4b1f      	ldr	r3, [pc, #124]	@ (80023f4 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002376:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002378:	4a1f      	ldr	r2, [pc, #124]	@ (80023f8 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 800237a:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800237c:	481c      	ldr	r0, [pc, #112]	@ (80023f0 <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 800237e:	f041 0101 	orr.w	r1, r1, #1
 8002382:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002384:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8002386:	6819      	ldr	r1, [r3, #0]
 8002388:	400a      	ands	r2, r1
 800238a:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800238c:	6803      	ldr	r3, [r0, #0]
 800238e:	071b      	lsls	r3, r3, #28
 8002390:	d505      	bpl.n	800239e <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002392:	6803      	ldr	r3, [r0, #0]
 8002394:	f023 030f 	bic.w	r3, r3, #15
 8002398:	f043 0307 	orr.w	r3, r3, #7
 800239c:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800239e:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <SystemInit+0xa8>)
 80023a0:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80023a2:	4916      	ldr	r1, [pc, #88]	@ (80023fc <SystemInit+0xb0>)
  RCC->PLLCFGR = 0x01FF0000;
 80023a4:	4816      	ldr	r0, [pc, #88]	@ (8002400 <SystemInit+0xb4>)
  RCC->PLLCKSELR = 0x02020200;
 80023a6:	4c17      	ldr	r4, [pc, #92]	@ (8002404 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 80023a8:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80023aa:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80023ac:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80023ae:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80023b0:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80023b2:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80023b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80023b6:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80023b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80023ba:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80023bc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80023be:	6819      	ldr	r1, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80023c0:	4811      	ldr	r0, [pc, #68]	@ (8002408 <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 80023c2:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 80023c6:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 80023c8:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80023ca:	6803      	ldr	r3, [r0, #0]
 80023cc:	f36f 030f 	bfc	r3, #0, #16
 80023d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023d4:	d203      	bcs.n	80023de <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80023d6:	4b0d      	ldr	r3, [pc, #52]	@ (800240c <SystemInit+0xc0>)
 80023d8:	2201      	movs	r2, #1
 80023da:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80023de:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <SystemInit+0xc4>)
 80023e0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80023e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80023e8:	601a      	str	r2, [r3, #0]
}
 80023ea:	4770      	bx	lr
 80023ec:	e000ed00 	.word	0xe000ed00
 80023f0:	52002000 	.word	0x52002000
 80023f4:	58024400 	.word	0x58024400
 80023f8:	eaf6ed7f 	.word	0xeaf6ed7f
 80023fc:	01010280 	.word	0x01010280
 8002400:	01ff0000 	.word	0x01ff0000
 8002404:	02020200 	.word	0x02020200
 8002408:	5c001000 	.word	0x5c001000
 800240c:	51008000 	.word	0x51008000
 8002410:	52004000 	.word	0x52004000

08002414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002414:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800244c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002418:	f7ff ff98 	bl	800234c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800241c:	480c      	ldr	r0, [pc, #48]	@ (8002450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800241e:	490d      	ldr	r1, [pc, #52]	@ (8002454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002420:	4a0d      	ldr	r2, [pc, #52]	@ (8002458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002424:	e002      	b.n	800242c <LoopCopyDataInit>

08002426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800242a:	3304      	adds	r3, #4

0800242c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800242c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002430:	d3f9      	bcc.n	8002426 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002432:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002434:	4c0a      	ldr	r4, [pc, #40]	@ (8002460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002438:	e001      	b.n	800243e <LoopFillZerobss>

0800243a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800243a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800243c:	3204      	adds	r2, #4

0800243e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002440:	d3fb      	bcc.n	800243a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002442:	f006 fc39 	bl	8008cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002446:	f7fe ff89 	bl	800135c <main>
  bx  lr
 800244a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800244c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002450:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002454:	240000a0 	.word	0x240000a0
  ldr r2, =_sidata
 8002458:	08081630 	.word	0x08081630
  ldr r2, =_sbss
 800245c:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 8002460:	2407e51c 	.word	0x2407e51c

08002464 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002464:	e7fe      	b.n	8002464 <ADC3_IRQHandler>
	...

08002468 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002468:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <HAL_InitTick+0x40>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	b90b      	cbnz	r3, 8002472 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800246e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002470:	4770      	bx	lr
{
 8002472:	b510      	push	{r4, lr}
 8002474:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002476:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800247a:	4a0c      	ldr	r2, [pc, #48]	@ (80024ac <HAL_InitTick+0x44>)
 800247c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002480:	6810      	ldr	r0, [r2, #0]
 8002482:	fbb0 f0f3 	udiv	r0, r0, r3
 8002486:	f000 ffe9 	bl	800345c <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800248a:	2c0f      	cmp	r4, #15
 800248c:	d800      	bhi.n	8002490 <HAL_InitTick+0x28>
 800248e:	b108      	cbz	r0, 8002494 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8002490:	2001      	movs	r0, #1
}
 8002492:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002494:	2200      	movs	r2, #0
 8002496:	4621      	mov	r1, r4
 8002498:	f04f 30ff 	mov.w	r0, #4294967295
 800249c:	f000 ff94 	bl	80033c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024a0:	4b03      	ldr	r3, [pc, #12]	@ (80024b0 <HAL_InitTick+0x48>)
 80024a2:	2000      	movs	r0, #0
 80024a4:	601c      	str	r4, [r3, #0]
}
 80024a6:	bd10      	pop	{r4, pc}
 80024a8:	2400003c 	.word	0x2400003c
 80024ac:	24000038 	.word	0x24000038
 80024b0:	24000040 	.word	0x24000040

080024b4 <HAL_Init>:
{
 80024b4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b6:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024b8:	4c12      	ldr	r4, [pc, #72]	@ (8002504 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ba:	f000 ff73 	bl	80033a4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024be:	f003 f835 	bl	800552c <HAL_RCC_GetSysClockFreq>
 80024c2:	4b11      	ldr	r3, [pc, #68]	@ (8002508 <HAL_Init+0x54>)
 80024c4:	4911      	ldr	r1, [pc, #68]	@ (800250c <HAL_Init+0x58>)
 80024c6:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024c8:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024ca:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024ce:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024d2:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024d4:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024d6:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 80024da:	490d      	ldr	r1, [pc, #52]	@ (8002510 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024dc:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024e0:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024e2:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80024e6:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024e8:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024ea:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024ec:	f7ff ffbc 	bl	8002468 <HAL_InitTick>
 80024f0:	b110      	cbz	r0, 80024f8 <HAL_Init+0x44>
    return HAL_ERROR;
 80024f2:	2401      	movs	r4, #1
}
 80024f4:	4620      	mov	r0, r4
 80024f6:	bd10      	pop	{r4, pc}
 80024f8:	4604      	mov	r4, r0
  HAL_MspInit();
 80024fa:	f7ff fd93 	bl	8002024 <HAL_MspInit>
}
 80024fe:	4620      	mov	r0, r4
 8002500:	bd10      	pop	{r4, pc}
 8002502:	bf00      	nop
 8002504:	24000034 	.word	0x24000034
 8002508:	58024400 	.word	0x58024400
 800250c:	0806df80 	.word	0x0806df80
 8002510:	24000038 	.word	0x24000038

08002514 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002514:	4a03      	ldr	r2, [pc, #12]	@ (8002524 <HAL_IncTick+0x10>)
 8002516:	4b04      	ldr	r3, [pc, #16]	@ (8002528 <HAL_IncTick+0x14>)
 8002518:	6811      	ldr	r1, [r2, #0]
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	440b      	add	r3, r1
 800251e:	6013      	str	r3, [r2, #0]
}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	2407e3cc 	.word	0x2407e3cc
 8002528:	2400003c 	.word	0x2400003c

0800252c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800252c:	4b01      	ldr	r3, [pc, #4]	@ (8002534 <HAL_GetTick+0x8>)
 800252e:	6818      	ldr	r0, [r3, #0]
}
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	2407e3cc 	.word	0x2407e3cc

08002538 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8002538:	4b01      	ldr	r3, [pc, #4]	@ (8002540 <HAL_GetREVID+0x8>)
 800253a:	6818      	ldr	r0, [r3, #0]
}
 800253c:	0c00      	lsrs	r0, r0, #16
 800253e:	4770      	bx	lr
 8002540:	5c001000 	.word	0x5c001000

08002544 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002544:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002546:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002548:	f7fe fe52 	bl	80011f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800254c:	bd08      	pop	{r3, pc}
 800254e:	bf00      	nop

08002550 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop

08002554 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop

08002558 <HAL_ADC_IRQHandler>:
{
 8002558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800255a:	4a8e      	ldr	r2, [pc, #568]	@ (8002794 <HAL_ADC_IRQHandler+0x23c>)
{
 800255c:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800255e:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002560:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002562:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002564:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002566:	f000 8095 	beq.w	8002694 <HAL_ADC_IRQHandler+0x13c>
 800256a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 800256e:	4293      	cmp	r3, r2
 8002570:	f000 8090 	beq.w	8002694 <HAL_ADC_IRQHandler+0x13c>
 8002574:	4a88      	ldr	r2, [pc, #544]	@ (8002798 <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002576:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002578:	07a9      	lsls	r1, r5, #30
 800257a:	f007 071f 	and.w	r7, r7, #31
 800257e:	d502      	bpl.n	8002586 <HAL_ADC_IRQHandler+0x2e>
 8002580:	07b2      	lsls	r2, r6, #30
 8002582:	f100 80aa 	bmi.w	80026da <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002586:	0769      	lsls	r1, r5, #29
 8002588:	d579      	bpl.n	800267e <HAL_ADC_IRQHandler+0x126>
 800258a:	0772      	lsls	r2, r6, #29
 800258c:	d577      	bpl.n	800267e <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800258e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002590:	06d2      	lsls	r2, r2, #27
 8002592:	d403      	bmi.n	800259c <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002594:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002596:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800259a:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800259c:	68da      	ldr	r2, [r3, #12]
 800259e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80025a2:	d11c      	bne.n	80025de <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025a4:	4a7d      	ldr	r2, [pc, #500]	@ (800279c <HAL_ADC_IRQHandler+0x244>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	f000 80e7 	beq.w	800277a <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025ac:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80025ae:	0491      	lsls	r1, r2, #18
 80025b0:	d415      	bmi.n	80025de <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	0712      	lsls	r2, r2, #28
 80025b6:	d512      	bpl.n	80025de <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	0750      	lsls	r0, r2, #29
 80025bc:	f100 80f2 	bmi.w	80027a4 <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	f022 020c 	bic.w	r2, r2, #12
 80025c6:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80025ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025ce:	6563      	str	r3, [r4, #84]	@ 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025d0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80025d2:	04d9      	lsls	r1, r3, #19
 80025d4:	d403      	bmi.n	80025de <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025d6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80025de:	4620      	mov	r0, r4
 80025e0:	f7fe fe26 	bl	8001230 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80025e4:	6823      	ldr	r3, [r4, #0]
 80025e6:	220c      	movs	r2, #12
 80025e8:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025ea:	06aa      	lsls	r2, r5, #26
 80025ec:	d54d      	bpl.n	800268a <HAL_ADC_IRQHandler+0x132>
 80025ee:	06b0      	lsls	r0, r6, #26
 80025f0:	d54b      	bpl.n	800268a <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80025f4:	06d0      	lsls	r0, r2, #27
 80025f6:	d403      	bmi.n	8002600 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80025fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025fe:	6562      	str	r2, [r4, #84]	@ 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002600:	4966      	ldr	r1, [pc, #408]	@ (800279c <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002602:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002604:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002606:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002608:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
 800260c:	d073      	beq.n	80026f6 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800260e:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002610:	b9d2      	cbnz	r2, 8002648 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002612:	018a      	lsls	r2, r1, #6
 8002614:	f100 80a9 	bmi.w	800276a <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	0650      	lsls	r0, r2, #25
 800261c:	d514      	bpl.n	8002648 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800261e:	0289      	lsls	r1, r1, #10
 8002620:	d412      	bmi.n	8002648 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	0712      	lsls	r2, r2, #28
 8002626:	f100 80c8 	bmi.w	80027ba <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002630:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002632:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002634:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002638:	6563      	str	r3, [r4, #84]	@ 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800263a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800263c:	05d8      	lsls	r0, r3, #23
 800263e:	d403      	bmi.n	8002648 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002640:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002648:	4620      	mov	r0, r4
 800264a:	f000 fe3f 	bl	80032cc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	2260      	movs	r2, #96	@ 0x60
 8002652:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002654:	0629      	lsls	r1, r5, #24
 8002656:	d501      	bpl.n	800265c <HAL_ADC_IRQHandler+0x104>
 8002658:	0632      	lsls	r2, r6, #24
 800265a:	d45f      	bmi.n	800271c <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800265c:	05e8      	lsls	r0, r5, #23
 800265e:	d501      	bpl.n	8002664 <HAL_ADC_IRQHandler+0x10c>
 8002660:	05f1      	lsls	r1, r6, #23
 8002662:	d466      	bmi.n	8002732 <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002664:	05aa      	lsls	r2, r5, #22
 8002666:	d501      	bpl.n	800266c <HAL_ADC_IRQHandler+0x114>
 8002668:	05b0      	lsls	r0, r6, #22
 800266a:	d44b      	bmi.n	8002704 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800266c:	06e9      	lsls	r1, r5, #27
 800266e:	d501      	bpl.n	8002674 <HAL_ADC_IRQHandler+0x11c>
 8002670:	06f2      	lsls	r2, r6, #27
 8002672:	d411      	bmi.n	8002698 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002674:	0569      	lsls	r1, r5, #21
 8002676:	d501      	bpl.n	800267c <HAL_ADC_IRQHandler+0x124>
 8002678:	0572      	lsls	r2, r6, #21
 800267a:	d466      	bmi.n	800274a <HAL_ADC_IRQHandler+0x1f2>
}
 800267c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800267e:	0728      	lsls	r0, r5, #28
 8002680:	d5b3      	bpl.n	80025ea <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002682:	0731      	lsls	r1, r6, #28
 8002684:	d483      	bmi.n	800258e <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002686:	06aa      	lsls	r2, r5, #26
 8002688:	d4b1      	bmi.n	80025ee <HAL_ADC_IRQHandler+0x96>
 800268a:	0669      	lsls	r1, r5, #25
 800268c:	d5e2      	bpl.n	8002654 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800268e:	0672      	lsls	r2, r6, #25
 8002690:	d5e0      	bpl.n	8002654 <HAL_ADC_IRQHandler+0xfc>
 8002692:	e7ae      	b.n	80025f2 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002694:	4a42      	ldr	r2, [pc, #264]	@ (80027a0 <HAL_ADC_IRQHandler+0x248>)
 8002696:	e76e      	b.n	8002576 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002698:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800269a:	b17a      	cbz	r2, 80026bc <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800269c:	2f00      	cmp	r7, #0
 800269e:	d075      	beq.n	800278c <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80026a0:	4a3c      	ldr	r2, [pc, #240]	@ (8002794 <HAL_ADC_IRQHandler+0x23c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	f000 8087 	beq.w	80027b6 <HAL_ADC_IRQHandler+0x25e>
 80026a8:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80026ac:	4293      	cmp	r3, r2
 80026ae:	f000 8082 	beq.w	80027b6 <HAL_ADC_IRQHandler+0x25e>
 80026b2:	4a39      	ldr	r2, [pc, #228]	@ (8002798 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80026b4:	6892      	ldr	r2, [r2, #8]
 80026b6:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 80026ba:	d00b      	beq.n	80026d4 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80026bc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      HAL_ADC_ErrorCallback(hadc);
 80026be:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80026c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026c4:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80026c8:	f043 0302 	orr.w	r3, r3, #2
 80026cc:	65a3      	str	r3, [r4, #88]	@ 0x58
      HAL_ADC_ErrorCallback(hadc);
 80026ce:	f7ff ff41 	bl	8002554 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026d2:	6823      	ldr	r3, [r4, #0]
 80026d4:	2210      	movs	r2, #16
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	e7cc      	b.n	8002674 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026da:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026dc:	06d8      	lsls	r0, r3, #27
 80026de:	d403      	bmi.n	80026e8 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80026e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026e2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026e6:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80026e8:	4620      	mov	r0, r4
 80026ea:	f000 fdf7 	bl	80032dc <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80026ee:	6823      	ldr	r3, [r4, #0]
 80026f0:	2202      	movs	r2, #2
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	e747      	b.n	8002586 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026f6:	21c1      	movs	r1, #193	@ 0xc1
 80026f8:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80026fa:	07c9      	lsls	r1, r1, #31
 80026fc:	d487      	bmi.n	800260e <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80026fe:	4925      	ldr	r1, [pc, #148]	@ (8002794 <HAL_ADC_IRQHandler+0x23c>)
 8002700:	68c9      	ldr	r1, [r1, #12]
 8002702:	e785      	b.n	8002610 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002704:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002706:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002708:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800270c:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800270e:	f000 fde3 	bl	80032d8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	e7a7      	b.n	800266c <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800271c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800271e:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002724:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002726:	f7ff ff13 	bl	8002550 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	2280      	movs	r2, #128	@ 0x80
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	e794      	b.n	800265c <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002732:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002734:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800273a:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800273c:	f000 fdca 	bl	80032d4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002740:	6823      	ldr	r3, [r4, #0]
 8002742:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	e78c      	b.n	8002664 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800274a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800274c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002750:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002752:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002756:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002758:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800275a:	f042 0208 	orr.w	r2, r2, #8
 800275e:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002760:	6019      	str	r1, [r3, #0]
}
 8002762:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002766:	f000 bdb3 	b.w	80032d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800276a:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800276e:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002772:	4302      	orrs	r2, r0
 8002774:	f47f af68 	bne.w	8002648 <HAL_ADC_IRQHandler+0xf0>
 8002778:	e74e      	b.n	8002618 <HAL_ADC_IRQHandler+0xc0>
 800277a:	f240 2221 	movw	r2, #545	@ 0x221
 800277e:	40fa      	lsrs	r2, r7
 8002780:	07d0      	lsls	r0, r2, #31
 8002782:	f53f af13 	bmi.w	80025ac <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002786:	4a03      	ldr	r2, [pc, #12]	@ (8002794 <HAL_ADC_IRQHandler+0x23c>)
 8002788:	68d2      	ldr	r2, [r2, #12]
 800278a:	e710      	b.n	80025ae <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	0790      	lsls	r0, r2, #30
 8002790:	d0a0      	beq.n	80026d4 <HAL_ADC_IRQHandler+0x17c>
 8002792:	e793      	b.n	80026bc <HAL_ADC_IRQHandler+0x164>
 8002794:	40022000 	.word	0x40022000
 8002798:	58026300 	.word	0x58026300
 800279c:	40022100 	.word	0x40022100
 80027a0:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027a6:	f043 0310 	orr.w	r3, r3, #16
 80027aa:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80027b4:	e713      	b.n	80025de <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80027b6:	4a05      	ldr	r2, [pc, #20]	@ (80027cc <HAL_ADC_IRQHandler+0x274>)
 80027b8:	e77c      	b.n	80026b4 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027bc:	f043 0310 	orr.w	r3, r3, #16
 80027c0:	6563      	str	r3, [r4, #84]	@ 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80027ca:	e73d      	b.n	8002648 <HAL_ADC_IRQHandler+0xf0>
 80027cc:	40022300 	.word	0x40022300

080027d0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027d0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80027d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027d4:	f012 0f50 	tst.w	r2, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
{
 80027da:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80027dc:	d11d      	bne.n	800281a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80027de:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027e4:	655a      	str	r2, [r3, #84]	@ 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80027e6:	680a      	ldr	r2, [r1, #0]
 80027e8:	f012 0f08 	tst.w	r2, #8
 80027ec:	68ca      	ldr	r2, [r1, #12]
 80027ee:	d01b      	beq.n	8002828 <ADC_DMAConvCplt+0x58>
 80027f0:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80027f4:	d10d      	bne.n	8002812 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80027f6:	68ca      	ldr	r2, [r1, #12]
 80027f8:	0494      	lsls	r4, r2, #18
 80027fa:	d40a      	bmi.n	8002812 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80027fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002802:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002804:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002806:	04d1      	lsls	r1, r2, #19
 8002808:	d403      	bmi.n	8002812 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800280a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800280c:	f042 0201 	orr.w	r2, r2, #1
 8002810:	655a      	str	r2, [r3, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002812:	4618      	mov	r0, r3
 8002814:	f7fe fd0c 	bl	8001230 <HAL_ADC_ConvCpltCallback>
}
 8002818:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800281a:	06d2      	lsls	r2, r2, #27
 800281c:	d40a      	bmi.n	8002834 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800281e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002826:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002828:	0790      	lsls	r0, r2, #30
 800282a:	d0e7      	beq.n	80027fc <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 800282c:	4618      	mov	r0, r3
 800282e:	f7fe fcff 	bl	8001230 <HAL_ADC_ConvCpltCallback>
 8002832:	e7f1      	b.n	8002818 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff fe8d 	bl	8002554 <HAL_ADC_ErrorCallback>
}
 800283a:	bd10      	pop	{r4, pc}

0800283c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800283c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800283e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002840:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8002842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002846:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002848:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800284a:	f043 0304 	orr.w	r3, r3, #4
 800284e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002850:	f7ff fe80 	bl	8002554 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002854:	bd08      	pop	{r3, pc}
 8002856:	bf00      	nop

08002858 <HAL_ADC_ConfigChannel>:
{
 8002858:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 800285a:	2200      	movs	r2, #0
{
 800285c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 800285e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002860:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8002864:	2a01      	cmp	r2, #1
 8002866:	f000 80ef 	beq.w	8002a48 <HAL_ADC_ConfigChannel+0x1f0>
 800286a:	2401      	movs	r4, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800286c:	6802      	ldr	r2, [r0, #0]
 800286e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002870:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002874:	6890      	ldr	r0, [r2, #8]
 8002876:	0745      	lsls	r5, r0, #29
 8002878:	d509      	bpl.n	800288e <HAL_ADC_ConfigChannel+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800287a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 800287c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800287e:	f042 0220 	orr.w	r2, r2, #32
 8002882:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 800288a:	b002      	add	sp, #8
 800288c:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800288e:	680d      	ldr	r5, [r1, #0]
 8002890:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002892:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002896:	db0d      	blt.n	80028b4 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002898:	f3c5 0613 	ubfx	r6, r5, #0, #20
 800289c:	2e00      	cmp	r6, #0
 800289e:	f000 80c1 	beq.w	8002a24 <HAL_ADC_ConfigChannel+0x1cc>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a2:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028a6:	b115      	cbz	r5, 80028ae <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80028a8:	fab5 f585 	clz	r5, r5
 80028ac:	40ac      	lsls	r4, r5
 80028ae:	69d5      	ldr	r5, [r2, #28]
 80028b0:	432c      	orrs	r4, r5
 80028b2:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80028b4:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 80028b6:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80028ba:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 80028be:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80028c2:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 80028c4:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80028c8:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 80028cc:	fa0c fc04 	lsl.w	ip, ip, r4
 80028d0:	40a0      	lsls	r0, r4
 80028d2:	f85e 4005 	ldr.w	r4, [lr, r5]
 80028d6:	ea24 0c0c 	bic.w	ip, r4, ip
 80028da:	ea4c 0000 	orr.w	r0, ip, r0
 80028de:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028e2:	6890      	ldr	r0, [r2, #8]
 80028e4:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028e8:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028ea:	d101      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028ec:	0700      	lsls	r0, r0, #28
 80028ee:	d542      	bpl.n	8002976 <HAL_ADC_ConfigChannel+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028f0:	6890      	ldr	r0, [r2, #8]
 80028f2:	07c6      	lsls	r6, r0, #31
 80028f4:	d43d      	bmi.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80028f6:	68cd      	ldr	r5, [r1, #12]
 80028f8:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80028fa:	f005 0618 	and.w	r6, r5, #24
 80028fe:	48a9      	ldr	r0, [pc, #676]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x34c>)
 8002900:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 8002904:	40f0      	lsrs	r0, r6
 8002906:	f3c4 0613 	ubfx	r6, r4, #0, #20
 800290a:	4020      	ands	r0, r4
 800290c:	ea21 0106 	bic.w	r1, r1, r6
 8002910:	4301      	orrs	r1, r0
 8002912:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002916:	49a4      	ldr	r1, [pc, #656]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x350>)
 8002918:	428d      	cmp	r5, r1
 800291a:	f000 808a 	beq.w	8002a32 <HAL_ADC_ConfigChannel+0x1da>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800291e:	2c00      	cmp	r4, #0
 8002920:	da27      	bge.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002922:	49a2      	ldr	r1, [pc, #648]	@ (8002bac <HAL_ADC_ConfigChannel+0x354>)
 8002924:	428a      	cmp	r2, r1
 8002926:	f000 80bd 	beq.w	8002aa4 <HAL_ADC_ConfigChannel+0x24c>
 800292a:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 800292e:	428a      	cmp	r2, r1
 8002930:	f000 80b8 	beq.w	8002aa4 <HAL_ADC_ConfigChannel+0x24c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002934:	489e      	ldr	r0, [pc, #632]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x358>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002936:	499f      	ldr	r1, [pc, #636]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x35c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002938:	6886      	ldr	r6, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800293a:	688d      	ldr	r5, [r1, #8]
 800293c:	07ed      	lsls	r5, r5, #31
 800293e:	d49c      	bmi.n	800287a <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002940:	4d9d      	ldr	r5, [pc, #628]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x360>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002942:	f006 7ce0 	and.w	ip, r6, #29360128	@ 0x1c00000
 8002946:	42ac      	cmp	r4, r5
 8002948:	f000 8156 	beq.w	8002bf8 <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800294c:	4d9b      	ldr	r5, [pc, #620]	@ (8002bbc <HAL_ADC_ConfigChannel+0x364>)
 800294e:	42ac      	cmp	r4, r5
 8002950:	f000 8118 	beq.w	8002b84 <HAL_ADC_ConfigChannel+0x32c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002954:	4d9a      	ldr	r5, [pc, #616]	@ (8002bc0 <HAL_ADC_ConfigChannel+0x368>)
 8002956:	42ac      	cmp	r4, r5
 8002958:	d10b      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_VREFINT_INSTANCE(hadc))
 800295a:	0274      	lsls	r4, r6, #9
 800295c:	d409      	bmi.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
 800295e:	428a      	cmp	r2, r1
 8002960:	d107      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002962:	6882      	ldr	r2, [r0, #8]
 8002964:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002968:	ea42 020c 	orr.w	r2, r2, ip
 800296c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002970:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002972:	2000      	movs	r0, #0
 8002974:	e786      	b.n	8002884 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002976:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002978:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 800297c:	f04f 0e07 	mov.w	lr, #7
 8002980:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002982:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8002984:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002988:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 800298c:	fa0e fe04 	lsl.w	lr, lr, r4
 8002990:	fa06 f404 	lsl.w	r4, r6, r4
 8002994:	f85c 0005 	ldr.w	r0, [ip, r5]
 8002998:	ea20 000e 	bic.w	r0, r0, lr
 800299c:	4320      	orrs	r0, r4
 800299e:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80029a2:	4888      	ldr	r0, [pc, #544]	@ (8002bc4 <HAL_ADC_ConfigChannel+0x36c>)
 80029a4:	694d      	ldr	r5, [r1, #20]
 80029a6:	6800      	ldr	r0, [r0, #0]
 80029a8:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 80029ac:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 80029b0:	68d0      	ldr	r0, [r2, #12]
 80029b2:	d039      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0x1d0>
 80029b4:	f010 0f10 	tst.w	r0, #16
 80029b8:	68d0      	ldr	r0, [r2, #12]
 80029ba:	d035      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0x1d0>
 80029bc:	0840      	lsrs	r0, r0, #1
 80029be:	f000 0008 	and.w	r0, r0, #8
 80029c2:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029c4:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80029c6:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029c8:	2e04      	cmp	r6, #4
 80029ca:	d040      	beq.n	8002a4e <HAL_ADC_ConfigChannel+0x1f6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029cc:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 80029d0:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 80029d4:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 80029d8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80029dc:	4320      	orrs	r0, r4
 80029de:	4328      	orrs	r0, r5
 80029e0:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80029e4:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029e6:	690d      	ldr	r5, [r1, #16]
 80029e8:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80029ec:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 80029f0:	fab4 f484 	clz	r4, r4
 80029f4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80029f8:	0964      	lsrs	r4, r4, #5
 80029fa:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 80029fe:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002a02:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002a04:	690d      	ldr	r5, [r1, #16]
 8002a06:	f1a0 0001 	sub.w	r0, r0, #1
 8002a0a:	6914      	ldr	r4, [r2, #16]
 8002a0c:	f005 051f 	and.w	r5, r5, #31
 8002a10:	fab0 f080 	clz	r0, r0
 8002a14:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 8002a18:	0940      	lsrs	r0, r0, #5
 8002a1a:	02c0      	lsls	r0, r0, #11
 8002a1c:	40a8      	lsls	r0, r5
 8002a1e:	4320      	orrs	r0, r4
 8002a20:	6110      	str	r0, [r2, #16]
}
 8002a22:	e765      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002a24:	4084      	lsls	r4, r0
 8002a26:	e742      	b.n	80028ae <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a28:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8002a2c:	0040      	lsls	r0, r0, #1
 8002a2e:	4085      	lsls	r5, r0
 8002a30:	e7c8      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x16c>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002a32:	495e      	ldr	r1, [pc, #376]	@ (8002bac <HAL_ADC_ConfigChannel+0x354>)
 8002a34:	428a      	cmp	r2, r1
 8002a36:	d07a      	beq.n	8002b2e <HAL_ADC_ConfigChannel+0x2d6>
 8002a38:	4963      	ldr	r1, [pc, #396]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x370>)
 8002a3a:	428a      	cmp	r2, r1
 8002a3c:	d040      	beq.n	8002ac0 <HAL_ADC_ConfigChannel+0x268>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002a3e:	69d1      	ldr	r1, [r2, #28]
 8002a40:	f041 0101 	orr.w	r1, r1, #1
 8002a44:	61d1      	str	r1, [r2, #28]
}
 8002a46:	e76a      	b.n	800291e <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8002a48:	2002      	movs	r0, #2
}
 8002a4a:	b002      	add	sp, #8
 8002a4c:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a4e:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8002a50:	0684      	lsls	r4, r0, #26
 8002a52:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8002a56:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 8002a5a:	d014      	beq.n	8002a86 <HAL_ADC_ConfigChannel+0x22e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a5c:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8002a5e:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002a62:	4284      	cmp	r4, r0
 8002a64:	d019      	beq.n	8002a9a <HAL_ADC_ConfigChannel+0x242>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a66:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8002a68:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002a6c:	4284      	cmp	r4, r0
 8002a6e:	d00f      	beq.n	8002a90 <HAL_ADC_ConfigChannel+0x238>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002a70:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8002a72:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8002a76:	4284      	cmp	r4, r0
 8002a78:	f47f af3a 	bne.w	80028f0 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002a7c:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8002a7e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002a82:	66d0      	str	r0, [r2, #108]	@ 0x6c
 8002a84:	e734      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002a86:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8002a88:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002a8c:	6610      	str	r0, [r2, #96]	@ 0x60
 8002a8e:	e7e5      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x204>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002a90:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8002a92:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002a96:	6690      	str	r0, [r2, #104]	@ 0x68
 8002a98:	e7ea      	b.n	8002a70 <HAL_ADC_ConfigChannel+0x218>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002a9a:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8002a9c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002aa0:	6650      	str	r0, [r2, #100]	@ 0x64
 8002aa2:	e7e0      	b.n	8002a66 <HAL_ADC_ConfigChannel+0x20e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002aa4:	4949      	ldr	r1, [pc, #292]	@ (8002bcc <HAL_ADC_ConfigChannel+0x374>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aa6:	4a41      	ldr	r2, [pc, #260]	@ (8002bac <HAL_ADC_ConfigChannel+0x354>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002aa8:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aaa:	6892      	ldr	r2, [r2, #8]
 8002aac:	f012 0f01 	tst.w	r2, #1
 8002ab0:	4a45      	ldr	r2, [pc, #276]	@ (8002bc8 <HAL_ADC_ConfigChannel+0x370>)
 8002ab2:	6892      	ldr	r2, [r2, #8]
 8002ab4:	f47f aee1 	bne.w	800287a <HAL_ADC_ConfigChannel+0x22>
 8002ab8:	07d2      	lsls	r2, r2, #31
 8002aba:	f53f aede 	bmi.w	800287a <HAL_ADC_ConfigChannel+0x22>
 8002abe:	e758      	b.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002ac0:	4943      	ldr	r1, [pc, #268]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x378>)
 8002ac2:	428c      	cmp	r4, r1
 8002ac4:	d058      	beq.n	8002b78 <HAL_ADC_ConfigChannel+0x320>
 8002ac6:	4943      	ldr	r1, [pc, #268]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x37c>)
 8002ac8:	428c      	cmp	r4, r1
 8002aca:	d057      	beq.n	8002b7c <HAL_ADC_ConfigChannel+0x324>
 8002acc:	4942      	ldr	r1, [pc, #264]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x380>)
 8002ace:	428c      	cmp	r4, r1
 8002ad0:	f000 80b5 	beq.w	8002c3e <HAL_ADC_ConfigChannel+0x3e6>
 8002ad4:	4941      	ldr	r1, [pc, #260]	@ (8002bdc <HAL_ADC_ConfigChannel+0x384>)
 8002ad6:	428c      	cmp	r4, r1
 8002ad8:	f000 80b3 	beq.w	8002c42 <HAL_ADC_ConfigChannel+0x3ea>
 8002adc:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8002ae0:	3110      	adds	r1, #16
 8002ae2:	428c      	cmp	r4, r1
 8002ae4:	f000 80af 	beq.w	8002c46 <HAL_ADC_ConfigChannel+0x3ee>
 8002ae8:	493d      	ldr	r1, [pc, #244]	@ (8002be0 <HAL_ADC_ConfigChannel+0x388>)
 8002aea:	428c      	cmp	r4, r1
 8002aec:	f000 80ad 	beq.w	8002c4a <HAL_ADC_ConfigChannel+0x3f2>
 8002af0:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8002af4:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8002af8:	428c      	cmp	r4, r1
 8002afa:	f000 80a8 	beq.w	8002c4e <HAL_ADC_ConfigChannel+0x3f6>
 8002afe:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8002b02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b06:	428c      	cmp	r4, r1
 8002b08:	f000 80a3 	beq.w	8002c52 <HAL_ADC_ConfigChannel+0x3fa>
 8002b0c:	4935      	ldr	r1, [pc, #212]	@ (8002be4 <HAL_ADC_ConfigChannel+0x38c>)
 8002b0e:	428c      	cmp	r4, r1
 8002b10:	d195      	bne.n	8002a3e <HAL_ADC_ConfigChannel+0x1e6>
 8002b12:	4935      	ldr	r1, [pc, #212]	@ (8002be8 <HAL_ADC_ConfigChannel+0x390>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b14:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8002b18:	2900      	cmp	r1, #0
 8002b1a:	d031      	beq.n	8002b80 <HAL_ADC_ConfigChannel+0x328>
  return __builtin_clz(value);
 8002b1c:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002b20:	2001      	movs	r0, #1
 8002b22:	fa00 f101 	lsl.w	r1, r0, r1
 8002b26:	69d0      	ldr	r0, [r2, #28]
 8002b28:	4301      	orrs	r1, r0
 8002b2a:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b2c:	e721      	b.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002b2e:	4928      	ldr	r1, [pc, #160]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x378>)
 8002b30:	428c      	cmp	r4, r1
 8002b32:	d021      	beq.n	8002b78 <HAL_ADC_ConfigChannel+0x320>
 8002b34:	4927      	ldr	r1, [pc, #156]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x37c>)
 8002b36:	428c      	cmp	r4, r1
 8002b38:	d020      	beq.n	8002b7c <HAL_ADC_ConfigChannel+0x324>
 8002b3a:	4927      	ldr	r1, [pc, #156]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x380>)
 8002b3c:	428c      	cmp	r4, r1
 8002b3e:	d07e      	beq.n	8002c3e <HAL_ADC_ConfigChannel+0x3e6>
 8002b40:	4926      	ldr	r1, [pc, #152]	@ (8002bdc <HAL_ADC_ConfigChannel+0x384>)
 8002b42:	428c      	cmp	r4, r1
 8002b44:	d07d      	beq.n	8002c42 <HAL_ADC_ConfigChannel+0x3ea>
 8002b46:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8002b4a:	3110      	adds	r1, #16
 8002b4c:	428c      	cmp	r4, r1
 8002b4e:	d07a      	beq.n	8002c46 <HAL_ADC_ConfigChannel+0x3ee>
 8002b50:	4923      	ldr	r1, [pc, #140]	@ (8002be0 <HAL_ADC_ConfigChannel+0x388>)
 8002b52:	428c      	cmp	r4, r1
 8002b54:	d079      	beq.n	8002c4a <HAL_ADC_ConfigChannel+0x3f2>
 8002b56:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8002b5a:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8002b5e:	428c      	cmp	r4, r1
 8002b60:	d075      	beq.n	8002c4e <HAL_ADC_ConfigChannel+0x3f6>
 8002b62:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8002b66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b6a:	428c      	cmp	r4, r1
 8002b6c:	d071      	beq.n	8002c52 <HAL_ADC_ConfigChannel+0x3fa>
 8002b6e:	491f      	ldr	r1, [pc, #124]	@ (8002bec <HAL_ADC_ConfigChannel+0x394>)
 8002b70:	428c      	cmp	r4, r1
 8002b72:	d1cb      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x2b4>
 8002b74:	491e      	ldr	r1, [pc, #120]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x398>)
 8002b76:	e7cd      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002b78:	2101      	movs	r1, #1
 8002b7a:	e7cb      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002b7c:	491d      	ldr	r1, [pc, #116]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x39c>)
 8002b7e:	e7c9      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002b80:	2101      	movs	r1, #1
 8002b82:	e7d0      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x2ce>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b84:	01f5      	lsls	r5, r6, #7
 8002b86:	f53f aef4 	bmi.w	8002972 <HAL_ADC_ConfigChannel+0x11a>
 8002b8a:	428a      	cmp	r2, r1
 8002b8c:	f47f aef1 	bne.w	8002972 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b90:	6882      	ldr	r2, [r0, #8]
 8002b92:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002b96:	ea42 020c 	orr.w	r2, r2, ip
 8002b9a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002b9e:	6082      	str	r2, [r0, #8]
}
 8002ba0:	e6e7      	b.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
 8002ba2:	bf00      	nop
 8002ba4:	000fffff 	.word	0x000fffff
 8002ba8:	47ff0000 	.word	0x47ff0000
 8002bac:	40022000 	.word	0x40022000
 8002bb0:	58026300 	.word	0x58026300
 8002bb4:	58026000 	.word	0x58026000
 8002bb8:	cb840000 	.word	0xcb840000
 8002bbc:	c7520000 	.word	0xc7520000
 8002bc0:	cfb80000 	.word	0xcfb80000
 8002bc4:	5c001000 	.word	0x5c001000
 8002bc8:	40022100 	.word	0x40022100
 8002bcc:	40022300 	.word	0x40022300
 8002bd0:	04300002 	.word	0x04300002
 8002bd4:	08600004 	.word	0x08600004
 8002bd8:	0c900008 	.word	0x0c900008
 8002bdc:	10c00010 	.word	0x10c00010
 8002be0:	2a000400 	.word	0x2a000400
 8002be4:	4b840000 	.word	0x4b840000
 8002be8:	4fb80000 	.word	0x4fb80000
 8002bec:	43210000 	.word	0x43210000
 8002bf0:	47520000 	.word	0x47520000
 8002bf4:	19200040 	.word	0x19200040
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bf8:	0236      	lsls	r6, r6, #8
 8002bfa:	f53f aeba 	bmi.w	8002972 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bfe:	428a      	cmp	r2, r1
 8002c00:	f47f aeb7 	bne.w	8002972 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c04:	6882      	ldr	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c06:	4914      	ldr	r1, [pc, #80]	@ (8002c58 <HAL_ADC_ConfigChannel+0x400>)
 8002c08:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002c0c:	ea42 020c 	orr.w	r2, r2, ip
 8002c10:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002c14:	6082      	str	r2, [r0, #8]
 8002c16:	680a      	ldr	r2, [r1, #0]
 8002c18:	4910      	ldr	r1, [pc, #64]	@ (8002c5c <HAL_ADC_ConfigChannel+0x404>)
 8002c1a:	0992      	lsrs	r2, r2, #6
 8002c1c:	fba1 1202 	umull	r1, r2, r1, r2
 8002c20:	0992      	lsrs	r2, r2, #6
 8002c22:	3201      	adds	r2, #1
 8002c24:	0052      	lsls	r2, r2, #1
 8002c26:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002c28:	9a01      	ldr	r2, [sp, #4]
 8002c2a:	2a00      	cmp	r2, #0
 8002c2c:	f43f aea1 	beq.w	8002972 <HAL_ADC_ConfigChannel+0x11a>
                wait_loop_index--;
 8002c30:	9a01      	ldr	r2, [sp, #4]
 8002c32:	3a01      	subs	r2, #1
 8002c34:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002c36:	9a01      	ldr	r2, [sp, #4]
 8002c38:	2a00      	cmp	r2, #0
 8002c3a:	d1f9      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x3d8>
 8002c3c:	e699      	b.n	8002972 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002c3e:	4908      	ldr	r1, [pc, #32]	@ (8002c60 <HAL_ADC_ConfigChannel+0x408>)
 8002c40:	e768      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002c42:	4908      	ldr	r1, [pc, #32]	@ (8002c64 <HAL_ADC_ConfigChannel+0x40c>)
 8002c44:	e766      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002c46:	4908      	ldr	r1, [pc, #32]	@ (8002c68 <HAL_ADC_ConfigChannel+0x410>)
 8002c48:	e764      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002c4a:	4908      	ldr	r1, [pc, #32]	@ (8002c6c <HAL_ADC_ConfigChannel+0x414>)
 8002c4c:	e762      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002c4e:	4908      	ldr	r1, [pc, #32]	@ (8002c70 <HAL_ADC_ConfigChannel+0x418>)
 8002c50:	e760      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002c52:	4908      	ldr	r1, [pc, #32]	@ (8002c74 <HAL_ADC_ConfigChannel+0x41c>)
 8002c54:	e75e      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x2bc>
 8002c56:	bf00      	nop
 8002c58:	24000038 	.word	0x24000038
 8002c5c:	053e2d63 	.word	0x053e2d63
 8002c60:	1d500080 	.word	0x1d500080
 8002c64:	21800100 	.word	0x21800100
 8002c68:	25b00200 	.word	0x25b00200
 8002c6c:	2e300800 	.word	0x2e300800
 8002c70:	32601000 	.word	0x32601000
 8002c74:	36902000 	.word	0x36902000

08002c78 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c78:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	07d1      	lsls	r1, r2, #31
 8002c7e:	d501      	bpl.n	8002c84 <ADC_Enable+0xc>
  return HAL_OK;
 8002c80:	2000      	movs	r0, #0
}
 8002c82:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002c84:	6899      	ldr	r1, [r3, #8]
 8002c86:	4a23      	ldr	r2, [pc, #140]	@ (8002d14 <ADC_Enable+0x9c>)
 8002c88:	4211      	tst	r1, r2
{
 8002c8a:	b570      	push	{r4, r5, r6, lr}
 8002c8c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002c8e:	d12f      	bne.n	8002cf0 <ADC_Enable+0x78>
  MODIFY_REG(ADCx->CR,
 8002c90:	6899      	ldr	r1, [r3, #8]
 8002c92:	4a21      	ldr	r2, [pc, #132]	@ (8002d18 <ADC_Enable+0xa0>)
 8002c94:	400a      	ands	r2, r1
 8002c96:	f042 0201 	orr.w	r2, r2, #1
 8002c9a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002c9c:	f7ff fc46 	bl	800252c <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8002d1c <ADC_Enable+0xa4>)
    tickstart = HAL_GetTick();
 8002ca4:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d02c      	beq.n	8002d04 <ADC_Enable+0x8c>
 8002caa:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d028      	beq.n	8002d04 <ADC_Enable+0x8c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002cb2:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 8002cb6:	f502 4284 	add.w	r2, r2, #16896	@ 0x4200
 8002cba:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	07d2      	lsls	r2, r2, #31
 8002cc0:	d414      	bmi.n	8002cec <ADC_Enable+0x74>
  MODIFY_REG(ADCx->CR,
 8002cc2:	4e15      	ldr	r6, [pc, #84]	@ (8002d18 <ADC_Enable+0xa0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	07d0      	lsls	r0, r2, #31
 8002cc8:	d404      	bmi.n	8002cd4 <ADC_Enable+0x5c>
  MODIFY_REG(ADCx->CR,
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	4032      	ands	r2, r6
 8002cce:	f042 0201 	orr.w	r2, r2, #1
 8002cd2:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cd4:	f7ff fc2a 	bl	800252c <HAL_GetTick>
 8002cd8:	1b43      	subs	r3, r0, r5
 8002cda:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cdc:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cde:	d902      	bls.n	8002ce6 <ADC_Enable+0x6e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	07d1      	lsls	r1, r2, #31
 8002ce4:	d504      	bpl.n	8002cf0 <ADC_Enable+0x78>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	07d2      	lsls	r2, r2, #31
 8002cea:	d5eb      	bpl.n	8002cc4 <ADC_Enable+0x4c>
  return HAL_OK;
 8002cec:	2000      	movs	r0, #0
}
 8002cee:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8002cf2:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf4:	f043 0310 	orr.w	r3, r3, #16
 8002cf8:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8002d02:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d04:	4a06      	ldr	r2, [pc, #24]	@ (8002d20 <ADC_Enable+0xa8>)
 8002d06:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d08:	06d6      	lsls	r6, r2, #27
 8002d0a:	d0d7      	beq.n	8002cbc <ADC_Enable+0x44>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d0c:	4a05      	ldr	r2, [pc, #20]	@ (8002d24 <ADC_Enable+0xac>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d1d4      	bne.n	8002cbc <ADC_Enable+0x44>
 8002d12:	e7eb      	b.n	8002cec <ADC_Enable+0x74>
 8002d14:	8000003f 	.word	0x8000003f
 8002d18:	7fffffc0 	.word	0x7fffffc0
 8002d1c:	40022000 	.word	0x40022000
 8002d20:	40022300 	.word	0x40022300
 8002d24:	40022100 	.word	0x40022100

08002d28 <HAL_ADC_Start_DMA>:
{
 8002d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e1c <HAL_ADC_Start_DMA+0xf4>)
{
 8002d2e:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d30:	6800      	ldr	r0, [r0, #0]
{
 8002d32:	460e      	mov	r6, r1
 8002d34:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d36:	4298      	cmp	r0, r3
 8002d38:	d01c      	beq.n	8002d74 <HAL_ADC_Start_DMA+0x4c>
 8002d3a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002d3e:	4298      	cmp	r0, r3
 8002d40:	d018      	beq.n	8002d74 <HAL_ADC_Start_DMA+0x4c>
 8002d42:	4b37      	ldr	r3, [pc, #220]	@ (8002e20 <HAL_ADC_Start_DMA+0xf8>)
 8002d44:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d46:	6885      	ldr	r5, [r0, #8]
 8002d48:	f015 0504 	ands.w	r5, r5, #4
 8002d4c:	d118      	bne.n	8002d80 <HAL_ADC_Start_DMA+0x58>
    __HAL_LOCK(hadc);
 8002d4e:	f894 2050 	ldrb.w	r2, [r4, #80]	@ 0x50
 8002d52:	2a01      	cmp	r2, #1
 8002d54:	d014      	beq.n	8002d80 <HAL_ADC_Start_DMA+0x58>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d56:	f003 081f 	and.w	r8, r3, #31
 8002d5a:	f240 2321 	movw	r3, #545	@ 0x221
 8002d5e:	2001      	movs	r0, #1
 8002d60:	fa23 f308 	lsr.w	r3, r3, r8
 8002d64:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d68:	4003      	ands	r3, r0
 8002d6a:	d10c      	bne.n	8002d86 <HAL_ADC_Start_DMA+0x5e>
      __HAL_UNLOCK(hadc);
 8002d6c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8002d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d74:	4b2b      	ldr	r3, [pc, #172]	@ (8002e24 <HAL_ADC_Start_DMA+0xfc>)
 8002d76:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d78:	6885      	ldr	r5, [r0, #8]
 8002d7a:	f015 0504 	ands.w	r5, r5, #4
 8002d7e:	d0e6      	beq.n	8002d4e <HAL_ADC_Start_DMA+0x26>
    __HAL_LOCK(hadc);
 8002d80:	2002      	movs	r0, #2
}
 8002d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8002d86:	4620      	mov	r0, r4
 8002d88:	f7ff ff76 	bl	8002c78 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002d8c:	2800      	cmp	r0, #0
 8002d8e:	d140      	bne.n	8002e12 <HAL_ADC_Start_DMA+0xea>
        ADC_STATE_CLR_SET(hadc->State,
 8002d90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d92:	4b25      	ldr	r3, [pc, #148]	@ (8002e28 <HAL_ADC_Start_DMA+0x100>)
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d94:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8002d96:	4013      	ands	r3, r2
 8002d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d9c:	6563      	str	r3, [r4, #84]	@ 0x54
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d9e:	f1b8 0f00 	cmp.w	r8, #0
 8002da2:	d002      	beq.n	8002daa <HAL_ADC_Start_DMA+0x82>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002da4:	4b21      	ldr	r3, [pc, #132]	@ (8002e2c <HAL_ADC_Start_DMA+0x104>)
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002da6:	4299      	cmp	r1, r3
 8002da8:	d003      	beq.n	8002db2 <HAL_ADC_Start_DMA+0x8a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002daa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002dac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002db0:	6563      	str	r3, [r4, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002db2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002db4:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 8002db8:	d02e      	beq.n	8002e18 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002dba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002dbc:	f023 0306 	bic.w	r3, r3, #6
 8002dc0:	65a3      	str	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dc2:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dc4:	4632      	mov	r2, r6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dc6:	4d1a      	ldr	r5, [pc, #104]	@ (8002e30 <HAL_ADC_Start_DMA+0x108>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dc8:	463b      	mov	r3, r7
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002dca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002dcc:	3140      	adds	r1, #64	@ 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dce:	63c5      	str	r5, [r0, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dd0:	4d18      	ldr	r5, [pc, #96]	@ (8002e34 <HAL_ADC_Start_DMA+0x10c>)
 8002dd2:	6405      	str	r5, [r0, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dd4:	4d18      	ldr	r5, [pc, #96]	@ (8002e38 <HAL_ADC_Start_DMA+0x110>)
 8002dd6:	64c5      	str	r5, [r0, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002dd8:	251c      	movs	r5, #28
 8002dda:	f841 5c40 	str.w	r5, [r1, #-64]
        __HAL_UNLOCK(hadc);
 8002dde:	2500      	movs	r5, #0
 8002de0:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002de4:	f851 5c3c 	ldr.w	r5, [r1, #-60]
 8002de8:	f045 0510 	orr.w	r5, r5, #16
 8002dec:	f841 5c3c 	str.w	r5, [r1, #-60]
 8002df0:	f851 5c34 	ldr.w	r5, [r1, #-52]
 8002df4:	f025 0503 	bic.w	r5, r5, #3
 8002df8:	4335      	orrs	r5, r6
 8002dfa:	f841 5c34 	str.w	r5, [r1, #-52]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dfe:	f001 f8bb 	bl	8003f78 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002e02:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002e04:	4b0d      	ldr	r3, [pc, #52]	@ (8002e3c <HAL_ADC_Start_DMA+0x114>)
 8002e06:	6891      	ldr	r1, [r2, #8]
 8002e08:	400b      	ands	r3, r1
 8002e0a:	f043 0304 	orr.w	r3, r3, #4
 8002e0e:	6093      	str	r3, [r2, #8]
}
 8002e10:	e7b7      	b.n	8002d82 <HAL_ADC_Start_DMA+0x5a>
        __HAL_UNLOCK(hadc);
 8002e12:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8002e16:	e7b4      	b.n	8002d82 <HAL_ADC_Start_DMA+0x5a>
          ADC_CLEAR_ERRORCODE(hadc);
 8002e18:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002e1a:	e7d2      	b.n	8002dc2 <HAL_ADC_Start_DMA+0x9a>
 8002e1c:	40022000 	.word	0x40022000
 8002e20:	58026300 	.word	0x58026300
 8002e24:	40022300 	.word	0x40022300
 8002e28:	fffff0fe 	.word	0xfffff0fe
 8002e2c:	40022100 	.word	0x40022100
 8002e30:	080027d1 	.word	0x080027d1
 8002e34:	08002545 	.word	0x08002545
 8002e38:	0800283d 	.word	0x0800283d
 8002e3c:	7fffffc0 	.word	0x7fffffc0

08002e40 <ADC_Disable>:
{
 8002e40:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e42:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	0795      	lsls	r5, r2, #30
 8002e48:	d502      	bpl.n	8002e50 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e4a:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002e4c:	2000      	movs	r0, #0
}
 8002e4e:	bd38      	pop	{r3, r4, r5, pc}
 8002e50:	689a      	ldr	r2, [r3, #8]
 8002e52:	07d4      	lsls	r4, r2, #31
 8002e54:	d5fa      	bpl.n	8002e4c <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e56:	689a      	ldr	r2, [r3, #8]
 8002e58:	4604      	mov	r4, r0
 8002e5a:	f002 020d 	and.w	r2, r2, #13
 8002e5e:	2a01      	cmp	r2, #1
 8002e60:	d009      	beq.n	8002e76 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e62:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8002e64:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e66:	f043 0310 	orr.w	r3, r3, #16
 8002e6a:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8002e74:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8002e76:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e78:	2103      	movs	r1, #3
 8002e7a:	4a0d      	ldr	r2, [pc, #52]	@ (8002eb0 <ADC_Disable+0x70>)
 8002e7c:	4002      	ands	r2, r0
 8002e7e:	f042 0202 	orr.w	r2, r2, #2
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8002e86:	f7ff fb51 	bl	800252c <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e8a:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002e8c:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	07d9      	lsls	r1, r3, #31
 8002e92:	d403      	bmi.n	8002e9c <ADC_Disable+0x5c>
 8002e94:	e7da      	b.n	8002e4c <ADC_Disable+0xc>
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	07db      	lsls	r3, r3, #31
 8002e9a:	d5d7      	bpl.n	8002e4c <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e9c:	f7ff fb46 	bl	800252c <HAL_GetTick>
 8002ea0:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ea2:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ea4:	2802      	cmp	r0, #2
 8002ea6:	d9f6      	bls.n	8002e96 <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	07d2      	lsls	r2, r2, #31
 8002eac:	d5f3      	bpl.n	8002e96 <ADC_Disable+0x56>
 8002eae:	e7d8      	b.n	8002e62 <ADC_Disable+0x22>
 8002eb0:	7fffffc0 	.word	0x7fffffc0

08002eb4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002eb4:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002eb6:	4a4f      	ldr	r2, [pc, #316]	@ (8002ff4 <ADC_ConfigureBoostMode+0x140>)
{
 8002eb8:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002eba:	6803      	ldr	r3, [r0, #0]
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d024      	beq.n	8002f0a <ADC_ConfigureBoostMode+0x56>
 8002ec0:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d020      	beq.n	8002f0a <ADC_ConfigureBoostMode+0x56>
 8002ec8:	4b4b      	ldr	r3, [pc, #300]	@ (8002ff8 <ADC_ConfigureBoostMode+0x144>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002ed0:	d020      	beq.n	8002f14 <ADC_ConfigureBoostMode+0x60>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002ed2:	f002 fce3 	bl	800589c <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002ed6:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8002ed8:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8002eda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ede:	d06d      	beq.n	8002fbc <ADC_ConfigureBoostMode+0x108>
 8002ee0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ee4:	d072      	beq.n	8002fcc <ADC_ConfigureBoostMode+0x118>
 8002ee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eea:	d067      	beq.n	8002fbc <ADC_ConfigureBoostMode+0x108>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002eec:	f7ff fb24 	bl	8002538 <HAL_GetREVID>
 8002ef0:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002ef4:	4298      	cmp	r0, r3
 8002ef6:	d82d      	bhi.n	8002f54 <ADC_ConfigureBoostMode+0xa0>
  {
    if (freq > 20000000UL)
 8002ef8:	4a40      	ldr	r2, [pc, #256]	@ (8002ffc <ADC_ConfigureBoostMode+0x148>)
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002efa:	6823      	ldr	r3, [r4, #0]
    if (freq > 20000000UL)
 8002efc:	4295      	cmp	r5, r2
 8002efe:	d947      	bls.n	8002f90 <ADC_ConfigureBoostMode+0xdc>
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f06:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002f08:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002f0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003000 <ADC_ConfigureBoostMode+0x14c>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002f12:	d1de      	bne.n	8002ed2 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002f14:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002f18:	2100      	movs	r1, #0
 8002f1a:	f003 ff39 	bl	8006d90 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002f1e:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002f20:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8002f22:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002f26:	d04d      	beq.n	8002fc4 <ADC_ConfigureBoostMode+0x110>
 8002f28:	d825      	bhi.n	8002f76 <ADC_ConfigureBoostMode+0xc2>
 8002f2a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002f2e:	d04b      	beq.n	8002fc8 <ADC_ConfigureBoostMode+0x114>
 8002f30:	d84e      	bhi.n	8002fd0 <ADC_ConfigureBoostMode+0x11c>
 8002f32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f36:	d008      	beq.n	8002f4a <ADC_ConfigureBoostMode+0x96>
 8002f38:	d855      	bhi.n	8002fe6 <ADC_ConfigureBoostMode+0x132>
 8002f3a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002f3e:	d004      	beq.n	8002f4a <ADC_ConfigureBoostMode+0x96>
 8002f40:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8002f44:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8002f48:	d1d0      	bne.n	8002eec <ADC_ConfigureBoostMode+0x38>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002f4a:	0c9b      	lsrs	r3, r3, #18
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8002f52:	e7cb      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
    if (freq <= 6250000UL)
 8002f54:	4a2b      	ldr	r2, [pc, #172]	@ (8003004 <ADC_ConfigureBoostMode+0x150>)
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002f56:	6823      	ldr	r3, [r4, #0]
    if (freq <= 6250000UL)
 8002f58:	4295      	cmp	r5, r2
 8002f5a:	d923      	bls.n	8002fa4 <ADC_ConfigureBoostMode+0xf0>
    else if (freq <= 12500000UL)
 8002f5c:	4a2a      	ldr	r2, [pc, #168]	@ (8003008 <ADC_ConfigureBoostMode+0x154>)
 8002f5e:	4295      	cmp	r5, r2
 8002f60:	d925      	bls.n	8002fae <ADC_ConfigureBoostMode+0xfa>
    else if (freq <= 25000000UL)
 8002f62:	4a2a      	ldr	r2, [pc, #168]	@ (800300c <ADC_ConfigureBoostMode+0x158>)
 8002f64:	4295      	cmp	r5, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002f66:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 8002f68:	d839      	bhi.n	8002fde <ADC_ConfigureBoostMode+0x12a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002f6a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002f6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f72:	609a      	str	r2, [r3, #8]
}
 8002f74:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8002f76:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002f7a:	d02e      	beq.n	8002fda <ADC_ConfigureBoostMode+0x126>
 8002f7c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002f80:	d1b4      	bne.n	8002eec <ADC_ConfigureBoostMode+0x38>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002f82:	f7ff fad9 	bl	8002538 <HAL_GetREVID>
 8002f86:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002f8a:	4298      	cmp	r0, r3
 8002f8c:	d805      	bhi.n	8002f9a <ADC_ConfigureBoostMode+0xe6>
 8002f8e:	6823      	ldr	r3, [r4, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f96:	609a      	str	r2, [r3, #8]
}
 8002f98:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 8002f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003004 <ADC_ConfigureBoostMode+0x150>)
 8002f9c:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8002fa0:	6823      	ldr	r3, [r4, #0]
 8002fa2:	d304      	bcc.n	8002fae <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002faa:	609a      	str	r2, [r3, #8]
}
 8002fac:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002fb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fb8:	609a      	str	r2, [r3, #8]
}
 8002fba:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002fbc:	0c1b      	lsrs	r3, r3, #16
 8002fbe:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8002fc2:	e793      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
        freq /= 64UL;
 8002fc4:	0985      	lsrs	r5, r0, #6
        break;
 8002fc6:	e791      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
        freq /= 16UL;
 8002fc8:	0905      	lsrs	r5, r0, #4
        break;
 8002fca:	e78f      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
        freq /= 4UL;
 8002fcc:	0885      	lsrs	r5, r0, #2
        break;
 8002fce:	e78d      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
    switch (hadc->Init.ClockPrescaler)
 8002fd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fd4:	d18a      	bne.n	8002eec <ADC_ConfigureBoostMode+0x38>
        freq /= 32UL;
 8002fd6:	0945      	lsrs	r5, r0, #5
        break;
 8002fd8:	e788      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
        freq /= 128UL;
 8002fda:	09c5      	lsrs	r5, r0, #7
        break;
 8002fdc:	e786      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002fde:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002fe2:	609a      	str	r2, [r3, #8]
}
 8002fe4:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8002fe6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002fea:	d0ae      	beq.n	8002f4a <ADC_ConfigureBoostMode+0x96>
 8002fec:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002ff0:	d0ab      	beq.n	8002f4a <ADC_ConfigureBoostMode+0x96>
 8002ff2:	e77b      	b.n	8002eec <ADC_ConfigureBoostMode+0x38>
 8002ff4:	40022000 	.word	0x40022000
 8002ff8:	58026300 	.word	0x58026300
 8002ffc:	01312d00 	.word	0x01312d00
 8003000:	40022300 	.word	0x40022300
 8003004:	00bebc21 	.word	0x00bebc21
 8003008:	017d7841 	.word	0x017d7841
 800300c:	02faf081 	.word	0x02faf081

08003010 <HAL_ADC_Init>:
{
 8003010:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8003012:	2300      	movs	r3, #0
{
 8003014:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003016:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8003018:	2800      	cmp	r0, #0
 800301a:	f000 80a9 	beq.w	8003170 <HAL_ADC_Init+0x160>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800301e:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8003020:	4604      	mov	r4, r0
 8003022:	2d00      	cmp	r5, #0
 8003024:	f000 80aa 	beq.w	800317c <HAL_ADC_Init+0x16c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003028:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800302a:	6893      	ldr	r3, [r2, #8]
 800302c:	009d      	lsls	r5, r3, #2
 800302e:	d503      	bpl.n	8003038 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003030:	6891      	ldr	r1, [r2, #8]
 8003032:	4b71      	ldr	r3, [pc, #452]	@ (80031f8 <HAL_ADC_Init+0x1e8>)
 8003034:	400b      	ands	r3, r1
 8003036:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003038:	6893      	ldr	r3, [r2, #8]
 800303a:	00d8      	lsls	r0, r3, #3
 800303c:	d416      	bmi.n	800306c <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800303e:	4b6f      	ldr	r3, [pc, #444]	@ (80031fc <HAL_ADC_Init+0x1ec>)
 8003040:	496f      	ldr	r1, [pc, #444]	@ (8003200 <HAL_ADC_Init+0x1f0>)
 8003042:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003044:	6890      	ldr	r0, [r2, #8]
 8003046:	099b      	lsrs	r3, r3, #6
 8003048:	fba1 1303 	umull	r1, r3, r1, r3
 800304c:	496d      	ldr	r1, [pc, #436]	@ (8003204 <HAL_ADC_Init+0x1f4>)
 800304e:	099b      	lsrs	r3, r3, #6
 8003050:	4001      	ands	r1, r0
 8003052:	3301      	adds	r3, #1
 8003054:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003058:	6091      	str	r1, [r2, #8]
 800305a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800305c:	9b01      	ldr	r3, [sp, #4]
 800305e:	b12b      	cbz	r3, 800306c <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8003060:	9b01      	ldr	r3, [sp, #4]
 8003062:	3b01      	subs	r3, #1
 8003064:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003066:	9b01      	ldr	r3, [sp, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1f9      	bne.n	8003060 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800306c:	6893      	ldr	r3, [r2, #8]
 800306e:	00d9      	lsls	r1, r3, #3
 8003070:	f100 8082 	bmi.w	8003178 <HAL_ADC_Init+0x168>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003074:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8003076:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003078:	f043 0310 	orr.w	r3, r3, #16
 800307c:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800307e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003080:	432b      	orrs	r3, r5
 8003082:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003084:	6893      	ldr	r3, [r2, #8]
 8003086:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800308a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800308c:	d16c      	bne.n	8003168 <HAL_ADC_Init+0x158>
 800308e:	06db      	lsls	r3, r3, #27
 8003090:	d46a      	bmi.n	8003168 <HAL_ADC_Init+0x158>
    ADC_STATE_CLR_SET(hadc->State,
 8003092:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003094:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800309e:	6893      	ldr	r3, [r2, #8]
 80030a0:	07de      	lsls	r6, r3, #31
 80030a2:	d40c      	bmi.n	80030be <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030a4:	4b58      	ldr	r3, [pc, #352]	@ (8003208 <HAL_ADC_Init+0x1f8>)
 80030a6:	429a      	cmp	r2, r3
 80030a8:	f000 8081 	beq.w	80031ae <HAL_ADC_Init+0x19e>
 80030ac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d07c      	beq.n	80031ae <HAL_ADC_Init+0x19e>
 80030b4:	4b55      	ldr	r3, [pc, #340]	@ (800320c <HAL_ADC_Init+0x1fc>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	07d9      	lsls	r1, r3, #31
 80030ba:	f140 808a 	bpl.w	80031d2 <HAL_ADC_Init+0x1c2>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80030be:	f7ff fa3b 	bl	8002538 <HAL_GetREVID>
 80030c2:	f241 0303 	movw	r3, #4099	@ 0x1003
 80030c6:	68a1      	ldr	r1, [r4, #8]
 80030c8:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030ca:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80030cc:	d85c      	bhi.n	8003188 <HAL_ADC_Init+0x178>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80030ce:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030d2:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80030d4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80030d6:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 80030da:	4302      	orrs	r2, r0
 80030dc:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d103      	bne.n	80030ea <HAL_ADC_Init+0xda>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80030e2:	6a23      	ldr	r3, [r4, #32]
 80030e4:	3b01      	subs	r3, #1
 80030e6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030ea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80030ec:	b123      	cbz	r3, 80030f8 <HAL_ADC_Init+0xe8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030ee:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80030f2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80030f4:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030f6:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	4945      	ldr	r1, [pc, #276]	@ (8003210 <HAL_ADC_Init+0x200>)
 80030fc:	68d8      	ldr	r0, [r3, #12]
 80030fe:	4001      	ands	r1, r0
 8003100:	4311      	orrs	r1, r2
 8003102:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003104:	689a      	ldr	r2, [r3, #8]
 8003106:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800310a:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800310c:	d11c      	bne.n	8003148 <HAL_ADC_Init+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800310e:	0712      	lsls	r2, r2, #28
 8003110:	d41a      	bmi.n	8003148 <HAL_ADC_Init+0x138>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003112:	68d8      	ldr	r0, [r3, #12]
 8003114:	4a3f      	ldr	r2, [pc, #252]	@ (8003214 <HAL_ADC_Init+0x204>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003116:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003118:	4002      	ands	r2, r0
 800311a:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 800311e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003120:	430a      	orrs	r2, r1
 8003122:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8003124:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8003128:	2a01      	cmp	r2, #1
 800312a:	d054      	beq.n	80031d6 <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800312c:	691a      	ldr	r2, [r3, #16]
 800312e:	f022 0201 	bic.w	r2, r2, #1
 8003132:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003134:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8003136:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003138:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800313a:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800313e:	430a      	orrs	r2, r1
 8003140:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8003142:	f7ff feb7 	bl	8002eb4 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003146:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003148:	68e2      	ldr	r2, [r4, #12]
 800314a:	2a01      	cmp	r2, #1
 800314c:	d027      	beq.n	800319e <HAL_ADC_Init+0x18e>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800314e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003150:	f022 020f 	bic.w	r2, r2, #15
 8003154:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003156:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 8003158:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	f043 0301 	orr.w	r3, r3, #1
 8003162:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8003164:	b002      	add	sp, #8
 8003166:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003168:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800316a:	f043 0310 	orr.w	r3, r3, #16
 800316e:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8003170:	2501      	movs	r5, #1
}
 8003172:	4628      	mov	r0, r5
 8003174:	b002      	add	sp, #8
 8003176:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003178:	2500      	movs	r5, #0
 800317a:	e783      	b.n	8003084 <HAL_ADC_Init+0x74>
    HAL_ADC_MspInit(hadc);
 800317c:	f7fe ff64 	bl	8002048 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003180:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8003182:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8003186:	e74f      	b.n	8003028 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003188:	2910      	cmp	r1, #16
 800318a:	d1a0      	bne.n	80030ce <HAL_ADC_Init+0xbe>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800318c:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800318e:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003190:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003194:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003196:	430a      	orrs	r2, r1
 8003198:	f042 021c 	orr.w	r2, r2, #28
 800319c:	e79f      	b.n	80030de <HAL_ADC_Init+0xce>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800319e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031a0:	69a2      	ldr	r2, [r4, #24]
 80031a2:	f021 010f 	bic.w	r1, r1, #15
 80031a6:	3a01      	subs	r2, #1
 80031a8:	430a      	orrs	r2, r1
 80031aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80031ac:	e7d3      	b.n	8003156 <HAL_ADC_Init+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031ae:	4b16      	ldr	r3, [pc, #88]	@ (8003208 <HAL_ADC_Init+0x1f8>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f013 0f01 	tst.w	r3, #1
 80031b6:	4b18      	ldr	r3, [pc, #96]	@ (8003218 <HAL_ADC_Init+0x208>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	d180      	bne.n	80030be <HAL_ADC_Init+0xae>
 80031bc:	07d8      	lsls	r0, r3, #31
 80031be:	f53f af7e 	bmi.w	80030be <HAL_ADC_Init+0xae>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80031c2:	4a16      	ldr	r2, [pc, #88]	@ (800321c <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031c4:	6893      	ldr	r3, [r2, #8]
 80031c6:	6861      	ldr	r1, [r4, #4]
 80031c8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80031cc:	430b      	orrs	r3, r1
 80031ce:	6093      	str	r3, [r2, #8]
}
 80031d0:	e775      	b.n	80030be <HAL_ADC_Init+0xae>
 80031d2:	4a13      	ldr	r2, [pc, #76]	@ (8003220 <HAL_ADC_Init+0x210>)
 80031d4:	e7f6      	b.n	80031c4 <HAL_ADC_Init+0x1b4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80031d6:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 80031da:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 80031dc:	3901      	subs	r1, #1
 80031de:	6918      	ldr	r0, [r3, #16]
 80031e0:	4332      	orrs	r2, r6
 80031e2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80031e6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80031e8:	430a      	orrs	r2, r1
 80031ea:	490e      	ldr	r1, [pc, #56]	@ (8003224 <HAL_ADC_Init+0x214>)
 80031ec:	4001      	ands	r1, r0
 80031ee:	430a      	orrs	r2, r1
 80031f0:	f042 0201 	orr.w	r2, r2, #1
 80031f4:	611a      	str	r2, [r3, #16]
 80031f6:	e79d      	b.n	8003134 <HAL_ADC_Init+0x124>
 80031f8:	5fffffc0 	.word	0x5fffffc0
 80031fc:	24000038 	.word	0x24000038
 8003200:	053e2d63 	.word	0x053e2d63
 8003204:	6fffffc0 	.word	0x6fffffc0
 8003208:	40022000 	.word	0x40022000
 800320c:	58026000 	.word	0x58026000
 8003210:	fff0c003 	.word	0xfff0c003
 8003214:	ffffbffc 	.word	0xffffbffc
 8003218:	40022100 	.word	0x40022100
 800321c:	40022300 	.word	0x40022300
 8003220:	58026300 	.word	0x58026300
 8003224:	fc00f81e 	.word	0xfc00f81e

08003228 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003228:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800322a:	2300      	movs	r3, #0
{
 800322c:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800322e:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003230:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8003234:	2b01      	cmp	r3, #1
 8003236:	d040      	beq.n	80032ba <HAL_ADCEx_Calibration_Start+0x92>
 8003238:	2301      	movs	r3, #1
 800323a:	4604      	mov	r4, r0
 800323c:	460e      	mov	r6, r1
 800323e:	4615      	mov	r5, r2
 8003240:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003244:	f7ff fdfc 	bl	8002e40 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003248:	b9e8      	cbnz	r0, 8003286 <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800324a:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 800324c:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 8003250:	4b1b      	ldr	r3, [pc, #108]	@ (80032c0 <HAL_ADCEx_Calibration_Start+0x98>)
 8003252:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003256:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8003258:	403b      	ands	r3, r7
 800325a:	f043 0302 	orr.w	r3, r3, #2
 800325e:	6563      	str	r3, [r4, #84]	@ 0x54
 8003260:	4b18      	ldr	r3, [pc, #96]	@ (80032c4 <HAL_ADCEx_Calibration_Start+0x9c>)
 8003262:	68ae      	ldr	r6, [r5, #8]
 8003264:	4033      	ands	r3, r6
 8003266:	4313      	orrs	r3, r2
 8003268:	430b      	orrs	r3, r1
 800326a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800326e:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003270:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003272:	4a15      	ldr	r2, [pc, #84]	@ (80032c8 <HAL_ADCEx_Calibration_Start+0xa0>)
 8003274:	2b00      	cmp	r3, #0
 8003276:	db0f      	blt.n	8003298 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003278:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800327a:	f023 0303 	bic.w	r3, r3, #3
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	6563      	str	r3, [r4, #84]	@ 0x54
 8003284:	e003      	b.n	800328e <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003286:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003288:	f043 0310 	orr.w	r3, r3, #16
 800328c:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800328e:	2300      	movs	r3, #0
 8003290:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8003294:	b003      	add	sp, #12
 8003296:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8003298:	9b01      	ldr	r3, [sp, #4]
 800329a:	3301      	adds	r3, #1
 800329c:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800329e:	9b01      	ldr	r3, [sp, #4]
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d3e5      	bcc.n	8003270 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 80032a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 80032a6:	2200      	movs	r2, #0
        return HAL_ERROR;
 80032a8:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80032aa:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80032ae:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 80032b2:	f043 0310 	orr.w	r3, r3, #16
 80032b6:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 80032b8:	e7ec      	b.n	8003294 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 80032ba:	2002      	movs	r0, #2
}
 80032bc:	b003      	add	sp, #12
 80032be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032c0:	ffffeefd 	.word	0xffffeefd
 80032c4:	3ffeffc0 	.word	0x3ffeffc0
 80032c8:	25c3f800 	.word	0x25c3f800

080032cc <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            and if a new injected context is set when queue is full (maximum 2
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop

080032d4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop

080032d8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop

080032dc <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop

080032e0 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032e0:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 80032e4:	2a01      	cmp	r2, #1
 80032e6:	d035      	beq.n	8003354 <HAL_ADCEx_MultiModeConfigChannel+0x74>
 80032e8:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80032ea:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80032ec:	2001      	movs	r0, #1
{
 80032ee:	b4f0      	push	{r4, r5, r6, r7}
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032f0:	4d28      	ldr	r5, [pc, #160]	@ (8003394 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
{
 80032f2:	b09a      	sub	sp, #104	@ 0x68
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032f4:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80032f6:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032f8:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 80032fa:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80032fe:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003300:	d008      	beq.n	8003314 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003302:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003304:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003308:	f041 0120 	orr.w	r1, r1, #32
 800330c:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800330e:	b01a      	add	sp, #104	@ 0x68
 8003310:	bcf0      	pop	{r4, r5, r6, r7}
 8003312:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003314:	4a20      	ldr	r2, [pc, #128]	@ (8003398 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8003316:	6890      	ldr	r0, [r2, #8]
 8003318:	0740      	lsls	r0, r0, #29
 800331a:	d50b      	bpl.n	8003334 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 800331c:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800331e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8003320:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003322:	f042 0220 	orr.w	r2, r2, #32
 8003326:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 800332e:	b01a      	add	sp, #104	@ 0x68
 8003330:	bcf0      	pop	{r4, r5, r6, r7}
 8003332:	4770      	bx	lr
 8003334:	68a0      	ldr	r0, [r4, #8]
 8003336:	0745      	lsls	r5, r0, #29
 8003338:	d4f1      	bmi.n	800331e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800333a:	6808      	ldr	r0, [r1, #0]
 800333c:	b9a0      	cbnz	r0, 8003368 <HAL_ADCEx_MultiModeConfigChannel+0x88>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800333e:	4917      	ldr	r1, [pc, #92]	@ (800339c <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8003340:	6888      	ldr	r0, [r1, #8]
 8003342:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8003346:	6088      	str	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003348:	68a0      	ldr	r0, [r4, #8]
 800334a:	07c0      	lsls	r0, r0, #31
 800334c:	d504      	bpl.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800334e:	6892      	ldr	r2, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003350:	2000      	movs	r0, #0
 8003352:	e7e9      	b.n	8003328 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 8003354:	2002      	movs	r0, #2
}
 8003356:	4770      	bx	lr
 8003358:	6892      	ldr	r2, [r2, #8]
 800335a:	07d5      	lsls	r5, r2, #31
 800335c:	d4f8      	bmi.n	8003350 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800335e:	6888      	ldr	r0, [r1, #8]
 8003360:	4a0f      	ldr	r2, [pc, #60]	@ (80033a0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8003362:	4002      	ands	r2, r0
 8003364:	608a      	str	r2, [r1, #8]
 8003366:	e7f3      	b.n	8003350 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003368:	4e0c      	ldr	r6, [pc, #48]	@ (800339c <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 800336a:	684f      	ldr	r7, [r1, #4]
 800336c:	68b5      	ldr	r5, [r6, #8]
 800336e:	f425 4540 	bic.w	r5, r5, #49152	@ 0xc000
 8003372:	433d      	orrs	r5, r7
 8003374:	60b5      	str	r5, [r6, #8]
 8003376:	68a4      	ldr	r4, [r4, #8]
 8003378:	07e4      	lsls	r4, r4, #31
 800337a:	d4e8      	bmi.n	800334e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800337c:	6892      	ldr	r2, [r2, #8]
 800337e:	07d7      	lsls	r7, r2, #31
 8003380:	d4e6      	bmi.n	8003350 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        MODIFY_REG(tmpADC_Common->CCR,
 8003382:	688a      	ldr	r2, [r1, #8]
 8003384:	68b4      	ldr	r4, [r6, #8]
 8003386:	4310      	orrs	r0, r2
 8003388:	4a05      	ldr	r2, [pc, #20]	@ (80033a0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 800338a:	4022      	ands	r2, r4
 800338c:	4310      	orrs	r0, r2
 800338e:	60b0      	str	r0, [r6, #8]
 8003390:	e7de      	b.n	8003350 <HAL_ADCEx_MultiModeConfigChannel+0x70>
 8003392:	bf00      	nop
 8003394:	40022000 	.word	0x40022000
 8003398:	40022100 	.word	0x40022100
 800339c:	40022300 	.word	0x40022300
 80033a0:	fffff0e0 	.word	0xfffff0e0

080033a4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033a4:	4906      	ldr	r1, [pc, #24]	@ (80033c0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033a6:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033aa:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80033ac:	4b05      	ldr	r3, [pc, #20]	@ (80033c4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033ae:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033b0:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033b4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033b8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80033ba:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80033bc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80033be:	4770      	bx	lr
 80033c0:	e000ed00 	.word	0xe000ed00
 80033c4:	05fa0000 	.word	0x05fa0000

080033c8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003434 <HAL_NVIC_SetPriority+0x6c>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d0:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033d2:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033d6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033da:	f1be 0f04 	cmp.w	lr, #4
 80033de:	bf28      	it	cs
 80033e0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033e4:	f1bc 0f06 	cmp.w	ip, #6
 80033e8:	d91a      	bls.n	8003420 <HAL_NVIC_SetPriority+0x58>
 80033ea:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033ee:	f04f 33ff 	mov.w	r3, #4294967295
 80033f2:	fa03 f30c 	lsl.w	r3, r3, ip
 80033f6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033fa:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80033fe:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003400:	fa03 f30e 	lsl.w	r3, r3, lr
 8003404:	ea21 0303 	bic.w	r3, r1, r3
 8003408:	fa03 f30c 	lsl.w	r3, r3, ip
 800340c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003410:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003414:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8003416:	db06      	blt.n	8003426 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003418:	4a07      	ldr	r2, [pc, #28]	@ (8003438 <HAL_NVIC_SetPriority+0x70>)
 800341a:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800341c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003420:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003422:	4694      	mov	ip, r2
 8003424:	e7e9      	b.n	80033fa <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003426:	f000 000f 	and.w	r0, r0, #15
 800342a:	4a04      	ldr	r2, [pc, #16]	@ (800343c <HAL_NVIC_SetPriority+0x74>)
 800342c:	5413      	strb	r3, [r2, r0]
 800342e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003432:	bf00      	nop
 8003434:	e000ed00 	.word	0xe000ed00
 8003438:	e000e400 	.word	0xe000e400
 800343c:	e000ed14 	.word	0xe000ed14

08003440 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003440:	2800      	cmp	r0, #0
 8003442:	db07      	blt.n	8003454 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003444:	2301      	movs	r3, #1
 8003446:	f000 011f 	and.w	r1, r0, #31
 800344a:	4a03      	ldr	r2, [pc, #12]	@ (8003458 <HAL_NVIC_EnableIRQ+0x18>)
 800344c:	0940      	lsrs	r0, r0, #5
 800344e:	408b      	lsls	r3, r1
 8003450:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	e000e100 	.word	0xe000e100

0800345c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800345c:	1e43      	subs	r3, r0, #1
 800345e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003462:	d301      	bcc.n	8003468 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003464:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003466:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003468:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800346c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346e:	4905      	ldr	r1, [pc, #20]	@ (8003484 <HAL_SYSTICK_Config+0x28>)
 8003470:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003474:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003476:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003478:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800347c:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800347e:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	e000ed00 	.word	0xe000ed00

08003488 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8003488:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800348c:	4b04      	ldr	r3, [pc, #16]	@ (80034a0 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800348e:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003490:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003492:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003496:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 8003498:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80034a4:	4b06      	ldr	r3, [pc, #24]	@ (80034c0 <HAL_MPU_Enable+0x1c>)
 80034a6:	f040 0001 	orr.w	r0, r0, #1
 80034aa:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80034ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034b0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80034b4:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80034b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80034ba:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80034be:	4770      	bx	lr
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80034c4:	4a16      	ldr	r2, [pc, #88]	@ (8003520 <HAL_MPU_ConfigRegion+0x5c>)
 80034c6:	7843      	ldrb	r3, [r0, #1]
 80034c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80034cc:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80034d0:	f023 0301 	bic.w	r3, r3, #1
 80034d4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80034d8:	6843      	ldr	r3, [r0, #4]
 80034da:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80034de:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80034e0:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80034e4:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80034e6:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80034e8:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80034ec:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80034f0:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80034f2:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80034f4:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80034f8:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80034fc:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003500:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003502:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003506:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800350a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800350e:	7a01      	ldrb	r1, [r0, #8]
 8003510:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8003514:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003518:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003524:	b188      	cbz	r0, 800354a <HAL_DAC_Init+0x26>
{
 8003526:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003528:	7903      	ldrb	r3, [r0, #4]
 800352a:	4604      	mov	r4, r0
 800352c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003530:	b13b      	cbz	r3, 8003542 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003532:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8003534:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003536:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8003538:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800353a:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800353c:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800353e:	7122      	strb	r2, [r4, #4]
}
 8003540:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8003542:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8003544:	f7fe fdfa 	bl	800213c <HAL_DAC_MspInit>
 8003548:	e7f3      	b.n	8003532 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800354a:	2001      	movs	r0, #1
}
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop

08003550 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003552:	9f06      	ldr	r7, [sp, #24]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003554:	2800      	cmp	r0, #0
 8003556:	d05e      	beq.n	8003616 <HAL_DAC_Start_DMA+0xc6>
 8003558:	460e      	mov	r6, r1
 800355a:	4611      	mov	r1, r2
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800355c:	7942      	ldrb	r2, [r0, #5]
 800355e:	4604      	mov	r4, r0
 8003560:	2a01      	cmp	r2, #1
 8003562:	d060      	beq.n	8003626 <HAL_DAC_Start_DMA+0xd6>
 8003564:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003566:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hdac);
 8003568:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800356a:	2202      	movs	r2, #2
 800356c:	7102      	strb	r2, [r0, #4]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800356e:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 8003570:	bb3e      	cbnz	r6, 80035c2 <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003572:	6880      	ldr	r0, [r0, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003574:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003578:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 800362c <HAL_DAC_Start_DMA+0xdc>
 800357c:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003580:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 8003630 <HAL_DAC_Start_DMA+0xe0>
 8003584:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003588:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8003634 <HAL_DAC_Start_DMA+0xe4>
 800358c:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003590:	602a      	str	r2, [r5, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003592:	2f00      	cmp	r7, #0
 8003594:	d044      	beq.n	8003620 <HAL_DAC_Start_DMA+0xd0>
 8003596:	2f04      	cmp	r7, #4
 8003598:	d137      	bne.n	800360a <HAL_DAC_Start_DMA+0xba>
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
        break;
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800359a:	f105 020c 	add.w	r2, r5, #12
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800359e:	682f      	ldr	r7, [r5, #0]
 80035a0:	f447 5700 	orr.w	r7, r7, #8192	@ 0x2000
 80035a4:	602f      	str	r7, [r5, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80035a6:	f000 fce7 	bl	8003f78 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80035aa:	2300      	movs	r3, #0
 80035ac:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80035ae:	bb38      	cbnz	r0, 8003600 <HAL_DAC_Start_DMA+0xb0>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80035b0:	6822      	ldr	r2, [r4, #0]
 80035b2:	f006 0110 	and.w	r1, r6, #16
 80035b6:	2301      	movs	r3, #1
 80035b8:	6814      	ldr	r4, [r2, #0]
 80035ba:	408b      	lsls	r3, r1
 80035bc:	4323      	orrs	r3, r4
 80035be:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80035c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80035c2:	68c0      	ldr	r0, [r0, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80035c4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80035c8:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 8003638 <HAL_DAC_Start_DMA+0xe8>
 80035cc:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80035d0:	f8df c068 	ldr.w	ip, [pc, #104]	@ 800363c <HAL_DAC_Start_DMA+0xec>
 80035d4:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80035d8:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8003640 <HAL_DAC_Start_DMA+0xf0>
 80035dc:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80035e0:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 80035e2:	b1d7      	cbz	r7, 800361a <HAL_DAC_Start_DMA+0xca>
 80035e4:	2f04      	cmp	r7, #4
 80035e6:	d113      	bne.n	8003610 <HAL_DAC_Start_DMA+0xc0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80035e8:	f105 0218 	add.w	r2, r5, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80035ec:	682f      	ldr	r7, [r5, #0]
 80035ee:	f047 5700 	orr.w	r7, r7, #536870912	@ 0x20000000
 80035f2:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80035f4:	f000 fcc0 	bl	8003f78 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80035f8:	2300      	movs	r3, #0
 80035fa:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80035fc:	2800      	cmp	r0, #0
 80035fe:	d0d7      	beq.n	80035b0 <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003600:	6923      	ldr	r3, [r4, #16]
 8003602:	f043 0304 	orr.w	r3, r3, #4
 8003606:	6123      	str	r3, [r4, #16]
}
 8003608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800360a:	f105 0210 	add.w	r2, r5, #16
  if (Channel == DAC_CHANNEL_1)
 800360e:	e7c6      	b.n	800359e <HAL_DAC_Start_DMA+0x4e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003610:	f105 021c 	add.w	r2, r5, #28
  if (Channel == DAC_CHANNEL_1)
 8003614:	e7ea      	b.n	80035ec <HAL_DAC_Start_DMA+0x9c>
    return HAL_ERROR;
 8003616:	2001      	movs	r0, #1
}
 8003618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800361a:	f105 0214 	add.w	r2, r5, #20
  if (Channel == DAC_CHANNEL_1)
 800361e:	e7e5      	b.n	80035ec <HAL_DAC_Start_DMA+0x9c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003620:	f105 0208 	add.w	r2, r5, #8
  if (Channel == DAC_CHANNEL_1)
 8003624:	e7bb      	b.n	800359e <HAL_DAC_Start_DMA+0x4e>
  __HAL_LOCK(hdac);
 8003626:	2002      	movs	r0, #2
}
 8003628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800362a:	bf00      	nop
 800362c:	08003649 	.word	0x08003649
 8003630:	0800365d 	.word	0x0800365d
 8003634:	0800366d 	.word	0x0800366d
 8003638:	08003845 	.word	0x08003845
 800363c:	08003859 	.word	0x08003859
 8003640:	08003869 	.word	0x08003869

08003644 <HAL_DAC_ConvCpltCallbackCh1>:
  * @brief  Conversion complete callback in non-blocking mode for Channel1
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop

08003648 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003648:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800364a:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800364c:	4620      	mov	r0, r4
 800364e:	f7ff fff9 	bl	8003644 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003652:	2301      	movs	r3, #1
 8003654:	7123      	strb	r3, [r4, #4]
}
 8003656:	bd10      	pop	{r4, pc}

08003658 <HAL_DAC_ConvHalfCpltCallbackCh1>:
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop

0800365c <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800365c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800365e:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003660:	f7ff fffa 	bl	8003658 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003664:	bd08      	pop	{r3, pc}
 8003666:	bf00      	nop

08003668 <HAL_DAC_ErrorCallbackCh1>:
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop

0800366c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800366c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800366e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003670:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003672:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003674:	f043 0304 	orr.w	r3, r3, #4
 8003678:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 800367a:	f7ff fff5 	bl	8003668 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800367e:	2301      	movs	r3, #1
 8003680:	7123      	strb	r3, [r4, #4]
}
 8003682:	bd10      	pop	{r4, pc}

08003684 <HAL_DAC_DMAUnderrunCallbackCh1>:
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop

08003688 <HAL_DAC_IRQHandler>:
  uint32_t itsource = hdac->Instance->CR;
 8003688:	6803      	ldr	r3, [r0, #0]
{
 800368a:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = hdac->Instance->CR;
 800368c:	681d      	ldr	r5, [r3, #0]
{
 800368e:	4604      	mov	r4, r0
  uint32_t itflag   = hdac->Instance->SR;
 8003690:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8003692:	04aa      	lsls	r2, r5, #18
 8003694:	d501      	bpl.n	800369a <HAL_DAC_IRQHandler+0x12>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8003696:	04b1      	lsls	r1, r6, #18
 8003698:	d417      	bmi.n	80036ca <HAL_DAC_IRQHandler+0x42>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800369a:	00aa      	lsls	r2, r5, #2
 800369c:	d501      	bpl.n	80036a2 <HAL_DAC_IRQHandler+0x1a>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 800369e:	00b3      	lsls	r3, r6, #2
 80036a0:	d400      	bmi.n	80036a4 <HAL_DAC_IRQHandler+0x1c>
}
 80036a2:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 80036a4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80036ac:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 80036ae:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80036b0:	6922      	ldr	r2, [r4, #16]
 80036b2:	f042 0202 	orr.w	r2, r2, #2
 80036b6:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80036b8:	6359      	str	r1, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
}
 80036c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80036c4:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80036c6:	f000 b8db 	b.w	8003880 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80036ca:	2204      	movs	r2, #4
 80036cc:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80036ce:	6902      	ldr	r2, [r0, #16]
 80036d0:	f042 0201 	orr.w	r2, r2, #1
 80036d4:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80036d6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036da:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036e2:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80036e4:	f7ff ffce 	bl	8003684 <HAL_DAC_DMAUnderrunCallbackCh1>
 80036e8:	e7d7      	b.n	800369a <HAL_DAC_IRQHandler+0x12>
 80036ea:	bf00      	nop

080036ec <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 80036ec:	2800      	cmp	r0, #0
 80036ee:	f000 8086 	beq.w	80037fe <HAL_DAC_ConfigChannel+0x112>
{
 80036f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036f6:	460d      	mov	r5, r1
  if ((hdac == NULL) || (sConfig == NULL))
 80036f8:	2900      	cmp	r1, #0
 80036fa:	d04d      	beq.n	8003798 <HAL_DAC_ConfigChannel+0xac>
  __HAL_LOCK(hdac);
 80036fc:	7943      	ldrb	r3, [r0, #5]
 80036fe:	4604      	mov	r4, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003700:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8003702:	2b01      	cmp	r3, #1
 8003704:	d079      	beq.n	80037fa <HAL_DAC_ConfigChannel+0x10e>
 8003706:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003708:	2904      	cmp	r1, #4
 800370a:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 800370c:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800370e:	f04f 0302 	mov.w	r3, #2
 8003712:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003714:	d043      	beq.n	800379e <HAL_DAC_ConfigChannel+0xb2>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003716:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 800371a:	6803      	ldr	r3, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800371c:	6928      	ldr	r0, [r5, #16]
 800371e:	2801      	cmp	r0, #1
 8003720:	d108      	bne.n	8003734 <HAL_DAC_ConfigChannel+0x48>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003722:	201f      	movs	r0, #31
    tmpreg1 = hdac->Instance->CCR;
 8003724:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003726:	4090      	lsls	r0, r2
 8003728:	ea26 0600 	bic.w	r6, r6, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800372c:	6968      	ldr	r0, [r5, #20]
 800372e:	4090      	lsls	r0, r2
 8003730:	4330      	orrs	r0, r6
    hdac->Instance->CCR = tmpreg1;
 8003732:	6398      	str	r0, [r3, #56]	@ 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003734:	2007      	movs	r0, #7
  tmpreg1 = hdac->Instance->MCR;
 8003736:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003738:	4090      	lsls	r0, r2
 800373a:	ea26 0600 	bic.w	r6, r6, r0
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800373e:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003742:	2801      	cmp	r0, #1
 8003744:	d055      	beq.n	80037f2 <HAL_DAC_ConfigChannel+0x106>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003746:	2802      	cmp	r0, #2
 8003748:	d055      	beq.n	80037f6 <HAL_DAC_ConfigChannel+0x10a>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800374a:	fab7 f087 	clz	r0, r7
 800374e:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003750:	4339      	orrs	r1, r7
 8003752:	4301      	orrs	r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003754:	6868      	ldr	r0, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003756:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800375a:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800375c:	4090      	lsls	r0, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800375e:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003760:	4331      	orrs	r1, r6
  hdac->State = HAL_DAC_STATE_READY;
 8003762:	2601      	movs	r6, #1
  hdac->Instance->MCR = tmpreg1;
 8003764:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003766:	6819      	ldr	r1, [r3, #0]
 8003768:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800376c:	f640 75fe 	movw	r5, #4094	@ 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003770:	6019      	str	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003772:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8003774:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003776:	ea21 0105 	bic.w	r1, r1, r5
  __HAL_UNLOCK(hdac);
 800377a:	2500      	movs	r5, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800377c:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800377e:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8003780:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003782:	fa00 f102 	lsl.w	r1, r0, r2
 8003786:	681a      	ldr	r2, [r3, #0]
  return status;
 8003788:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800378a:	ea22 0201 	bic.w	r2, r2, r1
 800378e:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8003790:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8003792:	7165      	strb	r5, [r4, #5]
}
 8003794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8003798:	2001      	movs	r0, #1
}
 800379a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 800379e:	f7fe fec5 	bl	800252c <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037a2:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80037a4:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 80037a6:	b9be      	cbnz	r6, 80037d8 <HAL_DAC_ConfigChannel+0xec>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037a8:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 800383c <HAL_DAC_ConfigChannel+0x150>
 80037ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037ae:	ea12 0f08 	tst.w	r2, r8
 80037b2:	d026      	beq.n	8003802 <HAL_DAC_ConfigChannel+0x116>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037b4:	f7fe feba 	bl	800252c <HAL_GetTick>
 80037b8:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037ba:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037bc:	2801      	cmp	r0, #1
 80037be:	d9f5      	bls.n	80037ac <HAL_DAC_ConfigChannel+0xc0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037c2:	ea12 0f08 	tst.w	r2, r8
 80037c6:	d0f1      	beq.n	80037ac <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80037c8:	6923      	ldr	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80037ca:	2203      	movs	r2, #3
            return HAL_TIMEOUT;
 80037cc:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80037ce:	f043 0308 	orr.w	r3, r3, #8
 80037d2:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80037d4:	7122      	strb	r2, [r4, #4]
            return HAL_TIMEOUT;
 80037d6:	e7dd      	b.n	8003794 <HAL_DAC_ConfigChannel+0xa8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80037d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037da:	2a00      	cmp	r2, #0
 80037dc:	da2a      	bge.n	8003834 <HAL_DAC_ConfigChannel+0x148>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037de:	f7fe fea5 	bl	800252c <HAL_GetTick>
 80037e2:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80037e4:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037e6:	2801      	cmp	r0, #1
 80037e8:	d9f6      	bls.n	80037d8 <HAL_DAC_ConfigChannel+0xec>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80037ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037ec:	2a00      	cmp	r2, #0
 80037ee:	daf3      	bge.n	80037d8 <HAL_DAC_ConfigChannel+0xec>
 80037f0:	e7ea      	b.n	80037c8 <HAL_DAC_ConfigChannel+0xdc>
    connectOnChip = 0x00000000UL;
 80037f2:	2000      	movs	r0, #0
 80037f4:	e7ac      	b.n	8003750 <HAL_DAC_ConfigChannel+0x64>
    connectOnChip = DAC_MCR_MODE1_0;
 80037f6:	2001      	movs	r0, #1
 80037f8:	e7aa      	b.n	8003750 <HAL_DAC_ConfigChannel+0x64>
  __HAL_LOCK(hdac);
 80037fa:	2002      	movs	r0, #2
 80037fc:	e7ca      	b.n	8003794 <HAL_DAC_ConfigChannel+0xa8>
    return HAL_ERROR;
 80037fe:	2001      	movs	r0, #1
}
 8003800:	4770      	bx	lr
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003802:	69aa      	ldr	r2, [r5, #24]
 8003804:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003806:	f006 0210 	and.w	r2, r6, #16
 800380a:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 800380e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003810:	4090      	lsls	r0, r2
 8003812:	ea21 0100 	bic.w	r1, r1, r0
 8003816:	69e8      	ldr	r0, [r5, #28]
 8003818:	4090      	lsls	r0, r2
 800381a:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800381c:	20ff      	movs	r0, #255	@ 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800381e:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003820:	4090      	lsls	r0, r2
 8003822:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003824:	ea21 0100 	bic.w	r1, r1, r0
 8003828:	6a28      	ldr	r0, [r5, #32]
 800382a:	4090      	lsls	r0, r2
 800382c:	4301      	orrs	r1, r0
 800382e:	64d9      	str	r1, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003830:	6829      	ldr	r1, [r5, #0]
 8003832:	e773      	b.n	800371c <HAL_DAC_ConfigChannel+0x30>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003834:	69aa      	ldr	r2, [r5, #24]
 8003836:	645a      	str	r2, [r3, #68]	@ 0x44
 8003838:	e7e5      	b.n	8003806 <HAL_DAC_ConfigChannel+0x11a>
 800383a:	bf00      	nop
 800383c:	20008000 	.word	0x20008000

08003840 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop

08003844 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003844:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003846:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003848:	4620      	mov	r0, r4
 800384a:	f7ff fff9 	bl	8003840 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800384e:	2301      	movs	r3, #1
 8003850:	7123      	strb	r3, [r4, #4]
}
 8003852:	bd10      	pop	{r4, pc}

08003854 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop

08003858 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003858:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800385a:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800385c:	f7ff fffa 	bl	8003854 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003860:	bd08      	pop	{r3, pc}
 8003862:	bf00      	nop

08003864 <HAL_DACEx_ErrorCallbackCh2>:
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop

08003868 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003868:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800386a:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800386c:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800386e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003870:	f043 0304 	orr.w	r3, r3, #4
 8003874:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003876:	f7ff fff5 	bl	8003864 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800387a:	2301      	movs	r3, #1
 800387c:	7123      	strb	r3, [r4, #4]
}
 800387e:	bd10      	pop	{r4, pc}

08003880 <HAL_DACEx_DMAUnderrunCallbackCh2>:
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop

08003884 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003884:	4936      	ldr	r1, [pc, #216]	@ (8003960 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8003886:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003888:	6803      	ldr	r3, [r0, #0]
 800388a:	428b      	cmp	r3, r1
 800388c:	d033      	beq.n	80038f6 <DMA_CalcBaseAndBitshift+0x72>
 800388e:	3118      	adds	r1, #24
 8003890:	1a59      	subs	r1, r3, r1
 8003892:	fab1 f181 	clz	r1, r1
 8003896:	0949      	lsrs	r1, r1, #5
 8003898:	bb69      	cbnz	r1, 80038f6 <DMA_CalcBaseAndBitshift+0x72>
 800389a:	4832      	ldr	r0, [pc, #200]	@ (8003964 <DMA_CalcBaseAndBitshift+0xe0>)
 800389c:	4283      	cmp	r3, r0
 800389e:	d03e      	beq.n	800391e <DMA_CalcBaseAndBitshift+0x9a>
 80038a0:	3018      	adds	r0, #24
 80038a2:	4283      	cmp	r3, r0
 80038a4:	d03e      	beq.n	8003924 <DMA_CalcBaseAndBitshift+0xa0>
 80038a6:	3018      	adds	r0, #24
 80038a8:	4283      	cmp	r3, r0
 80038aa:	d034      	beq.n	8003916 <DMA_CalcBaseAndBitshift+0x92>
 80038ac:	3018      	adds	r0, #24
 80038ae:	4283      	cmp	r3, r0
 80038b0:	d03b      	beq.n	800392a <DMA_CalcBaseAndBitshift+0xa6>
 80038b2:	3018      	adds	r0, #24
 80038b4:	4283      	cmp	r3, r0
 80038b6:	d03e      	beq.n	8003936 <DMA_CalcBaseAndBitshift+0xb2>
 80038b8:	3018      	adds	r0, #24
 80038ba:	4283      	cmp	r3, r0
 80038bc:	d02a      	beq.n	8003914 <DMA_CalcBaseAndBitshift+0x90>
 80038be:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 80038c2:	4283      	cmp	r3, r0
 80038c4:	d035      	beq.n	8003932 <DMA_CalcBaseAndBitshift+0xae>
 80038c6:	4928      	ldr	r1, [pc, #160]	@ (8003968 <DMA_CalcBaseAndBitshift+0xe4>)
 80038c8:	428b      	cmp	r3, r1
 80038ca:	d031      	beq.n	8003930 <DMA_CalcBaseAndBitshift+0xac>
 80038cc:	3118      	adds	r1, #24
 80038ce:	428b      	cmp	r3, r1
 80038d0:	d034      	beq.n	800393c <DMA_CalcBaseAndBitshift+0xb8>
 80038d2:	3118      	adds	r1, #24
 80038d4:	428b      	cmp	r3, r1
 80038d6:	d034      	beq.n	8003942 <DMA_CalcBaseAndBitshift+0xbe>
 80038d8:	3118      	adds	r1, #24
 80038da:	428b      	cmp	r3, r1
 80038dc:	d034      	beq.n	8003948 <DMA_CalcBaseAndBitshift+0xc4>
 80038de:	3118      	adds	r1, #24
 80038e0:	428b      	cmp	r3, r1
 80038e2:	d034      	beq.n	800394e <DMA_CalcBaseAndBitshift+0xca>
 80038e4:	3118      	adds	r1, #24
 80038e6:	428b      	cmp	r3, r1
 80038e8:	d034      	beq.n	8003954 <DMA_CalcBaseAndBitshift+0xd0>
 80038ea:	3118      	adds	r1, #24
 80038ec:	428b      	cmp	r3, r1
 80038ee:	d034      	beq.n	800395a <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80038f0:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 80038f4:	e011      	b.n	800391a <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	491c      	ldr	r1, [pc, #112]	@ (800396c <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80038fa:	481d      	ldr	r0, [pc, #116]	@ (8003970 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80038fc:	3b10      	subs	r3, #16
 80038fe:	fba1 1303 	umull	r1, r3, r1, r3
{
 8003902:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003904:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003906:	4c1b      	ldr	r4, [pc, #108]	@ (8003974 <DMA_CalcBaseAndBitshift+0xf0>)
 8003908:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 800390a:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800390e:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8003912:	4770      	bx	lr
 8003914:	2116      	movs	r1, #22
 8003916:	4818      	ldr	r0, [pc, #96]	@ (8003978 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003918:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800391a:	6590      	str	r0, [r2, #88]	@ 0x58
}
 800391c:	4770      	bx	lr
 800391e:	2110      	movs	r1, #16
 8003920:	4813      	ldr	r0, [pc, #76]	@ (8003970 <DMA_CalcBaseAndBitshift+0xec>)
 8003922:	e7f9      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003924:	2116      	movs	r1, #22
 8003926:	4812      	ldr	r0, [pc, #72]	@ (8003970 <DMA_CalcBaseAndBitshift+0xec>)
 8003928:	e7f6      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 800392a:	2106      	movs	r1, #6
 800392c:	4812      	ldr	r0, [pc, #72]	@ (8003978 <DMA_CalcBaseAndBitshift+0xf4>)
 800392e:	e7f3      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003930:	2106      	movs	r1, #6
 8003932:	4812      	ldr	r0, [pc, #72]	@ (800397c <DMA_CalcBaseAndBitshift+0xf8>)
 8003934:	e7f0      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003936:	2110      	movs	r1, #16
 8003938:	480f      	ldr	r0, [pc, #60]	@ (8003978 <DMA_CalcBaseAndBitshift+0xf4>)
 800393a:	e7ed      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 800393c:	2110      	movs	r1, #16
 800393e:	480f      	ldr	r0, [pc, #60]	@ (800397c <DMA_CalcBaseAndBitshift+0xf8>)
 8003940:	e7ea      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003942:	2116      	movs	r1, #22
 8003944:	480d      	ldr	r0, [pc, #52]	@ (800397c <DMA_CalcBaseAndBitshift+0xf8>)
 8003946:	e7e7      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003948:	2100      	movs	r1, #0
 800394a:	480d      	ldr	r0, [pc, #52]	@ (8003980 <DMA_CalcBaseAndBitshift+0xfc>)
 800394c:	e7e4      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 800394e:	2106      	movs	r1, #6
 8003950:	480b      	ldr	r0, [pc, #44]	@ (8003980 <DMA_CalcBaseAndBitshift+0xfc>)
 8003952:	e7e1      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003954:	2110      	movs	r1, #16
 8003956:	480a      	ldr	r0, [pc, #40]	@ (8003980 <DMA_CalcBaseAndBitshift+0xfc>)
 8003958:	e7de      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 800395a:	2116      	movs	r1, #22
 800395c:	4808      	ldr	r0, [pc, #32]	@ (8003980 <DMA_CalcBaseAndBitshift+0xfc>)
 800395e:	e7db      	b.n	8003918 <DMA_CalcBaseAndBitshift+0x94>
 8003960:	40020010 	.word	0x40020010
 8003964:	40020040 	.word	0x40020040
 8003968:	40020428 	.word	0x40020428
 800396c:	aaaaaaab 	.word	0xaaaaaaab
 8003970:	40020000 	.word	0x40020000
 8003974:	0806df90 	.word	0x0806df90
 8003978:	40020004 	.word	0x40020004
 800397c:	40020400 	.word	0x40020400
 8003980:	40020404 	.word	0x40020404

08003984 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003984:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003986:	4b28      	ldr	r3, [pc, #160]	@ (8003a28 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8003988:	4928      	ldr	r1, [pc, #160]	@ (8003a2c <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 800398a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800398c:	4d28      	ldr	r5, [pc, #160]	@ (8003a30 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 800398e:	4c29      	ldr	r4, [pc, #164]	@ (8003a34 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8003990:	42aa      	cmp	r2, r5
 8003992:	bf18      	it	ne
 8003994:	429a      	cmpne	r2, r3
 8003996:	bf0c      	ite	eq
 8003998:	2301      	moveq	r3, #1
 800399a:	2300      	movne	r3, #0
 800399c:	428a      	cmp	r2, r1
 800399e:	bf08      	it	eq
 80039a0:	f043 0301 	orreq.w	r3, r3, #1
 80039a4:	3128      	adds	r1, #40	@ 0x28
 80039a6:	42a2      	cmp	r2, r4
 80039a8:	bf08      	it	eq
 80039aa:	f043 0301 	orreq.w	r3, r3, #1
 80039ae:	3428      	adds	r4, #40	@ 0x28
 80039b0:	428a      	cmp	r2, r1
 80039b2:	bf08      	it	eq
 80039b4:	f043 0301 	orreq.w	r3, r3, #1
 80039b8:	3128      	adds	r1, #40	@ 0x28
 80039ba:	42a2      	cmp	r2, r4
 80039bc:	bf08      	it	eq
 80039be:	f043 0301 	orreq.w	r3, r3, #1
 80039c2:	428a      	cmp	r2, r1
 80039c4:	bf08      	it	eq
 80039c6:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80039ca:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80039cc:	b913      	cbnz	r3, 80039d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 80039ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003a38 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d111      	bne.n	80039f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80039d4:	f1a1 0308 	sub.w	r3, r1, #8
 80039d8:	4c18      	ldr	r4, [pc, #96]	@ (8003a3c <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80039da:	4a19      	ldr	r2, [pc, #100]	@ (8003a40 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80039dc:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80039de:	fba4 4303 	umull	r4, r3, r4, r3
 80039e2:	4c18      	ldr	r4, [pc, #96]	@ (8003a44 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 80039e4:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80039e6:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80039ea:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80039ec:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80039ee:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80039f0:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80039f4:	bc30      	pop	{r4, r5}
 80039f6:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80039f8:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80039fc:	4912      	ldr	r1, [pc, #72]	@ (8003a48 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80039fe:	4c13      	ldr	r4, [pc, #76]	@ (8003a4c <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003a00:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003a02:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003a06:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003a08:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003a0c:	d908      	bls.n	8003a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a0e:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003a12:	4a0f      	ldr	r2, [pc, #60]	@ (8003a50 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a14:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003a16:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a18:	40a1      	lsls	r1, r4
 8003a1a:	4c0e      	ldr	r4, [pc, #56]	@ (8003a54 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003a1c:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003a1e:	e7e6      	b.n	80039ee <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8003a20:	3308      	adds	r3, #8
 8003a22:	461c      	mov	r4, r3
 8003a24:	e7f5      	b.n	8003a12 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 8003a26:	bf00      	nop
 8003a28:	58025408 	.word	0x58025408
 8003a2c:	58025430 	.word	0x58025430
 8003a30:	5802541c 	.word	0x5802541c
 8003a34:	58025444 	.word	0x58025444
 8003a38:	58025494 	.word	0x58025494
 8003a3c:	cccccccd 	.word	0xcccccccd
 8003a40:	16009600 	.word	0x16009600
 8003a44:	58025880 	.word	0x58025880
 8003a48:	bffdfbf0 	.word	0xbffdfbf0
 8003a4c:	aaaaaaab 	.word	0xaaaaaaab
 8003a50:	10008200 	.word	0x10008200
 8003a54:	40020880 	.word	0x40020880

08003a58 <HAL_DMA_Init>:
{
 8003a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a5c:	4605      	mov	r5, r0
 8003a5e:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8003a60:	f7fe fd64 	bl	800252c <HAL_GetTick>
  if(hdma == NULL)
 8003a64:	2d00      	cmp	r5, #0
 8003a66:	f000 81a1 	beq.w	8003dac <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a6a:	682c      	ldr	r4, [r5, #0]
 8003a6c:	4606      	mov	r6, r0
 8003a6e:	4bac      	ldr	r3, [pc, #688]	@ (8003d20 <HAL_DMA_Init+0x2c8>)
 8003a70:	4aac      	ldr	r2, [pc, #688]	@ (8003d24 <HAL_DMA_Init+0x2cc>)
 8003a72:	4294      	cmp	r4, r2
 8003a74:	bf18      	it	ne
 8003a76:	429c      	cmpne	r4, r3
 8003a78:	f102 0218 	add.w	r2, r2, #24
 8003a7c:	bf0c      	ite	eq
 8003a7e:	2301      	moveq	r3, #1
 8003a80:	2300      	movne	r3, #0
 8003a82:	4294      	cmp	r4, r2
 8003a84:	bf08      	it	eq
 8003a86:	f043 0301 	orreq.w	r3, r3, #1
 8003a8a:	3218      	adds	r2, #24
 8003a8c:	4294      	cmp	r4, r2
 8003a8e:	bf08      	it	eq
 8003a90:	f043 0301 	orreq.w	r3, r3, #1
 8003a94:	3218      	adds	r2, #24
 8003a96:	4294      	cmp	r4, r2
 8003a98:	bf08      	it	eq
 8003a9a:	f043 0301 	orreq.w	r3, r3, #1
 8003a9e:	3218      	adds	r2, #24
 8003aa0:	4294      	cmp	r4, r2
 8003aa2:	bf08      	it	eq
 8003aa4:	f043 0301 	orreq.w	r3, r3, #1
 8003aa8:	3218      	adds	r2, #24
 8003aaa:	4294      	cmp	r4, r2
 8003aac:	bf08      	it	eq
 8003aae:	f043 0301 	orreq.w	r3, r3, #1
 8003ab2:	3218      	adds	r2, #24
 8003ab4:	4294      	cmp	r4, r2
 8003ab6:	bf08      	it	eq
 8003ab8:	f043 0301 	orreq.w	r3, r3, #1
 8003abc:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003ac0:	4294      	cmp	r4, r2
 8003ac2:	bf08      	it	eq
 8003ac4:	f043 0301 	orreq.w	r3, r3, #1
 8003ac8:	3218      	adds	r2, #24
 8003aca:	4294      	cmp	r4, r2
 8003acc:	bf08      	it	eq
 8003ace:	f043 0301 	orreq.w	r3, r3, #1
 8003ad2:	3218      	adds	r2, #24
 8003ad4:	4294      	cmp	r4, r2
 8003ad6:	bf08      	it	eq
 8003ad8:	f043 0301 	orreq.w	r3, r3, #1
 8003adc:	3218      	adds	r2, #24
 8003ade:	4294      	cmp	r4, r2
 8003ae0:	bf08      	it	eq
 8003ae2:	f043 0301 	orreq.w	r3, r3, #1
 8003ae6:	3218      	adds	r2, #24
 8003ae8:	4294      	cmp	r4, r2
 8003aea:	bf08      	it	eq
 8003aec:	f043 0301 	orreq.w	r3, r3, #1
 8003af0:	3218      	adds	r2, #24
 8003af2:	4294      	cmp	r4, r2
 8003af4:	bf08      	it	eq
 8003af6:	f043 0301 	orreq.w	r3, r3, #1
 8003afa:	3218      	adds	r2, #24
 8003afc:	4294      	cmp	r4, r2
 8003afe:	bf08      	it	eq
 8003b00:	f043 0301 	orreq.w	r3, r3, #1
 8003b04:	b91b      	cbnz	r3, 8003b0e <HAL_DMA_Init+0xb6>
 8003b06:	4b88      	ldr	r3, [pc, #544]	@ (8003d28 <HAL_DMA_Init+0x2d0>)
 8003b08:	429c      	cmp	r4, r3
 8003b0a:	f040 8196 	bne.w	8003e3a <HAL_DMA_Init+0x3e2>
    __HAL_UNLOCK(hdma);
 8003b0e:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b10:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8003b12:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b16:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8003b1a:	6823      	ldr	r3, [r4, #0]
 8003b1c:	f023 0301 	bic.w	r3, r3, #1
 8003b20:	6023      	str	r3, [r4, #0]
 8003b22:	e006      	b.n	8003b32 <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b24:	f7fe fd02 	bl	800252c <HAL_GetTick>
 8003b28:	1b80      	subs	r0, r0, r6
 8003b2a:	2805      	cmp	r0, #5
 8003b2c:	f200 8142 	bhi.w	8003db4 <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b30:	682c      	ldr	r4, [r5, #0]
 8003b32:	6823      	ldr	r3, [r4, #0]
 8003b34:	07df      	lsls	r7, r3, #31
 8003b36:	d4f5      	bmi.n	8003b24 <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8003b38:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b3c:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8003b3e:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b40:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003b42:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b44:	430b      	orrs	r3, r1
 8003b46:	6969      	ldr	r1, [r5, #20]
 8003b48:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b4a:	69e9      	ldr	r1, [r5, #28]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b50:	4976      	ldr	r1, [pc, #472]	@ (8003d2c <HAL_DMA_Init+0x2d4>)
 8003b52:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b54:	6a28      	ldr	r0, [r5, #32]
 8003b56:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003b58:	4875      	ldr	r0, [pc, #468]	@ (8003d30 <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 8003b5a:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b5c:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8003b5e:	2904      	cmp	r1, #4
 8003b60:	f000 813d 	beq.w	8003dde <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003b64:	6800      	ldr	r0, [r0, #0]
 8003b66:	f36f 000f 	bfc	r0, #0, #16
 8003b6a:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8003b6e:	f080 80f1 	bcs.w	8003d54 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003b72:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003b74:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b76:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003b7a:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003b7c:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b7e:	4628      	mov	r0, r5
 8003b80:	f7ff fe80 	bl	8003884 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b84:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003b86:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b88:	496a      	ldr	r1, [pc, #424]	@ (8003d34 <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b8a:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b8e:	4f6a      	ldr	r7, [pc, #424]	@ (8003d38 <HAL_DMA_Init+0x2e0>)
 8003b90:	1a61      	subs	r1, r4, r1
 8003b92:	4e6a      	ldr	r6, [pc, #424]	@ (8003d3c <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b94:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b96:	4a6a      	ldr	r2, [pc, #424]	@ (8003d40 <HAL_DMA_Init+0x2e8>)
 8003b98:	fab1 f181 	clz	r1, r1
 8003b9c:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b9e:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003ba0:	eba4 0a02 	sub.w	sl, r4, r2
 8003ba4:	4b67      	ldr	r3, [pc, #412]	@ (8003d44 <HAL_DMA_Init+0x2ec>)
 8003ba6:	0949      	lsrs	r1, r1, #5
 8003ba8:	4a5e      	ldr	r2, [pc, #376]	@ (8003d24 <HAL_DMA_Init+0x2cc>)
 8003baa:	faba fa8a 	clz	sl, sl
 8003bae:	eba4 0903 	sub.w	r9, r4, r3
 8003bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8003d20 <HAL_DMA_Init+0x2c8>)
 8003bb4:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8003bb8:	fab7 f787 	clz	r7, r7
 8003bbc:	4294      	cmp	r4, r2
 8003bbe:	bf18      	it	ne
 8003bc0:	429c      	cmpne	r4, r3
 8003bc2:	f102 0218 	add.w	r2, r2, #24
 8003bc6:	fab9 f989 	clz	r9, r9
 8003bca:	eba4 0606 	sub.w	r6, r4, r6
 8003bce:	bf0c      	ite	eq
 8003bd0:	2301      	moveq	r3, #1
 8003bd2:	2300      	movne	r3, #0
 8003bd4:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003bd8:	fab6 f686 	clz	r6, r6
 8003bdc:	4294      	cmp	r4, r2
 8003bde:	bf08      	it	eq
 8003be0:	f043 0301 	orreq.w	r3, r3, #1
 8003be4:	3218      	adds	r2, #24
 8003be6:	097f      	lsrs	r7, r7, #5
 8003be8:	4294      	cmp	r4, r2
 8003bea:	bf08      	it	eq
 8003bec:	f043 0301 	orreq.w	r3, r3, #1
 8003bf0:	3218      	adds	r2, #24
 8003bf2:	0976      	lsrs	r6, r6, #5
 8003bf4:	4294      	cmp	r4, r2
 8003bf6:	bf08      	it	eq
 8003bf8:	f043 0301 	orreq.w	r3, r3, #1
 8003bfc:	3218      	adds	r2, #24
 8003bfe:	4294      	cmp	r4, r2
 8003c00:	bf08      	it	eq
 8003c02:	f043 0301 	orreq.w	r3, r3, #1
 8003c06:	3218      	adds	r2, #24
 8003c08:	4294      	cmp	r4, r2
 8003c0a:	bf08      	it	eq
 8003c0c:	f043 0301 	orreq.w	r3, r3, #1
 8003c10:	3218      	adds	r2, #24
 8003c12:	4294      	cmp	r4, r2
 8003c14:	bf08      	it	eq
 8003c16:	f043 0301 	orreq.w	r3, r3, #1
 8003c1a:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003c1e:	4294      	cmp	r4, r2
 8003c20:	bf08      	it	eq
 8003c22:	f043 0301 	orreq.w	r3, r3, #1
 8003c26:	3218      	adds	r2, #24
 8003c28:	4294      	cmp	r4, r2
 8003c2a:	bf08      	it	eq
 8003c2c:	f043 0301 	orreq.w	r3, r3, #1
 8003c30:	3218      	adds	r2, #24
 8003c32:	4294      	cmp	r4, r2
 8003c34:	bf08      	it	eq
 8003c36:	f043 0301 	orreq.w	r3, r3, #1
 8003c3a:	3218      	adds	r2, #24
 8003c3c:	4294      	cmp	r4, r2
 8003c3e:	bf08      	it	eq
 8003c40:	f043 0301 	orreq.w	r3, r3, #1
 8003c44:	3218      	adds	r2, #24
 8003c46:	4294      	cmp	r4, r2
 8003c48:	bf08      	it	eq
 8003c4a:	f043 0301 	orreq.w	r3, r3, #1
 8003c4e:	3218      	adds	r2, #24
 8003c50:	4294      	cmp	r4, r2
 8003c52:	bf08      	it	eq
 8003c54:	f043 0301 	orreq.w	r3, r3, #1
 8003c58:	3218      	adds	r2, #24
 8003c5a:	4294      	cmp	r4, r2
 8003c5c:	bf08      	it	eq
 8003c5e:	f043 0301 	orreq.w	r3, r3, #1
 8003c62:	3218      	adds	r2, #24
 8003c64:	4294      	cmp	r4, r2
 8003c66:	bf08      	it	eq
 8003c68:	f043 0301 	orreq.w	r3, r3, #1
 8003c6c:	4a36      	ldr	r2, [pc, #216]	@ (8003d48 <HAL_DMA_Init+0x2f0>)
 8003c6e:	ea4a 0303 	orr.w	r3, sl, r3
 8003c72:	eba4 0802 	sub.w	r8, r4, r2
 8003c76:	323c      	adds	r2, #60	@ 0x3c
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	fab8 f888 	clz	r8, r8
 8003c7e:	eba4 0b02 	sub.w	fp, r4, r2
 8003c82:	3214      	adds	r2, #20
 8003c84:	ea49 0303 	orr.w	r3, r9, r3
 8003c88:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8003c8c:	fabb fb8b 	clz	fp, fp
 8003c90:	1aa2      	subs	r2, r4, r2
 8003c92:	ea48 0303 	orr.w	r3, r8, r3
 8003c96:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8003c9a:	fab2 f282 	clz	r2, r2
 8003c9e:	433b      	orrs	r3, r7
 8003ca0:	0952      	lsrs	r2, r2, #5
 8003ca2:	4333      	orrs	r3, r6
 8003ca4:	9201      	str	r2, [sp, #4]
 8003ca6:	ea5b 0303 	orrs.w	r3, fp, r3
 8003caa:	d100      	bne.n	8003cae <HAL_DMA_Init+0x256>
 8003cac:	b382      	cbz	r2, 8003d10 <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003cae:	4628      	mov	r0, r5
 8003cb0:	9100      	str	r1, [sp, #0]
 8003cb2:	f7ff fe67 	bl	8003984 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003cb6:	68ab      	ldr	r3, [r5, #8]
 8003cb8:	9900      	ldr	r1, [sp, #0]
 8003cba:	2b80      	cmp	r3, #128	@ 0x80
 8003cbc:	f000 8083 	beq.w	8003dc6 <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003cc0:	686a      	ldr	r2, [r5, #4]
 8003cc2:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003cc4:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003cc6:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cc8:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003ccc:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003cce:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cd0:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003cd4:	d87e      	bhi.n	8003dd4 <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cd6:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003cda:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cdc:	ea49 090a 	orr.w	r9, r9, sl
 8003ce0:	ea48 0809 	orr.w	r8, r8, r9
 8003ce4:	ea47 0708 	orr.w	r7, r7, r8
 8003ce8:	433e      	orrs	r6, r7
 8003cea:	ea5b 0606 	orrs.w	r6, fp, r6
 8003cee:	d103      	bne.n	8003cf8 <HAL_DMA_Init+0x2a0>
 8003cf0:	9b01      	ldr	r3, [sp, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f000 811d 	beq.w	8003f32 <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003cf8:	4a14      	ldr	r2, [pc, #80]	@ (8003d4c <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003cfa:	4915      	ldr	r1, [pc, #84]	@ (8003d50 <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003cfc:	4402      	add	r2, r0
 8003cfe:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003d00:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d02:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003d04:	40a3      	lsls	r3, r4
 8003d06:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 8003d0a:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d0c:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d0e:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d10:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003d12:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d14:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003d16:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 8003d1a:	b003      	add	sp, #12
 8003d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d20:	40020010 	.word	0x40020010
 8003d24:	40020028 	.word	0x40020028
 8003d28:	400204b8 	.word	0x400204b8
 8003d2c:	fe10803f 	.word	0xfe10803f
 8003d30:	5c001000 	.word	0x5c001000
 8003d34:	5802541c 	.word	0x5802541c
 8003d38:	58025458 	.word	0x58025458
 8003d3c:	5802546c 	.word	0x5802546c
 8003d40:	58025408 	.word	0x58025408
 8003d44:	58025430 	.word	0x58025430
 8003d48:	58025444 	.word	0x58025444
 8003d4c:	1600963f 	.word	0x1600963f
 8003d50:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003d54:	6868      	ldr	r0, [r5, #4]
 8003d56:	282e      	cmp	r0, #46	@ 0x2e
 8003d58:	d932      	bls.n	8003dc0 <HAL_DMA_Init+0x368>
 8003d5a:	383f      	subs	r0, #63	@ 0x3f
 8003d5c:	2813      	cmp	r0, #19
 8003d5e:	d806      	bhi.n	8003d6e <HAL_DMA_Init+0x316>
 8003d60:	4e7a      	ldr	r6, [pc, #488]	@ (8003f4c <HAL_DMA_Init+0x4f4>)
 8003d62:	fa26 f000 	lsr.w	r0, r6, r0
 8003d66:	07c0      	lsls	r0, r0, #31
 8003d68:	d501      	bpl.n	8003d6e <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 8003d6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003d6e:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d70:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003d72:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d74:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003d78:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d7c:	f47f aefe 	bne.w	8003b7c <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d80:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8003d82:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8003d84:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d86:	2800      	cmp	r0, #0
 8003d88:	f43f aef8 	beq.w	8003b7c <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d8c:	2a00      	cmp	r2, #0
 8003d8e:	d138      	bne.n	8003e02 <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 8003d90:	2901      	cmp	r1, #1
 8003d92:	d04d      	beq.n	8003e30 <HAL_DMA_Init+0x3d8>
 8003d94:	f031 0202 	bics.w	r2, r1, #2
 8003d98:	f47f aef0 	bne.w	8003b7c <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d9c:	01c2      	lsls	r2, r0, #7
 8003d9e:	f57f aeed 	bpl.w	8003b7c <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003da2:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8003da4:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003da6:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8003da8:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8003dac:	2001      	movs	r0, #1
}
 8003dae:	b003      	add	sp, #12
 8003db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003db4:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8003db6:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003db8:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8003dba:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 8003dbe:	e7f5      	b.n	8003dac <HAL_DMA_Init+0x354>
 8003dc0:	2828      	cmp	r0, #40	@ 0x28
 8003dc2:	d9d4      	bls.n	8003d6e <HAL_DMA_Init+0x316>
 8003dc4:	e7d1      	b.n	8003d6a <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003dc6:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dc8:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8003dca:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003dce:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003dd0:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dd2:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003dda:	676b      	str	r3, [r5, #116]	@ 0x74
 8003ddc:	e798      	b.n	8003d10 <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003dde:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003de0:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003de4:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003de8:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003dea:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003dee:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003df2:	d2af      	bcs.n	8003d54 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003df4:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003df6:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003df8:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003dfc:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e00:	e7bf      	b.n	8003d82 <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e02:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8003e06:	d004      	beq.n	8003e12 <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 8003e08:	2902      	cmp	r1, #2
 8003e0a:	d9ca      	bls.n	8003da2 <HAL_DMA_Init+0x34a>
 8003e0c:	2903      	cmp	r1, #3
 8003e0e:	d0c5      	beq.n	8003d9c <HAL_DMA_Init+0x344>
 8003e10:	e6b4      	b.n	8003b7c <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 8003e12:	2903      	cmp	r1, #3
 8003e14:	f63f aeb2 	bhi.w	8003b7c <HAL_DMA_Init+0x124>
 8003e18:	a201      	add	r2, pc, #4	@ (adr r2, 8003e20 <HAL_DMA_Init+0x3c8>)
 8003e1a:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8003e1e:	bf00      	nop
 8003e20:	08003da3 	.word	0x08003da3
 8003e24:	08003d9d 	.word	0x08003d9d
 8003e28:	08003da3 	.word	0x08003da3
 8003e2c:	08003e31 	.word	0x08003e31
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e30:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 8003e34:	f47f aea2 	bne.w	8003b7c <HAL_DMA_Init+0x124>
 8003e38:	e7b3      	b.n	8003da2 <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003e3a:	4a45      	ldr	r2, [pc, #276]	@ (8003f50 <HAL_DMA_Init+0x4f8>)
 8003e3c:	4945      	ldr	r1, [pc, #276]	@ (8003f54 <HAL_DMA_Init+0x4fc>)
 8003e3e:	4b46      	ldr	r3, [pc, #280]	@ (8003f58 <HAL_DMA_Init+0x500>)
 8003e40:	eba4 0a02 	sub.w	sl, r4, r2
 8003e44:	1a61      	subs	r1, r4, r1
 8003e46:	4f45      	ldr	r7, [pc, #276]	@ (8003f5c <HAL_DMA_Init+0x504>)
 8003e48:	eba4 0903 	sub.w	r9, r4, r3
 8003e4c:	faba fa8a 	clz	sl, sl
 8003e50:	3314      	adds	r3, #20
 8003e52:	fab1 f181 	clz	r1, r1
 8003e56:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8003e5a:	fab9 f989 	clz	r9, r9
 8003e5e:	eba4 0803 	sub.w	r8, r4, r3
 8003e62:	0949      	lsrs	r1, r1, #5
 8003e64:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003e68:	1be7      	subs	r7, r4, r7
 8003e6a:	fab8 f888 	clz	r8, r8
 8003e6e:	ea4a 0301 	orr.w	r3, sl, r1
 8003e72:	4e3b      	ldr	r6, [pc, #236]	@ (8003f60 <HAL_DMA_Init+0x508>)
 8003e74:	3278      	adds	r2, #120	@ 0x78
 8003e76:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8003e7a:	ea49 0303 	orr.w	r3, r9, r3
 8003e7e:	fab7 f787 	clz	r7, r7
 8003e82:	1ba6      	subs	r6, r4, r6
 8003e84:	eba4 0b02 	sub.w	fp, r4, r2
 8003e88:	ea48 0303 	orr.w	r3, r8, r3
 8003e8c:	097f      	lsrs	r7, r7, #5
 8003e8e:	fab6 f686 	clz	r6, r6
 8003e92:	3214      	adds	r2, #20
 8003e94:	fabb fb8b 	clz	fp, fp
 8003e98:	433b      	orrs	r3, r7
 8003e9a:	0976      	lsrs	r6, r6, #5
 8003e9c:	1aa2      	subs	r2, r4, r2
 8003e9e:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8003ea2:	4333      	orrs	r3, r6
 8003ea4:	fab2 f282 	clz	r2, r2
 8003ea8:	ea5b 0303 	orrs.w	r3, fp, r3
 8003eac:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003eb0:	9201      	str	r2, [sp, #4]
 8003eb2:	d101      	bne.n	8003eb8 <HAL_DMA_Init+0x460>
 8003eb4:	2a00      	cmp	r2, #0
 8003eb6:	d043      	beq.n	8003f40 <HAL_DMA_Init+0x4e8>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003eb8:	2302      	movs	r3, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003eba:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8003f74 <HAL_DMA_Init+0x51c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ebe:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ec8:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003eca:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ecc:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003ece:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ed2:	d033      	beq.n	8003f3c <HAL_DMA_Init+0x4e4>
 8003ed4:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 8003ed8:	fab3 f383 	clz	r3, r3
 8003edc:	095b      	lsrs	r3, r3, #5
 8003ede:	0398      	lsls	r0, r3, #14
 8003ee0:	9100      	str	r1, [sp, #0]
 8003ee2:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8003ee6:	ea43 0c02 	orr.w	ip, r3, r2
 8003eea:	696a      	ldr	r2, [r5, #20]
 8003eec:	69ab      	ldr	r3, [r5, #24]
 8003eee:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f64 <HAL_DMA_Init+0x50c>)
 8003ef4:	ea4c 0c03 	orr.w	ip, ip, r3
 8003ef8:	69eb      	ldr	r3, [r5, #28]
 8003efa:	4422      	add	r2, r4
 8003efc:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003f00:	6a2b      	ldr	r3, [r5, #32]
 8003f02:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 8003f06:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003f0a:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003f0c:	4b16      	ldr	r3, [pc, #88]	@ (8003f68 <HAL_DMA_Init+0x510>)
 8003f0e:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003f12:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f14:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003f16:	091b      	lsrs	r3, r3, #4
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f1c:	f7ff fcb2 	bl	8003884 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003f20:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f22:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003f24:	9900      	ldr	r1, [sp, #0]
 8003f26:	f003 001f 	and.w	r0, r3, #31
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	4083      	lsls	r3, r0
 8003f2e:	6053      	str	r3, [r2, #4]
 8003f30:	e6bd      	b.n	8003cae <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f32:	4a0e      	ldr	r2, [pc, #56]	@ (8003f6c <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f34:	490e      	ldr	r1, [pc, #56]	@ (8003f70 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f36:	4402      	add	r2, r0
 8003f38:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f3a:	e6e1      	b.n	8003d00 <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003f3c:	2010      	movs	r0, #16
 8003f3e:	e7cf      	b.n	8003ee0 <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f40:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003f42:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f44:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003f46:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8003f4a:	e72f      	b.n	8003dac <HAL_DMA_Init+0x354>
 8003f4c:	000f030f 	.word	0x000f030f
 8003f50:	58025408 	.word	0x58025408
 8003f54:	5802541c 	.word	0x5802541c
 8003f58:	58025430 	.word	0x58025430
 8003f5c:	58025458 	.word	0x58025458
 8003f60:	5802546c 	.word	0x5802546c
 8003f64:	a7fdabf8 	.word	0xa7fdabf8
 8003f68:	cccccccd 	.word	0xcccccccd
 8003f6c:	1000823f 	.word	0x1000823f
 8003f70:	40020940 	.word	0x40020940
 8003f74:	fffe000f 	.word	0xfffe000f

08003f78 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	f000 8221 	beq.w	80043c0 <HAL_DMA_Start_IT+0x448>
{
 8003f7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 8003f82:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 8003f86:	2c01      	cmp	r4, #1
 8003f88:	f000 8217 	beq.w	80043ba <HAL_DMA_Start_IT+0x442>
 8003f8c:	2401      	movs	r4, #1
 8003f8e:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f92:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8003f96:	2c01      	cmp	r4, #1
 8003f98:	d008      	beq.n	8003fac <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003f9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 8003f9e:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003fa0:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8003fa2:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 8003fa6:	2001      	movs	r0, #1
}
 8003fa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fac:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fae:	4e69      	ldr	r6, [pc, #420]	@ (8004154 <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fb0:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 800415c <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fb4:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fb8:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8003fba:	4d67      	ldr	r5, [pc, #412]	@ (8004158 <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fbc:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8003fbe:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004170 <HAL_DMA_Start_IT+0x1f8>
 8003fc4:	4574      	cmp	r4, lr
 8003fc6:	bf18      	it	ne
 8003fc8:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 8003fca:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 8004174 <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fce:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 8003fd2:	bf0c      	ite	eq
 8003fd4:	2601      	moveq	r6, #1
 8003fd6:	2600      	movne	r6, #0
 8003fd8:	4544      	cmp	r4, r8
 8003fda:	bf14      	ite	ne
 8003fdc:	46b1      	movne	r9, r6
 8003fde:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 8003fe2:	42ac      	cmp	r4, r5
 8003fe4:	bf18      	it	ne
 8003fe6:	4564      	cmpne	r4, ip
 8003fe8:	bf0c      	ite	eq
 8003fea:	2501      	moveq	r5, #1
 8003fec:	2500      	movne	r5, #0
 8003fee:	f040 80c3 	bne.w	8004178 <HAL_DMA_Start_IT+0x200>
 8003ff2:	f8d4 c000 	ldr.w	ip, [r4]
 8003ff6:	f02c 0c01 	bic.w	ip, ip, #1
 8003ffa:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003ffe:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004002:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 8004006:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004008:	f1bc 0f00 	cmp.w	ip, #0
 800400c:	d007      	beq.n	800401e <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800400e:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8004012:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004014:	b91d      	cbnz	r5, 800401e <HAL_DMA_Start_IT+0xa6>
 8004016:	f1b9 0f00 	cmp.w	r9, #0
 800401a:	f000 8130 	beq.w	800427e <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800401e:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 8004020:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 8004024:	f007 081f 	and.w	r8, r7, #31
 8004028:	fa0e fe08 	lsl.w	lr, lr, r8
 800402c:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004030:	6827      	ldr	r7, [r4, #0]
 8004032:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 8004036:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004038:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800403a:	6883      	ldr	r3, [r0, #8]
 800403c:	2b40      	cmp	r3, #64	@ 0x40
 800403e:	f000 81c1 	beq.w	80043c4 <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004042:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004044:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 8004046:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004048:	2d00      	cmp	r5, #0
 800404a:	f040 81a1 	bne.w	8004390 <HAL_DMA_Start_IT+0x418>
 800404e:	4b43      	ldr	r3, [pc, #268]	@ (800415c <HAL_DMA_Start_IT+0x1e4>)
 8004050:	429c      	cmp	r4, r3
 8004052:	f000 81de 	beq.w	8004412 <HAL_DMA_Start_IT+0x49a>
 8004056:	3318      	adds	r3, #24
 8004058:	429c      	cmp	r4, r3
 800405a:	f000 81f6 	beq.w	800444a <HAL_DMA_Start_IT+0x4d2>
 800405e:	f1b9 0f00 	cmp.w	r9, #0
 8004062:	f040 81c7 	bne.w	80043f4 <HAL_DMA_Start_IT+0x47c>
 8004066:	4b3e      	ldr	r3, [pc, #248]	@ (8004160 <HAL_DMA_Start_IT+0x1e8>)
 8004068:	429c      	cmp	r4, r3
 800406a:	f000 8201 	beq.w	8004470 <HAL_DMA_Start_IT+0x4f8>
 800406e:	4b3d      	ldr	r3, [pc, #244]	@ (8004164 <HAL_DMA_Start_IT+0x1ec>)
 8004070:	429c      	cmp	r4, r3
 8004072:	f000 8209 	beq.w	8004488 <HAL_DMA_Start_IT+0x510>
 8004076:	3318      	adds	r3, #24
 8004078:	429c      	cmp	r4, r3
 800407a:	f000 8223 	beq.w	80044c4 <HAL_DMA_Start_IT+0x54c>
 800407e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8004082:	429c      	cmp	r4, r3
 8004084:	f000 8233 	beq.w	80044ee <HAL_DMA_Start_IT+0x576>
 8004088:	3318      	adds	r3, #24
 800408a:	429c      	cmp	r4, r3
 800408c:	f000 8242 	beq.w	8004514 <HAL_DMA_Start_IT+0x59c>
 8004090:	3318      	adds	r3, #24
 8004092:	429c      	cmp	r4, r3
 8004094:	f000 8249 	beq.w	800452a <HAL_DMA_Start_IT+0x5b2>
 8004098:	3318      	adds	r3, #24
 800409a:	429c      	cmp	r4, r3
 800409c:	f000 8250 	beq.w	8004540 <HAL_DMA_Start_IT+0x5c8>
 80040a0:	3318      	adds	r3, #24
 80040a2:	429c      	cmp	r4, r3
 80040a4:	f000 8257 	beq.w	8004556 <HAL_DMA_Start_IT+0x5de>
 80040a8:	3318      	adds	r3, #24
 80040aa:	429c      	cmp	r4, r3
 80040ac:	f000 8267 	beq.w	800457e <HAL_DMA_Start_IT+0x606>
 80040b0:	3318      	adds	r3, #24
 80040b2:	429c      	cmp	r4, r3
 80040b4:	f000 8265 	beq.w	8004582 <HAL_DMA_Start_IT+0x60a>
 80040b8:	3318      	adds	r3, #24
 80040ba:	429c      	cmp	r4, r3
 80040bc:	f000 8275 	beq.w	80045aa <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	f023 030e 	bic.w	r3, r3, #14
 80040c6:	f043 030a 	orr.w	r3, r3, #10
 80040ca:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80040cc:	b11a      	cbz	r2, 80040d6 <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80040ce:	6823      	ldr	r3, [r4, #0]
 80040d0:	f043 0304 	orr.w	r3, r3, #4
 80040d4:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040d6:	4b24      	ldr	r3, [pc, #144]	@ (8004168 <HAL_DMA_Start_IT+0x1f0>)
 80040d8:	4a24      	ldr	r2, [pc, #144]	@ (800416c <HAL_DMA_Start_IT+0x1f4>)
 80040da:	4294      	cmp	r4, r2
 80040dc:	bf18      	it	ne
 80040de:	429c      	cmpne	r4, r3
 80040e0:	f102 0214 	add.w	r2, r2, #20
 80040e4:	bf0c      	ite	eq
 80040e6:	2301      	moveq	r3, #1
 80040e8:	2300      	movne	r3, #0
 80040ea:	4294      	cmp	r4, r2
 80040ec:	bf08      	it	eq
 80040ee:	f043 0301 	orreq.w	r3, r3, #1
 80040f2:	3214      	adds	r2, #20
 80040f4:	4294      	cmp	r4, r2
 80040f6:	bf08      	it	eq
 80040f8:	f043 0301 	orreq.w	r3, r3, #1
 80040fc:	3214      	adds	r2, #20
 80040fe:	4294      	cmp	r4, r2
 8004100:	bf08      	it	eq
 8004102:	f043 0301 	orreq.w	r3, r3, #1
 8004106:	3214      	adds	r2, #20
 8004108:	4294      	cmp	r4, r2
 800410a:	bf08      	it	eq
 800410c:	f043 0301 	orreq.w	r3, r3, #1
 8004110:	3214      	adds	r2, #20
 8004112:	4294      	cmp	r4, r2
 8004114:	bf08      	it	eq
 8004116:	f043 0301 	orreq.w	r3, r3, #1
 800411a:	3214      	adds	r2, #20
 800411c:	4294      	cmp	r4, r2
 800411e:	bf08      	it	eq
 8004120:	f043 0301 	orreq.w	r3, r3, #1
 8004124:	b17b      	cbz	r3, 8004146 <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004126:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004128:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	03d2      	lsls	r2, r2, #15
 8004130:	f100 813e 	bmi.w	80043b0 <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 8004134:	f1bc 0f00 	cmp.w	ip, #0
 8004138:	d005      	beq.n	8004146 <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800413a:	f8dc 3000 	ldr.w	r3, [ip]
 800413e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004142:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 8004146:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004148:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800414a:	f043 0301 	orr.w	r3, r3, #1
 800414e:	6023      	str	r3, [r4, #0]
}
 8004150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004154:	40020070 	.word	0x40020070
 8004158:	40020028 	.word	0x40020028
 800415c:	40020040 	.word	0x40020040
 8004160:	40020088 	.word	0x40020088
 8004164:	400200a0 	.word	0x400200a0
 8004168:	58025408 	.word	0x58025408
 800416c:	5802541c 	.word	0x5802541c
 8004170:	40020058 	.word	0x40020058
 8004174:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 8004178:	4574      	cmp	r4, lr
 800417a:	f000 8154 	beq.w	8004426 <HAL_DMA_Start_IT+0x4ae>
 800417e:	4544      	cmp	r4, r8
 8004180:	f000 815a 	beq.w	8004438 <HAL_DMA_Start_IT+0x4c0>
 8004184:	f1b9 0f00 	cmp.w	r9, #0
 8004188:	f040 811f 	bne.w	80043ca <HAL_DMA_Start_IT+0x452>
 800418c:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 80045c4 <HAL_DMA_Start_IT+0x64c>
 8004190:	4564      	cmp	r4, ip
 8004192:	f000 8164 	beq.w	800445e <HAL_DMA_Start_IT+0x4e6>
 8004196:	f10c 0c18 	add.w	ip, ip, #24
 800419a:	4564      	cmp	r4, ip
 800419c:	f000 8180 	beq.w	80044a0 <HAL_DMA_Start_IT+0x528>
 80041a0:	f10c 0c18 	add.w	ip, ip, #24
 80041a4:	4564      	cmp	r4, ip
 80041a6:	f000 8184 	beq.w	80044b2 <HAL_DMA_Start_IT+0x53a>
 80041aa:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 80041ae:	4564      	cmp	r4, ip
 80041b0:	f000 8194 	beq.w	80044dc <HAL_DMA_Start_IT+0x564>
 80041b4:	f10c 0c18 	add.w	ip, ip, #24
 80041b8:	4564      	cmp	r4, ip
 80041ba:	f000 81a2 	beq.w	8004502 <HAL_DMA_Start_IT+0x58a>
 80041be:	f10c 0c18 	add.w	ip, ip, #24
 80041c2:	4564      	cmp	r4, ip
 80041c4:	f000 81b3 	beq.w	800452e <HAL_DMA_Start_IT+0x5b6>
 80041c8:	f10c 0c18 	add.w	ip, ip, #24
 80041cc:	4564      	cmp	r4, ip
 80041ce:	f000 81b9 	beq.w	8004544 <HAL_DMA_Start_IT+0x5cc>
 80041d2:	f10c 0c18 	add.w	ip, ip, #24
 80041d6:	4564      	cmp	r4, ip
 80041d8:	f000 81bf 	beq.w	800455a <HAL_DMA_Start_IT+0x5e2>
 80041dc:	f10c 0c18 	add.w	ip, ip, #24
 80041e0:	4564      	cmp	r4, ip
 80041e2:	f000 81c3 	beq.w	800456c <HAL_DMA_Start_IT+0x5f4>
 80041e6:	f10c 0c18 	add.w	ip, ip, #24
 80041ea:	4564      	cmp	r4, ip
 80041ec:	f000 81cb 	beq.w	8004586 <HAL_DMA_Start_IT+0x60e>
 80041f0:	f10c 0c18 	add.w	ip, ip, #24
 80041f4:	4564      	cmp	r4, ip
 80041f6:	f000 81cf 	beq.w	8004598 <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80041fa:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 80045c8 <HAL_DMA_Start_IT+0x650>
 80041fe:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 80045cc <HAL_DMA_Start_IT+0x654>
 8004202:	4574      	cmp	r4, lr
 8004204:	bf18      	it	ne
 8004206:	4564      	cmpne	r4, ip
 8004208:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 800420c:	bf0c      	ite	eq
 800420e:	f04f 0c01 	moveq.w	ip, #1
 8004212:	f04f 0c00 	movne.w	ip, #0
 8004216:	4574      	cmp	r4, lr
 8004218:	bf08      	it	eq
 800421a:	f04c 0c01 	orreq.w	ip, ip, #1
 800421e:	f10e 0e14 	add.w	lr, lr, #20
 8004222:	4574      	cmp	r4, lr
 8004224:	bf08      	it	eq
 8004226:	f04c 0c01 	orreq.w	ip, ip, #1
 800422a:	f10e 0e14 	add.w	lr, lr, #20
 800422e:	4574      	cmp	r4, lr
 8004230:	bf08      	it	eq
 8004232:	f04c 0c01 	orreq.w	ip, ip, #1
 8004236:	f10e 0e14 	add.w	lr, lr, #20
 800423a:	4574      	cmp	r4, lr
 800423c:	bf08      	it	eq
 800423e:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 8004242:	f8d4 e000 	ldr.w	lr, [r4]
 8004246:	f02e 0e01 	bic.w	lr, lr, #1
 800424a:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800424e:	f8df e380 	ldr.w	lr, [pc, #896]	@ 80045d0 <HAL_DMA_Start_IT+0x658>
 8004252:	4574      	cmp	r4, lr
 8004254:	bf08      	it	eq
 8004256:	f04c 0c01 	orreq.w	ip, ip, #1
 800425a:	f1bc 0f00 	cmp.w	ip, #0
 800425e:	d103      	bne.n	8004268 <HAL_DMA_Start_IT+0x2f0>
 8004260:	f8df c370 	ldr.w	ip, [pc, #880]	@ 80045d4 <HAL_DMA_Start_IT+0x65c>
 8004264:	4564      	cmp	r4, ip
 8004266:	d14f      	bne.n	8004308 <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 8004268:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800426c:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8004270:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004272:	f1bc 0f00 	cmp.w	ip, #0
 8004276:	d002      	beq.n	800427e <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004278:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 800427c:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800427e:	f8df e344 	ldr.w	lr, [pc, #836]	@ 80045c4 <HAL_DMA_Start_IT+0x64c>
 8004282:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 80045d8 <HAL_DMA_Start_IT+0x660>
 8004286:	4544      	cmp	r4, r8
 8004288:	bf18      	it	ne
 800428a:	4574      	cmpne	r4, lr
 800428c:	f108 0818 	add.w	r8, r8, #24
 8004290:	bf0c      	ite	eq
 8004292:	f04f 0e01 	moveq.w	lr, #1
 8004296:	f04f 0e00 	movne.w	lr, #0
 800429a:	4544      	cmp	r4, r8
 800429c:	bf08      	it	eq
 800429e:	f04e 0e01 	orreq.w	lr, lr, #1
 80042a2:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 80042a6:	4544      	cmp	r4, r8
 80042a8:	bf08      	it	eq
 80042aa:	f04e 0e01 	orreq.w	lr, lr, #1
 80042ae:	f108 0818 	add.w	r8, r8, #24
 80042b2:	4544      	cmp	r4, r8
 80042b4:	bf08      	it	eq
 80042b6:	f04e 0e01 	orreq.w	lr, lr, #1
 80042ba:	f108 0818 	add.w	r8, r8, #24
 80042be:	4544      	cmp	r4, r8
 80042c0:	bf08      	it	eq
 80042c2:	f04e 0e01 	orreq.w	lr, lr, #1
 80042c6:	f108 0818 	add.w	r8, r8, #24
 80042ca:	4544      	cmp	r4, r8
 80042cc:	bf08      	it	eq
 80042ce:	f04e 0e01 	orreq.w	lr, lr, #1
 80042d2:	f108 0818 	add.w	r8, r8, #24
 80042d6:	4544      	cmp	r4, r8
 80042d8:	bf08      	it	eq
 80042da:	f04e 0e01 	orreq.w	lr, lr, #1
 80042de:	f108 0818 	add.w	r8, r8, #24
 80042e2:	4544      	cmp	r4, r8
 80042e4:	bf08      	it	eq
 80042e6:	f04e 0e01 	orreq.w	lr, lr, #1
 80042ea:	f108 0818 	add.w	r8, r8, #24
 80042ee:	4544      	cmp	r4, r8
 80042f0:	bf08      	it	eq
 80042f2:	f04e 0e01 	orreq.w	lr, lr, #1
 80042f6:	f1be 0f00 	cmp.w	lr, #0
 80042fa:	f47f ae90 	bne.w	800401e <HAL_DMA_Start_IT+0xa6>
 80042fe:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 80045dc <HAL_DMA_Start_IT+0x664>
 8004302:	4574      	cmp	r4, lr
 8004304:	f43f ae8b 	beq.w	800401e <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004308:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 80045cc <HAL_DMA_Start_IT+0x654>
 800430c:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 80045c8 <HAL_DMA_Start_IT+0x650>
 8004310:	4574      	cmp	r4, lr
 8004312:	bf18      	it	ne
 8004314:	4564      	cmpne	r4, ip
 8004316:	f10e 0e14 	add.w	lr, lr, #20
 800431a:	bf0c      	ite	eq
 800431c:	f04f 0c01 	moveq.w	ip, #1
 8004320:	f04f 0c00 	movne.w	ip, #0
 8004324:	4574      	cmp	r4, lr
 8004326:	bf08      	it	eq
 8004328:	f04c 0c01 	orreq.w	ip, ip, #1
 800432c:	f10e 0e14 	add.w	lr, lr, #20
 8004330:	4574      	cmp	r4, lr
 8004332:	bf08      	it	eq
 8004334:	f04c 0c01 	orreq.w	ip, ip, #1
 8004338:	f10e 0e14 	add.w	lr, lr, #20
 800433c:	4574      	cmp	r4, lr
 800433e:	bf08      	it	eq
 8004340:	f04c 0c01 	orreq.w	ip, ip, #1
 8004344:	f10e 0e14 	add.w	lr, lr, #20
 8004348:	4574      	cmp	r4, lr
 800434a:	bf08      	it	eq
 800434c:	f04c 0c01 	orreq.w	ip, ip, #1
 8004350:	f10e 0e14 	add.w	lr, lr, #20
 8004354:	4574      	cmp	r4, lr
 8004356:	bf08      	it	eq
 8004358:	f04c 0c01 	orreq.w	ip, ip, #1
 800435c:	f1bc 0f00 	cmp.w	ip, #0
 8004360:	d104      	bne.n	800436c <HAL_DMA_Start_IT+0x3f4>
 8004362:	f8df c270 	ldr.w	ip, [pc, #624]	@ 80045d4 <HAL_DMA_Start_IT+0x65c>
 8004366:	4564      	cmp	r4, ip
 8004368:	f040 8125 	bne.w	80045b6 <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800436c:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 800436e:	f04f 0c01 	mov.w	ip, #1
 8004372:	f006 0e1f 	and.w	lr, r6, #31
 8004376:	fa0c fc0e 	lsl.w	ip, ip, lr
 800437a:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800437e:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004380:	6883      	ldr	r3, [r0, #8]
 8004382:	2b40      	cmp	r3, #64	@ 0x40
 8004384:	f000 8113 	beq.w	80045ae <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004388:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800438a:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800438c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800438e:	e65e      	b.n	800404e <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004390:	6823      	ldr	r3, [r4, #0]
 8004392:	f023 031e 	bic.w	r3, r3, #30
 8004396:	f043 0316 	orr.w	r3, r3, #22
 800439a:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800439c:	b11a      	cbz	r2, 80043a6 <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800439e:	6823      	ldr	r3, [r4, #0]
 80043a0:	f043 0308 	orr.w	r3, r3, #8
 80043a4:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80043a6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	03d2      	lsls	r2, r2, #15
 80043ac:	f57f aec2 	bpl.w	8004134 <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043b6:	601a      	str	r2, [r3, #0]
 80043b8:	e6bc      	b.n	8004134 <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 80043ba:	2002      	movs	r0, #2
}
 80043bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 80043c0:	2001      	movs	r0, #1
}
 80043c2:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80043c4:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80043c6:	60e1      	str	r1, [r4, #12]
 80043c8:	e63d      	b.n	8004046 <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 80043ca:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 80045bc <HAL_DMA_Start_IT+0x644>
 80043ce:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 80043d2:	f02c 0c01 	bic.w	ip, ip, #1
 80043d6:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 80043da:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043de:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 80043e2:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80043e4:	f1bc 0f00 	cmp.w	ip, #0
 80043e8:	f43f ae19 	beq.w	800401e <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ec:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80043f0:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043f2:	e614      	b.n	800401e <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80043f4:	4971      	ldr	r1, [pc, #452]	@ (80045bc <HAL_DMA_Start_IT+0x644>)
 80043f6:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80043f8:	f023 031e 	bic.w	r3, r3, #30
 80043fc:	f043 0316 	orr.w	r3, r3, #22
 8004400:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8004402:	2a00      	cmp	r2, #0
 8004404:	f43f ae8f 	beq.w	8004126 <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	f043 0308 	orr.w	r3, r3, #8
 800440e:	6023      	str	r3, [r4, #0]
 8004410:	e689      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004412:	496a      	ldr	r1, [pc, #424]	@ (80045bc <HAL_DMA_Start_IT+0x644>)
 8004414:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004416:	f023 031e 	bic.w	r3, r3, #30
 800441a:	f043 0316 	orr.w	r3, r3, #22
 800441e:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8004420:	2a00      	cmp	r2, #0
 8004422:	d1f1      	bne.n	8004408 <HAL_DMA_Start_IT+0x490>
 8004424:	e67f      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8004426:	f8df e194 	ldr.w	lr, [pc, #404]	@ 80045bc <HAL_DMA_Start_IT+0x644>
 800442a:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 800442e:	f02c 0c01 	bic.w	ip, ip, #1
 8004432:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004436:	e5e2      	b.n	8003ffe <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 8004438:	f8df e180 	ldr.w	lr, [pc, #384]	@ 80045bc <HAL_DMA_Start_IT+0x644>
 800443c:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8004440:	f02c 0c01 	bic.w	ip, ip, #1
 8004444:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004448:	e7c7      	b.n	80043da <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800444a:	495c      	ldr	r1, [pc, #368]	@ (80045bc <HAL_DMA_Start_IT+0x644>)
 800444c:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800444e:	f023 031e 	bic.w	r3, r3, #30
 8004452:	f043 0316 	orr.w	r3, r3, #22
 8004456:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8004458:	2a00      	cmp	r2, #0
 800445a:	d1d5      	bne.n	8004408 <HAL_DMA_Start_IT+0x490>
 800445c:	e663      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800445e:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 80045bc <HAL_DMA_Start_IT+0x644>
 8004462:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8004466:	f02c 0c01 	bic.w	ip, ip, #1
 800446a:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800446e:	e6fb      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004470:	4952      	ldr	r1, [pc, #328]	@ (80045bc <HAL_DMA_Start_IT+0x644>)
 8004472:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004476:	f023 031e 	bic.w	r3, r3, #30
 800447a:	f043 0316 	orr.w	r3, r3, #22
 800447e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 8004482:	2a00      	cmp	r2, #0
 8004484:	d1c0      	bne.n	8004408 <HAL_DMA_Start_IT+0x490>
 8004486:	e64e      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004488:	494c      	ldr	r1, [pc, #304]	@ (80045bc <HAL_DMA_Start_IT+0x644>)
 800448a:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 800448e:	f023 031e 	bic.w	r3, r3, #30
 8004492:	f043 0316 	orr.w	r3, r3, #22
 8004496:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 800449a:	2a00      	cmp	r2, #0
 800449c:	d1b4      	bne.n	8004408 <HAL_DMA_Start_IT+0x490>
 800449e:	e642      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80044a0:	f8df e118 	ldr.w	lr, [pc, #280]	@ 80045bc <HAL_DMA_Start_IT+0x644>
 80044a4:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 80044a8:	f02c 0c01 	bic.w	ip, ip, #1
 80044ac:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044b0:	e6da      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80044b2:	f8df e108 	ldr.w	lr, [pc, #264]	@ 80045bc <HAL_DMA_Start_IT+0x644>
 80044b6:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 80044ba:	f02c 0c01 	bic.w	ip, ip, #1
 80044be:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044c2:	e6d1      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80044c4:	493d      	ldr	r1, [pc, #244]	@ (80045bc <HAL_DMA_Start_IT+0x644>)
 80044c6:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 80044ca:	f023 031e 	bic.w	r3, r3, #30
 80044ce:	f043 0316 	orr.w	r3, r3, #22
 80044d2:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 80044d6:	2a00      	cmp	r2, #0
 80044d8:	d196      	bne.n	8004408 <HAL_DMA_Start_IT+0x490>
 80044da:	e624      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80044dc:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 80044e0:	f8de c010 	ldr.w	ip, [lr, #16]
 80044e4:	f02c 0c01 	bic.w	ip, ip, #1
 80044e8:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044ec:	e6bc      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80044ee:	4934      	ldr	r1, [pc, #208]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 80044f0:	690b      	ldr	r3, [r1, #16]
 80044f2:	f023 031e 	bic.w	r3, r3, #30
 80044f6:	f043 0316 	orr.w	r3, r3, #22
 80044fa:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 80044fc:	2a00      	cmp	r2, #0
 80044fe:	d183      	bne.n	8004408 <HAL_DMA_Start_IT+0x490>
 8004500:	e611      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8004502:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 8004506:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 800450a:	f02c 0c01 	bic.w	ip, ip, #1
 800450e:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004512:	e6a9      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004514:	492a      	ldr	r1, [pc, #168]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 8004516:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8004518:	f023 031e 	bic.w	r3, r3, #30
 800451c:	f043 0316 	orr.w	r3, r3, #22
 8004520:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 8004522:	2a00      	cmp	r2, #0
 8004524:	f47f af70 	bne.w	8004408 <HAL_DMA_Start_IT+0x490>
 8004528:	e5fd      	b.n	8004126 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800452a:	4925      	ldr	r1, [pc, #148]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 800452c:	e772      	b.n	8004414 <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 800452e:	f8df e090 	ldr.w	lr, [pc, #144]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 8004532:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8004536:	f02c 0c01 	bic.w	ip, ip, #1
 800453a:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800453e:	e693      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004540:	491f      	ldr	r1, [pc, #124]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 8004542:	e783      	b.n	800444c <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8004544:	f8df e078 	ldr.w	lr, [pc, #120]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 8004548:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 800454c:	f02c 0c01 	bic.w	ip, ip, #1
 8004550:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004554:	e688      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004556:	491a      	ldr	r1, [pc, #104]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 8004558:	e74d      	b.n	80043f6 <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 800455a:	f8df e064 	ldr.w	lr, [pc, #100]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 800455e:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8004562:	f02c 0c01 	bic.w	ip, ip, #1
 8004566:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800456a:	e67d      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 800456c:	f8df e050 	ldr.w	lr, [pc, #80]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 8004570:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8004574:	f02c 0c01 	bic.w	ip, ip, #1
 8004578:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800457c:	e674      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800457e:	4910      	ldr	r1, [pc, #64]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 8004580:	e777      	b.n	8004472 <HAL_DMA_Start_IT+0x4fa>
 8004582:	490f      	ldr	r1, [pc, #60]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 8004584:	e781      	b.n	800448a <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 8004586:	f8df e038 	ldr.w	lr, [pc, #56]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 800458a:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 800458e:	f02c 0c01 	bic.w	ip, ip, #1
 8004592:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004596:	e667      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8004598:	f8df e024 	ldr.w	lr, [pc, #36]	@ 80045c0 <HAL_DMA_Start_IT+0x648>
 800459c:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 80045a0:	f02c 0c01 	bic.w	ip, ip, #1
 80045a4:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045a8:	e65e      	b.n	8004268 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80045aa:	4905      	ldr	r1, [pc, #20]	@ (80045c0 <HAL_DMA_Start_IT+0x648>)
 80045ac:	e78b      	b.n	80044c6 <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80045ae:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80045b0:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80045b2:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80045b4:	e54b      	b.n	800404e <HAL_DMA_Start_IT+0xd6>
 80045b6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80045b8:	e555      	b.n	8004066 <HAL_DMA_Start_IT+0xee>
 80045ba:	bf00      	nop
 80045bc:	40020000 	.word	0x40020000
 80045c0:	40020400 	.word	0x40020400
 80045c4:	40020088 	.word	0x40020088
 80045c8:	5802541c 	.word	0x5802541c
 80045cc:	58025408 	.word	0x58025408
 80045d0:	58025480 	.word	0x58025480
 80045d4:	58025494 	.word	0x58025494
 80045d8:	400200a0 	.word	0x400200a0
 80045dc:	400204b8 	.word	0x400204b8

080045e0 <HAL_DMA_IRQHandler>:
{
 80045e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80045e2:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 80045e4:	4b94      	ldr	r3, [pc, #592]	@ (8004838 <HAL_DMA_IRQHandler+0x258>)
{
 80045e6:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045e8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 80045ea:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80045ec:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 80045ee:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80045f0:	4b92      	ldr	r3, [pc, #584]	@ (800483c <HAL_DMA_IRQHandler+0x25c>)
 80045f2:	6802      	ldr	r2, [r0, #0]
 80045f4:	4892      	ldr	r0, [pc, #584]	@ (8004840 <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 80045f6:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80045f8:	4282      	cmp	r2, r0
 80045fa:	bf18      	it	ne
 80045fc:	429a      	cmpne	r2, r3
 80045fe:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 8004602:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004604:	bf0c      	ite	eq
 8004606:	2301      	moveq	r3, #1
 8004608:	2300      	movne	r3, #0
 800460a:	4282      	cmp	r2, r0
 800460c:	bf08      	it	eq
 800460e:	f043 0301 	orreq.w	r3, r3, #1
 8004612:	3018      	adds	r0, #24
 8004614:	4282      	cmp	r2, r0
 8004616:	bf08      	it	eq
 8004618:	f043 0301 	orreq.w	r3, r3, #1
 800461c:	3018      	adds	r0, #24
 800461e:	4282      	cmp	r2, r0
 8004620:	bf08      	it	eq
 8004622:	f043 0301 	orreq.w	r3, r3, #1
 8004626:	3018      	adds	r0, #24
 8004628:	4282      	cmp	r2, r0
 800462a:	bf08      	it	eq
 800462c:	f043 0301 	orreq.w	r3, r3, #1
 8004630:	3018      	adds	r0, #24
 8004632:	4282      	cmp	r2, r0
 8004634:	bf08      	it	eq
 8004636:	f043 0301 	orreq.w	r3, r3, #1
 800463a:	3018      	adds	r0, #24
 800463c:	4282      	cmp	r2, r0
 800463e:	bf08      	it	eq
 8004640:	f043 0301 	orreq.w	r3, r3, #1
 8004644:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8004648:	4282      	cmp	r2, r0
 800464a:	bf08      	it	eq
 800464c:	f043 0301 	orreq.w	r3, r3, #1
 8004650:	3018      	adds	r0, #24
 8004652:	4282      	cmp	r2, r0
 8004654:	bf08      	it	eq
 8004656:	f043 0301 	orreq.w	r3, r3, #1
 800465a:	3018      	adds	r0, #24
 800465c:	4282      	cmp	r2, r0
 800465e:	bf08      	it	eq
 8004660:	f043 0301 	orreq.w	r3, r3, #1
 8004664:	3018      	adds	r0, #24
 8004666:	4282      	cmp	r2, r0
 8004668:	bf08      	it	eq
 800466a:	f043 0301 	orreq.w	r3, r3, #1
 800466e:	3018      	adds	r0, #24
 8004670:	4282      	cmp	r2, r0
 8004672:	bf08      	it	eq
 8004674:	f043 0301 	orreq.w	r3, r3, #1
 8004678:	3018      	adds	r0, #24
 800467a:	4282      	cmp	r2, r0
 800467c:	bf08      	it	eq
 800467e:	f043 0301 	orreq.w	r3, r3, #1
 8004682:	3018      	adds	r0, #24
 8004684:	4282      	cmp	r2, r0
 8004686:	bf08      	it	eq
 8004688:	f043 0301 	orreq.w	r3, r3, #1
 800468c:	b91b      	cbnz	r3, 8004696 <HAL_DMA_IRQHandler+0xb6>
 800468e:	4b6d      	ldr	r3, [pc, #436]	@ (8004844 <HAL_DMA_IRQHandler+0x264>)
 8004690:	429a      	cmp	r2, r3
 8004692:	f040 812f 	bne.w	80048f4 <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004696:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004698:	2108      	movs	r1, #8
 800469a:	f003 031f 	and.w	r3, r3, #31
 800469e:	4099      	lsls	r1, r3
 80046a0:	4221      	tst	r1, r4
 80046a2:	d00b      	beq.n	80046bc <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80046a4:	6810      	ldr	r0, [r2, #0]
 80046a6:	0740      	lsls	r0, r0, #29
 80046a8:	d508      	bpl.n	80046bc <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80046aa:	6810      	ldr	r0, [r2, #0]
 80046ac:	f020 0004 	bic.w	r0, r0, #4
 80046b0:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046b2:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046b6:	f041 0101 	orr.w	r1, r1, #1
 80046ba:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80046bc:	fa24 f103 	lsr.w	r1, r4, r3
 80046c0:	07c8      	lsls	r0, r1, #31
 80046c2:	d509      	bpl.n	80046d8 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80046c4:	6951      	ldr	r1, [r2, #20]
 80046c6:	0609      	lsls	r1, r1, #24
 80046c8:	d506      	bpl.n	80046d8 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046ca:	2101      	movs	r1, #1
 80046cc:	4099      	lsls	r1, r3
 80046ce:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046d2:	f041 0102 	orr.w	r1, r1, #2
 80046d6:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80046d8:	2104      	movs	r1, #4
 80046da:	4099      	lsls	r1, r3
 80046dc:	4221      	tst	r1, r4
 80046de:	d007      	beq.n	80046f0 <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80046e0:	6810      	ldr	r0, [r2, #0]
 80046e2:	0780      	lsls	r0, r0, #30
 80046e4:	d504      	bpl.n	80046f0 <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046e6:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80046ea:	f041 0104 	orr.w	r1, r1, #4
 80046ee:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80046f0:	2110      	movs	r1, #16
 80046f2:	4099      	lsls	r1, r3
 80046f4:	4221      	tst	r1, r4
 80046f6:	f000 80b0 	beq.w	800485a <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80046fa:	6810      	ldr	r0, [r2, #0]
 80046fc:	0700      	lsls	r0, r0, #28
 80046fe:	f140 80ac 	bpl.w	800485a <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004702:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004704:	6811      	ldr	r1, [r2, #0]
 8004706:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800470a:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800470c:	f040 809e 	bne.w	800484c <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004710:	05c9      	lsls	r1, r1, #23
 8004712:	d403      	bmi.n	800471c <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004714:	6811      	ldr	r1, [r2, #0]
 8004716:	f021 0108 	bic.w	r1, r1, #8
 800471a:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 800471c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800471e:	2900      	cmp	r1, #0
 8004720:	f000 809b 	beq.w	800485a <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 8004724:	4638      	mov	r0, r7
 8004726:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004728:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800472a:	2120      	movs	r1, #32
 800472c:	f003 031f 	and.w	r3, r3, #31
 8004730:	4099      	lsls	r1, r3
 8004732:	4221      	tst	r1, r4
 8004734:	d053      	beq.n	80047de <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004736:	683a      	ldr	r2, [r7, #0]
 8004738:	4840      	ldr	r0, [pc, #256]	@ (800483c <HAL_DMA_IRQHandler+0x25c>)
 800473a:	4c41      	ldr	r4, [pc, #260]	@ (8004840 <HAL_DMA_IRQHandler+0x260>)
 800473c:	42a2      	cmp	r2, r4
 800473e:	bf18      	it	ne
 8004740:	4282      	cmpne	r2, r0
 8004742:	f104 0418 	add.w	r4, r4, #24
 8004746:	bf0c      	ite	eq
 8004748:	2001      	moveq	r0, #1
 800474a:	2000      	movne	r0, #0
 800474c:	42a2      	cmp	r2, r4
 800474e:	bf08      	it	eq
 8004750:	f040 0001 	orreq.w	r0, r0, #1
 8004754:	3418      	adds	r4, #24
 8004756:	42a2      	cmp	r2, r4
 8004758:	bf08      	it	eq
 800475a:	f040 0001 	orreq.w	r0, r0, #1
 800475e:	3418      	adds	r4, #24
 8004760:	42a2      	cmp	r2, r4
 8004762:	bf08      	it	eq
 8004764:	f040 0001 	orreq.w	r0, r0, #1
 8004768:	3418      	adds	r4, #24
 800476a:	42a2      	cmp	r2, r4
 800476c:	bf08      	it	eq
 800476e:	f040 0001 	orreq.w	r0, r0, #1
 8004772:	3418      	adds	r4, #24
 8004774:	42a2      	cmp	r2, r4
 8004776:	bf08      	it	eq
 8004778:	f040 0001 	orreq.w	r0, r0, #1
 800477c:	3418      	adds	r4, #24
 800477e:	42a2      	cmp	r2, r4
 8004780:	bf08      	it	eq
 8004782:	f040 0001 	orreq.w	r0, r0, #1
 8004786:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 800478a:	42a2      	cmp	r2, r4
 800478c:	bf08      	it	eq
 800478e:	f040 0001 	orreq.w	r0, r0, #1
 8004792:	3418      	adds	r4, #24
 8004794:	42a2      	cmp	r2, r4
 8004796:	bf08      	it	eq
 8004798:	f040 0001 	orreq.w	r0, r0, #1
 800479c:	3418      	adds	r4, #24
 800479e:	42a2      	cmp	r2, r4
 80047a0:	bf08      	it	eq
 80047a2:	f040 0001 	orreq.w	r0, r0, #1
 80047a6:	3418      	adds	r4, #24
 80047a8:	42a2      	cmp	r2, r4
 80047aa:	bf08      	it	eq
 80047ac:	f040 0001 	orreq.w	r0, r0, #1
 80047b0:	3418      	adds	r4, #24
 80047b2:	42a2      	cmp	r2, r4
 80047b4:	bf08      	it	eq
 80047b6:	f040 0001 	orreq.w	r0, r0, #1
 80047ba:	3418      	adds	r4, #24
 80047bc:	42a2      	cmp	r2, r4
 80047be:	bf08      	it	eq
 80047c0:	f040 0001 	orreq.w	r0, r0, #1
 80047c4:	3418      	adds	r4, #24
 80047c6:	42a2      	cmp	r2, r4
 80047c8:	bf08      	it	eq
 80047ca:	f040 0001 	orreq.w	r0, r0, #1
 80047ce:	2800      	cmp	r0, #0
 80047d0:	d147      	bne.n	8004862 <HAL_DMA_IRQHandler+0x282>
 80047d2:	481c      	ldr	r0, [pc, #112]	@ (8004844 <HAL_DMA_IRQHandler+0x264>)
 80047d4:	4282      	cmp	r2, r0
 80047d6:	d044      	beq.n	8004862 <HAL_DMA_IRQHandler+0x282>
 80047d8:	6810      	ldr	r0, [r2, #0]
 80047da:	0780      	lsls	r0, r0, #30
 80047dc:	d444      	bmi.n	8004868 <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80047de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d070      	beq.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80047e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e6:	07dc      	lsls	r4, r3, #31
 80047e8:	d51e      	bpl.n	8004828 <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 80047ea:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 80047ec:	2104      	movs	r1, #4
 80047ee:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 80047f2:	4915      	ldr	r1, [pc, #84]	@ (8004848 <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 80047f4:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047f6:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 80047fa:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80047fe:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	e002      	b.n	800480a <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004804:	6813      	ldr	r3, [r2, #0]
 8004806:	07d8      	lsls	r0, r3, #31
 8004808:	d504      	bpl.n	8004814 <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 800480a:	9b01      	ldr	r3, [sp, #4]
 800480c:	3301      	adds	r3, #1
 800480e:	428b      	cmp	r3, r1
 8004810:	9301      	str	r3, [sp, #4]
 8004812:	d9f7      	bls.n	8004804 <HAL_DMA_IRQHandler+0x224>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004814:	6813      	ldr	r3, [r2, #0]
 8004816:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8004818:	bf4c      	ite	mi
 800481a:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 800481c:	2301      	movpl	r3, #1
 800481e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8004822:	2300      	movs	r3, #0
 8004824:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8004828:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800482a:	2b00      	cmp	r3, #0
 800482c:	d04b      	beq.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 800482e:	4638      	mov	r0, r7
}
 8004830:	b003      	add	sp, #12
 8004832:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8004836:	4718      	bx	r3
 8004838:	24000038 	.word	0x24000038
 800483c:	40020010 	.word	0x40020010
 8004840:	40020028 	.word	0x40020028
 8004844:	400204b8 	.word	0x400204b8
 8004848:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800484c:	0308      	lsls	r0, r1, #12
 800484e:	f57f af65 	bpl.w	800471c <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004852:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004854:	2900      	cmp	r1, #0
 8004856:	f47f af65 	bne.w	8004724 <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800485a:	2120      	movs	r1, #32
 800485c:	4099      	lsls	r1, r3
 800485e:	420c      	tst	r4, r1
 8004860:	d0bd      	beq.n	80047de <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004862:	6810      	ldr	r0, [r2, #0]
 8004864:	06c4      	lsls	r4, r0, #27
 8004866:	d5ba      	bpl.n	80047de <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004868:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800486a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800486e:	2904      	cmp	r1, #4
 8004870:	d00e      	beq.n	8004890 <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004872:	6813      	ldr	r3, [r2, #0]
 8004874:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004878:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800487a:	d026      	beq.n	80048ca <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800487c:	031d      	lsls	r5, r3, #12
 800487e:	d531      	bpl.n	80048e4 <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8004880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0ab      	beq.n	80047de <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8004886:	4638      	mov	r0, r7
 8004888:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800488a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800488c:	b1db      	cbz	r3, 80048c6 <HAL_DMA_IRQHandler+0x2e6>
 800488e:	e7a9      	b.n	80047e4 <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004890:	6811      	ldr	r1, [r2, #0]
 8004892:	f021 0116 	bic.w	r1, r1, #22
 8004896:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004898:	6951      	ldr	r1, [r2, #20]
 800489a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800489e:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048a2:	b319      	cbz	r1, 80048ec <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80048a4:	6811      	ldr	r1, [r2, #0]
 80048a6:	f021 0108 	bic.w	r1, r1, #8
 80048aa:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048ac:	223f      	movs	r2, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 80048ae:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048b0:	fa02 f303 	lsl.w	r3, r2, r3
          __HAL_UNLOCK(hdma);
 80048b4:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80048b6:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 80048b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 80048ba:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80048be:	f887 2034 	strb.w	r2, [r7, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1b3      	bne.n	800482e <HAL_DMA_IRQHandler+0x24e>
}
 80048c6:	b003      	add	sp, #12
 80048c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80048ca:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 80048ce:	d1d7      	bne.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80048d0:	6811      	ldr	r1, [r2, #0]
 80048d2:	f021 0110 	bic.w	r1, r1, #16
 80048d6:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80048d8:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 80048da:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80048de:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 80048e2:	e7cd      	b.n	8004880 <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 80048e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1cd      	bne.n	8004886 <HAL_DMA_IRQHandler+0x2a6>
 80048ea:	e778      	b.n	80047de <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048ec:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80048ee:	2900      	cmp	r1, #0
 80048f0:	d1d8      	bne.n	80048a4 <HAL_DMA_IRQHandler+0x2c4>
 80048f2:	e7db      	b.n	80048ac <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80048f4:	4b40      	ldr	r3, [pc, #256]	@ (80049f8 <HAL_DMA_IRQHandler+0x418>)
 80048f6:	4841      	ldr	r0, [pc, #260]	@ (80049fc <HAL_DMA_IRQHandler+0x41c>)
 80048f8:	4282      	cmp	r2, r0
 80048fa:	bf18      	it	ne
 80048fc:	429a      	cmpne	r2, r3
 80048fe:	f100 0014 	add.w	r0, r0, #20
 8004902:	bf0c      	ite	eq
 8004904:	2301      	moveq	r3, #1
 8004906:	2300      	movne	r3, #0
 8004908:	4282      	cmp	r2, r0
 800490a:	bf08      	it	eq
 800490c:	f043 0301 	orreq.w	r3, r3, #1
 8004910:	3014      	adds	r0, #20
 8004912:	4282      	cmp	r2, r0
 8004914:	bf08      	it	eq
 8004916:	f043 0301 	orreq.w	r3, r3, #1
 800491a:	3014      	adds	r0, #20
 800491c:	4282      	cmp	r2, r0
 800491e:	bf08      	it	eq
 8004920:	f043 0301 	orreq.w	r3, r3, #1
 8004924:	3014      	adds	r0, #20
 8004926:	4282      	cmp	r2, r0
 8004928:	bf08      	it	eq
 800492a:	f043 0301 	orreq.w	r3, r3, #1
 800492e:	3014      	adds	r0, #20
 8004930:	4282      	cmp	r2, r0
 8004932:	bf08      	it	eq
 8004934:	f043 0301 	orreq.w	r3, r3, #1
 8004938:	b913      	cbnz	r3, 8004940 <HAL_DMA_IRQHandler+0x360>
 800493a:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <HAL_DMA_IRQHandler+0x420>)
 800493c:	429a      	cmp	r2, r3
 800493e:	d1c2      	bne.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004940:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8004942:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004944:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004946:	f000 001f 	and.w	r0, r0, #31
 800494a:	4084      	lsls	r4, r0
 800494c:	420c      	tst	r4, r1
 800494e:	d00b      	beq.n	8004968 <HAL_DMA_IRQHandler+0x388>
 8004950:	075e      	lsls	r6, r3, #29
 8004952:	d509      	bpl.n	8004968 <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004954:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004956:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004958:	d532      	bpl.n	80049c0 <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800495a:	03da      	lsls	r2, r3, #15
 800495c:	d436      	bmi.n	80049cc <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800495e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004960:	2b00      	cmp	r3, #0
 8004962:	f47f af64 	bne.w	800482e <HAL_DMA_IRQHandler+0x24e>
 8004966:	e7ae      	b.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004968:	2402      	movs	r4, #2
 800496a:	4084      	lsls	r4, r0
 800496c:	420c      	tst	r4, r1
 800496e:	d00b      	beq.n	8004988 <HAL_DMA_IRQHandler+0x3a8>
 8004970:	079e      	lsls	r6, r3, #30
 8004972:	d509      	bpl.n	8004988 <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004974:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004976:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004978:	d52d      	bpl.n	80049d6 <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800497a:	03da      	lsls	r2, r3, #15
 800497c:	d437      	bmi.n	80049ee <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 800497e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004980:	2b00      	cmp	r3, #0
 8004982:	f47f af54 	bne.w	800482e <HAL_DMA_IRQHandler+0x24e>
 8004986:	e79e      	b.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004988:	2408      	movs	r4, #8
 800498a:	4084      	lsls	r4, r0
 800498c:	420c      	tst	r4, r1
 800498e:	d09a      	beq.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
 8004990:	071b      	lsls	r3, r3, #28
 8004992:	d598      	bpl.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004994:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 8004996:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004998:	f023 030e 	bic.w	r3, r3, #14
 800499c:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800499e:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 80049a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80049a2:	fa03 f000 	lsl.w	r0, r3, r0
 80049a6:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049a8:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 80049aa:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80049ae:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 80049b2:	2a00      	cmp	r2, #0
 80049b4:	d087      	beq.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 80049b6:	4638      	mov	r0, r7
}
 80049b8:	b003      	add	sp, #12
 80049ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 80049be:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80049c0:	069b      	lsls	r3, r3, #26
 80049c2:	d403      	bmi.n	80049cc <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049c4:	6813      	ldr	r3, [r2, #0]
 80049c6:	f023 0304 	bic.w	r3, r3, #4
 80049ca:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 80049cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f47f af2d 	bne.w	800482e <HAL_DMA_IRQHandler+0x24e>
 80049d4:	e777      	b.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80049d6:	f013 0320 	ands.w	r3, r3, #32
 80049da:	d108      	bne.n	80049ee <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049dc:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80049de:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049e0:	f021 010a 	bic.w	r1, r1, #10
 80049e4:	6011      	str	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80049e6:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80049ea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 80049ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f47f af1c 	bne.w	800482e <HAL_DMA_IRQHandler+0x24e>
 80049f6:	e766      	b.n	80048c6 <HAL_DMA_IRQHandler+0x2e6>
 80049f8:	58025408 	.word	0x58025408
 80049fc:	5802541c 	.word	0x5802541c
 8004a00:	58025494 	.word	0x58025494

08004a04 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a04:	680b      	ldr	r3, [r1, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 81dc 	beq.w	8004dc4 <HAL_GPIO_Init+0x3c0>
 8004a0c:	4ab4      	ldr	r2, [pc, #720]	@ (8004ce0 <HAL_GPIO_Init+0x2dc>)
 8004a0e:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8004a10:	f04f 0200 	mov.w	r2, #0
{
 8004a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a18:	f04f 0b01 	mov.w	fp, #1
{
 8004a1c:	b085      	sub	sp, #20
 8004a1e:	f000 8105 	beq.w	8004c2c <HAL_GPIO_Init+0x228>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a22:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a26:	9300      	str	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a28:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00U)
 8004a2c:	9b00      	ldr	r3, [sp, #0]
 8004a2e:	ea1c 0a03 	ands.w	sl, ip, r3
 8004a32:	f000 814b 	beq.w	8004ccc <HAL_GPIO_Init+0x2c8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a36:	684d      	ldr	r5, [r1, #4]
 8004a38:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a3a:	2303      	movs	r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a3c:	f005 0703 	and.w	r7, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a40:	fa03 f604 	lsl.w	r6, r3, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a44:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a48:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a4a:	f1b8 0f01 	cmp.w	r8, #1
 8004a4e:	f240 815d 	bls.w	8004d0c <HAL_GPIO_Init+0x308>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a52:	2f03      	cmp	r7, #3
 8004a54:	f040 81cf 	bne.w	8004df6 <HAL_GPIO_Init+0x3f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a58:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8004a5c:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a5e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a62:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a66:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 8004a6a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a6c:	f000 812e 	beq.w	8004ccc <HAL_GPIO_Init+0x2c8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a70:	4e9c      	ldr	r6, [pc, #624]	@ (8004ce4 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a72:	f002 0703 	and.w	r7, r2, #3
 8004a76:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a78:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a7c:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a7e:	f044 0402 	orr.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a82:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a86:	4b98      	ldr	r3, [pc, #608]	@ (8004ce8 <HAL_GPIO_Init+0x2e4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a88:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8004a8c:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8004a90:	f022 0603 	bic.w	r6, r2, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a94:	4298      	cmp	r0, r3
 8004a96:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a9a:	f004 0402 	and.w	r4, r4, #2
 8004a9e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004aa2:	9403      	str	r4, [sp, #12]
 8004aa4:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004aa6:	68b4      	ldr	r4, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004aa8:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004aac:	f000 8178 	beq.w	8004da0 <HAL_GPIO_Init+0x39c>
 8004ab0:	4b8e      	ldr	r3, [pc, #568]	@ (8004cec <HAL_GPIO_Init+0x2e8>)
 8004ab2:	4298      	cmp	r0, r3
 8004ab4:	f000 80de 	beq.w	8004c74 <HAL_GPIO_Init+0x270>
 8004ab8:	f8df c234 	ldr.w	ip, [pc, #564]	@ 8004cf0 <HAL_GPIO_Init+0x2ec>
 8004abc:	4560      	cmp	r0, ip
 8004abe:	f000 817b 	beq.w	8004db8 <HAL_GPIO_Init+0x3b4>
 8004ac2:	f8df c230 	ldr.w	ip, [pc, #560]	@ 8004cf4 <HAL_GPIO_Init+0x2f0>
 8004ac6:	4560      	cmp	r0, ip
 8004ac8:	f000 817d 	beq.w	8004dc6 <HAL_GPIO_Init+0x3c2>
 8004acc:	f8df c228 	ldr.w	ip, [pc, #552]	@ 8004cf8 <HAL_GPIO_Init+0x2f4>
 8004ad0:	4560      	cmp	r0, ip
 8004ad2:	f000 816b 	beq.w	8004dac <HAL_GPIO_Init+0x3a8>
 8004ad6:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8004cfc <HAL_GPIO_Init+0x2f8>
 8004ada:	4560      	cmp	r0, ip
 8004adc:	f000 8179 	beq.w	8004dd2 <HAL_GPIO_Init+0x3ce>
 8004ae0:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 8004d00 <HAL_GPIO_Init+0x2fc>
 8004ae4:	4560      	cmp	r0, ip
 8004ae6:	f000 817a 	beq.w	8004dde <HAL_GPIO_Init+0x3da>
 8004aea:	f8df c218 	ldr.w	ip, [pc, #536]	@ 8004d04 <HAL_GPIO_Init+0x300>
 8004aee:	4560      	cmp	r0, ip
 8004af0:	f000 817b 	beq.w	8004dea <HAL_GPIO_Init+0x3e6>
 8004af4:	f8df c210 	ldr.w	ip, [pc, #528]	@ 8004d08 <HAL_GPIO_Init+0x304>
 8004af8:	4560      	cmp	r0, ip
 8004afa:	bf0c      	ite	eq
 8004afc:	f04f 0c09 	moveq.w	ip, #9
 8004b00:	f04f 0c0a 	movne.w	ip, #10
 8004b04:	fa0c f707 	lsl.w	r7, ip, r7
 8004b08:	433c      	orrs	r4, r7
 8004b0a:	e0b8      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
        temp = GPIOx->OSPEEDR;
 8004b0c:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b10:	2c02      	cmp	r4, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b12:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b14:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b18:	fa06 f807 	lsl.w	r8, r6, r7
 8004b1c:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8004b20:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b24:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004b28:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b2c:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b30:	ea29 0e0e 	bic.w	lr, r9, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b34:	ea48 0e0e 	orr.w	lr, r8, lr
        GPIOx->OTYPER = temp;
 8004b38:	f8c0 e004 	str.w	lr, [r0, #4]
      temp = GPIOx->PUPDR;
 8004b3c:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b40:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b42:	ea0a 0808 	and.w	r8, sl, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b46:	fa06 fe07 	lsl.w	lr, r6, r7
 8004b4a:	ea4e 0e08 	orr.w	lr, lr, r8
      GPIOx->PUPDR = temp;
 8004b4e:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b52:	d117      	bne.n	8004b84 <HAL_GPIO_Init+0x180>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b54:	f002 0e07 	and.w	lr, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b58:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004b5a:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b5e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8004b62:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b66:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8004b6a:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b6e:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b70:	260f      	movs	r6, #15
 8004b72:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b76:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b78:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b7c:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8004b80:	f8c8 e020 	str.w	lr, [r8, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b84:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8004b86:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b88:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b8c:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b90:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 8004b94:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b96:	d045      	beq.n	8004c24 <HAL_GPIO_Init+0x220>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b98:	4f52      	ldr	r7, [pc, #328]	@ (8004ce4 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004b9a:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b9c:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8004ba0:	f044 0402 	orr.w	r4, r4, #2
 8004ba4:	f8c7 40f4 	str.w	r4, [r7, #244]	@ 0xf4
 8004ba8:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8004bac:	f022 0703 	bic.w	r7, r2, #3
 8004bb0:	f004 0402 	and.w	r4, r4, #2
 8004bb4:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 8004bb8:	9403      	str	r4, [sp, #12]
 8004bba:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8004bbe:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004bc0:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8004bc4:	f8d7 e008 	ldr.w	lr, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004bc8:	00a4      	lsls	r4, r4, #2
 8004bca:	fa06 f404 	lsl.w	r4, r6, r4
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bce:	02ee      	lsls	r6, r5, #11
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004bd0:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bd4:	60bc      	str	r4, [r7, #8]
        temp = EXTI->RTSR1;
 8004bd6:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
        temp &= ~(iocurrent);
 8004bda:	ea6f 070c 	mvn.w	r7, ip
        temp = EXTI->RTSR1;
 8004bde:	6824      	ldr	r4, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004be0:	f100 80d2 	bmi.w	8004d88 <HAL_GPIO_Init+0x384>
        temp &= ~(iocurrent);
 8004be4:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8004be6:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004bea:	6034      	str	r4, [r6, #0]

        temp = EXTI->FTSR1;
 8004bec:	6874      	ldr	r4, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004bee:	02ae      	lsls	r6, r5, #10
 8004bf0:	f100 80d3 	bmi.w	8004d9a <HAL_GPIO_Init+0x396>
        temp &= ~(iocurrent);
 8004bf4:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004bf6:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004bfa:	6074      	str	r4, [r6, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004bfc:	f8d6 4084 	ldr.w	r4, [r6, #132]	@ 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c00:	03ae      	lsls	r6, r5, #14
 8004c02:	f100 80c7 	bmi.w	8004d94 <HAL_GPIO_Init+0x390>
        temp &= ~(iocurrent);
 8004c06:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004c08:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c0c:	03ed      	lsls	r5, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8004c0e:	f8c6 4084 	str.w	r4, [r6, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8004c12:	f8d6 4080 	ldr.w	r4, [r6, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c16:	f100 80ba 	bmi.w	8004d8e <HAL_GPIO_Init+0x38a>
        temp &= ~(iocurrent);
 8004c1a:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004c1c:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8004c20:	f8c5 4080 	str.w	r4, [r5, #128]	@ 0x80
      }
    }

    position++;
 8004c24:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004c26:	fa33 f402 	lsrs.w	r4, r3, r2
 8004c2a:	d055      	beq.n	8004cd8 <HAL_GPIO_Init+0x2d4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c2c:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00U)
 8004c30:	ea13 0c0e 	ands.w	ip, r3, lr
 8004c34:	d0f6      	beq.n	8004c24 <HAL_GPIO_Init+0x220>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c36:	684d      	ldr	r5, [r1, #4]
 8004c38:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c3a:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c3c:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c40:	fa06 f807 	lsl.w	r8, r6, r7
 8004c44:	ea6f 0a08 	mvn.w	sl, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c48:	f104 38ff 	add.w	r8, r4, #4294967295
 8004c4c:	f1b8 0f01 	cmp.w	r8, #1
 8004c50:	f67f af5c 	bls.w	8004b0c <HAL_GPIO_Init+0x108>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c54:	2c03      	cmp	r4, #3
 8004c56:	d095      	beq.n	8004b84 <HAL_GPIO_Init+0x180>
      temp = GPIOx->PUPDR;
 8004c58:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8004ce0 <HAL_GPIO_Init+0x2dc>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c5c:	688e      	ldr	r6, [r1, #8]
      temp = GPIOx->PUPDR;
 8004c5e:	f8d8 900c 	ldr.w	r9, [r8, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c62:	fa06 fe07 	lsl.w	lr, r6, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c66:	ea0a 0909 	and.w	r9, sl, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c6a:	ea4e 0e09 	orr.w	lr, lr, r9
      GPIOx->PUPDR = temp;
 8004c6e:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c72:	e787      	b.n	8004b84 <HAL_GPIO_Init+0x180>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c74:	f04f 0c02 	mov.w	ip, #2
 8004c78:	fa0c f707 	lsl.w	r7, ip, r7
 8004c7c:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c7e:	60b4      	str	r4, [r6, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c80:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8004c82:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8004c86:	ea6f 060a 	mvn.w	r6, sl
          temp |= iocurrent;
 8004c8a:	bf4c      	ite	mi
 8004c8c:	ea4a 0404 	orrmi.w	r4, sl, r4
        temp &= ~(iocurrent);
 8004c90:	4034      	andpl	r4, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c92:	02ab      	lsls	r3, r5, #10
        EXTI->RTSR1 = temp;
 8004c94:	f8ce 4000 	str.w	r4, [lr]
        temp = EXTI->FTSR1;
 8004c98:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
 8004c9c:	bf54      	ite	pl
 8004c9e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8004ca0:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ca4:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8004ca6:	f8ce 4004 	str.w	r4, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8004caa:	f8de 4084 	ldr.w	r4, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8004cae:	bf54      	ite	pl
 8004cb0:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8004cb2:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004cb6:	03eb      	lsls	r3, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8004cb8:	f8ce 4084 	str.w	r4, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8004cbc:	f8de 4080 	ldr.w	r4, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8004cc0:	bf54      	ite	pl
 8004cc2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8004cc4:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI_CurrentCPU->IMR1 = temp;
 8004cc8:	f8ce 4080 	str.w	r4, [lr, #128]	@ 0x80
    position++;
 8004ccc:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004cce:	9b00      	ldr	r3, [sp, #0]
 8004cd0:	fa33 f402 	lsrs.w	r4, r3, r2
 8004cd4:	f47f aea8 	bne.w	8004a28 <HAL_GPIO_Init+0x24>
  }
}
 8004cd8:	b005      	add	sp, #20
 8004cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cde:	bf00      	nop
 8004ce0:	58020000 	.word	0x58020000
 8004ce4:	58024400 	.word	0x58024400
 8004ce8:	58020400 	.word	0x58020400
 8004cec:	58020800 	.word	0x58020800
 8004cf0:	58020c00 	.word	0x58020c00
 8004cf4:	58021000 	.word	0x58021000
 8004cf8:	58021400 	.word	0x58021400
 8004cfc:	58021800 	.word	0x58021800
 8004d00:	58021c00 	.word	0x58021c00
 8004d04:	58022000 	.word	0x58022000
 8004d08:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 8004d0c:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d10:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d12:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d14:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d18:	fa03 f804 	lsl.w	r8, r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d1c:	688b      	ldr	r3, [r1, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d1e:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8004d22:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d26:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004d2a:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d2e:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d32:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d36:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8004d3a:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d3e:	fa03 fc04 	lsl.w	ip, r3, r4
      temp = GPIOx->PUPDR;
 8004d42:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d46:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d4a:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004d4e:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d52:	f47f ae81 	bne.w	8004a58 <HAL_GPIO_Init+0x54>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d56:	f002 0c07 	and.w	ip, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d5a:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004d5c:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d60:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004d64:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d68:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 8004d6c:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d70:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d72:	230f      	movs	r3, #15
 8004d74:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d78:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d7a:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d7e:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 8004d82:	f8c8 c020 	str.w	ip, [r8, #32]
 8004d86:	e667      	b.n	8004a58 <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 8004d88:	ea44 040c 	orr.w	r4, r4, ip
 8004d8c:	e72b      	b.n	8004be6 <HAL_GPIO_Init+0x1e2>
          temp |= iocurrent;
 8004d8e:	ea44 040c 	orr.w	r4, r4, ip
 8004d92:	e743      	b.n	8004c1c <HAL_GPIO_Init+0x218>
          temp |= iocurrent;
 8004d94:	ea4c 0404 	orr.w	r4, ip, r4
 8004d98:	e736      	b.n	8004c08 <HAL_GPIO_Init+0x204>
          temp |= iocurrent;
 8004d9a:	ea44 040c 	orr.w	r4, r4, ip
 8004d9e:	e72a      	b.n	8004bf6 <HAL_GPIO_Init+0x1f2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004da0:	f04f 0c01 	mov.w	ip, #1
 8004da4:	fa0c f707 	lsl.w	r7, ip, r7
 8004da8:	433c      	orrs	r4, r7
 8004daa:	e768      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
 8004dac:	f04f 0c05 	mov.w	ip, #5
 8004db0:	fa0c f707 	lsl.w	r7, ip, r7
 8004db4:	433c      	orrs	r4, r7
 8004db6:	e762      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
 8004db8:	f04f 0c03 	mov.w	ip, #3
 8004dbc:	fa0c f707 	lsl.w	r7, ip, r7
 8004dc0:	433c      	orrs	r4, r7
 8004dc2:	e75c      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
 8004dc4:	4770      	bx	lr
 8004dc6:	f04f 0c04 	mov.w	ip, #4
 8004dca:	fa0c f707 	lsl.w	r7, ip, r7
 8004dce:	433c      	orrs	r4, r7
 8004dd0:	e755      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
 8004dd2:	f04f 0c06 	mov.w	ip, #6
 8004dd6:	fa0c f707 	lsl.w	r7, ip, r7
 8004dda:	433c      	orrs	r4, r7
 8004ddc:	e74f      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
 8004dde:	f04f 0c07 	mov.w	ip, #7
 8004de2:	fa0c f707 	lsl.w	r7, ip, r7
 8004de6:	433c      	orrs	r4, r7
 8004de8:	e749      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
 8004dea:	f04f 0c08 	mov.w	ip, #8
 8004dee:	fa0c f707 	lsl.w	r7, ip, r7
 8004df2:	433c      	orrs	r4, r7
 8004df4:	e743      	b.n	8004c7e <HAL_GPIO_Init+0x27a>
      temp = GPIOx->PUPDR;
 8004df6:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dfa:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004dfc:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e00:	fa03 fc04 	lsl.w	ip, r3, r4
 8004e04:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004e08:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e0c:	e624      	b.n	8004a58 <HAL_GPIO_Init+0x54>
 8004e0e:	bf00      	nop

08004e10 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004e10:	6903      	ldr	r3, [r0, #16]
 8004e12:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8004e14:	bf14      	ite	ne
 8004e16:	2001      	movne	r0, #1
 8004e18:	2000      	moveq	r0, #0
 8004e1a:	4770      	bx	lr

08004e1c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e1c:	b902      	cbnz	r2, 8004e20 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004e1e:	0409      	lsls	r1, r1, #16
 8004e20:	6181      	str	r1, [r0, #24]
  }
}
 8004e22:	4770      	bx	lr

08004e24 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004e24:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004e26:	4c10      	ldr	r4, [pc, #64]	@ (8004e68 <HAL_PWREx_ConfigSupply+0x44>)
 8004e28:	68e3      	ldr	r3, [r4, #12]
 8004e2a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004e2e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004e30:	d105      	bne.n	8004e3e <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004e32:	f003 0307 	and.w	r3, r3, #7
 8004e36:	1a18      	subs	r0, r3, r0
 8004e38:	bf18      	it	ne
 8004e3a:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004e3c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004e3e:	f023 0307 	bic.w	r3, r3, #7
 8004e42:	4303      	orrs	r3, r0
 8004e44:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8004e46:	f7fd fb71 	bl	800252c <HAL_GetTick>
 8004e4a:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004e4c:	e005      	b.n	8004e5a <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004e4e:	f7fd fb6d 	bl	800252c <HAL_GetTick>
 8004e52:	1b40      	subs	r0, r0, r5
 8004e54:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004e58:	d804      	bhi.n	8004e64 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004e5a:	6863      	ldr	r3, [r4, #4]
 8004e5c:	049b      	lsls	r3, r3, #18
 8004e5e:	d5f6      	bpl.n	8004e4e <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8004e60:	2000      	movs	r0, #0
}
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004e64:	2001      	movs	r0, #1
}
 8004e66:	bd38      	pop	{r3, r4, r5, pc}
 8004e68:	58024800 	.word	0x58024800

08004e6c <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e6c:	4b33      	ldr	r3, [pc, #204]	@ (8004f3c <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8004e6e:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e70:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004e72:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004e74:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8004e76:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004e7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004e7c:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8004e80:	d036      	beq.n	8004ef0 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004e82:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004e86:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e8a:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e8e:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004e92:	fb05 f202 	mul.w	r2, r5, r2
        switch (pllsource)
 8004e96:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e9c:	ee06 2a90 	vmov	s13, r2
 8004ea0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8004ea4:	d002      	beq.n	8004eac <HAL_RCC_GetSysClockFreq.part.0+0x40>
 8004ea6:	2902      	cmp	r1, #2
 8004ea8:	d042      	beq.n	8004f30 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8004eaa:	b319      	cbz	r1, 8004ef4 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004eac:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004f40 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8004eb0:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eba:	ee07 3a90 	vmov	s15, r3
 8004ebe:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004ec2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ec6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004eca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ece:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f3c <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004eda:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004edc:	ee07 3a10 	vmov	s14, r3
 8004ee0:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8004ee4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004ee8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004eec:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004ef0:	bc30      	pop	{r4, r5}
 8004ef2:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	0692      	lsls	r2, r2, #26
 8004ef8:	d51d      	bpl.n	8004f36 <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004efa:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004efc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f00:	4a10      	ldr	r2, [pc, #64]	@ (8004f44 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f04:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f0c:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f0e:	ee06 3a10 	vmov	s12, r3
 8004f12:	ee05 2a90 	vmov	s11, r2
 8004f16:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004f1a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004f1e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004f22:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8004f26:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004f2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f2e:	e7d0      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f30:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004f48 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8004f34:	e7bc      	b.n	8004eb0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f36:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004f4c <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004f3a:	e7b9      	b.n	8004eb0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004f3c:	58024400 	.word	0x58024400
 8004f40:	4a742400 	.word	0x4a742400
 8004f44:	03d09000 	.word	0x03d09000
 8004f48:	4bbebc20 	.word	0x4bbebc20
 8004f4c:	4c742400 	.word	0x4c742400

08004f50 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004f50:	2800      	cmp	r0, #0
 8004f52:	f000 82e7 	beq.w	8005524 <HAL_RCC_OscConfig+0x5d4>
{
 8004f56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f58:	6803      	ldr	r3, [r0, #0]
 8004f5a:	4604      	mov	r4, r0
 8004f5c:	07d9      	lsls	r1, r3, #31
 8004f5e:	d52e      	bpl.n	8004fbe <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f60:	4997      	ldr	r1, [pc, #604]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004f62:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f64:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f66:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004f6a:	2a10      	cmp	r2, #16
 8004f6c:	f000 80ee 	beq.w	800514c <HAL_RCC_OscConfig+0x1fc>
 8004f70:	2a18      	cmp	r2, #24
 8004f72:	f000 80e6 	beq.w	8005142 <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f76:	6863      	ldr	r3, [r4, #4]
 8004f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7c:	f000 8111 	beq.w	80051a2 <HAL_RCC_OscConfig+0x252>
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 8167 	beq.w	8005254 <HAL_RCC_OscConfig+0x304>
 8004f86:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f8a:	4b8d      	ldr	r3, [pc, #564]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	f000 8288 	beq.w	80054a2 <HAL_RCC_OscConfig+0x552>
 8004f92:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004f9e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004fa0:	f7fd fac4 	bl	800252c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fa4:	4e86      	ldr	r6, [pc, #536]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 8004fa6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fa8:	e005      	b.n	8004fb6 <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004faa:	f7fd fabf 	bl	800252c <HAL_GetTick>
 8004fae:	1b40      	subs	r0, r0, r5
 8004fb0:	2864      	cmp	r0, #100	@ 0x64
 8004fb2:	f200 814d 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fb6:	6833      	ldr	r3, [r6, #0]
 8004fb8:	039b      	lsls	r3, r3, #14
 8004fba:	d5f6      	bpl.n	8004faa <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fbc:	6823      	ldr	r3, [r4, #0]
 8004fbe:	079d      	lsls	r5, r3, #30
 8004fc0:	d470      	bmi.n	80050a4 <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004fc2:	06d9      	lsls	r1, r3, #27
 8004fc4:	d533      	bpl.n	800502e <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fc6:	4a7e      	ldr	r2, [pc, #504]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8004fc8:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004fca:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fcc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004fd0:	2b08      	cmp	r3, #8
 8004fd2:	f000 80cb 	beq.w	800516c <HAL_RCC_OscConfig+0x21c>
 8004fd6:	2b18      	cmp	r3, #24
 8004fd8:	f000 80c3 	beq.w	8005162 <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004fdc:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8004fde:	4d78      	ldr	r5, [pc, #480]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 816f 	beq.w	80052c4 <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 8004fe6:	682b      	ldr	r3, [r5, #0]
 8004fe8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fec:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004fee:	f7fd fa9d 	bl	800252c <HAL_GetTick>
 8004ff2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ff4:	e005      	b.n	8005002 <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004ff6:	f7fd fa99 	bl	800252c <HAL_GetTick>
 8004ffa:	1b80      	subs	r0, r0, r6
 8004ffc:	2802      	cmp	r0, #2
 8004ffe:	f200 8127 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005002:	682b      	ldr	r3, [r5, #0]
 8005004:	05db      	lsls	r3, r3, #23
 8005006:	d5f6      	bpl.n	8004ff6 <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005008:	f7fd fa96 	bl	8002538 <HAL_GetREVID>
 800500c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8005010:	4298      	cmp	r0, r3
 8005012:	f200 8267 	bhi.w	80054e4 <HAL_RCC_OscConfig+0x594>
 8005016:	6a22      	ldr	r2, [r4, #32]
 8005018:	686b      	ldr	r3, [r5, #4]
 800501a:	2a20      	cmp	r2, #32
 800501c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005020:	bf0c      	ite	eq
 8005022:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8005026:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800502a:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	071d      	lsls	r5, r3, #28
 8005030:	d516      	bpl.n	8005060 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005032:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8005034:	4d62      	ldr	r5, [pc, #392]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 8122 	beq.w	8005280 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 800503c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800503e:	f043 0301 	orr.w	r3, r3, #1
 8005042:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8005044:	f7fd fa72 	bl	800252c <HAL_GetTick>
 8005048:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800504a:	e005      	b.n	8005058 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800504c:	f7fd fa6e 	bl	800252c <HAL_GetTick>
 8005050:	1b80      	subs	r0, r0, r6
 8005052:	2802      	cmp	r0, #2
 8005054:	f200 80fc 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005058:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800505a:	0798      	lsls	r0, r3, #30
 800505c:	d5f6      	bpl.n	800504c <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	069a      	lsls	r2, r3, #26
 8005062:	d516      	bpl.n	8005092 <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005064:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8005066:	4d56      	ldr	r5, [pc, #344]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 811a 	beq.w	80052a2 <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 800506e:	682b      	ldr	r3, [r5, #0]
 8005070:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005074:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005076:	f7fd fa59 	bl	800252c <HAL_GetTick>
 800507a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800507c:	e005      	b.n	800508a <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800507e:	f7fd fa55 	bl	800252c <HAL_GetTick>
 8005082:	1b80      	subs	r0, r0, r6
 8005084:	2802      	cmp	r0, #2
 8005086:	f200 80e3 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800508a:	682b      	ldr	r3, [r5, #0]
 800508c:	049f      	lsls	r7, r3, #18
 800508e:	d5f6      	bpl.n	800507e <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005090:	6823      	ldr	r3, [r4, #0]
 8005092:	0759      	lsls	r1, r3, #29
 8005094:	f100 808b 	bmi.w	80051ae <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005098:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800509a:	2b00      	cmp	r3, #0
 800509c:	f040 80bf 	bne.w	800521e <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 80050a0:	2000      	movs	r0, #0
}
 80050a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050a4:	4a46      	ldr	r2, [pc, #280]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050a6:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80050a8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80050aa:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80050ae:	d12d      	bne.n	800510c <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050b0:	4b43      	ldr	r3, [pc, #268]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050b2:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	0759      	lsls	r1, r3, #29
 80050b8:	d501      	bpl.n	80050be <HAL_RCC_OscConfig+0x16e>
 80050ba:	2a00      	cmp	r2, #0
 80050bc:	d04f      	beq.n	800515e <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80050be:	4d40      	ldr	r5, [pc, #256]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80050c0:	682b      	ldr	r3, [r5, #0]
 80050c2:	f023 0319 	bic.w	r3, r3, #25
 80050c6:	4313      	orrs	r3, r2
 80050c8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80050ca:	f7fd fa2f 	bl	800252c <HAL_GetTick>
 80050ce:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050d0:	e005      	b.n	80050de <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050d2:	f7fd fa2b 	bl	800252c <HAL_GetTick>
 80050d6:	1b80      	subs	r0, r0, r6
 80050d8:	2802      	cmp	r0, #2
 80050da:	f200 80b9 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050de:	682b      	ldr	r3, [r5, #0]
 80050e0:	075b      	lsls	r3, r3, #29
 80050e2:	d5f6      	bpl.n	80050d2 <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e4:	f7fd fa28 	bl	8002538 <HAL_GetREVID>
 80050e8:	f241 0303 	movw	r3, #4099	@ 0x1003
 80050ec:	4298      	cmp	r0, r3
 80050ee:	f200 8110 	bhi.w	8005312 <HAL_RCC_OscConfig+0x3c2>
 80050f2:	6922      	ldr	r2, [r4, #16]
 80050f4:	686b      	ldr	r3, [r5, #4]
 80050f6:	2a40      	cmp	r2, #64	@ 0x40
 80050f8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80050fc:	bf0c      	ite	eq
 80050fe:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8005102:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8005106:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005108:	6823      	ldr	r3, [r4, #0]
 800510a:	e75a      	b.n	8004fc2 <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800510c:	2b18      	cmp	r3, #24
 800510e:	f000 80fc 	beq.w	800530a <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005112:	4d2b      	ldr	r5, [pc, #172]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005114:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005116:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005118:	2a00      	cmp	r2, #0
 800511a:	f000 80e5 	beq.w	80052e8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800511e:	f023 0319 	bic.w	r3, r3, #25
 8005122:	4313      	orrs	r3, r2
 8005124:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005126:	f7fd fa01 	bl	800252c <HAL_GetTick>
 800512a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800512c:	e005      	b.n	800513a <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800512e:	f7fd f9fd 	bl	800252c <HAL_GetTick>
 8005132:	1b80      	subs	r0, r0, r6
 8005134:	2802      	cmp	r0, #2
 8005136:	f200 808b 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800513a:	682b      	ldr	r3, [r5, #0]
 800513c:	075f      	lsls	r7, r3, #29
 800513e:	d5f6      	bpl.n	800512e <HAL_RCC_OscConfig+0x1de>
 8005140:	e7d0      	b.n	80050e4 <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005142:	f001 0103 	and.w	r1, r1, #3
 8005146:	2902      	cmp	r1, #2
 8005148:	f47f af15 	bne.w	8004f76 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800514c:	4a1c      	ldr	r2, [pc, #112]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800514e:	6812      	ldr	r2, [r2, #0]
 8005150:	0392      	lsls	r2, r2, #14
 8005152:	f57f af34 	bpl.w	8004fbe <HAL_RCC_OscConfig+0x6e>
 8005156:	6862      	ldr	r2, [r4, #4]
 8005158:	2a00      	cmp	r2, #0
 800515a:	f47f af30 	bne.w	8004fbe <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 800515e:	2001      	movs	r0, #1
}
 8005160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005162:	f002 0203 	and.w	r2, r2, #3
 8005166:	2a01      	cmp	r2, #1
 8005168:	f47f af38 	bne.w	8004fdc <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800516c:	4b14      	ldr	r3, [pc, #80]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	05da      	lsls	r2, r3, #23
 8005172:	d502      	bpl.n	800517a <HAL_RCC_OscConfig+0x22a>
 8005174:	69e3      	ldr	r3, [r4, #28]
 8005176:	2b80      	cmp	r3, #128	@ 0x80
 8005178:	d1f1      	bne.n	800515e <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800517a:	f7fd f9dd 	bl	8002538 <HAL_GetREVID>
 800517e:	f241 0303 	movw	r3, #4099	@ 0x1003
 8005182:	4298      	cmp	r0, r3
 8005184:	f200 80ce 	bhi.w	8005324 <HAL_RCC_OscConfig+0x3d4>
 8005188:	6a22      	ldr	r2, [r4, #32]
 800518a:	2a20      	cmp	r2, #32
 800518c:	f000 81b9 	beq.w	8005502 <HAL_RCC_OscConfig+0x5b2>
 8005190:	490b      	ldr	r1, [pc, #44]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 8005192:	684b      	ldr	r3, [r1, #4]
 8005194:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005198:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800519c:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	e745      	b.n	800502e <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a2:	4a07      	ldr	r2, [pc, #28]	@ (80051c0 <HAL_RCC_OscConfig+0x270>)
 80051a4:	6813      	ldr	r3, [r2, #0]
 80051a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051aa:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051ac:	e6f8      	b.n	8004fa0 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80051ae:	4d05      	ldr	r5, [pc, #20]	@ (80051c4 <HAL_RCC_OscConfig+0x274>)
 80051b0:	682b      	ldr	r3, [r5, #0]
 80051b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051b6:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80051b8:	f7fd f9b8 	bl	800252c <HAL_GetTick>
 80051bc:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051be:	e008      	b.n	80051d2 <HAL_RCC_OscConfig+0x282>
 80051c0:	58024400 	.word	0x58024400
 80051c4:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051c8:	f7fd f9b0 	bl	800252c <HAL_GetTick>
 80051cc:	1b80      	subs	r0, r0, r6
 80051ce:	2864      	cmp	r0, #100	@ 0x64
 80051d0:	d83e      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051d2:	682b      	ldr	r3, [r5, #0]
 80051d4:	05da      	lsls	r2, r3, #23
 80051d6:	d5f7      	bpl.n	80051c8 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051d8:	68a3      	ldr	r3, [r4, #8]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	f000 818b 	beq.w	80054f6 <HAL_RCC_OscConfig+0x5a6>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 8166 	beq.w	80054b2 <HAL_RCC_OscConfig+0x562>
 80051e6:	2b05      	cmp	r3, #5
 80051e8:	4b85      	ldr	r3, [pc, #532]	@ (8005400 <HAL_RCC_OscConfig+0x4b0>)
 80051ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80051ec:	f000 8192 	beq.w	8005514 <HAL_RCC_OscConfig+0x5c4>
 80051f0:	f022 0201 	bic.w	r2, r2, #1
 80051f4:	671a      	str	r2, [r3, #112]	@ 0x70
 80051f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80051f8:	f022 0204 	bic.w	r2, r2, #4
 80051fc:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80051fe:	f7fd f995 	bl	800252c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005202:	4e7f      	ldr	r6, [pc, #508]	@ (8005400 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005204:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8005208:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800520a:	e004      	b.n	8005216 <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800520c:	f7fd f98e 	bl	800252c <HAL_GetTick>
 8005210:	1b40      	subs	r0, r0, r5
 8005212:	42b8      	cmp	r0, r7
 8005214:	d81c      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005216:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8005218:	079b      	lsls	r3, r3, #30
 800521a:	d5f7      	bpl.n	800520c <HAL_RCC_OscConfig+0x2bc>
 800521c:	e73c      	b.n	8005098 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800521e:	4d78      	ldr	r5, [pc, #480]	@ (8005400 <HAL_RCC_OscConfig+0x4b0>)
 8005220:	692a      	ldr	r2, [r5, #16]
 8005222:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8005226:	2a18      	cmp	r2, #24
 8005228:	f000 80ee 	beq.w	8005408 <HAL_RCC_OscConfig+0x4b8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800522c:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800522e:	682b      	ldr	r3, [r5, #0]
 8005230:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005234:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005236:	d07f      	beq.n	8005338 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8005238:	f7fd f978 	bl	800252c <HAL_GetTick>
 800523c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800523e:	682b      	ldr	r3, [r5, #0]
 8005240:	019b      	lsls	r3, r3, #6
 8005242:	f57f af2d 	bpl.w	80050a0 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005246:	f7fd f971 	bl	800252c <HAL_GetTick>
 800524a:	1b00      	subs	r0, r0, r4
 800524c:	2802      	cmp	r0, #2
 800524e:	d9f6      	bls.n	800523e <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 8005250:	2003      	movs	r0, #3
}
 8005252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005254:	4d6a      	ldr	r5, [pc, #424]	@ (8005400 <HAL_RCC_OscConfig+0x4b0>)
 8005256:	682b      	ldr	r3, [r5, #0]
 8005258:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800525c:	602b      	str	r3, [r5, #0]
 800525e:	682b      	ldr	r3, [r5, #0]
 8005260:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005264:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005266:	f7fd f961 	bl	800252c <HAL_GetTick>
 800526a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800526c:	e004      	b.n	8005278 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800526e:	f7fd f95d 	bl	800252c <HAL_GetTick>
 8005272:	1b80      	subs	r0, r0, r6
 8005274:	2864      	cmp	r0, #100	@ 0x64
 8005276:	d8eb      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005278:	682b      	ldr	r3, [r5, #0]
 800527a:	039f      	lsls	r7, r3, #14
 800527c:	d4f7      	bmi.n	800526e <HAL_RCC_OscConfig+0x31e>
 800527e:	e69d      	b.n	8004fbc <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8005280:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8005282:	f023 0301 	bic.w	r3, r3, #1
 8005286:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8005288:	f7fd f950 	bl	800252c <HAL_GetTick>
 800528c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800528e:	e004      	b.n	800529a <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005290:	f7fd f94c 	bl	800252c <HAL_GetTick>
 8005294:	1b80      	subs	r0, r0, r6
 8005296:	2802      	cmp	r0, #2
 8005298:	d8da      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800529a:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800529c:	0799      	lsls	r1, r3, #30
 800529e:	d4f7      	bmi.n	8005290 <HAL_RCC_OscConfig+0x340>
 80052a0:	e6dd      	b.n	800505e <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 80052a2:	682b      	ldr	r3, [r5, #0]
 80052a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052a8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80052aa:	f7fd f93f 	bl	800252c <HAL_GetTick>
 80052ae:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052b0:	e004      	b.n	80052bc <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052b2:	f7fd f93b 	bl	800252c <HAL_GetTick>
 80052b6:	1b80      	subs	r0, r0, r6
 80052b8:	2802      	cmp	r0, #2
 80052ba:	d8c9      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	0498      	lsls	r0, r3, #18
 80052c0:	d4f7      	bmi.n	80052b2 <HAL_RCC_OscConfig+0x362>
 80052c2:	e6e5      	b.n	8005090 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 80052c4:	682b      	ldr	r3, [r5, #0]
 80052c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052ca:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80052cc:	f7fd f92e 	bl	800252c <HAL_GetTick>
 80052d0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80052d2:	e004      	b.n	80052de <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80052d4:	f7fd f92a 	bl	800252c <HAL_GetTick>
 80052d8:	1b80      	subs	r0, r0, r6
 80052da:	2802      	cmp	r0, #2
 80052dc:	d8b8      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80052de:	682b      	ldr	r3, [r5, #0]
 80052e0:	05df      	lsls	r7, r3, #23
 80052e2:	d4f7      	bmi.n	80052d4 <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	e6a2      	b.n	800502e <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 80052e8:	f023 0301 	bic.w	r3, r3, #1
 80052ec:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80052ee:	f7fd f91d 	bl	800252c <HAL_GetTick>
 80052f2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80052f4:	e004      	b.n	8005300 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052f6:	f7fd f919 	bl	800252c <HAL_GetTick>
 80052fa:	1b80      	subs	r0, r0, r6
 80052fc:	2802      	cmp	r0, #2
 80052fe:	d8a7      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005300:	682b      	ldr	r3, [r5, #0]
 8005302:	0758      	lsls	r0, r3, #29
 8005304:	d4f7      	bmi.n	80052f6 <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	e65b      	b.n	8004fc2 <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800530a:	0790      	lsls	r0, r2, #30
 800530c:	f47f af01 	bne.w	8005112 <HAL_RCC_OscConfig+0x1c2>
 8005310:	e6ce      	b.n	80050b0 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005312:	686b      	ldr	r3, [r5, #4]
 8005314:	6922      	ldr	r2, [r4, #16]
 8005316:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800531a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800531e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	e64e      	b.n	8004fc2 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005324:	4a36      	ldr	r2, [pc, #216]	@ (8005400 <HAL_RCC_OscConfig+0x4b0>)
 8005326:	6a21      	ldr	r1, [r4, #32]
 8005328:	68d3      	ldr	r3, [r2, #12]
 800532a:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800532e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005332:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005334:	6823      	ldr	r3, [r4, #0]
 8005336:	e67a      	b.n	800502e <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8005338:	f7fd f8f8 	bl	800252c <HAL_GetTick>
 800533c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800533e:	e004      	b.n	800534a <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005340:	f7fd f8f4 	bl	800252c <HAL_GetTick>
 8005344:	1b80      	subs	r0, r0, r6
 8005346:	2802      	cmp	r0, #2
 8005348:	d882      	bhi.n	8005250 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800534a:	682b      	ldr	r3, [r5, #0]
 800534c:	0199      	lsls	r1, r3, #6
 800534e:	d4f7      	bmi.n	8005340 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005350:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8005352:	4b2c      	ldr	r3, [pc, #176]	@ (8005404 <HAL_RCC_OscConfig+0x4b4>)
 8005354:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005356:	400b      	ands	r3, r1
 8005358:	4313      	orrs	r3, r2
 800535a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800535c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005360:	62ab      	str	r3, [r5, #40]	@ 0x28
 8005362:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005364:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8005368:	3901      	subs	r1, #1
 800536a:	3b01      	subs	r3, #1
 800536c:	3a01      	subs	r2, #1
 800536e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005372:	025b      	lsls	r3, r3, #9
 8005374:	0412      	lsls	r2, r2, #16
 8005376:	b29b      	uxth	r3, r3
 8005378:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800537c:	4313      	orrs	r3, r2
 800537e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005380:	3a01      	subs	r2, #1
 8005382:	430b      	orrs	r3, r1
 8005384:	0612      	lsls	r2, r2, #24
 8005386:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800538a:	4313      	orrs	r3, r2
 800538c:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800538e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005390:	f023 0301 	bic.w	r3, r3, #1
 8005394:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005396:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005398:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800539a:	f36f 03cf 	bfc	r3, #3, #13
 800539e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80053a2:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80053a4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80053a6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80053a8:	f023 030c 	bic.w	r3, r3, #12
 80053ac:	4313      	orrs	r3, r2
 80053ae:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80053b0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80053b2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80053b4:	f023 0302 	bic.w	r3, r3, #2
 80053b8:	4313      	orrs	r3, r2
 80053ba:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80053bc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80053be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053c4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80053c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053ca:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80053cc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80053ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053d2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80053d4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80053dc:	682b      	ldr	r3, [r5, #0]
 80053de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80053e2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80053e4:	f7fd f8a2 	bl	800252c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053e8:	4d05      	ldr	r5, [pc, #20]	@ (8005400 <HAL_RCC_OscConfig+0x4b0>)
        tickstart = HAL_GetTick();
 80053ea:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	019a      	lsls	r2, r3, #6
 80053f0:	f53f ae56 	bmi.w	80050a0 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f4:	f7fd f89a 	bl	800252c <HAL_GetTick>
 80053f8:	1b00      	subs	r0, r0, r4
 80053fa:	2802      	cmp	r0, #2
 80053fc:	d9f6      	bls.n	80053ec <HAL_RCC_OscConfig+0x49c>
 80053fe:	e727      	b.n	8005250 <HAL_RCC_OscConfig+0x300>
 8005400:	58024400 	.word	0x58024400
 8005404:	fffffc0c 	.word	0xfffffc0c
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005408:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800540a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800540c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800540e:	f43f aea6 	beq.w	800515e <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005412:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005416:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005418:	428b      	cmp	r3, r1
 800541a:	f47f aea0 	bne.w	800515e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800541e:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005422:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005424:	429a      	cmp	r2, r3
 8005426:	f47f ae9a 	bne.w	800515e <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800542a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800542c:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8005430:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005432:	429a      	cmp	r2, r3
 8005434:	f47f ae93 	bne.w	800515e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005438:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800543a:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800543e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005440:	429a      	cmp	r2, r3
 8005442:	f47f ae8c 	bne.w	800515e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005446:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005448:	f3c0 4206 	ubfx	r2, r0, #16, #7
 800544c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800544e:	429a      	cmp	r2, r3
 8005450:	f47f ae85 	bne.w	800515e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005454:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005456:	f3c0 6006 	ubfx	r0, r0, #24, #7
 800545a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800545c:	4298      	cmp	r0, r3
 800545e:	f47f ae7e 	bne.w	800515e <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005462:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005464:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005466:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800546a:	429a      	cmp	r2, r3
 800546c:	f43f ae18 	beq.w	80050a0 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 8005470:	4a2d      	ldr	r2, [pc, #180]	@ (8005528 <HAL_RCC_OscConfig+0x5d8>)
 8005472:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005474:	f023 0301 	bic.w	r3, r3, #1
 8005478:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 800547a:	f7fd f857 	bl	800252c <HAL_GetTick>
 800547e:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005480:	f7fd f854 	bl	800252c <HAL_GetTick>
 8005484:	42a8      	cmp	r0, r5
 8005486:	d0fb      	beq.n	8005480 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005488:	4a27      	ldr	r2, [pc, #156]	@ (8005528 <HAL_RCC_OscConfig+0x5d8>)
 800548a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800548c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800548e:	f36f 03cf 	bfc	r3, #3, #13
 8005492:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005496:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8005498:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80054a0:	e5fe      	b.n	80050a0 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054a2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80054ae:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054b0:	e576      	b.n	8004fa0 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054b2:	4d1d      	ldr	r5, [pc, #116]	@ (8005528 <HAL_RCC_OscConfig+0x5d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054b4:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054b8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80054ba:	f023 0301 	bic.w	r3, r3, #1
 80054be:	672b      	str	r3, [r5, #112]	@ 0x70
 80054c0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80054c2:	f023 0304 	bic.w	r3, r3, #4
 80054c6:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80054c8:	f7fd f830 	bl	800252c <HAL_GetTick>
 80054cc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80054ce:	e005      	b.n	80054dc <HAL_RCC_OscConfig+0x58c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054d0:	f7fd f82c 	bl	800252c <HAL_GetTick>
 80054d4:	1b80      	subs	r0, r0, r6
 80054d6:	42b8      	cmp	r0, r7
 80054d8:	f63f aeba 	bhi.w	8005250 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80054dc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80054de:	0798      	lsls	r0, r3, #30
 80054e0:	d4f6      	bmi.n	80054d0 <HAL_RCC_OscConfig+0x580>
 80054e2:	e5d9      	b.n	8005098 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80054e4:	68eb      	ldr	r3, [r5, #12]
 80054e6:	6a22      	ldr	r2, [r4, #32]
 80054e8:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80054ec:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80054f0:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	e59b      	b.n	800502e <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054f6:	4a0c      	ldr	r2, [pc, #48]	@ (8005528 <HAL_RCC_OscConfig+0x5d8>)
 80054f8:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80054fa:	f043 0301 	orr.w	r3, r3, #1
 80054fe:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005500:	e67d      	b.n	80051fe <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005502:	4a09      	ldr	r2, [pc, #36]	@ (8005528 <HAL_RCC_OscConfig+0x5d8>)
 8005504:	6853      	ldr	r3, [r2, #4]
 8005506:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800550a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800550e:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	e58c      	b.n	800502e <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005514:	f042 0204 	orr.w	r2, r2, #4
 8005518:	671a      	str	r2, [r3, #112]	@ 0x70
 800551a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800551c:	f042 0201 	orr.w	r2, r2, #1
 8005520:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005522:	e66c      	b.n	80051fe <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8005524:	2001      	movs	r0, #1
}
 8005526:	4770      	bx	lr
 8005528:	58024400 	.word	0x58024400

0800552c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800552c:	4a3f      	ldr	r2, [pc, #252]	@ (800562c <HAL_RCC_GetSysClockFreq+0x100>)
 800552e:	6913      	ldr	r3, [r2, #16]
 8005530:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005534:	2b10      	cmp	r3, #16
 8005536:	d04f      	beq.n	80055d8 <HAL_RCC_GetSysClockFreq+0xac>
 8005538:	2b18      	cmp	r3, #24
 800553a:	d00a      	beq.n	8005552 <HAL_RCC_GetSysClockFreq+0x26>
 800553c:	2b00      	cmp	r3, #0
 800553e:	d14d      	bne.n	80055dc <HAL_RCC_GetSysClockFreq+0xb0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005540:	6813      	ldr	r3, [r2, #0]
 8005542:	0699      	lsls	r1, r3, #26
 8005544:	d54c      	bpl.n	80055e0 <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005546:	6813      	ldr	r3, [r2, #0]
 8005548:	4839      	ldr	r0, [pc, #228]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x104>)
 800554a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800554e:	40d8      	lsrs	r0, r3
 8005550:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005552:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8005554:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005556:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005558:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 800555a:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800555e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005560:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8005564:	d036      	beq.n	80055d4 <HAL_RCC_GetSysClockFreq+0xa8>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005566:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800556a:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800556e:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005572:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005576:	fb05 f303 	mul.w	r3, r5, r3
        switch (pllsource)
 800557a:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800557c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005580:	ee06 3a90 	vmov	s13, r3
 8005584:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8005588:	d002      	beq.n	8005590 <HAL_RCC_GetSysClockFreq+0x64>
 800558a:	2902      	cmp	r1, #2
 800558c:	d048      	beq.n	8005620 <HAL_RCC_GetSysClockFreq+0xf4>
 800558e:	b349      	cbz	r1, 80055e4 <HAL_RCC_GetSysClockFreq+0xb8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005590:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8005634 <HAL_RCC_GetSysClockFreq+0x108>
 8005594:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005598:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800559a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800559e:	ee07 3a10 	vmov	s14, r3
 80055a2:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80055a6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80055aa:	ee37 7a25 	vadd.f32	s14, s14, s11
 80055ae:	ee37 7a26 	vadd.f32	s14, s14, s13
 80055b2:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80055b6:	4b1d      	ldr	r3, [pc, #116]	@ (800562c <HAL_RCC_GetSysClockFreq+0x100>)
 80055b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ba:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80055be:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80055c0:	ee07 3a90 	vmov	s15, r3
 80055c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80055c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055d0:	ee17 0a90 	vmov	r0, s15
}
 80055d4:	bc30      	pop	{r4, r5}
 80055d6:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055d8:	4817      	ldr	r0, [pc, #92]	@ (8005638 <HAL_RCC_GetSysClockFreq+0x10c>)
 80055da:	4770      	bx	lr
      sysclockfreq = CSI_VALUE;
 80055dc:	4817      	ldr	r0, [pc, #92]	@ (800563c <HAL_RCC_GetSysClockFreq+0x110>)
 80055de:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80055e0:	4813      	ldr	r0, [pc, #76]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x104>)
}
 80055e2:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055e4:	6813      	ldr	r3, [r2, #0]
 80055e6:	069b      	lsls	r3, r3, #26
 80055e8:	d51d      	bpl.n	8005626 <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055ea:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80055f0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055f2:	490f      	ldr	r1, [pc, #60]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x104>)
 80055f4:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055fc:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055fe:	ee06 3a10 	vmov	s12, r3
 8005602:	ee05 1a90 	vmov	s11, r1
 8005606:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800560a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800560e:	ee36 6a07 	vadd.f32	s12, s12, s14
 8005612:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8005616:	ee76 7a26 	vadd.f32	s15, s12, s13
 800561a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800561e:	e7ca      	b.n	80055b6 <HAL_RCC_GetSysClockFreq+0x8a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005620:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8005640 <HAL_RCC_GetSysClockFreq+0x114>
 8005624:	e7b6      	b.n	8005594 <HAL_RCC_GetSysClockFreq+0x68>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005626:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8005644 <HAL_RCC_GetSysClockFreq+0x118>
 800562a:	e7b3      	b.n	8005594 <HAL_RCC_GetSysClockFreq+0x68>
 800562c:	58024400 	.word	0x58024400
 8005630:	03d09000 	.word	0x03d09000
 8005634:	4a742400 	.word	0x4a742400
 8005638:	017d7840 	.word	0x017d7840
 800563c:	003d0900 	.word	0x003d0900
 8005640:	4bbebc20 	.word	0x4bbebc20
 8005644:	4c742400 	.word	0x4c742400

08005648 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005648:	2800      	cmp	r0, #0
 800564a:	f000 810e 	beq.w	800586a <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800564e:	4a8d      	ldr	r2, [pc, #564]	@ (8005884 <HAL_RCC_ClockConfig+0x23c>)
 8005650:	6813      	ldr	r3, [r2, #0]
 8005652:	f003 030f 	and.w	r3, r3, #15
 8005656:	428b      	cmp	r3, r1
{
 8005658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800565c:	4604      	mov	r4, r0
 800565e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005660:	d20c      	bcs.n	800567c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005662:	6813      	ldr	r3, [r2, #0]
 8005664:	f023 030f 	bic.w	r3, r3, #15
 8005668:	430b      	orrs	r3, r1
 800566a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800566c:	6813      	ldr	r3, [r2, #0]
 800566e:	f003 030f 	and.w	r3, r3, #15
 8005672:	428b      	cmp	r3, r1
 8005674:	d002      	beq.n	800567c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005676:	2001      	movs	r0, #1
}
 8005678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800567c:	6823      	ldr	r3, [r4, #0]
 800567e:	0758      	lsls	r0, r3, #29
 8005680:	d50b      	bpl.n	800569a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005682:	4981      	ldr	r1, [pc, #516]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005684:	6920      	ldr	r0, [r4, #16]
 8005686:	698a      	ldr	r2, [r1, #24]
 8005688:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800568c:	4290      	cmp	r0, r2
 800568e:	d904      	bls.n	800569a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005690:	698a      	ldr	r2, [r1, #24]
 8005692:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005696:	4302      	orrs	r2, r0
 8005698:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800569a:	0719      	lsls	r1, r3, #28
 800569c:	d50b      	bpl.n	80056b6 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800569e:	497a      	ldr	r1, [pc, #488]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80056a0:	6960      	ldr	r0, [r4, #20]
 80056a2:	69ca      	ldr	r2, [r1, #28]
 80056a4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80056a8:	4290      	cmp	r0, r2
 80056aa:	d904      	bls.n	80056b6 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80056ac:	69ca      	ldr	r2, [r1, #28]
 80056ae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80056b2:	4302      	orrs	r2, r0
 80056b4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056b6:	06da      	lsls	r2, r3, #27
 80056b8:	d50b      	bpl.n	80056d2 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80056ba:	4973      	ldr	r1, [pc, #460]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80056bc:	69a0      	ldr	r0, [r4, #24]
 80056be:	69ca      	ldr	r2, [r1, #28]
 80056c0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80056c4:	4290      	cmp	r0, r2
 80056c6:	d904      	bls.n	80056d2 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80056c8:	69ca      	ldr	r2, [r1, #28]
 80056ca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056ce:	4302      	orrs	r2, r0
 80056d0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80056d2:	069f      	lsls	r7, r3, #26
 80056d4:	d50b      	bpl.n	80056ee <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80056d6:	496c      	ldr	r1, [pc, #432]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80056d8:	69e0      	ldr	r0, [r4, #28]
 80056da:	6a0a      	ldr	r2, [r1, #32]
 80056dc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80056e0:	4290      	cmp	r0, r2
 80056e2:	d904      	bls.n	80056ee <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80056e4:	6a0a      	ldr	r2, [r1, #32]
 80056e6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80056ea:	4302      	orrs	r2, r0
 80056ec:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056ee:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056f0:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056f4:	f140 80ab 	bpl.w	800584e <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80056f8:	4e63      	ldr	r6, [pc, #396]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80056fa:	68e0      	ldr	r0, [r4, #12]
 80056fc:	69b1      	ldr	r1, [r6, #24]
 80056fe:	f001 010f 	and.w	r1, r1, #15
 8005702:	4288      	cmp	r0, r1
 8005704:	d904      	bls.n	8005710 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005706:	69b1      	ldr	r1, [r6, #24]
 8005708:	f021 010f 	bic.w	r1, r1, #15
 800570c:	4301      	orrs	r1, r0
 800570e:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005710:	2a00      	cmp	r2, #0
 8005712:	d030      	beq.n	8005776 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005714:	4a5c      	ldr	r2, [pc, #368]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005716:	68a1      	ldr	r1, [r4, #8]
 8005718:	6993      	ldr	r3, [r2, #24]
 800571a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800571e:	430b      	orrs	r3, r1
 8005720:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005722:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005724:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005726:	2902      	cmp	r1, #2
 8005728:	f000 80a1 	beq.w	800586e <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800572c:	2903      	cmp	r1, #3
 800572e:	f000 8098 	beq.w	8005862 <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005732:	2901      	cmp	r1, #1
 8005734:	f000 80a1 	beq.w	800587a <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005738:	075f      	lsls	r7, r3, #29
 800573a:	d59c      	bpl.n	8005676 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800573c:	4e52      	ldr	r6, [pc, #328]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800573e:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005742:	6933      	ldr	r3, [r6, #16]
 8005744:	f023 0307 	bic.w	r3, r3, #7
 8005748:	430b      	orrs	r3, r1
 800574a:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800574c:	f7fc feee 	bl	800252c <HAL_GetTick>
 8005750:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005752:	e005      	b.n	8005760 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005754:	f7fc feea 	bl	800252c <HAL_GetTick>
 8005758:	1bc0      	subs	r0, r0, r7
 800575a:	4540      	cmp	r0, r8
 800575c:	f200 808b 	bhi.w	8005876 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005760:	6933      	ldr	r3, [r6, #16]
 8005762:	6862      	ldr	r2, [r4, #4]
 8005764:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005768:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800576c:	d1f2      	bne.n	8005754 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	079e      	lsls	r6, r3, #30
 8005772:	d506      	bpl.n	8005782 <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005774:	68e0      	ldr	r0, [r4, #12]
 8005776:	4944      	ldr	r1, [pc, #272]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 8005778:	698a      	ldr	r2, [r1, #24]
 800577a:	f002 020f 	and.w	r2, r2, #15
 800577e:	4290      	cmp	r0, r2
 8005780:	d369      	bcc.n	8005856 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005782:	4940      	ldr	r1, [pc, #256]	@ (8005884 <HAL_RCC_ClockConfig+0x23c>)
 8005784:	680a      	ldr	r2, [r1, #0]
 8005786:	f002 020f 	and.w	r2, r2, #15
 800578a:	42aa      	cmp	r2, r5
 800578c:	d90a      	bls.n	80057a4 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800578e:	680a      	ldr	r2, [r1, #0]
 8005790:	f022 020f 	bic.w	r2, r2, #15
 8005794:	432a      	orrs	r2, r5
 8005796:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005798:	680a      	ldr	r2, [r1, #0]
 800579a:	f002 020f 	and.w	r2, r2, #15
 800579e:	42aa      	cmp	r2, r5
 80057a0:	f47f af69 	bne.w	8005676 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80057a4:	0758      	lsls	r0, r3, #29
 80057a6:	d50b      	bpl.n	80057c0 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80057a8:	4937      	ldr	r1, [pc, #220]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80057aa:	6920      	ldr	r0, [r4, #16]
 80057ac:	698a      	ldr	r2, [r1, #24]
 80057ae:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80057b2:	4290      	cmp	r0, r2
 80057b4:	d204      	bcs.n	80057c0 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80057b6:	698a      	ldr	r2, [r1, #24]
 80057b8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80057bc:	4302      	orrs	r2, r0
 80057be:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057c0:	0719      	lsls	r1, r3, #28
 80057c2:	d50b      	bpl.n	80057dc <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80057c4:	4930      	ldr	r1, [pc, #192]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80057c6:	6960      	ldr	r0, [r4, #20]
 80057c8:	69ca      	ldr	r2, [r1, #28]
 80057ca:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80057ce:	4290      	cmp	r0, r2
 80057d0:	d204      	bcs.n	80057dc <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80057d2:	69ca      	ldr	r2, [r1, #28]
 80057d4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80057d8:	4302      	orrs	r2, r0
 80057da:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057dc:	06da      	lsls	r2, r3, #27
 80057de:	d50b      	bpl.n	80057f8 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80057e0:	4929      	ldr	r1, [pc, #164]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80057e2:	69a0      	ldr	r0, [r4, #24]
 80057e4:	69ca      	ldr	r2, [r1, #28]
 80057e6:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80057ea:	4290      	cmp	r0, r2
 80057ec:	d204      	bcs.n	80057f8 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80057ee:	69ca      	ldr	r2, [r1, #28]
 80057f0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80057f4:	4302      	orrs	r2, r0
 80057f6:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80057f8:	069b      	lsls	r3, r3, #26
 80057fa:	d50b      	bpl.n	8005814 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80057fc:	4a22      	ldr	r2, [pc, #136]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 80057fe:	69e1      	ldr	r1, [r4, #28]
 8005800:	6a13      	ldr	r3, [r2, #32]
 8005802:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005806:	4299      	cmp	r1, r3
 8005808:	d204      	bcs.n	8005814 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800580a:	6a13      	ldr	r3, [r2, #32]
 800580c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005810:	430b      	orrs	r3, r1
 8005812:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005814:	f7ff fe8a 	bl	800552c <HAL_RCC_GetSysClockFreq>
 8005818:	4a1b      	ldr	r2, [pc, #108]	@ (8005888 <HAL_RCC_ClockConfig+0x240>)
 800581a:	4603      	mov	r3, r0
 800581c:	481b      	ldr	r0, [pc, #108]	@ (800588c <HAL_RCC_ClockConfig+0x244>)
 800581e:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005820:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005822:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8005826:	4d1a      	ldr	r5, [pc, #104]	@ (8005890 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005828:	f002 020f 	and.w	r2, r2, #15
 800582c:	4c19      	ldr	r4, [pc, #100]	@ (8005894 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800582e:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005830:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005832:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8005836:	4818      	ldr	r0, [pc, #96]	@ (8005898 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005838:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800583c:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800583e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8005840:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005842:	40d3      	lsrs	r3, r2
 8005844:	6023      	str	r3, [r4, #0]
}
 8005846:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800584a:	f7fc be0d 	b.w	8002468 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800584e:	2a00      	cmp	r2, #0
 8005850:	f47f af60 	bne.w	8005714 <HAL_RCC_ClockConfig+0xcc>
 8005854:	e795      	b.n	8005782 <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005856:	698a      	ldr	r2, [r1, #24]
 8005858:	f022 020f 	bic.w	r2, r2, #15
 800585c:	4302      	orrs	r2, r0
 800585e:	618a      	str	r2, [r1, #24]
 8005860:	e78f      	b.n	8005782 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005862:	019a      	lsls	r2, r3, #6
 8005864:	f53f af6a 	bmi.w	800573c <HAL_RCC_ClockConfig+0xf4>
 8005868:	e705      	b.n	8005676 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800586a:	2001      	movs	r0, #1
}
 800586c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800586e:	0398      	lsls	r0, r3, #14
 8005870:	f53f af64 	bmi.w	800573c <HAL_RCC_ClockConfig+0xf4>
 8005874:	e6ff      	b.n	8005676 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8005876:	2003      	movs	r0, #3
 8005878:	e6fe      	b.n	8005678 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800587a:	05db      	lsls	r3, r3, #23
 800587c:	f53f af5e 	bmi.w	800573c <HAL_RCC_ClockConfig+0xf4>
 8005880:	e6f9      	b.n	8005676 <HAL_RCC_ClockConfig+0x2e>
 8005882:	bf00      	nop
 8005884:	52002000 	.word	0x52002000
 8005888:	58024400 	.word	0x58024400
 800588c:	0806df80 	.word	0x0806df80
 8005890:	24000038 	.word	0x24000038
 8005894:	24000034 	.word	0x24000034
 8005898:	24000040 	.word	0x24000040

0800589c <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800589c:	4a18      	ldr	r2, [pc, #96]	@ (8005900 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800589e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058a0:	6913      	ldr	r3, [r2, #16]
 80058a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058a6:	2b10      	cmp	r3, #16
 80058a8:	d024      	beq.n	80058f4 <HAL_RCC_GetHCLKFreq+0x58>
 80058aa:	2b18      	cmp	r3, #24
 80058ac:	d009      	beq.n	80058c2 <HAL_RCC_GetHCLKFreq+0x26>
 80058ae:	bb1b      	cbnz	r3, 80058f8 <HAL_RCC_GetHCLKFreq+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058b0:	6813      	ldr	r3, [r2, #0]
 80058b2:	069b      	lsls	r3, r3, #26
 80058b4:	d522      	bpl.n	80058fc <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80058b6:	6812      	ldr	r2, [r2, #0]
 80058b8:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <HAL_RCC_GetHCLKFreq+0x68>)
 80058ba:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80058be:	40d3      	lsrs	r3, r2
 80058c0:	e002      	b.n	80058c8 <HAL_RCC_GetHCLKFreq+0x2c>
 80058c2:	f7ff fad3 	bl	8004e6c <HAL_RCC_GetSysClockFreq.part.0>
 80058c6:	4603      	mov	r3, r0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80058c8:	490d      	ldr	r1, [pc, #52]	@ (8005900 <HAL_RCC_GetHCLKFreq+0x64>)
 80058ca:	480f      	ldr	r0, [pc, #60]	@ (8005908 <HAL_RCC_GetHCLKFreq+0x6c>)
 80058cc:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058ce:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80058d0:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058d4:	4c0d      	ldr	r4, [pc, #52]	@ (800590c <HAL_RCC_GetHCLKFreq+0x70>)
 80058d6:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80058da:	4d0d      	ldr	r5, [pc, #52]	@ (8005910 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80058dc:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058de:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80058e0:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058e4:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80058e8:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058ea:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 80058ee:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058f0:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80058f2:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058f4:	4b07      	ldr	r3, [pc, #28]	@ (8005914 <HAL_RCC_GetHCLKFreq+0x78>)
 80058f6:	e7e7      	b.n	80058c8 <HAL_RCC_GetHCLKFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 80058f8:	4b07      	ldr	r3, [pc, #28]	@ (8005918 <HAL_RCC_GetHCLKFreq+0x7c>)
 80058fa:	e7e5      	b.n	80058c8 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80058fc:	4b01      	ldr	r3, [pc, #4]	@ (8005904 <HAL_RCC_GetHCLKFreq+0x68>)
 80058fe:	e7e3      	b.n	80058c8 <HAL_RCC_GetHCLKFreq+0x2c>
 8005900:	58024400 	.word	0x58024400
 8005904:	03d09000 	.word	0x03d09000
 8005908:	0806df80 	.word	0x0806df80
 800590c:	24000034 	.word	0x24000034
 8005910:	24000038 	.word	0x24000038
 8005914:	017d7840 	.word	0x017d7840
 8005918:	003d0900 	.word	0x003d0900

0800591c <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800591c:	4a1c      	ldr	r2, [pc, #112]	@ (8005990 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800591e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005920:	6913      	ldr	r3, [r2, #16]
 8005922:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005926:	2b10      	cmp	r3, #16
 8005928:	d02b      	beq.n	8005982 <HAL_RCC_GetPCLK1Freq+0x66>
 800592a:	2b18      	cmp	r3, #24
 800592c:	d009      	beq.n	8005942 <HAL_RCC_GetPCLK1Freq+0x26>
 800592e:	bb53      	cbnz	r3, 8005986 <HAL_RCC_GetPCLK1Freq+0x6a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005930:	6813      	ldr	r3, [r2, #0]
 8005932:	069b      	lsls	r3, r3, #26
 8005934:	d529      	bpl.n	800598a <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005936:	6812      	ldr	r2, [r2, #0]
 8005938:	4b16      	ldr	r3, [pc, #88]	@ (8005994 <HAL_RCC_GetPCLK1Freq+0x78>)
 800593a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800593e:	40d3      	lsrs	r3, r2
 8005940:	e002      	b.n	8005948 <HAL_RCC_GetPCLK1Freq+0x2c>
 8005942:	f7ff fa93 	bl	8004e6c <HAL_RCC_GetSysClockFreq.part.0>
 8005946:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005948:	4a11      	ldr	r2, [pc, #68]	@ (8005990 <HAL_RCC_GetPCLK1Freq+0x74>)
 800594a:	4913      	ldr	r1, [pc, #76]	@ (8005998 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800594c:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 800594e:	4d13      	ldr	r5, [pc, #76]	@ (800599c <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005950:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005954:	4c12      	ldr	r4, [pc, #72]	@ (80059a0 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005956:	5c08      	ldrb	r0, [r1, r0]
 8005958:	f000 001f 	and.w	r0, r0, #31
 800595c:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800595e:	6990      	ldr	r0, [r2, #24]
 8005960:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8005964:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005966:	5c08      	ldrb	r0, [r1, r0]
 8005968:	f000 001f 	and.w	r0, r0, #31
 800596c:	40c3      	lsrs	r3, r0
 800596e:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005970:	69d2      	ldr	r2, [r2, #28]
 8005972:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8005976:	5c88      	ldrb	r0, [r1, r2]
 8005978:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800597c:	fa23 f000 	lsr.w	r0, r3, r0
 8005980:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005982:	4b08      	ldr	r3, [pc, #32]	@ (80059a4 <HAL_RCC_GetPCLK1Freq+0x88>)
 8005984:	e7e0      	b.n	8005948 <HAL_RCC_GetPCLK1Freq+0x2c>
      sysclockfreq = CSI_VALUE;
 8005986:	4b08      	ldr	r3, [pc, #32]	@ (80059a8 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8005988:	e7de      	b.n	8005948 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800598a:	4b02      	ldr	r3, [pc, #8]	@ (8005994 <HAL_RCC_GetPCLK1Freq+0x78>)
 800598c:	e7dc      	b.n	8005948 <HAL_RCC_GetPCLK1Freq+0x2c>
 800598e:	bf00      	nop
 8005990:	58024400 	.word	0x58024400
 8005994:	03d09000 	.word	0x03d09000
 8005998:	0806df80 	.word	0x0806df80
 800599c:	24000038 	.word	0x24000038
 80059a0:	24000034 	.word	0x24000034
 80059a4:	017d7840 	.word	0x017d7840
 80059a8:	003d0900 	.word	0x003d0900

080059ac <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 80059ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80059ae:	4c36      	ldr	r4, [pc, #216]	@ (8005a88 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 80059b0:	4606      	mov	r6, r0
 80059b2:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 80059b4:	6823      	ldr	r3, [r4, #0]
 80059b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059ba:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059bc:	f7fc fdb6 	bl	800252c <HAL_GetTick>
 80059c0:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80059c2:	e004      	b.n	80059ce <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059c4:	f7fc fdb2 	bl	800252c <HAL_GetTick>
 80059c8:	1b40      	subs	r0, r0, r5
 80059ca:	2802      	cmp	r0, #2
 80059cc:	d856      	bhi.n	8005a7c <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	011a      	lsls	r2, r3, #4
 80059d2:	d4f7      	bmi.n	80059c4 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80059d4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80059d6:	6832      	ldr	r2, [r6, #0]
 80059d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80059dc:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80059e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80059e2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80059e6:	3b01      	subs	r3, #1
 80059e8:	3a01      	subs	r2, #1
 80059ea:	025b      	lsls	r3, r3, #9
 80059ec:	0412      	lsls	r2, r2, #16
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80059f4:	4313      	orrs	r3, r2
 80059f6:	6872      	ldr	r2, [r6, #4]
 80059f8:	3a01      	subs	r2, #1
 80059fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059fe:	4313      	orrs	r3, r2
 8005a00:	6932      	ldr	r2, [r6, #16]
 8005a02:	3a01      	subs	r2, #1
 8005a04:	0612      	lsls	r2, r2, #24
 8005a06:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005a0e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005a10:	6972      	ldr	r2, [r6, #20]
 8005a12:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a16:	4313      	orrs	r3, r2
 8005a18:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005a1a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005a1c:	69b2      	ldr	r2, [r6, #24]
 8005a1e:	f023 0320 	bic.w	r3, r3, #32
 8005a22:	4313      	orrs	r3, r2
 8005a24:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005a26:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005a28:	f023 0310 	bic.w	r3, r3, #16
 8005a2c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005a2e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005a30:	69f2      	ldr	r2, [r6, #28]
 8005a32:	f36f 03cf 	bfc	r3, #3, #13
 8005a36:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005a3a:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005a3c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005a3e:	f043 0310 	orr.w	r3, r3, #16
 8005a42:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005a44:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8005a46:	b1df      	cbz	r7, 8005a80 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a48:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005a4a:	bf0c      	ite	eq
 8005a4c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005a50:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8005a54:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005a56:	4c0c      	ldr	r4, [pc, #48]	@ (8005a88 <RCCEx_PLL2_Config.part.0+0xdc>)
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a5e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a60:	f7fc fd64 	bl	800252c <HAL_GetTick>
 8005a64:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a66:	e004      	b.n	8005a72 <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005a68:	f7fc fd60 	bl	800252c <HAL_GetTick>
 8005a6c:	1b40      	subs	r0, r0, r5
 8005a6e:	2802      	cmp	r0, #2
 8005a70:	d804      	bhi.n	8005a7c <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	011b      	lsls	r3, r3, #4
 8005a76:	d5f7      	bpl.n	8005a68 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8005a78:	2000      	movs	r0, #0
}
 8005a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8005a7c:	2003      	movs	r0, #3
}
 8005a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005a80:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a86:	e7e6      	b.n	8005a56 <RCCEx_PLL2_Config.part.0+0xaa>
 8005a88:	58024400 	.word	0x58024400

08005a8c <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8005a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005a8e:	4c36      	ldr	r4, [pc, #216]	@ (8005b68 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8005a90:	4606      	mov	r6, r0
 8005a92:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8005a94:	6823      	ldr	r3, [r4, #0]
 8005a96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a9a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a9c:	f7fc fd46 	bl	800252c <HAL_GetTick>
 8005aa0:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005aa2:	e004      	b.n	8005aae <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005aa4:	f7fc fd42 	bl	800252c <HAL_GetTick>
 8005aa8:	1b40      	subs	r0, r0, r5
 8005aaa:	2802      	cmp	r0, #2
 8005aac:	d856      	bhi.n	8005b5c <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005aae:	6823      	ldr	r3, [r4, #0]
 8005ab0:	009a      	lsls	r2, r3, #2
 8005ab2:	d4f7      	bmi.n	8005aa4 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005ab4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005ab6:	6832      	ldr	r2, [r6, #0]
 8005ab8:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8005abc:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8005ac0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ac2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	3a01      	subs	r2, #1
 8005aca:	025b      	lsls	r3, r3, #9
 8005acc:	0412      	lsls	r2, r2, #16
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	6872      	ldr	r2, [r6, #4]
 8005ad8:	3a01      	subs	r2, #1
 8005ada:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	6932      	ldr	r2, [r6, #16]
 8005ae2:	3a01      	subs	r2, #1
 8005ae4:	0612      	lsls	r2, r2, #24
 8005ae6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005aea:	4313      	orrs	r3, r2
 8005aec:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005aee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005af0:	6972      	ldr	r2, [r6, #20]
 8005af2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005af6:	4313      	orrs	r3, r2
 8005af8:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005afa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005afc:	69b2      	ldr	r2, [r6, #24]
 8005afe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b02:	4313      	orrs	r3, r2
 8005b04:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005b06:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005b08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b0c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005b0e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005b10:	69f2      	ldr	r2, [r6, #28]
 8005b12:	f36f 03cf 	bfc	r3, #3, #13
 8005b16:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005b1a:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005b1c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005b1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b22:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005b24:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8005b26:	b1df      	cbz	r7, 8005b60 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b28:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005b2a:	bf0c      	ite	eq
 8005b2c:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005b30:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8005b34:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005b36:	4c0c      	ldr	r4, [pc, #48]	@ (8005b68 <RCCEx_PLL3_Config.part.0+0xdc>)
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b3e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b40:	f7fc fcf4 	bl	800252c <HAL_GetTick>
 8005b44:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b46:	e004      	b.n	8005b52 <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b48:	f7fc fcf0 	bl	800252c <HAL_GetTick>
 8005b4c:	1b40      	subs	r0, r0, r5
 8005b4e:	2802      	cmp	r0, #2
 8005b50:	d804      	bhi.n	8005b5c <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b52:	6823      	ldr	r3, [r4, #0]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	d5f7      	bpl.n	8005b48 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8005b58:	2000      	movs	r0, #0
}
 8005b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8005b5c:	2003      	movs	r0, #3
}
 8005b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005b60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005b64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005b66:	e7e6      	b.n	8005b36 <RCCEx_PLL3_Config.part.0+0xaa>
 8005b68:	58024400 	.word	0x58024400

08005b6c <HAL_RCCEx_PeriphCLKConfig>:
{
 8005b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005b70:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8005b74:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005b76:	011d      	lsls	r5, r3, #4
 8005b78:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8005b7c:	d524      	bpl.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005b7e:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8005b80:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005b84:	f000 85df 	beq.w	8006746 <HAL_RCCEx_PeriphCLKConfig+0xbda>
 8005b88:	f200 86a8 	bhi.w	80068dc <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8005b8c:	2900      	cmp	r1, #0
 8005b8e:	f000 85f6 	beq.w	800677e <HAL_RCCEx_PeriphCLKConfig+0xc12>
 8005b92:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8005b96:	f040 86a5 	bne.w	80068e4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b9a:	49a9      	ldr	r1, [pc, #676]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005b9c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b9e:	f001 0103 	and.w	r1, r1, #3
 8005ba2:	2903      	cmp	r1, #3
 8005ba4:	f000 869e 	beq.w	80068e4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8005ba8:	2102      	movs	r1, #2
 8005baa:	3008      	adds	r0, #8
 8005bac:	f7ff fefe 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005bb0:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005bb2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bb6:	b93e      	cbnz	r6, 8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005bb8:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8005bba:	4da1      	ldr	r5, [pc, #644]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005bbc:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005bbe:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8005bc0:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8005bc4:	4301      	orrs	r1, r0
 8005bc6:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005bc8:	05d8      	lsls	r0, r3, #23
 8005bca:	d50a      	bpl.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    switch (PeriphClkInit->Sai1ClockSelection)
 8005bcc:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005bce:	2904      	cmp	r1, #4
 8005bd0:	d806      	bhi.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005bd2:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005bd6:	03ff      	.short	0x03ff
 8005bd8:	0582056d 	.word	0x0582056d
 8005bdc:	04040404 	.word	0x04040404
      status = ret;
 8005be0:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005be2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005be4:	0599      	lsls	r1, r3, #22
 8005be6:	d524      	bpl.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005be8:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8005bea:	2980      	cmp	r1, #128	@ 0x80
 8005bec:	f000 854b 	beq.w	8006686 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8005bf0:	f200 8687 	bhi.w	8006902 <HAL_RCCEx_PeriphCLKConfig+0xd96>
 8005bf4:	2900      	cmp	r1, #0
 8005bf6:	f000 85bb 	beq.w	8006770 <HAL_RCCEx_PeriphCLKConfig+0xc04>
 8005bfa:	2940      	cmp	r1, #64	@ 0x40
 8005bfc:	f040 8688 	bne.w	8006910 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c00:	498f      	ldr	r1, [pc, #572]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005c02:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c04:	f001 0103 	and.w	r1, r1, #3
 8005c08:	2903      	cmp	r1, #3
 8005c0a:	f000 8681 	beq.w	8006910 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005c0e:	2100      	movs	r1, #0
 8005c10:	f104 0008 	add.w	r0, r4, #8
 8005c14:	f7ff feca 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005c18:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005c1a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c1e:	2d00      	cmp	r5, #0
 8005c20:	f040 8543 	bne.w	80066aa <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005c24:	4f86      	ldr	r7, [pc, #536]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005c26:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005c28:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005c2a:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8005c2e:	4301      	orrs	r1, r0
 8005c30:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005c32:	055f      	lsls	r7, r3, #21
 8005c34:	d528      	bpl.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005c36:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8005c3a:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8005c3e:	f000 855c 	beq.w	80066fa <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8005c42:	f200 8652 	bhi.w	80068ea <HAL_RCCEx_PeriphCLKConfig+0xd7e>
 8005c46:	2900      	cmp	r1, #0
 8005c48:	f000 858b 	beq.w	8006762 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8005c4c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005c50:	f040 8653 	bne.w	80068fa <HAL_RCCEx_PeriphCLKConfig+0xd8e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c54:	497a      	ldr	r1, [pc, #488]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005c56:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c58:	f001 0103 	and.w	r1, r1, #3
 8005c5c:	2903      	cmp	r1, #3
 8005c5e:	f000 864c 	beq.w	80068fa <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005c62:	2100      	movs	r1, #0
 8005c64:	f104 0008 	add.w	r0, r4, #8
 8005c68:	f7ff fea0 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005c6c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005c6e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c72:	2d00      	cmp	r5, #0
 8005c74:	f040 8553 	bne.w	800671e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005c78:	4f71      	ldr	r7, [pc, #452]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005c7a:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8005c7e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005c80:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 8005c84:	4301      	orrs	r1, r0
 8005c86:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005c88:	0518      	lsls	r0, r3, #20
 8005c8a:	d528      	bpl.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005c8c:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8005c90:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8005c94:	f000 8546 	beq.w	8006724 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
 8005c98:	f200 8614 	bhi.w	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	f000 84d6 	beq.w	800664e <HAL_RCCEx_PeriphCLKConfig+0xae2>
 8005ca2:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8005ca6:	f040 8615 	bne.w	80068d4 <HAL_RCCEx_PeriphCLKConfig+0xd68>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005caa:	4965      	ldr	r1, [pc, #404]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005cac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005cae:	f001 0103 	and.w	r1, r1, #3
 8005cb2:	2903      	cmp	r1, #3
 8005cb4:	f000 860e 	beq.w	80068d4 <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8005cb8:	2100      	movs	r1, #0
 8005cba:	f104 0008 	add.w	r0, r4, #8
 8005cbe:	f7ff fe75 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005cc2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005cc4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	f040 84c8 	bne.w	800665e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005cce:	4f5c      	ldr	r7, [pc, #368]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005cd0:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8005cd4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005cd6:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8005cda:	4301      	orrs	r1, r0
 8005cdc:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005cde:	0199      	lsls	r1, r3, #6
 8005ce0:	d518      	bpl.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->QspiClockSelection)
 8005ce2:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005ce4:	2920      	cmp	r1, #32
 8005ce6:	f000 8434 	beq.w	8006552 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
 8005cea:	f200 8615 	bhi.w	8006918 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8005cee:	b139      	cbz	r1, 8005d00 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8005cf0:	2910      	cmp	r1, #16
 8005cf2:	f040 8614 	bne.w	800691e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cf6:	4852      	ldr	r0, [pc, #328]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005cf8:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005cfa:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005cfe:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005d00:	2d00      	cmp	r5, #0
 8005d02:	f040 83bf 	bne.w	8006484 <HAL_RCCEx_PeriphCLKConfig+0x918>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005d06:	4f4e      	ldr	r7, [pc, #312]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005d08:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005d0a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005d0c:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005d10:	4301      	orrs	r1, r0
 8005d12:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005d14:	04df      	lsls	r7, r3, #19
 8005d16:	d526      	bpl.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005d18:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005d1a:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005d1e:	f000 84a1 	beq.w	8006664 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
 8005d22:	f200 85c3 	bhi.w	80068ac <HAL_RCCEx_PeriphCLKConfig+0xd40>
 8005d26:	2900      	cmp	r1, #0
 8005d28:	f000 8486 	beq.w	8006638 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005d2c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005d30:	f040 85c4 	bne.w	80068bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d34:	4942      	ldr	r1, [pc, #264]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005d36:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d38:	f001 0103 	and.w	r1, r1, #3
 8005d3c:	2903      	cmp	r1, #3
 8005d3e:	f000 85bd 	beq.w	80068bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8005d42:	2100      	movs	r1, #0
 8005d44:	f104 0008 	add.w	r0, r4, #8
 8005d48:	f7ff fe30 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005d4c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d4e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d52:	2d00      	cmp	r5, #0
 8005d54:	f040 8478 	bne.w	8006648 <HAL_RCCEx_PeriphCLKConfig+0xadc>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d58:	4f39      	ldr	r7, [pc, #228]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005d5a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8005d5c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d5e:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8005d62:	4301      	orrs	r1, r0
 8005d64:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d66:	0498      	lsls	r0, r3, #18
 8005d68:	d524      	bpl.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005d6a:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8005d6c:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8005d70:	f000 8415 	beq.w	800659e <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8005d74:	f200 8556 	bhi.w	8006824 <HAL_RCCEx_PeriphCLKConfig+0xcb8>
 8005d78:	b191      	cbz	r1, 8005da0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005d7a:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8005d7e:	f040 855b 	bne.w	8006838 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d82:	492f      	ldr	r1, [pc, #188]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005d84:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d86:	f001 0103 	and.w	r1, r1, #3
 8005d8a:	2903      	cmp	r1, #3
 8005d8c:	f000 8554 	beq.w	8006838 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8005d90:	2101      	movs	r1, #1
 8005d92:	f104 0008 	add.w	r0, r4, #8
 8005d96:	f7ff fe09 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005d9a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005d9c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005da0:	2d00      	cmp	r5, #0
 8005da2:	f040 838f 	bne.w	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x958>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005da6:	4f26      	ldr	r7, [pc, #152]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005da8:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005daa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005dac:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8005db0:	4301      	orrs	r1, r0
 8005db2:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005db4:	0459      	lsls	r1, r3, #17
 8005db6:	d526      	bpl.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005db8:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8005dbc:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005dc0:	f000 8426 	beq.w	8006610 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8005dc4:	f200 854a 	bhi.w	800685c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
 8005dc8:	b191      	cbz	r1, 8005df0 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005dca:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005dce:	f040 854f 	bne.w	8006870 <HAL_RCCEx_PeriphCLKConfig+0xd04>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005dd2:	491b      	ldr	r1, [pc, #108]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005dd4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005dd6:	f001 0103 	and.w	r1, r1, #3
 8005dda:	2903      	cmp	r1, #3
 8005ddc:	f000 8548 	beq.w	8006870 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005de0:	2101      	movs	r1, #1
 8005de2:	f104 0008 	add.w	r0, r4, #8
 8005de6:	f7ff fde1 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005dea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005dec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005df0:	2d00      	cmp	r5, #0
 8005df2:	f040 835b 	bne.w	80064ac <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005df6:	4f12      	ldr	r7, [pc, #72]	@ (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005df8:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8005dfc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005dfe:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005e02:	4301      	orrs	r1, r0
 8005e04:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e06:	041f      	lsls	r7, r3, #16
 8005e08:	d50d      	bpl.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch (PeriphClkInit->FdcanClockSelection)
 8005e0a:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005e0c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005e10:	f000 8260 	beq.w	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8005e14:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005e18:	f000 8591 	beq.w	800693e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005e1c:	2900      	cmp	r1, #0
 8005e1e:	f000 825e 	beq.w	80062de <HAL_RCCEx_PeriphCLKConfig+0x772>
      status = ret;
 8005e22:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005e24:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005e26:	01d8      	lsls	r0, r3, #7
 8005e28:	d515      	bpl.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    switch (PeriphClkInit->FmcClockSelection)
 8005e2a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005e2c:	2903      	cmp	r1, #3
 8005e2e:	f200 85b4 	bhi.w	800699a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8005e32:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005e36:	000c      	.short	0x000c
 8005e38:	03a10007 	.word	0x03a10007
 8005e3c:	000c      	.short	0x000c
 8005e3e:	bf00      	nop
 8005e40:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e44:	4836      	ldr	r0, [pc, #216]	@ (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005e46:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005e48:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005e4c:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005e4e:	2d00      	cmp	r5, #0
 8005e50:	f000 831a 	beq.w	8006488 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      status = ret;
 8005e54:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e56:	0259      	lsls	r1, r3, #9
 8005e58:	f100 827a 	bmi.w	8006350 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005e5c:	07df      	lsls	r7, r3, #31
 8005e5e:	d52f      	bpl.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005e60:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8005e62:	2928      	cmp	r1, #40	@ 0x28
 8005e64:	d82a      	bhi.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005e66:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005e6a:	0257      	.short	0x0257
 8005e6c:	00290029 	.word	0x00290029
 8005e70:	00290029 	.word	0x00290029
 8005e74:	00290029 	.word	0x00290029
 8005e78:	02480029 	.word	0x02480029
 8005e7c:	00290029 	.word	0x00290029
 8005e80:	00290029 	.word	0x00290029
 8005e84:	00290029 	.word	0x00290029
 8005e88:	04b90029 	.word	0x04b90029
 8005e8c:	00290029 	.word	0x00290029
 8005e90:	00290029 	.word	0x00290029
 8005e94:	00290029 	.word	0x00290029
 8005e98:	02570029 	.word	0x02570029
 8005e9c:	00290029 	.word	0x00290029
 8005ea0:	00290029 	.word	0x00290029
 8005ea4:	00290029 	.word	0x00290029
 8005ea8:	02570029 	.word	0x02570029
 8005eac:	00290029 	.word	0x00290029
 8005eb0:	00290029 	.word	0x00290029
 8005eb4:	00290029 	.word	0x00290029
 8005eb8:	02570029 	.word	0x02570029
      status = ret;
 8005ebc:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005ebe:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005ec0:	0798      	lsls	r0, r3, #30
 8005ec2:	d51e      	bpl.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x396>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005ec4:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8005ec6:	2905      	cmp	r1, #5
 8005ec8:	f200 8550 	bhi.w	800696c <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005ecc:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005ed0:	00060015 	.word	0x00060015
 8005ed4:	00150471 	.word	0x00150471
 8005ed8:	00150015 	.word	0x00150015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005edc:	4910      	ldr	r1, [pc, #64]	@ (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005ede:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ee0:	f001 0103 	and.w	r1, r1, #3
 8005ee4:	2903      	cmp	r1, #3
 8005ee6:	f000 8541 	beq.w	800696c <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005eea:	2101      	movs	r1, #1
 8005eec:	f104 0008 	add.w	r0, r4, #8
 8005ef0:	f7ff fd5c 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005ef4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ef6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005efa:	2d00      	cmp	r5, #0
 8005efc:	f000 82cc 	beq.w	8006498 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      status = ret;
 8005f00:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f02:	0759      	lsls	r1, r3, #29
 8005f04:	d521      	bpl.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005f06:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8005f0a:	2905      	cmp	r1, #5
 8005f0c:	f200 852a 	bhi.w	8006964 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005f10:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005f14:	00080017 	.word	0x00080017
 8005f18:	0017043c 	.word	0x0017043c
 8005f1c:	00170017 	.word	0x00170017
 8005f20:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f24:	49ae      	ldr	r1, [pc, #696]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005f26:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005f28:	f001 0103 	and.w	r1, r1, #3
 8005f2c:	2903      	cmp	r1, #3
 8005f2e:	f000 8519 	beq.w	8006964 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005f32:	2101      	movs	r1, #1
 8005f34:	f104 0008 	add.w	r0, r4, #8
 8005f38:	f7ff fd38 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005f3c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f3e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f42:	2d00      	cmp	r5, #0
 8005f44:	f000 82c2 	beq.w	80064cc <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 8005f48:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f4a:	069f      	lsls	r7, r3, #26
 8005f4c:	d526      	bpl.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005f4e:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8005f52:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005f56:	f000 82c6 	beq.w	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8005f5a:	f200 8455 	bhi.w	8006808 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8005f5e:	b191      	cbz	r1, 8005f86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005f60:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005f64:	f040 845a 	bne.w	800681c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f68:	499d      	ldr	r1, [pc, #628]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005f6a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005f6c:	f001 0103 	and.w	r1, r1, #3
 8005f70:	2903      	cmp	r1, #3
 8005f72:	f000 8453 	beq.w	800681c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 8005f76:	2100      	movs	r1, #0
 8005f78:	f104 0008 	add.w	r0, r4, #8
 8005f7c:	f7ff fd16 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005f80:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005f82:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f86:	2d00      	cmp	r5, #0
 8005f88:	f040 828e 	bne.w	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f8c:	4f94      	ldr	r7, [pc, #592]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005f8e:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8005f92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f94:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005f98:	4301      	orrs	r1, r0
 8005f9a:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005f9c:	0658      	lsls	r0, r3, #25
 8005f9e:	d526      	bpl.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005fa0:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8005fa4:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005fa8:	f000 82af 	beq.w	800650a <HAL_RCCEx_PeriphCLKConfig+0x99e>
 8005fac:	f200 8464 	bhi.w	8006878 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005fb0:	b191      	cbz	r1, 8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8005fb2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005fb6:	f040 8469 	bne.w	800688c <HAL_RCCEx_PeriphCLKConfig+0xd20>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005fba:	4989      	ldr	r1, [pc, #548]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005fbc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005fbe:	f001 0103 	and.w	r1, r1, #3
 8005fc2:	2903      	cmp	r1, #3
 8005fc4:	f000 8462 	beq.w	800688c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005fc8:	2100      	movs	r1, #0
 8005fca:	f104 0008 	add.w	r0, r4, #8
 8005fce:	f7ff fced 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8005fd2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005fd4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005fd8:	2d00      	cmp	r5, #0
 8005fda:	f040 8269 	bne.w	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x944>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005fde:	4f80      	ldr	r7, [pc, #512]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005fe0:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 8005fe4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005fe6:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8005fea:	4301      	orrs	r1, r0
 8005fec:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005fee:	0619      	lsls	r1, r3, #24
 8005ff0:	d526      	bpl.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005ff2:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8005ff6:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005ffa:	f000 8298 	beq.w	800652e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005ffe:	f200 841f 	bhi.w	8006840 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 8006002:	b191      	cbz	r1, 800602a <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8006004:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8006008:	f040 8424 	bne.w	8006854 <HAL_RCCEx_PeriphCLKConfig+0xce8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800600c:	4974      	ldr	r1, [pc, #464]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800600e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006010:	f001 0103 	and.w	r1, r1, #3
 8006014:	2903      	cmp	r1, #3
 8006016:	f000 841d 	beq.w	8006854 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800601a:	2100      	movs	r1, #0
 800601c:	f104 0008 	add.w	r0, r4, #8
 8006020:	f7ff fcc4 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8006024:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006026:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800602a:	2d00      	cmp	r5, #0
 800602c:	f040 8244 	bne.w	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x94c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006030:	4f6b      	ldr	r7, [pc, #428]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006032:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8006036:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006038:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 800603c:	4301      	orrs	r1, r0
 800603e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006040:	071f      	lsls	r7, r3, #28
 8006042:	d50b      	bpl.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006044:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8006048:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 800604c:	f000 81d4 	beq.w	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006050:	4f63      	ldr	r7, [pc, #396]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006052:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006054:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8006058:	4301      	orrs	r1, r0
 800605a:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800605c:	06d8      	lsls	r0, r3, #27
 800605e:	d50b      	bpl.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006060:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 8006064:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8006068:	f000 81db 	beq.w	8006422 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800606c:	4f5c      	ldr	r7, [pc, #368]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800606e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006070:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8006074:	4301      	orrs	r1, r0
 8006076:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006078:	0319      	lsls	r1, r3, #12
 800607a:	d524      	bpl.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 800607c:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8006080:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8006084:	f000 82b1 	beq.w	80065ea <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006088:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 800608c:	d010      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x544>
 800608e:	2900      	cmp	r1, #0
 8006090:	f040 8130 	bne.w	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006094:	4852      	ldr	r0, [pc, #328]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006096:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8006098:	f000 0003 	and.w	r0, r0, #3
 800609c:	2803      	cmp	r0, #3
 800609e:	f000 8129 	beq.w	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x788>
 80060a2:	f104 0008 	add.w	r0, r4, #8
 80060a6:	f7ff fc81 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 80060aa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060ac:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80060b0:	2d00      	cmp	r5, #0
 80060b2:	f040 81ff 	bne.w	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x948>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060b6:	4f4a      	ldr	r7, [pc, #296]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80060b8:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 80060bc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80060be:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 80060c2:	4301      	orrs	r1, r0
 80060c4:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060c6:	035f      	lsls	r7, r3, #13
 80060c8:	d50f      	bpl.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 80060ca:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 80060ce:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80060d2:	f000 8277 	beq.w	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 80060d6:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80060da:	f000 812d 	beq.w	8006338 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 80060de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80060e2:	f000 8124 	beq.w	800632e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      status = ret;
 80060e6:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80060e8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80060ea:	03d8      	lsls	r0, r3, #15
 80060ec:	d520      	bpl.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 80060ee:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80060f0:	2900      	cmp	r1, #0
 80060f2:	f000 81aa 	beq.w	800644a <HAL_RCCEx_PeriphCLKConfig+0x8de>
 80060f6:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80060fa:	f040 80e8 	bne.w	80062ce <HAL_RCCEx_PeriphCLKConfig+0x762>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80060fe:	4938      	ldr	r1, [pc, #224]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006100:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006102:	f001 0103 	and.w	r1, r1, #3
 8006106:	2903      	cmp	r1, #3
 8006108:	f000 80e1 	beq.w	80062ce <HAL_RCCEx_PeriphCLKConfig+0x762>
 800610c:	2102      	movs	r1, #2
 800610e:	f104 0008 	add.w	r0, r4, #8
 8006112:	f7ff fc4b 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8006116:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006118:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800611c:	2d00      	cmp	r5, #0
 800611e:	f040 819c 	bne.w	800645a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006122:	4f2f      	ldr	r7, [pc, #188]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006124:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8006126:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006128:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800612c:	4301      	orrs	r1, r0
 800612e:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006130:	0099      	lsls	r1, r3, #2
 8006132:	d50e      	bpl.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006134:	492a      	ldr	r1, [pc, #168]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006136:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006138:	f001 0103 	and.w	r1, r1, #3
 800613c:	2903      	cmp	r1, #3
 800613e:	d007      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8006140:	2102      	movs	r1, #2
 8006142:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006146:	f7ff fca1 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800614a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800614e:	b100      	cbz	r0, 8006152 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 8006150:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006152:	039f      	lsls	r7, r3, #14
 8006154:	f100 80ab 	bmi.w	80062ae <HAL_RCCEx_PeriphCLKConfig+0x742>
      status = HAL_ERROR;
 8006158:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800615a:	02d8      	lsls	r0, r3, #11
 800615c:	d506      	bpl.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x600>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800615e:	4820      	ldr	r0, [pc, #128]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006160:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 8006162:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8006164:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8006168:	4331      	orrs	r1, r6
 800616a:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800616c:	00d9      	lsls	r1, r3, #3
 800616e:	d507      	bpl.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x614>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006170:	481b      	ldr	r0, [pc, #108]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006172:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 8006176:	6901      	ldr	r1, [r0, #16]
 8006178:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 800617c:	4331      	orrs	r1, r6
 800617e:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006180:	029f      	lsls	r7, r3, #10
 8006182:	d506      	bpl.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x626>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006184:	4816      	ldr	r0, [pc, #88]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006186:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 8006188:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800618a:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800618e:	4331      	orrs	r1, r6
 8006190:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006192:	005e      	lsls	r6, r3, #1
 8006194:	d509      	bpl.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x63e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006196:	4912      	ldr	r1, [pc, #72]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8006198:	6908      	ldr	r0, [r1, #16]
 800619a:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 800619e:	6108      	str	r0, [r1, #16]
 80061a0:	6908      	ldr	r0, [r1, #16]
 80061a2:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 80061a6:	4330      	orrs	r0, r6
 80061a8:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	da06      	bge.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x650>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80061ae:	480c      	ldr	r0, [pc, #48]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80061b0:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 80061b2:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80061b4:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80061b8:	4331      	orrs	r1, r6
 80061ba:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80061bc:	0218      	lsls	r0, r3, #8
 80061be:	d507      	bpl.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80061c0:	4907      	ldr	r1, [pc, #28]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80061c2:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80061c6:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80061c8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80061cc:	4303      	orrs	r3, r0
 80061ce:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80061d0:	07d1      	lsls	r1, r2, #31
 80061d2:	d511      	bpl.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80061d4:	4b02      	ldr	r3, [pc, #8]	@ (80061e0 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80061d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d8:	f003 0303 	and.w	r3, r3, #3
 80061dc:	2b03      	cmp	r3, #3
 80061de:	e001      	b.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80061e0:	58024400 	.word	0x58024400
 80061e4:	f000 835c 	beq.w	80068a0 <HAL_RCCEx_PeriphCLKConfig+0xd34>
 80061e8:	2100      	movs	r1, #0
 80061ea:	f104 0008 	add.w	r0, r4, #8
 80061ee:	f7ff fbdd 	bl	80059ac <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80061f2:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80061f4:	b100      	cbz	r0, 80061f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80061f6:	4605      	mov	r5, r0
 80061f8:	0793      	lsls	r3, r2, #30
 80061fa:	d50e      	bpl.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80061fc:	4baf      	ldr	r3, [pc, #700]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80061fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006200:	f003 0303 	and.w	r3, r3, #3
 8006204:	2b03      	cmp	r3, #3
 8006206:	f000 834d 	beq.w	80068a4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
 800620a:	2101      	movs	r1, #1
 800620c:	f104 0008 	add.w	r0, r4, #8
 8006210:	f7ff fbcc 	bl	80059ac <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006214:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8006216:	b100      	cbz	r0, 800621a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006218:	4605      	mov	r5, r0
 800621a:	0757      	lsls	r7, r2, #29
 800621c:	d50e      	bpl.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800621e:	4ba7      	ldr	r3, [pc, #668]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006222:	f003 0303 	and.w	r3, r3, #3
 8006226:	2b03      	cmp	r3, #3
 8006228:	f000 833e 	beq.w	80068a8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 800622c:	2102      	movs	r1, #2
 800622e:	f104 0008 	add.w	r0, r4, #8
 8006232:	f7ff fbbb 	bl	80059ac <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006236:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8006238:	b100      	cbz	r0, 800623c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800623a:	4605      	mov	r5, r0
 800623c:	0716      	lsls	r6, r2, #28
 800623e:	d50e      	bpl.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006240:	4b9e      	ldr	r3, [pc, #632]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006244:	f003 0303 	and.w	r3, r3, #3
 8006248:	2b03      	cmp	r3, #3
 800624a:	f000 8323 	beq.w	8006894 <HAL_RCCEx_PeriphCLKConfig+0xd28>
 800624e:	2100      	movs	r1, #0
 8006250:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006254:	f7ff fc1a 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006258:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800625a:	b100      	cbz	r0, 800625e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800625c:	4605      	mov	r5, r0
 800625e:	06d0      	lsls	r0, r2, #27
 8006260:	d50f      	bpl.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x716>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006262:	4b96      	ldr	r3, [pc, #600]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	2b03      	cmp	r3, #3
 800626c:	f000 8314 	beq.w	8006898 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
 8006270:	2101      	movs	r1, #1
 8006272:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006276:	f7ff fc09 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800627a:	2800      	cmp	r0, #0
 800627c:	f040 8359 	bne.w	8006932 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006280:	6862      	ldr	r2, [r4, #4]
 8006282:	0693      	lsls	r3, r2, #26
 8006284:	d50e      	bpl.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x738>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006286:	4b8d      	ldr	r3, [pc, #564]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	2b03      	cmp	r3, #3
 8006290:	f000 82b7 	beq.w	8006802 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8006294:	2102      	movs	r1, #2
 8006296:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800629a:	f7ff fbf7 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800629e:	2800      	cmp	r0, #0
 80062a0:	f040 82af 	bne.w	8006802 <HAL_RCCEx_PeriphCLKConfig+0xc96>
  if (status == HAL_OK)
 80062a4:	1e28      	subs	r0, r5, #0
 80062a6:	bf18      	it	ne
 80062a8:	2001      	movne	r0, #1
}
 80062aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->RngClockSelection)
 80062ae:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80062b2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80062b6:	f000 80d2 	beq.w	800645e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 80062ba:	f240 8110 	bls.w	80064de <HAL_RCCEx_PeriphCLKConfig+0x972>
 80062be:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 80062c2:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80062c6:	f000 80cf 	beq.w	8006468 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80062ca:	2501      	movs	r5, #1
 80062cc:	e745      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      status = ret;
 80062ce:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80062d0:	4635      	mov	r5, r6
 80062d2:	e72d      	b.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062d4:	4879      	ldr	r0, [pc, #484]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80062d6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80062d8:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80062dc:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80062de:	2d00      	cmp	r5, #0
 80062e0:	f040 80ce 	bne.w	8006480 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80062e4:	4f75      	ldr	r7, [pc, #468]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80062e6:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80062e8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80062ea:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80062ee:	4301      	orrs	r1, r0
 80062f0:	6539      	str	r1, [r7, #80]	@ 0x50
 80062f2:	e598      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 80062f4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80062f6:	4635      	mov	r5, r6
 80062f8:	e6e5      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062fa:	4970      	ldr	r1, [pc, #448]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80062fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80062fe:	f001 0103 	and.w	r1, r1, #3
 8006302:	2903      	cmp	r1, #3
 8006304:	f43f adda 	beq.w	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x350>
 8006308:	2101      	movs	r1, #1
 800630a:	f104 0008 	add.w	r0, r4, #8
 800630e:	f7ff fb4d 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8006312:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006314:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006318:	2d00      	cmp	r5, #0
 800631a:	f040 80d5 	bne.w	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800631e:	4f67      	ldr	r7, [pc, #412]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006320:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8006322:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006324:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8006328:	4301      	orrs	r1, r0
 800632a:	6579      	str	r1, [r7, #84]	@ 0x54
 800632c:	e5c8      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x354>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800632e:	4863      	ldr	r0, [pc, #396]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006330:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006332:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006336:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006338:	2d00      	cmp	r5, #0
 800633a:	f040 809f 	bne.w	800647c <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800633e:	4f5f      	ldr	r7, [pc, #380]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006340:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8006344:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006346:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 800634a:	4301      	orrs	r1, r0
 800634c:	6579      	str	r1, [r7, #84]	@ 0x54
 800634e:	e6cc      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x57e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006350:	4f5b      	ldr	r7, [pc, #364]	@ (80064c0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006358:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800635a:	f7fc f8e7 	bl	800252c <HAL_GetTick>
 800635e:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006360:	e006      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x804>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006362:	f7fc f8e3 	bl	800252c <HAL_GetTick>
 8006366:	eba0 0008 	sub.w	r0, r0, r8
 800636a:	2864      	cmp	r0, #100	@ 0x64
 800636c:	f200 82db 	bhi.w	8006926 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	05da      	lsls	r2, r3, #23
 8006374:	d5f5      	bpl.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if (ret == HAL_OK)
 8006376:	2d00      	cmp	r5, #0
 8006378:	f040 82d6 	bne.w	8006928 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800637c:	4a4f      	ldr	r2, [pc, #316]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800637e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8006382:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8006384:	4059      	eors	r1, r3
 8006386:	f411 7f40 	tst.w	r1, #768	@ 0x300
 800638a:	d00b      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x838>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800638c:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800638e:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006390:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8006394:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8006398:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800639a:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 800639c:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80063a0:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80063a2:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80063a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063a8:	f000 82fb 	beq.w	80069a2 <HAL_RCCEx_PeriphCLKConfig+0xe36>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063ac:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80063b0:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80063b4:	f000 8309 	beq.w	80069ca <HAL_RCCEx_PeriphCLKConfig+0xe5e>
 80063b8:	4940      	ldr	r1, [pc, #256]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80063ba:	690a      	ldr	r2, [r1, #16]
 80063bc:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80063c0:	610a      	str	r2, [r1, #16]
 80063c2:	483e      	ldr	r0, [pc, #248]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80063c4:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80063c8:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 80063ca:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80063cc:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063d0:	6701      	str	r1, [r0, #112]	@ 0x70
 80063d2:	e543      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d4:	4839      	ldr	r0, [pc, #228]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80063d6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80063d8:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80063dc:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 80063de:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 80063e0:	2d00      	cmp	r5, #0
 80063e2:	f040 8177 	bne.w	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80063e6:	4f35      	ldr	r7, [pc, #212]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80063e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80063ec:	f021 0107 	bic.w	r1, r1, #7
 80063f0:	4301      	orrs	r1, r0
 80063f2:	6539      	str	r1, [r7, #80]	@ 0x50
 80063f4:	f7ff bbf6 	b.w	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80063f8:	4930      	ldr	r1, [pc, #192]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80063fa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80063fc:	f001 0103 	and.w	r1, r1, #3
 8006400:	2903      	cmp	r1, #3
 8006402:	f000 82ba 	beq.w	800697a <HAL_RCCEx_PeriphCLKConfig+0xe0e>
 8006406:	2102      	movs	r1, #2
 8006408:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800640c:	f7ff fb3e 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006410:	2800      	cmp	r0, #0
 8006412:	f000 82b5 	beq.w	8006980 <HAL_RCCEx_PeriphCLKConfig+0xe14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006416:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 800641a:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800641c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006420:	e616      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006422:	4926      	ldr	r1, [pc, #152]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006424:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006426:	f001 0103 	and.w	r1, r1, #3
 800642a:	2903      	cmp	r1, #3
 800642c:	f000 82a2 	beq.w	8006974 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8006430:	2102      	movs	r1, #2
 8006432:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006436:	f7ff fb29 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800643a:	2800      	cmp	r0, #0
 800643c:	f040 82a6 	bne.w	800698c <HAL_RCCEx_PeriphCLKConfig+0xe20>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006440:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006444:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006448:	e610      	b.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x500>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800644a:	481c      	ldr	r0, [pc, #112]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800644c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800644e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006452:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006454:	2d00      	cmp	r5, #0
 8006456:	f43f ae64 	beq.w	8006122 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      status = ret;
 800645a:	462e      	mov	r6, r5
 800645c:	e668      	b.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800645e:	4f17      	ldr	r7, [pc, #92]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006460:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006462:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8006466:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006468:	2d00      	cmp	r5, #0
 800646a:	f47f ae76 	bne.w	800615a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800646e:	4d13      	ldr	r5, [pc, #76]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8006470:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 8006472:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8006476:	4301      	orrs	r1, r0
 8006478:	6569      	str	r1, [r5, #84]	@ 0x54
 800647a:	e66d      	b.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      status = ret;
 800647c:	462e      	mov	r6, r5
 800647e:	e634      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x57e>
      status = ret;
 8006480:	462e      	mov	r6, r5
 8006482:	e4d0      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 8006484:	462e      	mov	r6, r5
 8006486:	e445      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006488:	4f0c      	ldr	r7, [pc, #48]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800648a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800648c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800648e:	f021 0103 	bic.w	r1, r1, #3
 8006492:	4301      	orrs	r1, r0
 8006494:	64f9      	str	r1, [r7, #76]	@ 0x4c
 8006496:	e4de      	b.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006498:	4f08      	ldr	r7, [pc, #32]	@ (80064bc <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800649a:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800649c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800649e:	f021 0107 	bic.w	r1, r1, #7
 80064a2:	4301      	orrs	r1, r0
 80064a4:	6579      	str	r1, [r7, #84]	@ 0x54
 80064a6:	e52c      	b.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x396>
      status = ret;
 80064a8:	462e      	mov	r6, r5
 80064aa:	e577      	b.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x430>
      status = ret;
 80064ac:	462e      	mov	r6, r5
 80064ae:	e4aa      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x29a>
      status = ret;
 80064b0:	462e      	mov	r6, r5
 80064b2:	e59c      	b.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x482>
      status = ret;
 80064b4:	462e      	mov	r6, r5
 80064b6:	e606      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x55a>
      status = ret;
 80064b8:	462e      	mov	r6, r5
 80064ba:	e5c1      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80064bc:	58024400 	.word	0x58024400
 80064c0:	58024800 	.word	0x58024800
      status = ret;
 80064c4:	462e      	mov	r6, r5
 80064c6:	e475      	b.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x248>
      status = ret;
 80064c8:	462e      	mov	r6, r5
 80064ca:	e4f9      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064cc:	4fc2      	ldr	r7, [pc, #776]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80064ce:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80064d2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80064d4:	f021 0107 	bic.w	r1, r1, #7
 80064d8:	4301      	orrs	r1, r0
 80064da:	65b9      	str	r1, [r7, #88]	@ 0x58
 80064dc:	e535      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->RngClockSelection)
 80064de:	2900      	cmp	r1, #0
 80064e0:	f47f aef3 	bne.w	80062ca <HAL_RCCEx_PeriphCLKConfig+0x75e>
 80064e4:	e7c0      	b.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80064e6:	49bc      	ldr	r1, [pc, #752]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80064e8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80064ea:	f001 0103 	and.w	r1, r1, #3
 80064ee:	2903      	cmp	r1, #3
 80064f0:	f000 8194 	beq.w	800681c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 80064f4:	2102      	movs	r1, #2
 80064f6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80064fa:	f7ff fac7 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80064fe:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006500:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006504:	2d00      	cmp	r5, #0
 8006506:	d1cf      	bne.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 8006508:	e540      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x420>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800650a:	49b3      	ldr	r1, [pc, #716]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800650c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800650e:	f001 0103 	and.w	r1, r1, #3
 8006512:	2903      	cmp	r1, #3
 8006514:	f000 81ba 	beq.w	800688c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006518:	2102      	movs	r1, #2
 800651a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800651e:	f7ff fab5 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 8006522:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006524:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006528:	2d00      	cmp	r5, #0
 800652a:	d1c1      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800652c:	e557      	b.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x472>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800652e:	49aa      	ldr	r1, [pc, #680]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006530:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006532:	f001 0103 	and.w	r1, r1, #3
 8006536:	2903      	cmp	r1, #3
 8006538:	f000 818c 	beq.w	8006854 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800653c:	2102      	movs	r1, #2
 800653e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006542:	f7ff faa3 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 8006546:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006548:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800654c:	2d00      	cmp	r5, #0
 800654e:	d1b3      	bne.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8006550:	e56e      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006552:	49a1      	ldr	r1, [pc, #644]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006554:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006556:	f001 0103 	and.w	r1, r1, #3
 800655a:	2903      	cmp	r1, #3
 800655c:	f000 81df 	beq.w	800691e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 8006560:	2102      	movs	r1, #2
 8006562:	f104 0008 	add.w	r0, r4, #8
 8006566:	f7ff fa21 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 800656a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800656c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006570:	2d00      	cmp	r5, #0
 8006572:	d187      	bne.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x918>
 8006574:	f7ff bbc7 	b.w	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006578:	4997      	ldr	r1, [pc, #604]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800657a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800657c:	f001 0103 	and.w	r1, r1, #3
 8006580:	2903      	cmp	r1, #3
 8006582:	f000 820a 	beq.w	800699a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8006586:	2102      	movs	r1, #2
 8006588:	f104 0008 	add.w	r0, r4, #8
 800658c:	f7ff fa0e 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8006590:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006592:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006596:	2d00      	cmp	r5, #0
 8006598:	f47f ac5c 	bne.w	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 800659c:	e774      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x91c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800659e:	498e      	ldr	r1, [pc, #568]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80065a0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80065a2:	f001 0103 	and.w	r1, r1, #3
 80065a6:	2903      	cmp	r1, #3
 80065a8:	f000 8146 	beq.w	8006838 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80065ac:	2101      	movs	r1, #1
 80065ae:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80065b2:	f7ff fa6b 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80065b6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80065b8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80065bc:	2d00      	cmp	r5, #0
 80065be:	d181      	bne.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x958>
 80065c0:	f7ff bbf1 	b.w	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80065c4:	4984      	ldr	r1, [pc, #528]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80065c6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80065c8:	f001 0103 	and.w	r1, r1, #3
 80065cc:	2903      	cmp	r1, #3
 80065ce:	f43f ad8a 	beq.w	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80065d2:	2101      	movs	r1, #1
 80065d4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80065d8:	f7ff fa58 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80065dc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80065de:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80065e2:	2d00      	cmp	r5, #0
 80065e4:	f47f af4a 	bne.w	800647c <HAL_RCCEx_PeriphCLKConfig+0x910>
 80065e8:	e6a9      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80065ea:	497b      	ldr	r1, [pc, #492]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80065ec:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80065ee:	f001 0103 	and.w	r1, r1, #3
 80065f2:	2903      	cmp	r1, #3
 80065f4:	f43f ae7e 	beq.w	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x788>
 80065f8:	2102      	movs	r1, #2
 80065fa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80065fe:	f7ff fa45 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 8006602:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006604:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006608:	2d00      	cmp	r5, #0
 800660a:	f47f af53 	bne.w	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x948>
 800660e:	e552      	b.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006610:	4971      	ldr	r1, [pc, #452]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006612:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006614:	f001 0103 	and.w	r1, r1, #3
 8006618:	2903      	cmp	r1, #3
 800661a:	f000 8129 	beq.w	8006870 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 800661e:	2101      	movs	r1, #1
 8006620:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006624:	f7ff fa32 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 8006628:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800662a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800662e:	2d00      	cmp	r5, #0
 8006630:	f47f af3c 	bne.w	80064ac <HAL_RCCEx_PeriphCLKConfig+0x940>
 8006634:	f7ff bbdf 	b.w	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006638:	4867      	ldr	r0, [pc, #412]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800663a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800663c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006640:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006642:	2d00      	cmp	r5, #0
 8006644:	f43f ab88 	beq.w	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8006648:	462e      	mov	r6, r5
 800664a:	f7ff bb8c 	b.w	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800664e:	4862      	ldr	r0, [pc, #392]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006650:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006652:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006656:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006658:	2d00      	cmp	r5, #0
 800665a:	f43f ab38 	beq.w	8005cce <HAL_RCCEx_PeriphCLKConfig+0x162>
      status = ret;
 800665e:	462e      	mov	r6, r5
 8006660:	f7ff bb3d 	b.w	8005cde <HAL_RCCEx_PeriphCLKConfig+0x172>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006664:	495c      	ldr	r1, [pc, #368]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006666:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006668:	f001 0103 	and.w	r1, r1, #3
 800666c:	2903      	cmp	r1, #3
 800666e:	f000 8125 	beq.w	80068bc <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8006672:	2100      	movs	r1, #0
 8006674:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006678:	f7ff fa08 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 800667c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800667e:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8006682:	f7ff bb66 	b.w	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006686:	4954      	ldr	r1, [pc, #336]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006688:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800668a:	f001 0103 	and.w	r1, r1, #3
 800668e:	2903      	cmp	r1, #3
 8006690:	f000 813e 	beq.w	8006910 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8006694:	2100      	movs	r1, #0
 8006696:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800669a:	f7ff f9f7 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 800669e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80066a0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	f43f aabd 	beq.w	8005c24 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      status = ret;
 80066aa:	462e      	mov	r6, r5
 80066ac:	f7ff bac1 	b.w	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066b0:	4949      	ldr	r1, [pc, #292]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80066b2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80066b4:	f001 0103 	and.w	r1, r1, #3
 80066b8:	2903      	cmp	r1, #3
 80066ba:	f43f aa91 	beq.w	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066be:	2100      	movs	r1, #0
 80066c0:	f104 0008 	add.w	r0, r4, #8
 80066c4:	f7ff f972 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 80066c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80066ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80066ce:	2d00      	cmp	r5, #0
 80066d0:	f43f ae89 	beq.w	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x87a>
      status = ret;
 80066d4:	462e      	mov	r6, r5
 80066d6:	f7ff ba85 	b.w	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066da:	493f      	ldr	r1, [pc, #252]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80066dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80066de:	f001 0103 	and.w	r1, r1, #3
 80066e2:	2903      	cmp	r1, #3
 80066e4:	f43f aa7c 	beq.w	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066e8:	2100      	movs	r1, #0
 80066ea:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80066ee:	f7ff f9cd 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80066f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80066f4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 80066f8:	e672      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x874>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066fa:	4937      	ldr	r1, [pc, #220]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80066fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80066fe:	f001 0103 	and.w	r1, r1, #3
 8006702:	2903      	cmp	r1, #3
 8006704:	f000 80f9 	beq.w	80068fa <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8006708:	2100      	movs	r1, #0
 800670a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800670e:	f7ff f9bd 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 8006712:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006714:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006718:	2d00      	cmp	r5, #0
 800671a:	f43f aaad 	beq.w	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      status = ret;
 800671e:	462e      	mov	r6, r5
 8006720:	f7ff bab2 	b.w	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006724:	492c      	ldr	r1, [pc, #176]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006726:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006728:	f001 0103 	and.w	r1, r1, #3
 800672c:	2903      	cmp	r1, #3
 800672e:	f000 80d1 	beq.w	80068d4 <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8006732:	2100      	movs	r1, #0
 8006734:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006738:	f7ff f9a8 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 800673c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800673e:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8006742:	f7ff bac1 	b.w	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006746:	4924      	ldr	r1, [pc, #144]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006748:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800674a:	f001 0103 	and.w	r1, r1, #3
 800674e:	2903      	cmp	r1, #3
 8006750:	f000 80c8 	beq.w	80068e4 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8006754:	2102      	movs	r1, #2
 8006756:	3028      	adds	r0, #40	@ 0x28
 8006758:	f7ff f998 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 800675c:	4606      	mov	r6, r0
        break;
 800675e:	f7ff ba28 	b.w	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x46>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006762:	481d      	ldr	r0, [pc, #116]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006764:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006766:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800676a:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 800676c:	f7ff ba81 	b.w	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x106>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006770:	4819      	ldr	r0, [pc, #100]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006772:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006774:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006778:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 800677a:	f7ff ba50 	b.w	8005c1e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800677e:	4d16      	ldr	r5, [pc, #88]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8006780:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8006782:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8006786:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006788:	f7ff ba17 	b.w	8005bba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800678c:	4912      	ldr	r1, [pc, #72]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800678e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006790:	f001 0103 	and.w	r1, r1, #3
 8006794:	2903      	cmp	r1, #3
 8006796:	f000 80e5 	beq.w	8006964 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 800679a:	2101      	movs	r1, #1
 800679c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80067a0:	f7ff f974 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80067a4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80067a6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80067aa:	2d00      	cmp	r5, #0
 80067ac:	f47f abcc 	bne.w	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 80067b0:	e68c      	b.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x960>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80067b2:	4909      	ldr	r1, [pc, #36]	@ (80067d8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80067b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80067b6:	f001 0103 	and.w	r1, r1, #3
 80067ba:	2903      	cmp	r1, #3
 80067bc:	f000 80d6 	beq.w	800696c <HAL_RCCEx_PeriphCLKConfig+0xe00>
 80067c0:	2101      	movs	r1, #1
 80067c2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80067c6:	f7ff f961 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80067ca:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80067cc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80067d0:	2d00      	cmp	r5, #0
 80067d2:	f47f ab95 	bne.w	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x394>
 80067d6:	e65f      	b.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 80067d8:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80067dc:	4983      	ldr	r1, [pc, #524]	@ (80069ec <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 80067de:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80067e0:	f001 0103 	and.w	r1, r1, #3
 80067e4:	2903      	cmp	r1, #3
 80067e6:	f43f ab69 	beq.w	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x350>
 80067ea:	2101      	movs	r1, #1
 80067ec:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80067f0:	f7ff f94c 	bl	8005a8c <RCCEx_PLL3_Config.part.0>
 80067f4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80067f6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80067fa:	2d00      	cmp	r5, #0
 80067fc:	f47f ae64 	bne.w	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8006800:	e58d      	b.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x7b2>
  return HAL_ERROR;
 8006802:	2001      	movs	r0, #1
}
 8006804:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006808:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 800680c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006810:	f43f abb9 	beq.w	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006814:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8006818:	f43f abb5 	beq.w	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      status = ret;
 800681c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800681e:	4635      	mov	r5, r6
 8006820:	f7ff bbbc 	b.w	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Spi45ClockSelection)
 8006824:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8006828:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 800682c:	f43f aab8 	beq.w	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8006830:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8006834:	f43f aab4 	beq.w	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8006838:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800683a:	4635      	mov	r5, r6
 800683c:	f7ff baba 	b.w	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006840:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8006844:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006848:	f43f abef 	beq.w	800602a <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800684c:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8006850:	f43f abeb 	beq.w	800602a <HAL_RCCEx_PeriphCLKConfig+0x4be>
      status = ret;
 8006854:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006856:	4635      	mov	r5, r6
 8006858:	f7ff bbf2 	b.w	8006040 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Spi6ClockSelection)
 800685c:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8006860:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006864:	f43f aac4 	beq.w	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8006868:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800686c:	f43f aac0 	beq.w	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x284>
      status = ret;
 8006870:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006872:	4635      	mov	r5, r6
 8006874:	f7ff bac7 	b.w	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006878:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 800687c:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8006880:	f43f abaa 	beq.w	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8006884:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8006888:	f43f aba6 	beq.w	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      status = ret;
 800688c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800688e:	4635      	mov	r5, r6
 8006890:	f7ff bbad 	b.w	8005fee <HAL_RCCEx_PeriphCLKConfig+0x482>
    return HAL_ERROR;
 8006894:	2501      	movs	r5, #1
 8006896:	e4e2      	b.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006898:	0691      	lsls	r1, r2, #26
 800689a:	d5b2      	bpl.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    return HAL_ERROR;
 800689c:	2501      	movs	r5, #1
 800689e:	e4f2      	b.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x71a>
    return HAL_ERROR;
 80068a0:	2501      	movs	r5, #1
 80068a2:	e4a9      	b.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80068a4:	2501      	movs	r5, #1
 80068a6:	e4b8      	b.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 80068a8:	2501      	movs	r5, #1
 80068aa:	e4c7      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    switch (PeriphClkInit->Spi123ClockSelection)
 80068ac:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 80068b0:	f43f aa4f 	beq.w	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 80068b4:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80068b8:	f43f aa4b 	beq.w	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      status = ret;
 80068bc:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80068be:	4635      	mov	r5, r6
 80068c0:	f7ff ba51 	b.w	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Sai4BClockSelection)
 80068c4:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 80068c8:	f43f a9fe 	beq.w	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80068cc:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80068d0:	f43f a9fa 	beq.w	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      status = ret;
 80068d4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80068d6:	4635      	mov	r5, r6
 80068d8:	f7ff ba01 	b.w	8005cde <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80068dc:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80068e0:	f43f a96b 	beq.w	8005bba <HAL_RCCEx_PeriphCLKConfig+0x4e>
        ret = HAL_ERROR;
 80068e4:	2601      	movs	r6, #1
 80068e6:	f7ff b96f 	b.w	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->Sai4AClockSelection)
 80068ea:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 80068ee:	f43f a9c0 	beq.w	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80068f2:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80068f6:	f43f a9bc 	beq.w	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x106>
      status = ret;
 80068fa:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80068fc:	4635      	mov	r5, r6
 80068fe:	f7ff b9c3 	b.w	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8006902:	29c0      	cmp	r1, #192	@ 0xc0
 8006904:	f43f a98b 	beq.w	8005c1e <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8006908:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800690c:	f43f a987 	beq.w	8005c1e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      status = ret;
 8006910:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006912:	4635      	mov	r5, r6
 8006914:	f7ff b98d 	b.w	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->QspiClockSelection)
 8006918:	2930      	cmp	r1, #48	@ 0x30
 800691a:	f43f a9f1 	beq.w	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x194>
      status = ret;
 800691e:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006920:	4635      	mov	r5, r6
 8006922:	f7ff b9f7 	b.w	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        ret = HAL_TIMEOUT;
 8006926:	2503      	movs	r5, #3
      status = ret;
 8006928:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800692a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800692e:	f7ff ba95 	b.w	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006932:	6863      	ldr	r3, [r4, #4]
 8006934:	069a      	lsls	r2, r3, #26
 8006936:	f57f af64 	bpl.w	8006802 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800693a:	4605      	mov	r5, r0
 800693c:	e4a3      	b.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x71a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800693e:	492b      	ldr	r1, [pc, #172]	@ (80069ec <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8006940:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006942:	f001 0103 	and.w	r1, r1, #3
 8006946:	2903      	cmp	r1, #3
 8006948:	f43f aa6b 	beq.w	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800694c:	2101      	movs	r1, #1
 800694e:	f104 0008 	add.w	r0, r4, #8
 8006952:	f7ff f82b 	bl	80059ac <RCCEx_PLL2_Config.part.0>
 8006956:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006958:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800695c:	2d00      	cmp	r5, #0
 800695e:	f47f ad8f 	bne.w	8006480 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8006962:	e4bf      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8006964:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006966:	4635      	mov	r5, r6
 8006968:	f7ff baef 	b.w	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x3de>
      status = ret;
 800696c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800696e:	4635      	mov	r5, r6
 8006970:	f7ff bac7 	b.w	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x396>
        status = HAL_ERROR;
 8006974:	2601      	movs	r6, #1
 8006976:	f7ff bb79 	b.w	800606c <HAL_RCCEx_PeriphCLKConfig+0x500>
        status = HAL_ERROR;
 800697a:	2601      	movs	r6, #1
 800697c:	f7ff bb68 	b.w	8006050 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006980:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006984:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006988:	f7ff bb62 	b.w	8006050 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800698c:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8006990:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006992:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006996:	f7ff bb69 	b.w	800606c <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 800699a:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800699c:	4635      	mov	r5, r6
 800699e:	f7ff ba5a 	b.w	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        tickstart = HAL_GetTick();
 80069a2:	f7fb fdc3 	bl	800252c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069a6:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 80069ec <HAL_RCCEx_PeriphCLKConfig+0xe80>
        tickstart = HAL_GetTick();
 80069aa:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069ac:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069b0:	e004      	b.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0xe50>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069b2:	f7fb fdbb 	bl	800252c <HAL_GetTick>
 80069b6:	1bc0      	subs	r0, r0, r7
 80069b8:	4548      	cmp	r0, r9
 80069ba:	d810      	bhi.n	80069de <HAL_RCCEx_PeriphCLKConfig+0xe72>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80069bc:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 80069c0:	079b      	lsls	r3, r3, #30
 80069c2:	d5f6      	bpl.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0xe46>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80069c4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80069c8:	e4f0      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x840>
 80069ca:	4808      	ldr	r0, [pc, #32]	@ (80069ec <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 80069cc:	4a08      	ldr	r2, [pc, #32]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0xe84>)
 80069ce:	6901      	ldr	r1, [r0, #16]
 80069d0:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80069d4:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 80069d8:	430a      	orrs	r2, r1
 80069da:	6102      	str	r2, [r0, #16]
 80069dc:	e4f1      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x856>
        status = ret;
 80069de:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80069e0:	e9d4 3200 	ldrd	r3, r2, [r4]
 80069e4:	4635      	mov	r5, r6
 80069e6:	f7ff ba39 	b.w	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 80069ea:	bf00      	nop
 80069ec:	58024400 	.word	0x58024400
 80069f0:	00ffffcf 	.word	0x00ffffcf

080069f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069f4:	4a47      	ldr	r2, [pc, #284]	@ (8006b14 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 80069f6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069f8:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80069fa:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80069fc:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 80069fe:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006a02:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006a06:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8006a08:	d05b      	beq.n	8006ac2 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006a0a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006a0e:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a12:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a16:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006a1a:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8006a1e:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a24:	ee06 1a90 	vmov	s13, r1
 8006a28:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8006a2c:	d003      	beq.n	8006a36 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8006a2e:	2c02      	cmp	r4, #2
 8006a30:	d06a      	beq.n	8006b08 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8006a32:	2c00      	cmp	r4, #0
 8006a34:	d04a      	beq.n	8006acc <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a36:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006b18 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8006a3a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8006a3e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a44:	ee07 3a90 	vmov	s15, r3
 8006a48:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a50:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006a54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a58:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006a5c:	4a2d      	ldr	r2, [pc, #180]	@ (8006b14 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8006a5e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006a62:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006a64:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006a68:	ee07 3a10 	vmov	s14, r3
 8006a6c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006a70:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006a72:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006a76:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006a7a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006a7e:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006a82:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006a84:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006a88:	ee07 3a10 	vmov	s14, r3
 8006a8c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006a90:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006a94:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006a98:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006a9c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006aa0:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006aa2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006aa6:	ee06 3a90 	vmov	s13, r3
 8006aaa:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006aae:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006ab2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006ab6:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006aba:	ee17 3a90 	vmov	r3, s15
 8006abe:	6083      	str	r3, [r0, #8]
}
 8006ac0:	4770      	bx	lr
 8006ac2:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006ac4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006ac8:	6083      	str	r3, [r0, #8]
}
 8006aca:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006acc:	6813      	ldr	r3, [r2, #0]
 8006ace:	069b      	lsls	r3, r3, #26
 8006ad0:	d51d      	bpl.n	8006b0e <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ad2:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ad4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006ad8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ada:	4910      	ldr	r1, [pc, #64]	@ (8006b1c <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8006adc:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ae4:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ae6:	ee06 3a10 	vmov	s12, r3
 8006aea:	ee05 1a90 	vmov	s11, r1
 8006aee:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006af2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006af6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006afa:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006afe:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b06:	e7a9      	b.n	8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b08:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006b20 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8006b0c:	e795      	b.n	8006a3a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006b0e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006b24 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8006b12:	e792      	b.n	8006a3a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8006b14:	58024400 	.word	0x58024400
 8006b18:	4a742400 	.word	0x4a742400
 8006b1c:	03d09000 	.word	0x03d09000
 8006b20:	4bbebc20 	.word	0x4bbebc20
 8006b24:	4c742400 	.word	0x4c742400

08006b28 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006b28:	4a47      	ldr	r2, [pc, #284]	@ (8006c48 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8006b2a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006b2c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006b2e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006b30:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8006b32:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006b36:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006b3a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8006b3c:	d05b      	beq.n	8006bf6 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006b3e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006b42:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006b46:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b4a:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006b4e:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8006b52:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b58:	ee06 1a90 	vmov	s13, r1
 8006b5c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8006b60:	d003      	beq.n	8006b6a <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8006b62:	2c02      	cmp	r4, #2
 8006b64:	d06a      	beq.n	8006c3c <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8006b66:	2c00      	cmp	r4, #0
 8006b68:	d04a      	beq.n	8006c00 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b6a:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006c4c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8006b6e:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8006b72:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006b74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b78:	ee07 3a90 	vmov	s15, r3
 8006b7c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b84:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b8c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006b90:	4a2d      	ldr	r2, [pc, #180]	@ (8006c48 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8006b92:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006b96:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006b98:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006b9c:	ee07 3a10 	vmov	s14, r3
 8006ba0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006ba4:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006ba6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006baa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006bae:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006bb2:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006bb6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006bb8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006bbc:	ee07 3a10 	vmov	s14, r3
 8006bc0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006bc4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006bc8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006bcc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006bd0:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006bd4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006bd6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006bda:	ee06 3a90 	vmov	s13, r3
 8006bde:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006be2:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006be6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006bea:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006bee:	ee17 3a90 	vmov	r3, s15
 8006bf2:	6083      	str	r3, [r0, #8]
}
 8006bf4:	4770      	bx	lr
 8006bf6:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006bf8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006bfc:	6083      	str	r3, [r0, #8]
}
 8006bfe:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c00:	6813      	ldr	r3, [r2, #0]
 8006c02:	069b      	lsls	r3, r3, #26
 8006c04:	d51d      	bpl.n	8006c42 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c06:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c08:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006c0c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c0e:	4910      	ldr	r1, [pc, #64]	@ (8006c50 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8006c10:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c18:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c1a:	ee06 3a10 	vmov	s12, r3
 8006c1e:	ee05 1a90 	vmov	s11, r1
 8006c22:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006c26:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006c2a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006c2e:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006c32:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006c36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c3a:	e7a9      	b.n	8006b90 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c3c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006c54 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8006c40:	e795      	b.n	8006b6e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c42:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006c58 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8006c46:	e792      	b.n	8006b6e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8006c48:	58024400 	.word	0x58024400
 8006c4c:	4a742400 	.word	0x4a742400
 8006c50:	03d09000 	.word	0x03d09000
 8006c54:	4bbebc20 	.word	0x4bbebc20
 8006c58:	4c742400 	.word	0x4c742400

08006c5c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c5c:	4a47      	ldr	r2, [pc, #284]	@ (8006d7c <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 8006c5e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c60:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006c62:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006c64:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 8006c66:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006c6a:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006c6e:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 8006c70:	d05b      	beq.n	8006d2a <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006c72:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006c76:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c7a:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c7e:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006c82:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8006c86:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c8c:	ee06 1a90 	vmov	s13, r1
 8006c90:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8006c94:	d04e      	beq.n	8006d34 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8006c96:	2c02      	cmp	r4, #2
 8006c98:	d06d      	beq.n	8006d76 <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 8006c9a:	2c00      	cmp	r4, #0
 8006c9c:	d04d      	beq.n	8006d3a <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c9e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006d80 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8006ca2:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8006ca6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cac:	ee07 3a90 	vmov	s15, r3
 8006cb0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006cb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cb8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006cbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cc0:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006cc4:	4a2d      	ldr	r2, [pc, #180]	@ (8006d7c <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 8006cc6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006cca:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006ccc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006cd0:	ee07 3a10 	vmov	s14, r3
 8006cd4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006cd8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006cda:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006cde:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006ce2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006ce6:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006cea:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006cec:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006cf0:	ee07 3a10 	vmov	s14, r3
 8006cf4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006cf8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006cfc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006d00:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006d04:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006d08:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006d0a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006d0e:	ee06 3a90 	vmov	s13, r3
 8006d12:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006d16:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006d1a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006d1e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006d22:	ee17 3a90 	vmov	r3, s15
 8006d26:	6083      	str	r3, [r0, #8]
}
 8006d28:	4770      	bx	lr
 8006d2a:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006d2c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006d30:	6083      	str	r3, [r0, #8]
}
 8006d32:	4770      	bx	lr
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d34:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8006d84 <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8006d38:	e7b3      	b.n	8006ca2 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d3a:	6813      	ldr	r3, [r2, #0]
 8006d3c:	069b      	lsls	r3, r3, #26
 8006d3e:	d5ae      	bpl.n	8006c9e <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d40:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d42:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006d46:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d48:	490f      	ldr	r1, [pc, #60]	@ (8006d88 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>)
 8006d4a:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d52:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d54:	ee06 3a10 	vmov	s12, r3
 8006d58:	ee05 1a90 	vmov	s11, r1
 8006d5c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006d60:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006d64:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006d68:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006d6c:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006d70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006d74:	e7a6      	b.n	8006cc4 <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d76:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006d8c <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8006d7a:	e792      	b.n	8006ca2 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8006d7c:	58024400 	.word	0x58024400
 8006d80:	4c742400 	.word	0x4c742400
 8006d84:	4a742400 	.word	0x4a742400
 8006d88:	03d09000 	.word	0x03d09000
 8006d8c:	4bbebc20 	.word	0x4bbebc20

08006d90 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006d90:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8006d94:	430b      	orrs	r3, r1
{
 8006d96:	b500      	push	{lr}
 8006d98:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006d9a:	d04c      	beq.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006d9c:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8006da0:	430b      	orrs	r3, r1
 8006da2:	d036      	beq.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006da4:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8006da8:	430b      	orrs	r3, r1
 8006daa:	d06c      	beq.n	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006dac:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8006db0:	430b      	orrs	r3, r1
 8006db2:	d04b      	beq.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006db4:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8006db8:	430b      	orrs	r3, r1
 8006dba:	f000 80b6 	beq.w	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006dbe:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 8006dc2:	430b      	orrs	r3, r1
 8006dc4:	f000 80ec 	beq.w	8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006dc8:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	d069      	beq.n	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006dd0:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 8006dd4:	430b      	orrs	r3, r1
 8006dd6:	f000 80d6 	beq.w	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006dda:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8006dde:	430b      	orrs	r3, r1
 8006de0:	f000 8109 	beq.w	8006ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006de4:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8006de8:	4308      	orrs	r0, r1
 8006dea:	d120      	bne.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006dec:	4a95      	ldr	r2, [pc, #596]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006dee:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006df0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8006df4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006df8:	f000 80aa 	beq.w	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 8006dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e00:	f000 8116 	beq.w	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8006e04:	b99b      	cbnz	r3, 8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006e06:	6810      	ldr	r0, [r2, #0]
 8006e08:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006e0c:	d047      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 8006e0e:	488e      	ldr	r0, [pc, #568]	@ (8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
  return frequency;
 8006e10:	e045      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006e12:	4a8c      	ldr	r2, [pc, #560]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006e14:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006e16:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 8006e1a:	2b80      	cmp	r3, #128	@ 0x80
 8006e1c:	f000 8093 	beq.w	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006e20:	f240 808b 	bls.w	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006e24:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e26:	d039      	beq.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006e28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e2c:	d05c      	beq.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
          frequency = 0;
 8006e2e:	2000      	movs	r0, #0
}
 8006e30:	b005      	add	sp, #20
 8006e32:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006e36:	4b83      	ldr	r3, [pc, #524]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e3a:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	d8f5      	bhi.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006e42:	e8df f003 	tbb	[pc, r3]
 8006e46:	3c68      	.short	0x3c68
 8006e48:	2b46      	.short	0x2b46
 8006e4a:	50          	.byte	0x50
 8006e4b:	00          	.byte	0x00
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006e4c:	4a7d      	ldr	r2, [pc, #500]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006e4e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006e50:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 8006e54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e58:	d075      	beq.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006e5a:	d96e      	bls.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006e5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006e60:	d01c      	beq.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006e62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e66:	d1e2      	bne.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e68:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e6a:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e70:	0752      	lsls	r2, r2, #29
 8006e72:	d541      	bpl.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d13f      	bne.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e78:	4b72      	ldr	r3, [pc, #456]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006e7a:	4874      	ldr	r0, [pc, #464]	@ (800704c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006e82:	40d8      	lsrs	r0, r3
 8006e84:	e00b      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006e86:	4a6f      	ldr	r2, [pc, #444]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006e88:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006e8a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 8006e8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e92:	d058      	beq.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006e94:	d951      	bls.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006e96:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e9a:	d15e      	bne.n	8006f5a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        frequency = EXTERNAL_CLOCK_VALUE;
 8006e9c:	486c      	ldr	r0, [pc, #432]	@ (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 8006e9e:	b005      	add	sp, #20
 8006ea0:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006ea4:	4a67      	ldr	r2, [pc, #412]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006ea6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006ea8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8006eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eb0:	f000 80df 	beq.w	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 8006eb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eb8:	d0d6      	beq.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1b7      	bne.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ebe:	4b61      	ldr	r3, [pc, #388]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006ec0:	6818      	ldr	r0, [r3, #0]
 8006ec2:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006ec6:	d0ea      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ec8:	a801      	add	r0, sp, #4
 8006eca:	f7ff fd93 	bl	80069f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ece:	9801      	ldr	r0, [sp, #4]
 8006ed0:	e7e5      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006ed2:	4b5c      	ldr	r3, [pc, #368]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006ed4:	6818      	ldr	r0, [r3, #0]
 8006ed6:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006eda:	d0e0      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006edc:	a801      	add	r0, sp, #4
 8006ede:	f7ff fe23 	bl	8006b28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006ee2:	9801      	ldr	r0, [sp, #4]
 8006ee4:	e7db      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ee6:	4a57      	ldr	r2, [pc, #348]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ee8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006eea:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006eec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ef0:	0749      	lsls	r1, r1, #29
 8006ef2:	d501      	bpl.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d038      	beq.n	8006f6a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ef8:	4a52      	ldr	r2, [pc, #328]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006efa:	6812      	ldr	r2, [r2, #0]
 8006efc:	05d0      	lsls	r0, r2, #23
 8006efe:	d502      	bpl.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8006f00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f04:	d067      	beq.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006f06:	4a4f      	ldr	r2, [pc, #316]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006f08:	6812      	ldr	r2, [r2, #0]
 8006f0a:	0391      	lsls	r1, r2, #14
 8006f0c:	d58f      	bpl.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006f0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f12:	d18c      	bne.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006f14:	e77b      	b.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f16:	4b4b      	ldr	r3, [pc, #300]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006f18:	6818      	ldr	r0, [r3, #0]
 8006f1a:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8006f1e:	d0be      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f20:	a801      	add	r0, sp, #4
 8006f22:	f7ff fe9b 	bl	8006c5c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f26:	9802      	ldr	r0, [sp, #8]
 8006f28:	e7b9      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006f2a:	4a46      	ldr	r2, [pc, #280]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006f2c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006f2e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 8006f32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f36:	d006      	beq.n	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006f38:	d81d      	bhi.n	8006f76 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006f3a:	b14b      	cbz	r3, 8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f3c:	6810      	ldr	r0, [r2, #0]
 8006f3e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006f42:	d0ac      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006f44:	e7c0      	b.n	8006ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f46:	6810      	ldr	r0, [r2, #0]
 8006f48:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006f4c:	d0a7      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006f4e:	e7c5      	b.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f50:	6810      	ldr	r0, [r2, #0]
 8006f52:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8006f56:	d0a2      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006f58:	e7e2      	b.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
    switch (saiclocksource)
 8006f5a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f5e:	d0c3      	beq.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006f60:	e765      	b.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f62:	6810      	ldr	r0, [r2, #0]
 8006f64:	f010 0004 	ands.w	r0, r0, #4
 8006f68:	d099      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f6a:	6813      	ldr	r3, [r2, #0]
 8006f6c:	4837      	ldr	r0, [pc, #220]	@ (800704c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006f6e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006f72:	40d8      	lsrs	r0, r3
 8006f74:	e793      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8006f76:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f7a:	d08f      	beq.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006f7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f80:	f43f af72 	beq.w	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006f84:	e753      	b.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006f86:	4b2f      	ldr	r3, [pc, #188]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006f88:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 8006f8a:	03d2      	lsls	r2, r2, #15
 8006f8c:	d5c4      	bpl.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f8e:	6818      	ldr	r0, [r3, #0]
 8006f90:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006f94:	d083      	beq.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f96:	a801      	add	r0, sp, #4
 8006f98:	f7ff fd2c 	bl	80069f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006f9c:	9803      	ldr	r0, [sp, #12]
 8006f9e:	e77e      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006fa0:	4a28      	ldr	r2, [pc, #160]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006fa2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006fa4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8006fa8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006fac:	d0d9      	beq.n	8006f62 <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
 8006fae:	d814      	bhi.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 8006fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fb4:	d03c      	beq.n	8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8006fb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fba:	d04f      	beq.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f47f af36 	bne.w	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
}
 8006fc2:	b005      	add	sp, #20
 8006fc4:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8006fc8:	f7fe bca8 	b.w	800591c <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006fcc:	6810      	ldr	r0, [r2, #0]
 8006fce:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8006fd2:	f43f af64 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 8006fd6:	481f      	ldr	r0, [pc, #124]	@ (8007054 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006fd8:	e761      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8006fda:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fde:	d0f5      	beq.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8006fe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006fe4:	f47f af23 	bne.w	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006fe8:	4b16      	ldr	r3, [pc, #88]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006fea:	6818      	ldr	r0, [r3, #0]
 8006fec:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006ff0:	f43f af55 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006ff4:	e70b      	b.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006ff6:	4b13      	ldr	r3, [pc, #76]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ffa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8006ffe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007002:	d04e      	beq.n	80070a2 <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 8007004:	d83f      	bhi.n	8007086 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8007006:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800700a:	d043      	beq.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800700c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007010:	d024      	beq.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8007012:	2b00      	cmp	r3, #0
 8007014:	f47f af0b 	bne.w	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007018:	f7fe fc40 	bl	800589c <HAL_RCC_GetHCLKFreq>
 800701c:	4b09      	ldr	r3, [pc, #36]	@ (8007044 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800701e:	4a0e      	ldr	r2, [pc, #56]	@ (8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007026:	5cd3      	ldrb	r3, [r2, r3]
 8007028:	f003 031f 	and.w	r3, r3, #31
 800702c:	40d8      	lsrs	r0, r3
        break;
 800702e:	e736      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007030:	6810      	ldr	r0, [r2, #0]
 8007032:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8007036:	f43f af32 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800703a:	a801      	add	r0, sp, #4
 800703c:	f7ff fcda 	bl	80069f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007040:	9802      	ldr	r0, [sp, #8]
 8007042:	e72c      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8007044:	58024400 	.word	0x58024400
 8007048:	017d7840 	.word	0x017d7840
 800704c:	03d09000 	.word	0x03d09000
 8007050:	00bb8000 	.word	0x00bb8000
 8007054:	003d0900 	.word	0x003d0900
 8007058:	0806df80 	.word	0x0806df80
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800705c:	4b1a      	ldr	r3, [pc, #104]	@ (80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 800705e:	6818      	ldr	r0, [r3, #0]
 8007060:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8007064:	f43f af1b 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007068:	a801      	add	r0, sp, #4
 800706a:	f7ff fd5d 	bl	8006b28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800706e:	9802      	ldr	r0, [sp, #8]
 8007070:	e715      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007072:	6810      	ldr	r0, [r2, #0]
 8007074:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8007078:	f43f af11 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800707c:	a801      	add	r0, sp, #4
 800707e:	f7ff fd53 	bl	8006b28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007082:	9803      	ldr	r0, [sp, #12]
 8007084:	e70b      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8007086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800708a:	d016      	beq.n	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800708c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007090:	d0aa      	beq.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8007092:	e6cc      	b.n	8006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007094:	4b0c      	ldr	r3, [pc, #48]	@ (80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8007096:	6818      	ldr	r0, [r3, #0]
 8007098:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800709c:	f43f aeff 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80070a0:	e7cb      	b.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80070a2:	4b09      	ldr	r3, [pc, #36]	@ (80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80070a4:	6818      	ldr	r0, [r3, #0]
 80070a6:	f010 0004 	ands.w	r0, r0, #4
 80070aa:	f43f aef8 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4806      	ldr	r0, [pc, #24]	@ (80070cc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80070b2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80070b6:	40d8      	lsrs	r0, r3
 80070b8:	e6f1      	b.n	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80070ba:	4b03      	ldr	r3, [pc, #12]	@ (80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80070bc:	6818      	ldr	r0, [r3, #0]
 80070be:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80070c2:	f43f aeec 	beq.w	8006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80070c6:	e786      	b.n	8006fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 80070c8:	58024400 	.word	0x58024400
 80070cc:	03d09000 	.word	0x03d09000

080070d0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f000 8095 	beq.w	8007200 <HAL_TIM_Base_Init+0x130>
{
 80070d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070d8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80070dc:	4604      	mov	r4, r0
 80070de:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	f000 8087 	beq.w	80071f6 <HAL_TIM_Base_Init+0x126>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070e8:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80070ea:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070ec:	4945      	ldr	r1, [pc, #276]	@ (8007204 <HAL_TIM_Base_Init+0x134>)
 80070ee:	4d46      	ldr	r5, [pc, #280]	@ (8007208 <HAL_TIM_Base_Init+0x138>)
 80070f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f4:	eba3 0101 	sub.w	r1, r3, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80070f8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070fc:	eba3 0e05 	sub.w	lr, r3, r5
  tmpcr1 = TIMx->CR1;
 8007100:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007102:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007106:	69a0      	ldr	r0, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007108:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800710c:	68e7      	ldr	r7, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800710e:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007112:	6866      	ldr	r6, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007114:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8007118:	d01f      	beq.n	800715a <HAL_TIM_Base_Init+0x8a>
 800711a:	b9f1      	cbnz	r1, 800715a <HAL_TIM_Base_Init+0x8a>
 800711c:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 8007218 <HAL_TIM_Base_Init+0x148>
 8007120:	4563      	cmp	r3, ip
 8007122:	d050      	beq.n	80071c6 <HAL_TIM_Base_Init+0xf6>
 8007124:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8007128:	4563      	cmp	r3, ip
 800712a:	d04c      	beq.n	80071c6 <HAL_TIM_Base_Init+0xf6>
 800712c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8007130:	4563      	cmp	r3, ip
 8007132:	d012      	beq.n	800715a <HAL_TIM_Base_Init+0x8a>
 8007134:	f1be 0f00 	cmp.w	lr, #0
 8007138:	d10f      	bne.n	800715a <HAL_TIM_Base_Init+0x8a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800713a:	4d34      	ldr	r5, [pc, #208]	@ (800720c <HAL_TIM_Base_Init+0x13c>)
 800713c:	4934      	ldr	r1, [pc, #208]	@ (8007210 <HAL_TIM_Base_Init+0x140>)
 800713e:	428b      	cmp	r3, r1
 8007140:	bf18      	it	ne
 8007142:	42ab      	cmpne	r3, r5
 8007144:	d043      	beq.n	80071ce <HAL_TIM_Base_Init+0xfe>
 8007146:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800714a:	428b      	cmp	r3, r1
 800714c:	d03f      	beq.n	80071ce <HAL_TIM_Base_Init+0xfe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800714e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007152:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007154:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007156:	4310      	orrs	r0, r2

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007158:	e014      	b.n	8007184 <HAL_TIM_Base_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 800715a:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800715c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007160:	f8d4 c010 	ldr.w	ip, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 8007164:	432a      	orrs	r2, r5
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007166:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007168:	629e      	str	r6, [r3, #40]	@ 0x28
    tmpcr1 &= ~TIM_CR1_CKD;
 800716a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800716e:	ea42 020c 	orr.w	r2, r2, ip
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007172:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007176:	4310      	orrs	r0, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007178:	b911      	cbnz	r1, 8007180 <HAL_TIM_Base_Init+0xb0>
 800717a:	f1be 0f00 	cmp.w	lr, #0
 800717e:	d02f      	beq.n	80071e0 <HAL_TIM_Base_Init+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007180:	6962      	ldr	r2, [r4, #20]
 8007182:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007184:	6819      	ldr	r1, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007186:	2201      	movs	r2, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007188:	f041 0104 	orr.w	r1, r1, #4
 800718c:	6019      	str	r1, [r3, #0]
  TIMx->EGR = TIM_EGR_UG;
 800718e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007190:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8007192:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007194:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007198:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 800719c:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
 80071a0:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
 80071a4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
 80071a8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 80071ac:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071b0:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 80071b4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 80071b8:	f884 2046 	strb.w	r2, [r4, #70]	@ 0x46
 80071bc:	f884 2047 	strb.w	r2, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80071c0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
}
 80071c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071c6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80071ca:	68a1      	ldr	r1, [r4, #8]
 80071cc:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071ce:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80071d0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071d4:	62df      	str	r7, [r3, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071d6:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 80071d8:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80071de:	4310      	orrs	r0, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071e0:	490c      	ldr	r1, [pc, #48]	@ (8007214 <HAL_TIM_Base_Init+0x144>)
 80071e2:	4a0a      	ldr	r2, [pc, #40]	@ (800720c <HAL_TIM_Base_Init+0x13c>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071e4:	4293      	cmp	r3, r2
 80071e6:	bf18      	it	ne
 80071e8:	428b      	cmpne	r3, r1
 80071ea:	d0c9      	beq.n	8007180 <HAL_TIM_Base_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d0c5      	beq.n	8007180 <HAL_TIM_Base_Init+0xb0>
 80071f4:	e7c6      	b.n	8007184 <HAL_TIM_Base_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 80071f6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80071fa:	f7fb f803 	bl	8002204 <HAL_TIM_Base_MspInit>
 80071fe:	e773      	b.n	80070e8 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8007200:	2001      	movs	r0, #1
}
 8007202:	4770      	bx	lr
 8007204:	40010000 	.word	0x40010000
 8007208:	40010400 	.word	0x40010400
 800720c:	40014000 	.word	0x40014000
 8007210:	40014400 	.word	0x40014400
 8007214:	40014800 	.word	0x40014800
 8007218:	40000400 	.word	0x40000400

0800721c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800721c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007220:	2b01      	cmp	r3, #1
 8007222:	d139      	bne.n	8007298 <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007224:	6802      	ldr	r2, [r0, #0]
 8007226:	4b1d      	ldr	r3, [pc, #116]	@ (800729c <HAL_TIM_Base_Start+0x80>)
 8007228:	491d      	ldr	r1, [pc, #116]	@ (80072a0 <HAL_TIM_Base_Start+0x84>)
 800722a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800722e:	bf18      	it	ne
 8007230:	429a      	cmpne	r2, r3
{
 8007232:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007234:	bf0c      	ite	eq
 8007236:	2301      	moveq	r3, #1
 8007238:	2300      	movne	r3, #0
 800723a:	4d1a      	ldr	r5, [pc, #104]	@ (80072a4 <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 800723c:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800723e:	42aa      	cmp	r2, r5
 8007240:	bf08      	it	eq
 8007242:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8007246:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800724a:	4c17      	ldr	r4, [pc, #92]	@ (80072a8 <HAL_TIM_Base_Start+0x8c>)
 800724c:	428a      	cmp	r2, r1
 800724e:	bf08      	it	eq
 8007250:	f043 0301 	orreq.w	r3, r3, #1
 8007254:	4815      	ldr	r0, [pc, #84]	@ (80072ac <HAL_TIM_Base_Start+0x90>)
 8007256:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 800725a:	42a2      	cmp	r2, r4
 800725c:	bf08      	it	eq
 800725e:	f043 0301 	orreq.w	r3, r3, #1
 8007262:	4282      	cmp	r2, r0
 8007264:	bf08      	it	eq
 8007266:	f043 0301 	orreq.w	r3, r3, #1
 800726a:	428a      	cmp	r2, r1
 800726c:	bf08      	it	eq
 800726e:	f043 0301 	orreq.w	r3, r3, #1
 8007272:	b913      	cbnz	r3, 800727a <HAL_TIM_Base_Start+0x5e>
 8007274:	4b0e      	ldr	r3, [pc, #56]	@ (80072b0 <HAL_TIM_Base_Start+0x94>)
 8007276:	429a      	cmp	r2, r3
 8007278:	d107      	bne.n	800728a <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800727a:	6891      	ldr	r1, [r2, #8]
 800727c:	4b0d      	ldr	r3, [pc, #52]	@ (80072b4 <HAL_TIM_Base_Start+0x98>)
 800727e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007280:	2b06      	cmp	r3, #6
 8007282:	d006      	beq.n	8007292 <HAL_TIM_Base_Start+0x76>
 8007284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007288:	d003      	beq.n	8007292 <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 800728a:	6813      	ldr	r3, [r2, #0]
 800728c:	f043 0301 	orr.w	r3, r3, #1
 8007290:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8007292:	2000      	movs	r0, #0
}
 8007294:	bc30      	pop	{r4, r5}
 8007296:	4770      	bx	lr
    return HAL_ERROR;
 8007298:	2001      	movs	r0, #1
}
 800729a:	4770      	bx	lr
 800729c:	40010000 	.word	0x40010000
 80072a0:	40000800 	.word	0x40000800
 80072a4:	40000400 	.word	0x40000400
 80072a8:	40000c00 	.word	0x40000c00
 80072ac:	40010400 	.word	0x40010400
 80072b0:	40014000 	.word	0x40014000
 80072b4:	00010007 	.word	0x00010007

080072b8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80072b8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80072bc:	2a01      	cmp	r2, #1
 80072be:	d06d      	beq.n	800739c <HAL_TIM_ConfigClockSource+0xe4>
  tmpsmcr = htim->Instance->SMCR;
 80072c0:	6802      	ldr	r2, [r0, #0]
 80072c2:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80072c4:	2001      	movs	r0, #1
{
 80072c6:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80072c8:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80072ca:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80072ce:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072d2:	4c59      	ldr	r4, [pc, #356]	@ (8007438 <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr = htim->Instance->SMCR;
 80072d4:	6895      	ldr	r5, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072d6:	402c      	ands	r4, r5
  htim->Instance->SMCR = tmpsmcr;
 80072d8:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80072da:	680c      	ldr	r4, [r1, #0]
 80072dc:	2c70      	cmp	r4, #112	@ 0x70
 80072de:	f000 8087 	beq.w	80073f0 <HAL_TIM_ConfigClockSource+0x138>
 80072e2:	d825      	bhi.n	8007330 <HAL_TIM_ConfigClockSource+0x78>
 80072e4:	2c50      	cmp	r4, #80	@ 0x50
 80072e6:	d05b      	beq.n	80073a0 <HAL_TIM_ConfigClockSource+0xe8>
 80072e8:	d82b      	bhi.n	8007342 <HAL_TIM_ConfigClockSource+0x8a>
 80072ea:	2c40      	cmp	r4, #64	@ 0x40
 80072ec:	f040 8090 	bne.w	8007410 <HAL_TIM_ConfigClockSource+0x158>
                               sClockSourceConfig->ClockPolarity,
 80072f0:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80072f2:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80072f4:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072f6:	6a10      	ldr	r0, [r2, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80072f8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072fc:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 8007300:	430c      	orrs	r4, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007302:	494e      	ldr	r1, [pc, #312]	@ (800743c <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007304:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007306:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007308:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800730c:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8007310:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8007312:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8007314:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007316:	4001      	ands	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007318:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800731c:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800731e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007320:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8007322:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8007324:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800732c:	bc30      	pop	{r4, r5}
 800732e:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8007330:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8007334:	d04c      	beq.n	80073d0 <HAL_TIM_ConfigClockSource+0x118>
 8007336:	d81f      	bhi.n	8007378 <HAL_TIM_ConfigClockSource+0xc0>
 8007338:	f5b4 5080 	subs.w	r0, r4, #4096	@ 0x1000
 800733c:	bf18      	it	ne
 800733e:	2001      	movne	r0, #1
 8007340:	e7ee      	b.n	8007320 <HAL_TIM_ConfigClockSource+0x68>
 8007342:	2c60      	cmp	r4, #96	@ 0x60
 8007344:	d1ec      	bne.n	8007320 <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 8007346:	6a10      	ldr	r0, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8007348:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800734a:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
                               sClockSourceConfig->ClockFilter);
 800734e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007350:	493a      	ldr	r1, [pc, #232]	@ (800743c <HAL_TIM_ConfigClockSource+0x184>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8007352:	ea40 1004 	orr.w	r0, r0, r4, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007356:	6a14      	ldr	r4, [r2, #32]
 8007358:	f024 0410 	bic.w	r4, r4, #16
 800735c:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800735e:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007360:	f424 4470 	bic.w	r4, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007364:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8007368:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 800736a:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800736c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800736e:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007370:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8007374:	6091      	str	r1, [r2, #8]
}
 8007376:	e7d2      	b.n	800731e <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8007378:	4931      	ldr	r1, [pc, #196]	@ (8007440 <HAL_TIM_ConfigClockSource+0x188>)
 800737a:	428c      	cmp	r4, r1
 800737c:	d006      	beq.n	800738c <HAL_TIM_ConfigClockSource+0xd4>
 800737e:	d94f      	bls.n	8007420 <HAL_TIM_ConfigClockSource+0x168>
 8007380:	4930      	ldr	r1, [pc, #192]	@ (8007444 <HAL_TIM_ConfigClockSource+0x18c>)
 8007382:	428c      	cmp	r4, r1
 8007384:	d002      	beq.n	800738c <HAL_TIM_ConfigClockSource+0xd4>
 8007386:	3110      	adds	r1, #16
 8007388:	428c      	cmp	r4, r1
 800738a:	d1c9      	bne.n	8007320 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 800738c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800738e:	492b      	ldr	r1, [pc, #172]	@ (800743c <HAL_TIM_ConfigClockSource+0x184>)
 8007390:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007392:	4321      	orrs	r1, r4
 8007394:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8007398:	6091      	str	r1, [r2, #8]
}
 800739a:	e7c0      	b.n	800731e <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 800739c:	2002      	movs	r0, #2
}
 800739e:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80073a0:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80073a2:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80073a4:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073a6:	6a10      	ldr	r0, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073a8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073ac:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 80073b0:	430c      	orrs	r4, r1
  tmpsmcr &= ~TIM_SMCR_TS;
 80073b2:	4922      	ldr	r1, [pc, #136]	@ (800743c <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073b4:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073b6:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073b8:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073bc:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80073c0:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80073c2:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80073c4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80073c6:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073c8:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80073cc:	6091      	str	r1, [r2, #8]
}
 80073ce:	e7a6      	b.n	800731e <HAL_TIM_ConfigClockSource+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073d0:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80073d4:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073d6:	4328      	orrs	r0, r5
 80073d8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073da:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073de:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 80073e2:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073e4:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073e6:	6891      	ldr	r1, [r2, #8]
 80073e8:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80073ec:	6091      	str	r1, [r2, #8]
      break;
 80073ee:	e796      	b.n	800731e <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073f0:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80073f4:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073f6:	4328      	orrs	r0, r5
 80073f8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073fa:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073fe:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8007402:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8007404:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8007406:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007408:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800740c:	6091      	str	r1, [r2, #8]
      break;
 800740e:	e786      	b.n	800731e <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8007410:	d886      	bhi.n	8007320 <HAL_TIM_ConfigClockSource+0x68>
 8007412:	2c20      	cmp	r4, #32
 8007414:	d0ba      	beq.n	800738c <HAL_TIM_ConfigClockSource+0xd4>
 8007416:	d80a      	bhi.n	800742e <HAL_TIM_ConfigClockSource+0x176>
 8007418:	f034 0110 	bics.w	r1, r4, #16
 800741c:	d180      	bne.n	8007320 <HAL_TIM_ConfigClockSource+0x68>
 800741e:	e7b5      	b.n	800738c <HAL_TIM_ConfigClockSource+0xd4>
 8007420:	f024 0110 	bic.w	r1, r4, #16
 8007424:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007428:	f47f af7a 	bne.w	8007320 <HAL_TIM_ConfigClockSource+0x68>
 800742c:	e7ae      	b.n	800738c <HAL_TIM_ConfigClockSource+0xd4>
 800742e:	2c30      	cmp	r4, #48	@ 0x30
 8007430:	d0ac      	beq.n	800738c <HAL_TIM_ConfigClockSource+0xd4>
      status = HAL_ERROR;
 8007432:	2001      	movs	r0, #1
 8007434:	e774      	b.n	8007320 <HAL_TIM_ConfigClockSource+0x68>
 8007436:	bf00      	nop
 8007438:	ffce0088 	.word	0xffce0088
 800743c:	ffcfff8f 	.word	0xffcfff8f
 8007440:	00100020 	.word	0x00100020
 8007444:	00100030 	.word	0x00100030

08007448 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007448:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800744c:	2b01      	cmp	r3, #1
 800744e:	d04b      	beq.n	80074e8 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007450:	6803      	ldr	r3, [r0, #0]
 8007452:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8007454:	2002      	movs	r0, #2
{
 8007456:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007458:	4d24      	ldr	r5, [pc, #144]	@ (80074ec <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800745a:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800745e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8007460:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8007462:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007464:	d029      	beq.n	80074ba <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8007466:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800746a:	42ab      	cmp	r3, r5
 800746c:	d025      	beq.n	80074ba <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800746e:	4d20      	ldr	r5, [pc, #128]	@ (80074f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8007470:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007474:	42ab      	cmp	r3, r5
 8007476:	bf18      	it	ne
 8007478:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 800747c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007480:	bf0c      	ite	eq
 8007482:	f04f 0c01 	moveq.w	ip, #1
 8007486:	f04f 0c00 	movne.w	ip, #0
 800748a:	42ab      	cmp	r3, r5
 800748c:	bf08      	it	eq
 800748e:	f04c 0c01 	orreq.w	ip, ip, #1
 8007492:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007496:	42ab      	cmp	r3, r5
 8007498:	bf08      	it	eq
 800749a:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800749e:	680d      	ldr	r5, [r1, #0]
 80074a0:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074a2:	4d14      	ldr	r5, [pc, #80]	@ (80074f4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 80074a4:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074a6:	42ab      	cmp	r3, r5
 80074a8:	bf14      	ite	ne
 80074aa:	4660      	movne	r0, ip
 80074ac:	f04c 0001 	orreq.w	r0, ip, #1
 80074b0:	b960      	cbnz	r0, 80074cc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80074b2:	4811      	ldr	r0, [pc, #68]	@ (80074f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80074b4:	4283      	cmp	r3, r0
 80074b6:	d009      	beq.n	80074cc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80074b8:	e00d      	b.n	80074d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074ba:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074bc:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074c0:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074c2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80074c4:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074c8:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80074ca:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074cc:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074ce:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074d2:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074d4:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80074d6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80074d8:	2101      	movs	r1, #1

  return HAL_OK;
 80074da:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80074dc:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80074e0:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80074e4:	bc30      	pop	{r4, r5}
 80074e6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80074e8:	2002      	movs	r0, #2
}
 80074ea:	4770      	bx	lr
 80074ec:	40010000 	.word	0x40010000
 80074f0:	40000400 	.word	0x40000400
 80074f4:	40001800 	.word	0x40001800
 80074f8:	40014000 	.word	0x40014000

080074fc <arm_fill_f32>:
 80074fc:	b410      	push	{r4}
 80074fe:	088c      	lsrs	r4, r1, #2
 8007500:	d010      	beq.n	8007524 <arm_fill_f32+0x28>
 8007502:	f100 0310 	add.w	r3, r0, #16
 8007506:	4622      	mov	r2, r4
 8007508:	3a01      	subs	r2, #1
 800750a:	ed03 0a04 	vstr	s0, [r3, #-16]
 800750e:	ed03 0a03 	vstr	s0, [r3, #-12]
 8007512:	f103 0310 	add.w	r3, r3, #16
 8007516:	ed03 0a06 	vstr	s0, [r3, #-24]	@ 0xffffffe8
 800751a:	ed03 0a05 	vstr	s0, [r3, #-20]	@ 0xffffffec
 800751e:	d1f3      	bne.n	8007508 <arm_fill_f32+0xc>
 8007520:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8007524:	f011 0103 	ands.w	r1, r1, #3
 8007528:	d003      	beq.n	8007532 <arm_fill_f32+0x36>
 800752a:	3901      	subs	r1, #1
 800752c:	eca0 0a01 	vstmia	r0!, {s0}
 8007530:	d1fb      	bne.n	800752a <arm_fill_f32+0x2e>
 8007532:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007536:	4770      	bx	lr

08007538 <arm_copy_f32>:
 8007538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800753c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8007540:	d01e      	beq.n	8007580 <arm_copy_f32+0x48>
 8007542:	f100 0410 	add.w	r4, r0, #16
 8007546:	f101 0310 	add.w	r3, r1, #16
 800754a:	4645      	mov	r5, r8
 800754c:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8007550:	3d01      	subs	r5, #1
 8007552:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 8007556:	f103 0310 	add.w	r3, r3, #16
 800755a:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800755e:	f104 0410 	add.w	r4, r4, #16
 8007562:	f854 6c14 	ldr.w	r6, [r4, #-20]
 8007566:	f843 cc20 	str.w	ip, [r3, #-32]
 800756a:	f843 ec1c 	str.w	lr, [r3, #-28]
 800756e:	f843 7c18 	str.w	r7, [r3, #-24]
 8007572:	f843 6c14 	str.w	r6, [r3, #-20]
 8007576:	d1e9      	bne.n	800754c <arm_copy_f32+0x14>
 8007578:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800757c:	4440      	add	r0, r8
 800757e:	4441      	add	r1, r8
 8007580:	f012 0203 	ands.w	r2, r2, #3
 8007584:	d005      	beq.n	8007592 <arm_copy_f32+0x5a>
 8007586:	f850 3b04 	ldr.w	r3, [r0], #4
 800758a:	3a01      	subs	r2, #1
 800758c:	f841 3b04 	str.w	r3, [r1], #4
 8007590:	d1f9      	bne.n	8007586 <arm_copy_f32+0x4e>
 8007592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007596:	bf00      	nop

08007598 <arm_rfft_fast_init_f32>:
 8007598:	084b      	lsrs	r3, r1, #1
 800759a:	2b80      	cmp	r3, #128	@ 0x80
 800759c:	b430      	push	{r4, r5}
 800759e:	8201      	strh	r1, [r0, #16]
 80075a0:	8003      	strh	r3, [r0, #0]
 80075a2:	d06f      	beq.n	8007684 <arm_rfft_fast_init_f32+0xec>
 80075a4:	d916      	bls.n	80075d4 <arm_rfft_fast_init_f32+0x3c>
 80075a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075aa:	d05e      	beq.n	800766a <arm_rfft_fast_init_f32+0xd2>
 80075ac:	d935      	bls.n	800761a <arm_rfft_fast_init_f32+0x82>
 80075ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075b2:	d025      	beq.n	8007600 <arm_rfft_fast_init_f32+0x68>
 80075b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075b8:	d112      	bne.n	80075e0 <arm_rfft_fast_init_f32+0x48>
 80075ba:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 80075be:	4c37      	ldr	r4, [pc, #220]	@ (800769c <arm_rfft_fast_init_f32+0x104>)
 80075c0:	4937      	ldr	r1, [pc, #220]	@ (80076a0 <arm_rfft_fast_init_f32+0x108>)
 80075c2:	2300      	movs	r3, #0
 80075c4:	4a37      	ldr	r2, [pc, #220]	@ (80076a4 <arm_rfft_fast_init_f32+0x10c>)
 80075c6:	8185      	strh	r5, [r0, #12]
 80075c8:	6084      	str	r4, [r0, #8]
 80075ca:	6041      	str	r1, [r0, #4]
 80075cc:	6142      	str	r2, [r0, #20]
 80075ce:	b258      	sxtb	r0, r3
 80075d0:	bc30      	pop	{r4, r5}
 80075d2:	4770      	bx	lr
 80075d4:	2b20      	cmp	r3, #32
 80075d6:	d030      	beq.n	800763a <arm_rfft_fast_init_f32+0xa2>
 80075d8:	2b40      	cmp	r3, #64	@ 0x40
 80075da:	d005      	beq.n	80075e8 <arm_rfft_fast_init_f32+0x50>
 80075dc:	2b10      	cmp	r3, #16
 80075de:	d038      	beq.n	8007652 <arm_rfft_fast_init_f32+0xba>
 80075e0:	23ff      	movs	r3, #255	@ 0xff
 80075e2:	bc30      	pop	{r4, r5}
 80075e4:	b258      	sxtb	r0, r3
 80075e6:	4770      	bx	lr
 80075e8:	2538      	movs	r5, #56	@ 0x38
 80075ea:	4c2f      	ldr	r4, [pc, #188]	@ (80076a8 <arm_rfft_fast_init_f32+0x110>)
 80075ec:	492f      	ldr	r1, [pc, #188]	@ (80076ac <arm_rfft_fast_init_f32+0x114>)
 80075ee:	2300      	movs	r3, #0
 80075f0:	4a2f      	ldr	r2, [pc, #188]	@ (80076b0 <arm_rfft_fast_init_f32+0x118>)
 80075f2:	8185      	strh	r5, [r0, #12]
 80075f4:	6084      	str	r4, [r0, #8]
 80075f6:	6041      	str	r1, [r0, #4]
 80075f8:	6142      	str	r2, [r0, #20]
 80075fa:	b258      	sxtb	r0, r3
 80075fc:	bc30      	pop	{r4, r5}
 80075fe:	4770      	bx	lr
 8007600:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 8007604:	4c2b      	ldr	r4, [pc, #172]	@ (80076b4 <arm_rfft_fast_init_f32+0x11c>)
 8007606:	492c      	ldr	r1, [pc, #176]	@ (80076b8 <arm_rfft_fast_init_f32+0x120>)
 8007608:	2300      	movs	r3, #0
 800760a:	4a2c      	ldr	r2, [pc, #176]	@ (80076bc <arm_rfft_fast_init_f32+0x124>)
 800760c:	8185      	strh	r5, [r0, #12]
 800760e:	6084      	str	r4, [r0, #8]
 8007610:	6041      	str	r1, [r0, #4]
 8007612:	6142      	str	r2, [r0, #20]
 8007614:	b258      	sxtb	r0, r3
 8007616:	bc30      	pop	{r4, r5}
 8007618:	4770      	bx	lr
 800761a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800761e:	d1df      	bne.n	80075e0 <arm_rfft_fast_init_f32+0x48>
 8007620:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 8007624:	4c26      	ldr	r4, [pc, #152]	@ (80076c0 <arm_rfft_fast_init_f32+0x128>)
 8007626:	4927      	ldr	r1, [pc, #156]	@ (80076c4 <arm_rfft_fast_init_f32+0x12c>)
 8007628:	2300      	movs	r3, #0
 800762a:	4a27      	ldr	r2, [pc, #156]	@ (80076c8 <arm_rfft_fast_init_f32+0x130>)
 800762c:	8185      	strh	r5, [r0, #12]
 800762e:	6084      	str	r4, [r0, #8]
 8007630:	6041      	str	r1, [r0, #4]
 8007632:	6142      	str	r2, [r0, #20]
 8007634:	b258      	sxtb	r0, r3
 8007636:	bc30      	pop	{r4, r5}
 8007638:	4770      	bx	lr
 800763a:	2530      	movs	r5, #48	@ 0x30
 800763c:	4c23      	ldr	r4, [pc, #140]	@ (80076cc <arm_rfft_fast_init_f32+0x134>)
 800763e:	4924      	ldr	r1, [pc, #144]	@ (80076d0 <arm_rfft_fast_init_f32+0x138>)
 8007640:	2300      	movs	r3, #0
 8007642:	4a24      	ldr	r2, [pc, #144]	@ (80076d4 <arm_rfft_fast_init_f32+0x13c>)
 8007644:	8185      	strh	r5, [r0, #12]
 8007646:	6084      	str	r4, [r0, #8]
 8007648:	6041      	str	r1, [r0, #4]
 800764a:	6142      	str	r2, [r0, #20]
 800764c:	b258      	sxtb	r0, r3
 800764e:	bc30      	pop	{r4, r5}
 8007650:	4770      	bx	lr
 8007652:	2514      	movs	r5, #20
 8007654:	4c20      	ldr	r4, [pc, #128]	@ (80076d8 <arm_rfft_fast_init_f32+0x140>)
 8007656:	4921      	ldr	r1, [pc, #132]	@ (80076dc <arm_rfft_fast_init_f32+0x144>)
 8007658:	2300      	movs	r3, #0
 800765a:	4a21      	ldr	r2, [pc, #132]	@ (80076e0 <arm_rfft_fast_init_f32+0x148>)
 800765c:	8185      	strh	r5, [r0, #12]
 800765e:	6084      	str	r4, [r0, #8]
 8007660:	6041      	str	r1, [r0, #4]
 8007662:	6142      	str	r2, [r0, #20]
 8007664:	b258      	sxtb	r0, r3
 8007666:	bc30      	pop	{r4, r5}
 8007668:	4770      	bx	lr
 800766a:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 800766e:	4c1d      	ldr	r4, [pc, #116]	@ (80076e4 <arm_rfft_fast_init_f32+0x14c>)
 8007670:	491d      	ldr	r1, [pc, #116]	@ (80076e8 <arm_rfft_fast_init_f32+0x150>)
 8007672:	2300      	movs	r3, #0
 8007674:	4a1d      	ldr	r2, [pc, #116]	@ (80076ec <arm_rfft_fast_init_f32+0x154>)
 8007676:	8185      	strh	r5, [r0, #12]
 8007678:	6084      	str	r4, [r0, #8]
 800767a:	6041      	str	r1, [r0, #4]
 800767c:	6142      	str	r2, [r0, #20]
 800767e:	b258      	sxtb	r0, r3
 8007680:	bc30      	pop	{r4, r5}
 8007682:	4770      	bx	lr
 8007684:	25d0      	movs	r5, #208	@ 0xd0
 8007686:	4c1a      	ldr	r4, [pc, #104]	@ (80076f0 <arm_rfft_fast_init_f32+0x158>)
 8007688:	491a      	ldr	r1, [pc, #104]	@ (80076f4 <arm_rfft_fast_init_f32+0x15c>)
 800768a:	2300      	movs	r3, #0
 800768c:	4a1a      	ldr	r2, [pc, #104]	@ (80076f8 <arm_rfft_fast_init_f32+0x160>)
 800768e:	8185      	strh	r5, [r0, #12]
 8007690:	6084      	str	r4, [r0, #8]
 8007692:	6041      	str	r1, [r0, #4]
 8007694:	6142      	str	r2, [r0, #20]
 8007696:	b258      	sxtb	r0, r3
 8007698:	bc30      	pop	{r4, r5}
 800769a:	4770      	bx	lr
 800769c:	0807cda0 	.word	0x0807cda0
 80076a0:	0806df98 	.word	0x0806df98
 80076a4:	08074108 	.word	0x08074108
 80076a8:	08072098 	.word	0x08072098
 80076ac:	0807eb60 	.word	0x0807eb60
 80076b0:	08081050 	.word	0x08081050
 80076b4:	0807aa88 	.word	0x0807aa88
 80076b8:	08078988 	.word	0x08078988
 80076bc:	08072108 	.word	0x08072108
 80076c0:	08080ce0 	.word	0x08080ce0
 80076c4:	08078108 	.word	0x08078108
 80076c8:	0807ed60 	.word	0x0807ed60
 80076cc:	0807b940 	.word	0x0807b940
 80076d0:	0807a988 	.word	0x0807a988
 80076d4:	08071f98 	.word	0x08071f98
 80076d8:	0807b898 	.word	0x0807b898
 80076dc:	08078908 	.word	0x08078908
 80076e0:	0807b8c0 	.word	0x0807b8c0
 80076e4:	0807f560 	.word	0x0807f560
 80076e8:	0807bda0 	.word	0x0807bda0
 80076ec:	0807f8e0 	.word	0x0807f8e0
 80076f0:	08081250 	.word	0x08081250
 80076f4:	0807b9a0 	.word	0x0807b9a0
 80076f8:	080808e0 	.word	0x080808e0

080076fc <arm_rfft_fast_f32>:
 80076fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007700:	8a05      	ldrh	r5, [r0, #16]
 8007702:	4606      	mov	r6, r0
 8007704:	4690      	mov	r8, r2
 8007706:	460c      	mov	r4, r1
 8007708:	086d      	lsrs	r5, r5, #1
 800770a:	8005      	strh	r5, [r0, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d15e      	bne.n	80077ce <arm_rfft_fast_f32+0xd2>
 8007710:	461a      	mov	r2, r3
 8007712:	2301      	movs	r3, #1
 8007714:	f000 fbe0 	bl	8007ed8 <arm_cfft_f32>
 8007718:	edd4 7a00 	vldr	s15, [r4]
 800771c:	ed94 7a01 	vldr	s14, [r4, #4]
 8007720:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8007724:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007728:	8837      	ldrh	r7, [r6, #0]
 800772a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800772e:	6975      	ldr	r5, [r6, #20]
 8007730:	3f01      	subs	r7, #1
 8007732:	eef0 3a46 	vmov.f32	s7, s12
 8007736:	3510      	adds	r5, #16
 8007738:	f108 0610 	add.w	r6, r8, #16
 800773c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007740:	eb04 00c7 	add.w	r0, r4, r7, lsl #3
 8007744:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007748:	f104 0310 	add.w	r3, r4, #16
 800774c:	3808      	subs	r0, #8
 800774e:	ee26 7a86 	vmul.f32	s14, s13, s12
 8007752:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007756:	ed88 7a00 	vstr	s14, [r8]
 800775a:	edc8 7a01 	vstr	s15, [r8, #4]
 800775e:	edd0 6a02 	vldr	s13, [r0, #8]
 8007762:	3f01      	subs	r7, #1
 8007764:	ed13 5a02 	vldr	s10, [r3, #-8]
 8007768:	f1a0 0008 	sub.w	r0, r0, #8
 800776c:	ed13 7a01 	vldr	s14, [r3, #-4]
 8007770:	f105 0508 	add.w	r5, r5, #8
 8007774:	ee76 7ac5 	vsub.f32	s15, s13, s10
 8007778:	ed15 6a04 	vldr	s12, [r5, #-16]
 800777c:	edd0 5a05 	vldr	s11, [r0, #20]
 8007780:	ee36 5a85 	vadd.f32	s10, s13, s10
 8007784:	ed55 6a03 	vldr	s13, [r5, #-12]
 8007788:	f103 0308 	add.w	r3, r3, #8
 800778c:	ee35 4a87 	vadd.f32	s8, s11, s14
 8007790:	f106 0608 	add.w	r6, r6, #8
 8007794:	ee66 4a27 	vmul.f32	s9, s12, s15
 8007798:	ee77 5a65 	vsub.f32	s11, s14, s11
 800779c:	ee26 7aa7 	vmul.f32	s14, s13, s15
 80077a0:	ee34 5a85 	vadd.f32	s10, s9, s10
 80077a4:	ee26 6a04 	vmul.f32	s12, s12, s8
 80077a8:	ee66 6a84 	vmul.f32	s13, s13, s8
 80077ac:	ee77 7a25 	vadd.f32	s15, s14, s11
 80077b0:	ee76 6a85 	vadd.f32	s13, s13, s10
 80077b4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80077b8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80077bc:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80077c0:	ed46 6a04 	vstr	s13, [r6, #-16]
 80077c4:	ed46 7a03 	vstr	s15, [r6, #-12]
 80077c8:	d1c9      	bne.n	800775e <arm_rfft_fast_f32+0x62>
 80077ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077ce:	edd1 7a00 	vldr	s15, [r1]
 80077d2:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 80077d6:	edd1 6a01 	vldr	s13, [r1, #4]
 80077da:	1e68      	subs	r0, r5, #1
 80077dc:	6975      	ldr	r5, [r6, #20]
 80077de:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80077e2:	00c1      	lsls	r1, r0, #3
 80077e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80077e8:	ee27 7a23 	vmul.f32	s14, s14, s7
 80077ec:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80077f0:	ed82 7a00 	vstr	s14, [r2]
 80077f4:	edc2 7a01 	vstr	s15, [r2, #4]
 80077f8:	b3e0      	cbz	r0, 8007874 <arm_rfft_fast_f32+0x178>
 80077fa:	3908      	subs	r1, #8
 80077fc:	f104 0210 	add.w	r2, r4, #16
 8007800:	3510      	adds	r5, #16
 8007802:	440c      	add	r4, r1
 8007804:	f108 0110 	add.w	r1, r8, #16
 8007808:	ed94 7a02 	vldr	s14, [r4, #8]
 800780c:	3801      	subs	r0, #1
 800780e:	ed52 6a02 	vldr	s13, [r2, #-8]
 8007812:	f1a4 0408 	sub.w	r4, r4, #8
 8007816:	ed15 6a02 	vldr	s12, [r5, #-8]
 800781a:	f102 0208 	add.w	r2, r2, #8
 800781e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8007822:	ed94 4a05 	vldr	s8, [r4, #20]
 8007826:	ed12 5a03 	vldr	s10, [r2, #-12]
 800782a:	ee77 6a26 	vadd.f32	s13, s14, s13
 800782e:	ed55 5a01 	vldr	s11, [r5, #-4]
 8007832:	f101 0108 	add.w	r1, r1, #8
 8007836:	ee26 3a27 	vmul.f32	s6, s12, s15
 800783a:	f105 0508 	add.w	r5, r5, #8
 800783e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8007842:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8007846:	ee35 5a44 	vsub.f32	s10, s10, s8
 800784a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800784e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007852:	ee77 7a05 	vadd.f32	s15, s14, s10
 8007856:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800785a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800785e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8007862:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8007866:	ee27 7a23 	vmul.f32	s14, s14, s7
 800786a:	ed41 7a03 	vstr	s15, [r1, #-12]
 800786e:	ed01 7a04 	vstr	s14, [r1, #-16]
 8007872:	d1c9      	bne.n	8007808 <arm_rfft_fast_f32+0x10c>
 8007874:	4630      	mov	r0, r6
 8007876:	4641      	mov	r1, r8
 8007878:	461a      	mov	r2, r3
 800787a:	2301      	movs	r3, #1
 800787c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007880:	f000 bb2a 	b.w	8007ed8 <arm_cfft_f32>

08007884 <arm_cfft_radix8by2_f32>:
 8007884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007888:	ed2d 8b06 	vpush	{d8-d10}
 800788c:	f8b0 e000 	ldrh.w	lr, [r0]
 8007890:	4607      	mov	r7, r0
 8007892:	6842      	ldr	r2, [r0, #4]
 8007894:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8007898:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800789c:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80078a0:	ea4f 038c 	mov.w	r3, ip, lsl #2
 80078a4:	f000 80af 	beq.w	8007a06 <arm_cfft_radix8by2_f32+0x182>
 80078a8:	3310      	adds	r3, #16
 80078aa:	3210      	adds	r2, #16
 80078ac:	f101 0610 	add.w	r6, r1, #16
 80078b0:	f108 0510 	add.w	r5, r8, #16
 80078b4:	18cc      	adds	r4, r1, r3
 80078b6:	4443      	add	r3, r8
 80078b8:	ed55 6a04 	vldr	s13, [r5, #-16]
 80078bc:	f1be 0e01 	subs.w	lr, lr, #1
 80078c0:	ed56 4a04 	vldr	s9, [r6, #-16]
 80078c4:	f104 0410 	add.w	r4, r4, #16
 80078c8:	ed55 7a02 	vldr	s15, [r5, #-8]
 80078cc:	f106 0610 	add.w	r6, r6, #16
 80078d0:	ee74 9aa6 	vadd.f32	s19, s9, s13
 80078d4:	ed53 0a04 	vldr	s1, [r3, #-16]
 80078d8:	ed13 5a03 	vldr	s10, [r3, #-12]
 80078dc:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80078e0:	ed13 3a02 	vldr	s6, [r3, #-8]
 80078e4:	f102 0210 	add.w	r2, r2, #16
 80078e8:	ed15 7a03 	vldr	s14, [r5, #-12]
 80078ec:	f103 0310 	add.w	r3, r3, #16
 80078f0:	ed55 2a01 	vldr	s5, [r5, #-4]
 80078f4:	f105 0510 	add.w	r5, r5, #16
 80078f8:	ed54 3a06 	vldr	s7, [r4, #-24]	@ 0xffffffe8
 80078fc:	ed14 4a05 	vldr	s8, [r4, #-20]	@ 0xffffffec
 8007900:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 8007904:	ee33 8a83 	vadd.f32	s16, s7, s6
 8007908:	ed56 6a07 	vldr	s13, [r6, #-28]	@ 0xffffffe4
 800790c:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 8007910:	ee34 0a06 	vadd.f32	s0, s8, s12
 8007914:	ed54 5a08 	vldr	s11, [r4, #-32]	@ 0xffffffe0
 8007918:	ee76 aa87 	vadd.f32	s21, s13, s14
 800791c:	ed14 1a07 	vldr	s2, [r4, #-28]	@ 0xffffffe4
 8007920:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007924:	ed56 1a06 	vldr	s3, [r6, #-24]	@ 0xffffffe8
 8007928:	ee35 9aa0 	vadd.f32	s18, s11, s1
 800792c:	ed46 9a08 	vstr	s19, [r6, #-32]	@ 0xffffffe0
 8007930:	ee71 8a05 	vadd.f32	s17, s2, s10
 8007934:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8007938:	ed46 aa07 	vstr	s21, [r6, #-28]	@ 0xffffffe4
 800793c:	ee72 9a22 	vadd.f32	s19, s4, s5
 8007940:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8007944:	ee35 5a41 	vsub.f32	s10, s10, s2
 8007948:	ed06 aa06 	vstr	s20, [r6, #-24]	@ 0xffffffe8
 800794c:	ed46 9a05 	vstr	s19, [r6, #-20]	@ 0xffffffec
 8007950:	ee36 6a44 	vsub.f32	s12, s12, s8
 8007954:	ed04 9a08 	vstr	s18, [r4, #-32]	@ 0xffffffe0
 8007958:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800795c:	ed44 8a07 	vstr	s17, [r4, #-28]	@ 0xffffffe4
 8007960:	ee72 7a62 	vsub.f32	s15, s4, s5
 8007964:	ed04 8a06 	vstr	s16, [r4, #-24]	@ 0xffffffe8
 8007968:	ee73 2a63 	vsub.f32	s5, s6, s7
 800796c:	ed04 0a05 	vstr	s0, [r4, #-20]	@ 0xffffffec
 8007970:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 8007974:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 8007978:	ee24 3a84 	vmul.f32	s6, s9, s8
 800797c:	ee27 2a26 	vmul.f32	s4, s14, s13
 8007980:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8007984:	ee65 3aa6 	vmul.f32	s7, s11, s13
 8007988:	ee27 7a04 	vmul.f32	s14, s14, s8
 800798c:	ee65 5a84 	vmul.f32	s11, s11, s8
 8007990:	ee65 6a26 	vmul.f32	s13, s10, s13
 8007994:	ee25 5a04 	vmul.f32	s10, s10, s8
 8007998:	ee37 7a64 	vsub.f32	s14, s14, s9
 800799c:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80079a0:	ee33 4a02 	vadd.f32	s8, s6, s4
 80079a4:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80079a8:	ed05 7a07 	vstr	s14, [r5, #-28]	@ 0xffffffe4
 80079ac:	ed05 4a08 	vstr	s8, [r5, #-32]	@ 0xffffffe0
 80079b0:	ed03 5a08 	vstr	s10, [r3, #-32]	@ 0xffffffe0
 80079b4:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80079b8:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 80079bc:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 80079c0:	ee61 4aa6 	vmul.f32	s9, s3, s13
 80079c4:	ee27 4a87 	vmul.f32	s8, s15, s14
 80079c8:	ee61 5a87 	vmul.f32	s11, s3, s14
 80079cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80079d0:	ee22 5a87 	vmul.f32	s10, s5, s14
 80079d4:	ee26 7a07 	vmul.f32	s14, s12, s14
 80079d8:	ee26 6a26 	vmul.f32	s12, s12, s13
 80079dc:	ee62 6aa6 	vmul.f32	s13, s5, s13
 80079e0:	ee74 4a84 	vadd.f32	s9, s9, s8
 80079e4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80079e8:	ee35 6a46 	vsub.f32	s12, s10, s12
 80079ec:	ee37 7a26 	vadd.f32	s14, s14, s13
 80079f0:	ed45 4a06 	vstr	s9, [r5, #-24]	@ 0xffffffe8
 80079f4:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
 80079f8:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 80079fc:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8007a00:	f47f af5a 	bne.w	80078b8 <arm_cfft_radix8by2_f32+0x34>
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	fa1f f48c 	uxth.w	r4, ip
 8007a0a:	4608      	mov	r0, r1
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	4621      	mov	r1, r4
 8007a10:	f000 fcac 	bl	800836c <arm_radix8_butterfly_f32>
 8007a14:	4640      	mov	r0, r8
 8007a16:	4621      	mov	r1, r4
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	2302      	movs	r3, #2
 8007a1c:	ecbd 8b06 	vpop	{d8-d10}
 8007a20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a24:	f000 bca2 	b.w	800836c <arm_radix8_butterfly_f32>

08007a28 <arm_cfft_radix8by4_f32>:
 8007a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a2c:	ed2d 8b06 	vpush	{d8-d10}
 8007a30:	8804      	ldrh	r4, [r0, #0]
 8007a32:	b08f      	sub	sp, #60	@ 0x3c
 8007a34:	ed91 6a00 	vldr	s12, [r1]
 8007a38:	460a      	mov	r2, r1
 8007a3a:	0864      	lsrs	r4, r4, #1
 8007a3c:	ed91 7a01 	vldr	s14, [r1, #4]
 8007a40:	9101      	str	r1, [sp, #4]
 8007a42:	00a3      	lsls	r3, r4, #2
 8007a44:	9104      	str	r1, [sp, #16]
 8007a46:	0864      	lsrs	r4, r4, #1
 8007a48:	6841      	ldr	r1, [r0, #4]
 8007a4a:	900c      	str	r0, [sp, #48]	@ 0x30
 8007a4c:	4625      	mov	r5, r4
 8007a4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a50:	f101 0408 	add.w	r4, r1, #8
 8007a54:	f101 0610 	add.w	r6, r1, #16
 8007a58:	9406      	str	r4, [sp, #24]
 8007a5a:	18d4      	adds	r4, r2, r3
 8007a5c:	1eaa      	subs	r2, r5, #2
 8007a5e:	f101 0518 	add.w	r5, r1, #24
 8007a62:	18e0      	adds	r0, r4, r3
 8007a64:	ed94 4a00 	vldr	s8, [r4]
 8007a68:	edd4 3a01 	vldr	s7, [r4, #4]
 8007a6c:	46a6      	mov	lr, r4
 8007a6e:	edd0 6a00 	vldr	s13, [r0]
 8007a72:	18c7      	adds	r7, r0, r3
 8007a74:	edd0 7a01 	vldr	s15, [r0, #4]
 8007a78:	46a0      	mov	r8, r4
 8007a7a:	ee76 5a26 	vadd.f32	s11, s12, s13
 8007a7e:	edd7 4a00 	vldr	s9, [r7]
 8007a82:	9402      	str	r4, [sp, #8]
 8007a84:	4604      	mov	r4, r0
 8007a86:	9507      	str	r5, [sp, #28]
 8007a88:	4605      	mov	r5, r0
 8007a8a:	ee75 2a84 	vadd.f32	s5, s11, s8
 8007a8e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a90:	9801      	ldr	r0, [sp, #4]
 8007a92:	ee76 6a66 	vsub.f32	s13, s12, s13
 8007a96:	ee37 6a27 	vadd.f32	s12, s14, s15
 8007a9a:	ed97 5a01 	vldr	s10, [r7, #4]
 8007a9e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8007aa2:	46bc      	mov	ip, r7
 8007aa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007aa8:	9605      	str	r6, [sp, #20]
 8007aaa:	ee36 7a63 	vsub.f32	s14, s12, s7
 8007aae:	9703      	str	r7, [sp, #12]
 8007ab0:	ee12 9a90 	vmov	r9, s5
 8007ab4:	ee33 3aa6 	vadd.f32	s6, s7, s13
 8007ab8:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8007abc:	1f3e      	subs	r6, r7, #4
 8007abe:	f840 9b08 	str.w	r9, [r0], #8
 8007ac2:	ee76 6ae3 	vsub.f32	s13, s13, s7
 8007ac6:	edde 2a01 	vldr	s5, [lr, #4]
 8007aca:	ee77 3ac4 	vsub.f32	s7, s15, s8
 8007ace:	ee77 7a84 	vadd.f32	s15, s15, s8
 8007ad2:	ed9c 4a01 	vldr	s8, [ip, #4]
 8007ad6:	ee36 6a22 	vadd.f32	s12, s12, s5
 8007ada:	9001      	str	r0, [sp, #4]
 8007adc:	ee37 7a45 	vsub.f32	s14, s14, s10
 8007ae0:	9804      	ldr	r0, [sp, #16]
 8007ae2:	ee75 6a26 	vadd.f32	s13, s10, s13
 8007ae6:	f1ae 0704 	sub.w	r7, lr, #4
 8007aea:	ee36 6a04 	vadd.f32	s12, s12, s8
 8007aee:	ee33 4a45 	vsub.f32	s8, s6, s10
 8007af2:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8007af6:	ee33 5aa4 	vadd.f32	s10, s7, s9
 8007afa:	ed80 6a01 	vstr	s12, [r0, #4]
 8007afe:	ee14 9a10 	vmov	r9, s8
 8007b02:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8007b06:	f848 9b08 	str.w	r9, [r8], #8
 8007b0a:	ed8e 5a01 	vstr	s10, [lr, #4]
 8007b0e:	ee15 ea90 	vmov	lr, s11
 8007b12:	f844 eb08 	str.w	lr, [r4], #8
 8007b16:	ee16 ea90 	vmov	lr, s13
 8007b1a:	9408      	str	r4, [sp, #32]
 8007b1c:	462c      	mov	r4, r5
 8007b1e:	ed85 7a01 	vstr	s14, [r5, #4]
 8007b22:	9d03      	ldr	r5, [sp, #12]
 8007b24:	f84c eb08 	str.w	lr, [ip], #8
 8007b28:	edc5 7a01 	vstr	s15, [r5, #4]
 8007b2c:	0855      	lsrs	r5, r2, #1
 8007b2e:	9509      	str	r5, [sp, #36]	@ 0x24
 8007b30:	f000 8130 	beq.w	8007d94 <arm_cfft_radix8by4_f32+0x36c>
 8007b34:	9804      	ldr	r0, [sp, #16]
 8007b36:	3b08      	subs	r3, #8
 8007b38:	46ab      	mov	fp, r5
 8007b3a:	f1a4 020c 	sub.w	r2, r4, #12
 8007b3e:	f100 0510 	add.w	r5, r0, #16
 8007b42:	f101 0920 	add.w	r9, r1, #32
 8007b46:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8007b4a:	f8dd a014 	ldr.w	sl, [sp, #20]
 8007b4e:	4433      	add	r3, r6
 8007b50:	3410      	adds	r4, #16
 8007b52:	4660      	mov	r0, ip
 8007b54:	4641      	mov	r1, r8
 8007b56:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8007b5a:	ed54 6a02 	vldr	s13, [r4, #-8]
 8007b5e:	f1bb 0b01 	subs.w	fp, fp, #1
 8007b62:	ed55 5a02 	vldr	s11, [r5, #-8]
 8007b66:	f10a 0a08 	add.w	sl, sl, #8
 8007b6a:	edd1 7a00 	vldr	s15, [r1]
 8007b6e:	f105 0508 	add.w	r5, r5, #8
 8007b72:	ee75 3aa6 	vadd.f32	s7, s11, s13
 8007b76:	edd0 2a00 	vldr	s5, [r0]
 8007b7a:	ed14 7a01 	vldr	s14, [r4, #-4]
 8007b7e:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8007b82:	ed55 6a03 	vldr	s13, [r5, #-12]
 8007b86:	f1a2 0208 	sub.w	r2, r2, #8
 8007b8a:	ee73 4aa7 	vadd.f32	s9, s7, s15
 8007b8e:	ed90 2a01 	vldr	s4, [r0, #4]
 8007b92:	ee36 5a87 	vadd.f32	s10, s13, s14
 8007b96:	ed91 6a01 	vldr	s12, [r1, #4]
 8007b9a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007b9e:	f109 0910 	add.w	r9, r9, #16
 8007ba2:	ee72 6aa4 	vadd.f32	s13, s5, s9
 8007ba6:	f104 0408 	add.w	r4, r4, #8
 8007baa:	ee73 3ae7 	vsub.f32	s7, s7, s15
 8007bae:	f10e 0e18 	add.w	lr, lr, #24
 8007bb2:	ee37 3a67 	vsub.f32	s6, s14, s15
 8007bb6:	f1a3 0308 	sub.w	r3, r3, #8
 8007bba:	ed45 6a04 	vstr	s13, [r5, #-16]
 8007bbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007bc2:	edd1 6a01 	vldr	s13, [r1, #4]
 8007bc6:	ee76 1a25 	vadd.f32	s3, s12, s11
 8007bca:	edd0 4a01 	vldr	s9, [r0, #4]
 8007bce:	ee33 3a22 	vadd.f32	s6, s6, s5
 8007bd2:	ee75 6a26 	vadd.f32	s13, s10, s13
 8007bd6:	ee35 5a46 	vsub.f32	s10, s10, s12
 8007bda:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007bde:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007be2:	ee71 1ac2 	vsub.f32	s3, s3, s4
 8007be6:	ee35 5a42 	vsub.f32	s10, s10, s4
 8007bea:	ed45 6a03 	vstr	s13, [r5, #-12]
 8007bee:	ee32 2a06 	vadd.f32	s4, s4, s12
 8007bf2:	edd6 7a00 	vldr	s15, [r6]
 8007bf6:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8007bfa:	ed97 1a00 	vldr	s2, [r7]
 8007bfe:	ee77 2a62 	vsub.f32	s5, s14, s5
 8007c02:	ed92 8a04 	vldr	s16, [r2, #16]
 8007c06:	ee71 8a27 	vadd.f32	s17, s2, s15
 8007c0a:	ed93 aa04 	vldr	s20, [r3, #16]
 8007c0e:	ed16 7a01 	vldr	s14, [r6, #-4]
 8007c12:	ee71 7a67 	vsub.f32	s15, s2, s15
 8007c16:	ed57 0a01 	vldr	s1, [r7, #-4]
 8007c1a:	ee38 1a4a 	vsub.f32	s2, s16, s20
 8007c1e:	ee38 6a88 	vadd.f32	s12, s17, s16
 8007c22:	edd3 9a03 	vldr	s19, [r3, #12]
 8007c26:	ee30 0a87 	vadd.f32	s0, s1, s14
 8007c2a:	ed92 9a03 	vldr	s18, [r2, #12]
 8007c2e:	ee78 5ac8 	vsub.f32	s11, s17, s16
 8007c32:	ee3a 6a06 	vadd.f32	s12, s20, s12
 8007c36:	ee30 7ac7 	vsub.f32	s14, s1, s14
 8007c3a:	ee37 4ac9 	vsub.f32	s8, s15, s18
 8007c3e:	ee16 ca10 	vmov	ip, s12
 8007c42:	ee30 6a49 	vsub.f32	s12, s0, s18
 8007c46:	ee71 4a07 	vadd.f32	s9, s2, s14
 8007c4a:	f847 c908 	str.w	ip, [r7], #-8
 8007c4e:	ee34 4a29 	vadd.f32	s8, s8, s19
 8007c52:	edd2 8a03 	vldr	s17, [r2, #12]
 8007c56:	ee39 9ac9 	vsub.f32	s18, s19, s18
 8007c5a:	ed93 8a03 	vldr	s16, [r3, #12]
 8007c5e:	ee71 0a47 	vsub.f32	s1, s2, s14
 8007c62:	ee30 0a28 	vadd.f32	s0, s0, s17
 8007c66:	ee39 1a67 	vsub.f32	s2, s18, s15
 8007c6a:	ee36 6a69 	vsub.f32	s12, s12, s19
 8007c6e:	ee30 0a08 	vadd.f32	s0, s0, s16
 8007c72:	ee75 5aca 	vsub.f32	s11, s11, s20
 8007c76:	ed87 0a01 	vstr	s0, [r7, #4]
 8007c7a:	ed1a 0a04 	vldr	s0, [sl, #-16]
 8007c7e:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8007c82:	ee21 8a80 	vmul.f32	s16, s3, s0
 8007c86:	ee23 7a26 	vmul.f32	s14, s6, s13
 8007c8a:	ee64 7a26 	vmul.f32	s15, s8, s13
 8007c8e:	ee61 1aa6 	vmul.f32	s3, s3, s13
 8007c92:	ee24 4a00 	vmul.f32	s8, s8, s0
 8007c96:	ee23 3a00 	vmul.f32	s6, s6, s0
 8007c9a:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8007c9e:	ee24 0a80 	vmul.f32	s0, s9, s0
 8007ca2:	ee38 7a07 	vadd.f32	s14, s16, s14
 8007ca6:	ee76 6a84 	vadd.f32	s13, s13, s8
 8007caa:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007cae:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007cb2:	ee17 ca10 	vmov	ip, s14
 8007cb6:	f841 cb08 	str.w	ip, [r1], #8
 8007cba:	ed01 3a01 	vstr	s6, [r1, #-4]
 8007cbe:	ed82 0a04 	vstr	s0, [r2, #16]
 8007cc2:	edc2 6a03 	vstr	s13, [r2, #12]
 8007cc6:	ed59 6a08 	vldr	s13, [r9, #-32]	@ 0xffffffe0
 8007cca:	ed59 7a07 	vldr	s15, [r9, #-28]	@ 0xffffffe4
 8007cce:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 8007cd2:	ee23 4aa6 	vmul.f32	s8, s7, s13
 8007cd6:	ee65 4a27 	vmul.f32	s9, s10, s15
 8007cda:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8007cde:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8007ce2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007ce6:	ee25 5a26 	vmul.f32	s10, s10, s13
 8007cea:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007cee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cf2:	ee34 6a24 	vadd.f32	s12, s8, s9
 8007cf6:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8007cfa:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007cfe:	ee17 ca90 	vmov	ip, s15
 8007d02:	ed04 6a04 	vstr	s12, [r4, #-16]
 8007d06:	ed04 5a03 	vstr	s10, [r4, #-12]
 8007d0a:	f846 c908 	str.w	ip, [r6], #-8
 8007d0e:	edc6 6a01 	vstr	s13, [r6, #4]
 8007d12:	ed5e 7a0c 	vldr	s15, [lr, #-48]	@ 0xffffffd0
 8007d16:	ed1e 7a0b 	vldr	s14, [lr, #-44]	@ 0xffffffd4
 8007d1a:	ee62 5a27 	vmul.f32	s11, s4, s15
 8007d1e:	ee22 6a87 	vmul.f32	s12, s5, s14
 8007d22:	ee22 2a07 	vmul.f32	s4, s4, s14
 8007d26:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8007d2a:	ee61 6a07 	vmul.f32	s13, s2, s14
 8007d2e:	ee20 7a87 	vmul.f32	s14, s1, s14
 8007d32:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007d36:	ee61 7a27 	vmul.f32	s15, s2, s15
 8007d3a:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007d3e:	ee72 2ac2 	vsub.f32	s5, s5, s4
 8007d42:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8007d46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d4a:	ee16 ca10 	vmov	ip, s12
 8007d4e:	f840 cb08 	str.w	ip, [r0], #8
 8007d52:	ed40 2a01 	vstr	s5, [r0, #-4]
 8007d56:	edc3 0a04 	vstr	s1, [r3, #16]
 8007d5a:	edc3 7a03 	vstr	s15, [r3, #12]
 8007d5e:	f47f aefc 	bne.w	8007b5a <arm_cfft_radix8by4_f32+0x132>
 8007d62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d64:	9805      	ldr	r0, [sp, #20]
 8007d66:	00cb      	lsls	r3, r1, #3
 8007d68:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8007d6c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8007d70:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8007d74:	4498      	add	r8, r3
 8007d76:	449c      	add	ip, r3
 8007d78:	9105      	str	r1, [sp, #20]
 8007d7a:	9901      	ldr	r1, [sp, #4]
 8007d7c:	4419      	add	r1, r3
 8007d7e:	9101      	str	r1, [sp, #4]
 8007d80:	9906      	ldr	r1, [sp, #24]
 8007d82:	4419      	add	r1, r3
 8007d84:	9106      	str	r1, [sp, #24]
 8007d86:	9908      	ldr	r1, [sp, #32]
 8007d88:	4419      	add	r1, r3
 8007d8a:	9b07      	ldr	r3, [sp, #28]
 8007d8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d90:	9108      	str	r1, [sp, #32]
 8007d92:	9307      	str	r3, [sp, #28]
 8007d94:	9a01      	ldr	r2, [sp, #4]
 8007d96:	2304      	movs	r3, #4
 8007d98:	9e08      	ldr	r6, [sp, #32]
 8007d9a:	edd2 6a00 	vldr	s13, [r2]
 8007d9e:	ed96 4a00 	vldr	s8, [r6]
 8007da2:	edd8 7a00 	vldr	s15, [r8]
 8007da6:	ee36 6a84 	vadd.f32	s12, s13, s8
 8007daa:	eddc 2a00 	vldr	s5, [ip]
 8007dae:	ed96 7a01 	vldr	s14, [r6, #4]
 8007db2:	ee36 4ac4 	vsub.f32	s8, s13, s8
 8007db6:	edd2 6a01 	vldr	s13, [r2, #4]
 8007dba:	ee76 4a27 	vadd.f32	s9, s12, s15
 8007dbe:	ed98 2a01 	vldr	s4, [r8, #4]
 8007dc2:	ee76 5a87 	vadd.f32	s11, s13, s14
 8007dc6:	ed9c 5a01 	vldr	s10, [ip, #4]
 8007dca:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007dce:	9d05      	ldr	r5, [sp, #20]
 8007dd0:	ee72 6aa4 	vadd.f32	s13, s5, s9
 8007dd4:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8007dd8:	ee72 3a04 	vadd.f32	s7, s4, s8
 8007ddc:	9804      	ldr	r0, [sp, #16]
 8007dde:	ee77 4a67 	vsub.f32	s9, s14, s15
 8007de2:	4621      	mov	r1, r4
 8007de4:	edc2 6a00 	vstr	s13, [r2]
 8007de8:	ee76 6a67 	vsub.f32	s13, s12, s15
 8007dec:	ed98 3a01 	vldr	s6, [r8, #4]
 8007df0:	ee35 6ac2 	vsub.f32	s12, s11, s4
 8007df4:	eddc 1a01 	vldr	s3, [ip, #4]
 8007df8:	ee74 4aa2 	vadd.f32	s9, s9, s5
 8007dfc:	ee35 3a83 	vadd.f32	s6, s11, s6
 8007e00:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007e04:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007e08:	ee73 5a21 	vadd.f32	s11, s6, s3
 8007e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007e10:	ee36 6a45 	vsub.f32	s12, s12, s10
 8007e14:	edc2 5a01 	vstr	s11, [r2, #4]
 8007e18:	ee35 5a04 	vadd.f32	s10, s10, s8
 8007e1c:	9a06      	ldr	r2, [sp, #24]
 8007e1e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8007e22:	edd2 7a00 	vldr	s15, [r2]
 8007e26:	edd2 5a01 	vldr	s11, [r2, #4]
 8007e2a:	ee23 4aa7 	vmul.f32	s8, s7, s15
 8007e2e:	ee63 3aa5 	vmul.f32	s7, s7, s11
 8007e32:	ee64 5aa5 	vmul.f32	s11, s9, s11
 8007e36:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8007e3a:	ee77 7a62 	vsub.f32	s15, s14, s5
 8007e3e:	ee74 5a25 	vadd.f32	s11, s8, s11
 8007e42:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8007e46:	edc8 5a00 	vstr	s11, [r8]
 8007e4a:	edc8 4a01 	vstr	s9, [r8, #4]
 8007e4e:	edd5 4a01 	vldr	s9, [r5, #4]
 8007e52:	ed95 7a00 	vldr	s14, [r5]
 8007e56:	9d07      	ldr	r5, [sp, #28]
 8007e58:	ee66 5a87 	vmul.f32	s11, s13, s14
 8007e5c:	ee66 6aa4 	vmul.f32	s13, s13, s9
 8007e60:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007e64:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007e68:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007e6c:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007e70:	edc6 6a01 	vstr	s13, [r6, #4]
 8007e74:	ed86 6a00 	vstr	s12, [r6]
 8007e78:	ed95 6a01 	vldr	s12, [r5, #4]
 8007e7c:	ed95 7a00 	vldr	s14, [r5]
 8007e80:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e82:	ee65 6a07 	vmul.f32	s13, s10, s14
 8007e86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007e8a:	ee25 5a06 	vmul.f32	s10, s10, s12
 8007e8e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007e92:	ee37 5a45 	vsub.f32	s10, s14, s10
 8007e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e9a:	ed8c 5a01 	vstr	s10, [ip, #4]
 8007e9e:	edcc 7a00 	vstr	s15, [ip]
 8007ea2:	6872      	ldr	r2, [r6, #4]
 8007ea4:	f000 fa62 	bl	800836c <arm_radix8_butterfly_f32>
 8007ea8:	9802      	ldr	r0, [sp, #8]
 8007eaa:	4621      	mov	r1, r4
 8007eac:	6872      	ldr	r2, [r6, #4]
 8007eae:	2304      	movs	r3, #4
 8007eb0:	f000 fa5c 	bl	800836c <arm_radix8_butterfly_f32>
 8007eb4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007eb6:	4621      	mov	r1, r4
 8007eb8:	6872      	ldr	r2, [r6, #4]
 8007eba:	2304      	movs	r3, #4
 8007ebc:	f000 fa56 	bl	800836c <arm_radix8_butterfly_f32>
 8007ec0:	9803      	ldr	r0, [sp, #12]
 8007ec2:	4621      	mov	r1, r4
 8007ec4:	6872      	ldr	r2, [r6, #4]
 8007ec6:	2304      	movs	r3, #4
 8007ec8:	b00f      	add	sp, #60	@ 0x3c
 8007eca:	ecbd 8b06 	vpop	{d8-d10}
 8007ece:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed2:	f000 ba4b 	b.w	800836c <arm_radix8_butterfly_f32>
 8007ed6:	bf00      	nop

08007ed8 <arm_cfft_f32>:
 8007ed8:	2a01      	cmp	r2, #1
 8007eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ede:	4606      	mov	r6, r0
 8007ee0:	4617      	mov	r7, r2
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	4698      	mov	r8, r3
 8007ee6:	8805      	ldrh	r5, [r0, #0]
 8007ee8:	d053      	beq.n	8007f92 <arm_cfft_f32+0xba>
 8007eea:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007eee:	d04b      	beq.n	8007f88 <arm_cfft_f32+0xb0>
 8007ef0:	d916      	bls.n	8007f20 <arm_cfft_f32+0x48>
 8007ef2:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8007ef6:	d01a      	beq.n	8007f2e <arm_cfft_f32+0x56>
 8007ef8:	d95a      	bls.n	8007fb0 <arm_cfft_f32+0xd8>
 8007efa:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8007efe:	d043      	beq.n	8007f88 <arm_cfft_f32+0xb0>
 8007f00:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8007f04:	d105      	bne.n	8007f12 <arm_cfft_f32+0x3a>
 8007f06:	4620      	mov	r0, r4
 8007f08:	4629      	mov	r1, r5
 8007f0a:	6872      	ldr	r2, [r6, #4]
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	f000 fa2d 	bl	800836c <arm_radix8_butterfly_f32>
 8007f12:	f1b8 0f00 	cmp.w	r8, #0
 8007f16:	d111      	bne.n	8007f3c <arm_cfft_f32+0x64>
 8007f18:	2f01      	cmp	r7, #1
 8007f1a:	d016      	beq.n	8007f4a <arm_cfft_f32+0x72>
 8007f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f20:	2d20      	cmp	r5, #32
 8007f22:	d031      	beq.n	8007f88 <arm_cfft_f32+0xb0>
 8007f24:	d948      	bls.n	8007fb8 <arm_cfft_f32+0xe0>
 8007f26:	2d40      	cmp	r5, #64	@ 0x40
 8007f28:	d0ed      	beq.n	8007f06 <arm_cfft_f32+0x2e>
 8007f2a:	2d80      	cmp	r5, #128	@ 0x80
 8007f2c:	d1f1      	bne.n	8007f12 <arm_cfft_f32+0x3a>
 8007f2e:	4630      	mov	r0, r6
 8007f30:	4621      	mov	r1, r4
 8007f32:	f7ff fca7 	bl	8007884 <arm_cfft_radix8by2_f32>
 8007f36:	f1b8 0f00 	cmp.w	r8, #0
 8007f3a:	d0ed      	beq.n	8007f18 <arm_cfft_f32+0x40>
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	89b1      	ldrh	r1, [r6, #12]
 8007f40:	68b2      	ldr	r2, [r6, #8]
 8007f42:	f7f8 f9cd 	bl	80002e0 <arm_bitreversal_32>
 8007f46:	2f01      	cmp	r7, #1
 8007f48:	d1e8      	bne.n	8007f1c <arm_cfft_f32+0x44>
 8007f4a:	ee07 5a90 	vmov	s15, r5
 8007f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f52:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007f56:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8007f5a:	2d00      	cmp	r5, #0
 8007f5c:	d0de      	beq.n	8007f1c <arm_cfft_f32+0x44>
 8007f5e:	f104 0108 	add.w	r1, r4, #8
 8007f62:	2300      	movs	r3, #0
 8007f64:	ed11 7a02 	vldr	s14, [r1, #-8]
 8007f68:	3301      	adds	r3, #1
 8007f6a:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007f6e:	3108      	adds	r1, #8
 8007f70:	429d      	cmp	r5, r3
 8007f72:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007f76:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007f7a:	ed01 7a04 	vstr	s14, [r1, #-16]
 8007f7e:	ed41 7a03 	vstr	s15, [r1, #-12]
 8007f82:	d1ef      	bne.n	8007f64 <arm_cfft_f32+0x8c>
 8007f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f88:	4630      	mov	r0, r6
 8007f8a:	4621      	mov	r1, r4
 8007f8c:	f7ff fd4c 	bl	8007a28 <arm_cfft_radix8by4_f32>
 8007f90:	e7bf      	b.n	8007f12 <arm_cfft_f32+0x3a>
 8007f92:	b1a5      	cbz	r5, 8007fbe <arm_cfft_f32+0xe6>
 8007f94:	f101 030c 	add.w	r3, r1, #12
 8007f98:	2200      	movs	r2, #0
 8007f9a:	ed53 7a02 	vldr	s15, [r3, #-8]
 8007f9e:	3201      	adds	r2, #1
 8007fa0:	3308      	adds	r3, #8
 8007fa2:	eef1 7a67 	vneg.f32	s15, s15
 8007fa6:	4295      	cmp	r5, r2
 8007fa8:	ed43 7a04 	vstr	s15, [r3, #-16]
 8007fac:	d1f5      	bne.n	8007f9a <arm_cfft_f32+0xc2>
 8007fae:	e79c      	b.n	8007eea <arm_cfft_f32+0x12>
 8007fb0:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8007fb4:	d0a7      	beq.n	8007f06 <arm_cfft_f32+0x2e>
 8007fb6:	e7ac      	b.n	8007f12 <arm_cfft_f32+0x3a>
 8007fb8:	2d10      	cmp	r5, #16
 8007fba:	d0b8      	beq.n	8007f2e <arm_cfft_f32+0x56>
 8007fbc:	e7a9      	b.n	8007f12 <arm_cfft_f32+0x3a>
 8007fbe:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007fc2:	d896      	bhi.n	8007ef2 <arm_cfft_f32+0x1a>
 8007fc4:	e7ac      	b.n	8007f20 <arm_cfft_f32+0x48>
 8007fc6:	bf00      	nop

08007fc8 <arm_biquad_cascade_df1_init_f32>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	4604      	mov	r4, r0
 8007fcc:	4608      	mov	r0, r1
 8007fce:	461d      	mov	r5, r3
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	60a2      	str	r2, [r4, #8]
 8007fd4:	0102      	lsls	r2, r0, #4
 8007fd6:	6020      	str	r0, [r4, #0]
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f000 fe18 	bl	8008c0e <memset>
 8007fde:	6065      	str	r5, [r4, #4]
 8007fe0:	bd38      	pop	{r3, r4, r5, pc}
 8007fe2:	bf00      	nop

08007fe4 <arm_biquad_cascade_df1_f32>:
 8007fe4:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8007fe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fec:	4696      	mov	lr, r2
 8007fee:	6886      	ldr	r6, [r0, #8]
 8007ff0:	6845      	ldr	r5, [r0, #4]
 8007ff2:	ea4f 180c 	mov.w	r8, ip, lsl #4
 8007ff6:	f003 0203 	and.w	r2, r3, #3
 8007ffa:	3614      	adds	r6, #20
 8007ffc:	3510      	adds	r5, #16
 8007ffe:	6807      	ldr	r7, [r0, #0]
 8008000:	eb0e 0908 	add.w	r9, lr, r8
 8008004:	ed56 3a05 	vldr	s7, [r6, #-20]	@ 0xffffffec
 8008008:	ed16 3a04 	vldr	s6, [r6, #-16]
 800800c:	ed56 2a03 	vldr	s5, [r6, #-12]
 8008010:	ed16 2a02 	vldr	s4, [r6, #-8]
 8008014:	ed56 1a01 	vldr	s3, [r6, #-4]
 8008018:	ed15 1a04 	vldr	s2, [r5, #-16]
 800801c:	ed55 0a03 	vldr	s1, [r5, #-12]
 8008020:	ed55 7a02 	vldr	s15, [r5, #-8]
 8008024:	ed15 6a01 	vldr	s12, [r5, #-4]
 8008028:	f1bc 0f00 	cmp.w	ip, #0
 800802c:	f000 80a3 	beq.w	8008176 <arm_biquad_cascade_df1_f32+0x192>
 8008030:	f101 0010 	add.w	r0, r1, #16
 8008034:	f10e 0310 	add.w	r3, lr, #16
 8008038:	4664      	mov	r4, ip
 800803a:	ed10 4a04 	vldr	s8, [r0, #-16]
 800803e:	ee23 7a01 	vmul.f32	s14, s6, s2
 8008042:	ee62 0aa0 	vmul.f32	s1, s5, s1
 8008046:	3c01      	subs	r4, #1
 8008048:	ee23 5a84 	vmul.f32	s10, s7, s8
 800804c:	f100 0010 	add.w	r0, r0, #16
 8008050:	ee22 0a27 	vmul.f32	s0, s4, s15
 8008054:	f103 0310 	add.w	r3, r3, #16
 8008058:	ee21 6a86 	vmul.f32	s12, s3, s12
 800805c:	ee75 4a07 	vadd.f32	s9, s10, s14
 8008060:	ee61 6aa7 	vmul.f32	s13, s3, s15
 8008064:	ee63 5a04 	vmul.f32	s11, s6, s8
 8008068:	ee34 7aa0 	vadd.f32	s14, s9, s1
 800806c:	ee22 1a81 	vmul.f32	s2, s5, s2
 8008070:	ee22 4a84 	vmul.f32	s8, s5, s8
 8008074:	ee37 7a00 	vadd.f32	s14, s14, s0
 8008078:	ee37 6a06 	vadd.f32	s12, s14, s12
 800807c:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 8008080:	ee22 7a06 	vmul.f32	s14, s4, s12
 8008084:	ed50 7a07 	vldr	s15, [r0, #-28]	@ 0xffffffe4
 8008088:	ee21 6a86 	vmul.f32	s12, s3, s12
 800808c:	ee23 5aa7 	vmul.f32	s10, s7, s15
 8008090:	ee23 0a27 	vmul.f32	s0, s6, s15
 8008094:	ee62 4aa7 	vmul.f32	s9, s5, s15
 8008098:	ee35 5a25 	vadd.f32	s10, s10, s11
 800809c:	ee75 5a01 	vadd.f32	s11, s10, s2
 80080a0:	ee75 5a87 	vadd.f32	s11, s11, s14
 80080a4:	ee75 6aa6 	vadd.f32	s13, s11, s13
 80080a8:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80080ac:	ee62 7a26 	vmul.f32	s15, s4, s13
 80080b0:	ed50 0a06 	vldr	s1, [r0, #-24]	@ 0xffffffe8
 80080b4:	ee61 5aa6 	vmul.f32	s11, s3, s13
 80080b8:	ee23 5aa0 	vmul.f32	s10, s7, s1
 80080bc:	ee23 7a20 	vmul.f32	s14, s6, s1
 80080c0:	ee35 5a00 	vadd.f32	s10, s10, s0
 80080c4:	ee75 6a04 	vadd.f32	s13, s10, s8
 80080c8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80080cc:	ee36 6a86 	vadd.f32	s12, s13, s12
 80080d0:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 80080d4:	ee62 7a06 	vmul.f32	s15, s4, s12
 80080d8:	ed10 1a05 	vldr	s2, [r0, #-20]	@ 0xffffffec
 80080dc:	ee63 6a81 	vmul.f32	s13, s7, s2
 80080e0:	ee36 7a87 	vadd.f32	s14, s13, s14
 80080e4:	ee37 7a24 	vadd.f32	s14, s14, s9
 80080e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080ec:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80080f0:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 80080f4:	d1a1      	bne.n	800803a <arm_biquad_cascade_df1_f32+0x56>
 80080f6:	4441      	add	r1, r8
 80080f8:	4648      	mov	r0, r9
 80080fa:	b39a      	cbz	r2, 8008164 <arm_biquad_cascade_df1_f32+0x180>
 80080fc:	4613      	mov	r3, r2
 80080fe:	e003      	b.n	8008108 <arm_biquad_cascade_df1_f32+0x124>
 8008100:	eef0 7a45 	vmov.f32	s15, s10
 8008104:	eeb0 1a47 	vmov.f32	s2, s14
 8008108:	ecb1 7a01 	vldmia	r1!, {s14}
 800810c:	ee63 4a01 	vmul.f32	s9, s6, s2
 8008110:	ee62 5aa0 	vmul.f32	s11, s5, s1
 8008114:	3b01      	subs	r3, #1
 8008116:	ee23 4a87 	vmul.f32	s8, s7, s14
 800811a:	ee22 5a27 	vmul.f32	s10, s4, s15
 800811e:	ee61 6a86 	vmul.f32	s13, s3, s12
 8008122:	ee74 4a24 	vadd.f32	s9, s8, s9
 8008126:	eef0 0a41 	vmov.f32	s1, s2
 800812a:	eeb0 6a67 	vmov.f32	s12, s15
 800812e:	ee74 4aa5 	vadd.f32	s9, s9, s11
 8008132:	ee34 5a85 	vadd.f32	s10, s9, s10
 8008136:	ee35 5a26 	vadd.f32	s10, s10, s13
 800813a:	eca0 5a01 	vstmia	r0!, {s10}
 800813e:	d1df      	bne.n	8008100 <arm_biquad_cascade_df1_f32+0x11c>
 8008140:	3f01      	subs	r7, #1
 8008142:	ed05 7a04 	vstr	s14, [r5, #-16]
 8008146:	ed05 1a03 	vstr	s2, [r5, #-12]
 800814a:	f106 0614 	add.w	r6, r6, #20
 800814e:	ed05 5a02 	vstr	s10, [r5, #-8]
 8008152:	4671      	mov	r1, lr
 8008154:	ed45 7a01 	vstr	s15, [r5, #-4]
 8008158:	f105 0510 	add.w	r5, r5, #16
 800815c:	f47f af52 	bne.w	8008004 <arm_biquad_cascade_df1_f32+0x20>
 8008160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008164:	eeb0 5a67 	vmov.f32	s10, s15
 8008168:	eeb0 7a41 	vmov.f32	s14, s2
 800816c:	eef0 7a46 	vmov.f32	s15, s12
 8008170:	eeb0 1a60 	vmov.f32	s2, s1
 8008174:	e7e4      	b.n	8008140 <arm_biquad_cascade_df1_f32+0x15c>
 8008176:	4670      	mov	r0, lr
 8008178:	e7bf      	b.n	80080fa <arm_biquad_cascade_df1_f32+0x116>
 800817a:	bf00      	nop

0800817c <arm_scale_f32>:
 800817c:	b470      	push	{r4, r5, r6}
 800817e:	0896      	lsrs	r6, r2, #2
 8008180:	d025      	beq.n	80081ce <arm_scale_f32+0x52>
 8008182:	f100 0410 	add.w	r4, r0, #16
 8008186:	f101 0310 	add.w	r3, r1, #16
 800818a:	4635      	mov	r5, r6
 800818c:	ed14 6a04 	vldr	s12, [r4, #-16]
 8008190:	3d01      	subs	r5, #1
 8008192:	ed54 6a03 	vldr	s13, [r4, #-12]
 8008196:	f103 0310 	add.w	r3, r3, #16
 800819a:	ed14 7a02 	vldr	s14, [r4, #-8]
 800819e:	ee26 6a00 	vmul.f32	s12, s12, s0
 80081a2:	ed54 7a01 	vldr	s15, [r4, #-4]
 80081a6:	ee66 6a80 	vmul.f32	s13, s13, s0
 80081aa:	ee27 7a00 	vmul.f32	s14, s14, s0
 80081ae:	f104 0410 	add.w	r4, r4, #16
 80081b2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80081b6:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 80081ba:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80081be:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 80081c2:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 80081c6:	d1e1      	bne.n	800818c <arm_scale_f32+0x10>
 80081c8:	0136      	lsls	r6, r6, #4
 80081ca:	4430      	add	r0, r6
 80081cc:	4431      	add	r1, r6
 80081ce:	f012 0203 	ands.w	r2, r2, #3
 80081d2:	d007      	beq.n	80081e4 <arm_scale_f32+0x68>
 80081d4:	ecf0 7a01 	vldmia	r0!, {s15}
 80081d8:	3a01      	subs	r2, #1
 80081da:	ee67 7a80 	vmul.f32	s15, s15, s0
 80081de:	ece1 7a01 	vstmia	r1!, {s15}
 80081e2:	d1f7      	bne.n	80081d4 <arm_scale_f32+0x58>
 80081e4:	bc70      	pop	{r4, r5, r6}
 80081e6:	4770      	bx	lr

080081e8 <arm_offset_f32>:
 80081e8:	b470      	push	{r4, r5, r6}
 80081ea:	0896      	lsrs	r6, r2, #2
 80081ec:	d025      	beq.n	800823a <arm_offset_f32+0x52>
 80081ee:	f100 0410 	add.w	r4, r0, #16
 80081f2:	f101 0310 	add.w	r3, r1, #16
 80081f6:	4635      	mov	r5, r6
 80081f8:	ed14 6a04 	vldr	s12, [r4, #-16]
 80081fc:	3d01      	subs	r5, #1
 80081fe:	ed54 6a03 	vldr	s13, [r4, #-12]
 8008202:	f103 0310 	add.w	r3, r3, #16
 8008206:	ed14 7a02 	vldr	s14, [r4, #-8]
 800820a:	ee36 6a00 	vadd.f32	s12, s12, s0
 800820e:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008212:	ee76 6a80 	vadd.f32	s13, s13, s0
 8008216:	ee37 7a00 	vadd.f32	s14, s14, s0
 800821a:	f104 0410 	add.w	r4, r4, #16
 800821e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008222:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 8008226:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 800822a:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 800822e:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8008232:	d1e1      	bne.n	80081f8 <arm_offset_f32+0x10>
 8008234:	0136      	lsls	r6, r6, #4
 8008236:	4430      	add	r0, r6
 8008238:	4431      	add	r1, r6
 800823a:	f012 0203 	ands.w	r2, r2, #3
 800823e:	d007      	beq.n	8008250 <arm_offset_f32+0x68>
 8008240:	ecf0 7a01 	vldmia	r0!, {s15}
 8008244:	3a01      	subs	r2, #1
 8008246:	ee77 7a80 	vadd.f32	s15, s15, s0
 800824a:	ece1 7a01 	vstmia	r1!, {s15}
 800824e:	d1f7      	bne.n	8008240 <arm_offset_f32+0x58>
 8008250:	bc70      	pop	{r4, r5, r6}
 8008252:	4770      	bx	lr

08008254 <arm_mult_f32>:
 8008254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008256:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800825a:	d033      	beq.n	80082c4 <arm_mult_f32+0x70>
 800825c:	f100 0610 	add.w	r6, r0, #16
 8008260:	f101 0510 	add.w	r5, r1, #16
 8008264:	f102 0410 	add.w	r4, r2, #16
 8008268:	4677      	mov	r7, lr
 800826a:	ed16 7a04 	vldr	s14, [r6, #-16]
 800826e:	3f01      	subs	r7, #1
 8008270:	ed15 6a04 	vldr	s12, [r5, #-16]
 8008274:	f106 0610 	add.w	r6, r6, #16
 8008278:	ed56 7a06 	vldr	s15, [r6, #-24]	@ 0xffffffe8
 800827c:	f105 0510 	add.w	r5, r5, #16
 8008280:	ee27 6a06 	vmul.f32	s12, s14, s12
 8008284:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 8008288:	ed16 7a07 	vldr	s14, [r6, #-28]	@ 0xffffffe4
 800828c:	f104 0410 	add.w	r4, r4, #16
 8008290:	ed55 5a07 	vldr	s11, [r5, #-28]	@ 0xffffffe4
 8008294:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008298:	ed56 7a05 	vldr	s15, [r6, #-20]	@ 0xffffffec
 800829c:	ed04 6a08 	vstr	s12, [r4, #-32]	@ 0xffffffe0
 80082a0:	ee27 7a25 	vmul.f32	s14, s14, s11
 80082a4:	ed15 6a05 	vldr	s12, [r5, #-20]	@ 0xffffffec
 80082a8:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 80082ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80082b0:	ed04 7a07 	vstr	s14, [r4, #-28]	@ 0xffffffe4
 80082b4:	ed44 7a05 	vstr	s15, [r4, #-20]	@ 0xffffffec
 80082b8:	d1d7      	bne.n	800826a <arm_mult_f32+0x16>
 80082ba:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80082be:	4420      	add	r0, r4
 80082c0:	4421      	add	r1, r4
 80082c2:	4422      	add	r2, r4
 80082c4:	f013 0303 	ands.w	r3, r3, #3
 80082c8:	d009      	beq.n	80082de <arm_mult_f32+0x8a>
 80082ca:	ecf0 7a01 	vldmia	r0!, {s15}
 80082ce:	3b01      	subs	r3, #1
 80082d0:	ecb1 7a01 	vldmia	r1!, {s14}
 80082d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80082d8:	ece2 7a01 	vstmia	r2!, {s15}
 80082dc:	d1f5      	bne.n	80082ca <arm_mult_f32+0x76>
 80082de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080082e0 <arm_add_f32>:
 80082e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082e2:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 80082e6:	d033      	beq.n	8008350 <arm_add_f32+0x70>
 80082e8:	f100 0610 	add.w	r6, r0, #16
 80082ec:	f101 0510 	add.w	r5, r1, #16
 80082f0:	f102 0410 	add.w	r4, r2, #16
 80082f4:	4677      	mov	r7, lr
 80082f6:	ed16 7a03 	vldr	s14, [r6, #-12]
 80082fa:	3f01      	subs	r7, #1
 80082fc:	ed56 7a02 	vldr	s15, [r6, #-8]
 8008300:	f105 0510 	add.w	r5, r5, #16
 8008304:	ed15 6a07 	vldr	s12, [r5, #-28]	@ 0xffffffe4
 8008308:	f106 0610 	add.w	r6, r6, #16
 800830c:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 8008310:	f104 0410 	add.w	r4, r4, #16
 8008314:	ed15 5a05 	vldr	s10, [r5, #-20]	@ 0xffffffec
 8008318:	ee37 6a06 	vadd.f32	s12, s14, s12
 800831c:	ed55 5a08 	vldr	s11, [r5, #-32]	@ 0xffffffe0
 8008320:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8008324:	ed16 7a05 	vldr	s14, [r6, #-20]	@ 0xffffffec
 8008328:	ed56 7a08 	vldr	s15, [r6, #-32]	@ 0xffffffe0
 800832c:	ee37 7a05 	vadd.f32	s14, s14, s10
 8008330:	ed04 6a07 	vstr	s12, [r4, #-28]	@ 0xffffffe4
 8008334:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8008338:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 800833c:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 8008340:	ed44 7a08 	vstr	s15, [r4, #-32]	@ 0xffffffe0
 8008344:	d1d7      	bne.n	80082f6 <arm_add_f32+0x16>
 8008346:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800834a:	4420      	add	r0, r4
 800834c:	4421      	add	r1, r4
 800834e:	4422      	add	r2, r4
 8008350:	f013 0303 	ands.w	r3, r3, #3
 8008354:	d009      	beq.n	800836a <arm_add_f32+0x8a>
 8008356:	ecf0 7a01 	vldmia	r0!, {s15}
 800835a:	3b01      	subs	r3, #1
 800835c:	ecb1 7a01 	vldmia	r1!, {s14}
 8008360:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008364:	ece2 7a01 	vstmia	r2!, {s15}
 8008368:	d1f5      	bne.n	8008356 <arm_add_f32+0x76>
 800836a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800836c <arm_radix8_butterfly_f32>:
 800836c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008370:	469e      	mov	lr, r3
 8008372:	1d03      	adds	r3, r0, #4
 8008374:	4683      	mov	fp, r0
 8008376:	468a      	mov	sl, r1
 8008378:	4688      	mov	r8, r1
 800837a:	469c      	mov	ip, r3
 800837c:	ed2d 8b10 	vpush	{d8-d15}
 8008380:	ed9f 9ac4 	vldr	s18, [pc, #784]	@ 8008694 <arm_radix8_butterfly_f32+0x328>
 8008384:	b09f      	sub	sp, #124	@ 0x7c
 8008386:	921c      	str	r2, [sp, #112]	@ 0x70
 8008388:	931d      	str	r3, [sp, #116]	@ 0x74
 800838a:	ea4f 03d8 	mov.w	r3, r8, lsr #3
 800838e:	f04f 0900 	mov.w	r9, #0
 8008392:	461a      	mov	r2, r3
 8008394:	930e      	str	r3, [sp, #56]	@ 0x38
 8008396:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800839a:	0051      	lsls	r1, r2, #1
 800839c:	4608      	mov	r0, r1
 800839e:	9103      	str	r1, [sp, #12]
 80083a0:	00d1      	lsls	r1, r2, #3
 80083a2:	1885      	adds	r5, r0, r2
 80083a4:	0110      	lsls	r0, r2, #4
 80083a6:	eb0b 0601 	add.w	r6, fp, r1
 80083aa:	9101      	str	r1, [sp, #4]
 80083ac:	18ac      	adds	r4, r5, r2
 80083ae:	9002      	str	r0, [sp, #8]
 80083b0:	1877      	adds	r7, r6, r1
 80083b2:	4611      	mov	r1, r2
 80083b4:	4422      	add	r2, r4
 80083b6:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 80083ba:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 80083be:	1850      	adds	r0, r2, r1
 80083c0:	eb0b 02c2 	add.w	r2, fp, r2, lsl #3
 80083c4:	4401      	add	r1, r0
 80083c6:	3204      	adds	r2, #4
 80083c8:	eb0b 00c0 	add.w	r0, fp, r0, lsl #3
 80083cc:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 80083d0:	3104      	adds	r1, #4
 80083d2:	ed1c 7a01 	vldr	s14, [ip, #-4]
 80083d6:	44c1      	add	r9, r8
 80083d8:	edd4 6a00 	vldr	s13, [r4]
 80083dc:	ed97 6a00 	vldr	s12, [r7]
 80083e0:	45ca      	cmp	sl, r9
 80083e2:	edd0 7a00 	vldr	s15, [r0]
 80083e6:	ee37 5a66 	vsub.f32	s10, s14, s13
 80083ea:	edd6 5a00 	vldr	s11, [r6]
 80083ee:	ee37 2a26 	vadd.f32	s4, s14, s13
 80083f2:	ee76 2a67 	vsub.f32	s5, s12, s15
 80083f6:	edd5 6a00 	vldr	s13, [r5]
 80083fa:	ed12 7a01 	vldr	s14, [r2, #-4]
 80083fe:	ee76 4a27 	vadd.f32	s9, s12, s15
 8008402:	ed11 6a01 	vldr	s12, [r1, #-4]
 8008406:	ee75 1a87 	vadd.f32	s3, s11, s14
 800840a:	ee36 4a86 	vadd.f32	s8, s13, s12
 800840e:	ee72 7a24 	vadd.f32	s15, s4, s9
 8008412:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008416:	ee76 5ac6 	vsub.f32	s11, s13, s12
 800841a:	ee31 6a84 	vadd.f32	s12, s3, s8
 800841e:	ee32 2a64 	vsub.f32	s4, s4, s9
 8008422:	ee77 6a65 	vsub.f32	s13, s14, s11
 8008426:	ee77 4a86 	vadd.f32	s9, s15, s12
 800842a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800842e:	ee37 7a25 	vadd.f32	s14, s14, s11
 8008432:	ed4c 4a01 	vstr	s9, [ip, #-4]
 8008436:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800843a:	edc4 7a00 	vstr	s15, [r4]
 800843e:	ee66 6a89 	vmul.f32	s13, s13, s18
 8008442:	edd6 5a01 	vldr	s11, [r6, #4]
 8008446:	ee27 6a09 	vmul.f32	s12, s14, s18
 800844a:	edd5 3a01 	vldr	s7, [r5, #4]
 800844e:	ed92 4a00 	vldr	s8, [r2]
 8008452:	ee35 1a26 	vadd.f32	s2, s10, s13
 8008456:	edd1 4a00 	vldr	s9, [r1]
 800845a:	ee75 6a66 	vsub.f32	s13, s10, s13
 800845e:	ee35 3ac4 	vsub.f32	s6, s11, s8
 8008462:	ed94 0a01 	vldr	s0, [r4, #4]
 8008466:	ee73 7ae4 	vsub.f32	s15, s7, s9
 800846a:	ed9c 7a00 	vldr	s14, [ip]
 800846e:	edd0 0a01 	vldr	s1, [r0, #4]
 8008472:	ee35 4a84 	vadd.f32	s8, s11, s8
 8008476:	ed97 5a01 	vldr	s10, [r7, #4]
 800847a:	ee73 4aa4 	vadd.f32	s9, s7, s9
 800847e:	ee73 5a27 	vadd.f32	s11, s6, s15
 8008482:	ee77 3a00 	vadd.f32	s7, s14, s0
 8008486:	ee33 3a67 	vsub.f32	s6, s6, s15
 800848a:	ee37 7a40 	vsub.f32	s14, s14, s0
 800848e:	ee35 0a20 	vadd.f32	s0, s10, s1
 8008492:	ee63 7a09 	vmul.f32	s15, s6, s18
 8008496:	ee35 5a60 	vsub.f32	s10, s10, s1
 800849a:	ee33 3a80 	vadd.f32	s6, s7, s0
 800849e:	ee74 0a24 	vadd.f32	s1, s8, s9
 80084a2:	ee65 5a89 	vmul.f32	s11, s11, s18
 80084a6:	ee74 4a64 	vsub.f32	s9, s8, s9
 80084aa:	ee33 4ac0 	vsub.f32	s8, s7, s0
 80084ae:	ee75 3a25 	vadd.f32	s7, s10, s11
 80084b2:	ee75 5a65 	vsub.f32	s11, s10, s11
 80084b6:	ee37 5a27 	vadd.f32	s10, s14, s15
 80084ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084be:	ee32 7a86 	vadd.f32	s14, s5, s12
 80084c2:	ee32 6ac6 	vsub.f32	s12, s5, s12
 80084c6:	ee73 2a20 	vadd.f32	s5, s6, s1
 80084ca:	ee33 3a60 	vsub.f32	s6, s6, s1
 80084ce:	ee72 0a24 	vadd.f32	s1, s4, s9
 80084d2:	edcc 2a00 	vstr	s5, [ip]
 80084d6:	ee72 4a64 	vsub.f32	s9, s4, s9
 80084da:	ed84 3a01 	vstr	s6, [r4, #4]
 80084de:	ee74 2a61 	vsub.f32	s5, s8, s3
 80084e2:	ee31 3a23 	vadd.f32	s6, s2, s7
 80084e6:	edc7 0a00 	vstr	s1, [r7]
 80084ea:	ee31 1a63 	vsub.f32	s2, s2, s7
 80084ee:	edc0 4a00 	vstr	s9, [r0]
 80084f2:	ee76 3aa5 	vadd.f32	s7, s13, s11
 80084f6:	edc7 2a01 	vstr	s5, [r7, #4]
 80084fa:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80084fe:	441c      	add	r4, r3
 8008500:	ee75 5a47 	vsub.f32	s11, s10, s14
 8008504:	449c      	add	ip, r3
 8008506:	ee35 5a07 	vadd.f32	s10, s10, s14
 800850a:	441f      	add	r7, r3
 800850c:	ee37 7ac6 	vsub.f32	s14, s15, s12
 8008510:	ee34 4a21 	vadd.f32	s8, s8, s3
 8008514:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008518:	ed80 4a01 	vstr	s8, [r0, #4]
 800851c:	4418      	add	r0, r3
 800851e:	ed86 3a00 	vstr	s6, [r6]
 8008522:	ed01 1a01 	vstr	s2, [r1, #-4]
 8008526:	ed42 3a01 	vstr	s7, [r2, #-4]
 800852a:	edc5 6a00 	vstr	s13, [r5]
 800852e:	edc6 5a01 	vstr	s11, [r6, #4]
 8008532:	441e      	add	r6, r3
 8008534:	ed81 5a00 	vstr	s10, [r1]
 8008538:	4419      	add	r1, r3
 800853a:	ed82 7a00 	vstr	s14, [r2]
 800853e:	441a      	add	r2, r3
 8008540:	edc5 7a01 	vstr	s15, [r5, #4]
 8008544:	441d      	add	r5, r3
 8008546:	f63f af44 	bhi.w	80083d2 <arm_radix8_butterfly_f32+0x66>
 800854a:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 800854c:	2f07      	cmp	r7, #7
 800854e:	f240 81e8 	bls.w	8008922 <arm_radix8_butterfly_f32+0x5b6>
 8008552:	9903      	ldr	r1, [sp, #12]
 8008554:	eb0e 054e 	add.w	r5, lr, lr, lsl #1
 8008558:	9e01      	ldr	r6, [sp, #4]
 800855a:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 800855e:	19ca      	adds	r2, r1, r7
 8008560:	1c4c      	adds	r4, r1, #1
 8008562:	eb05 010e 	add.w	r1, r5, lr
 8008566:	00ed      	lsls	r5, r5, #3
 8008568:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 800856c:	3608      	adds	r6, #8
 800856e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008570:	eb01 050e 	add.w	r5, r1, lr
 8008574:	00c9      	lsls	r1, r1, #3
 8008576:	443c      	add	r4, r7
 8008578:	9618      	str	r6, [sp, #96]	@ 0x60
 800857a:	00ee      	lsls	r6, r5, #3
 800857c:	460f      	mov	r7, r1
 800857e:	9114      	str	r1, [sp, #80]	@ 0x50
 8008580:	9902      	ldr	r1, [sp, #8]
 8008582:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 8008586:	9611      	str	r6, [sp, #68]	@ 0x44
 8008588:	00c0      	lsls	r0, r0, #3
 800858a:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800858c:	3108      	adds	r1, #8
 800858e:	3404      	adds	r4, #4
 8008590:	f04f 0901 	mov.w	r9, #1
 8008594:	9119      	str	r1, [sp, #100]	@ 0x64
 8008596:	eb05 010e 	add.w	r1, r5, lr
 800859a:	4635      	mov	r5, r6
 800859c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800859e:	9301      	str	r3, [sp, #4]
 80085a0:	443d      	add	r5, r7
 80085a2:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80085a4:	9507      	str	r5, [sp, #28]
 80085a6:	eb01 050e 	add.w	r5, r1, lr
 80085aa:	00c9      	lsls	r1, r1, #3
 80085ac:	19f7      	adds	r7, r6, r7
 80085ae:	00ed      	lsls	r5, r5, #3
 80085b0:	9110      	str	r1, [sp, #64]	@ 0x40
 80085b2:	00d1      	lsls	r1, r2, #3
 80085b4:	970a      	str	r7, [sp, #40]	@ 0x28
 80085b6:	462f      	mov	r7, r5
 80085b8:	9515      	str	r5, [sp, #84]	@ 0x54
 80085ba:	0112      	lsls	r2, r2, #4
 80085bc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80085be:	19f4      	adds	r4, r6, r7
 80085c0:	320c      	adds	r2, #12
 80085c2:	3108      	adds	r1, #8
 80085c4:	1975      	adds	r5, r6, r5
 80085c6:	9408      	str	r4, [sp, #32]
 80085c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80085ca:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80085ce:	9509      	str	r5, [sp, #36]	@ 0x24
 80085d0:	f100 020c 	add.w	r2, r0, #12
 80085d4:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80085d6:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 80085d8:	1975      	adds	r5, r6, r5
 80085da:	9216      	str	r2, [sp, #88]	@ 0x58
 80085dc:	1932      	adds	r2, r6, r4
 80085de:	911b      	str	r1, [sp, #108]	@ 0x6c
 80085e0:	9505      	str	r5, [sp, #20]
 80085e2:	ea4f 150e 	mov.w	r5, lr, lsl #4
 80085e6:	0179      	lsls	r1, r7, #5
 80085e8:	9204      	str	r2, [sp, #16]
 80085ea:	1972      	adds	r2, r6, r5
 80085ec:	9412      	str	r4, [sp, #72]	@ 0x48
 80085ee:	9513      	str	r5, [sp, #76]	@ 0x4c
 80085f0:	9206      	str	r2, [sp, #24]
 80085f2:	f101 0208 	add.w	r2, r1, #8
 80085f6:	921a      	str	r2, [sp, #104]	@ 0x68
 80085f8:	2200      	movs	r2, #0
 80085fa:	f102 0108 	add.w	r1, r2, #8
 80085fe:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008600:	46cc      	mov	ip, r9
 8008602:	460f      	mov	r7, r1
 8008604:	910c      	str	r1, [sp, #48]	@ 0x30
 8008606:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008608:	eb0b 0e07 	add.w	lr, fp, r7
 800860c:	9f04      	ldr	r7, [sp, #16]
 800860e:	188e      	adds	r6, r1, r2
 8008610:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8008612:	edd7 fa00 	vldr	s31, [r7]
 8008616:	9f06      	ldr	r7, [sp, #24]
 8008618:	188d      	adds	r5, r1, r2
 800861a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800861c:	445e      	add	r6, fp
 800861e:	ed97 fa00 	vldr	s30, [r7]
 8008622:	445d      	add	r5, fp
 8008624:	9f05      	ldr	r7, [sp, #20]
 8008626:	188c      	adds	r4, r1, r2
 8008628:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800862a:	edd7 ea00 	vldr	s29, [r7]
 800862e:	445c      	add	r4, fp
 8008630:	9f07      	ldr	r7, [sp, #28]
 8008632:	1888      	adds	r0, r1, r2
 8008634:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8008636:	ed97 ea00 	vldr	s28, [r7]
 800863a:	4458      	add	r0, fp
 800863c:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800863e:	4411      	add	r1, r2
 8008640:	441a      	add	r2, r3
 8008642:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008644:	edd7 da00 	vldr	s27, [r7]
 8008648:	4459      	add	r1, fp
 800864a:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800864c:	445a      	add	r2, fp
 800864e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008650:	ed97 da00 	vldr	s26, [r7]
 8008654:	9f08      	ldr	r7, [sp, #32]
 8008656:	edd7 ca00 	vldr	s25, [r7]
 800865a:	9f04      	ldr	r7, [sp, #16]
 800865c:	ed97 ca01 	vldr	s24, [r7, #4]
 8008660:	9f06      	ldr	r7, [sp, #24]
 8008662:	edd7 ba01 	vldr	s23, [r7, #4]
 8008666:	9f05      	ldr	r7, [sp, #20]
 8008668:	ed97 ba01 	vldr	s22, [r7, #4]
 800866c:	9f07      	ldr	r7, [sp, #28]
 800866e:	edd7 aa01 	vldr	s21, [r7, #4]
 8008672:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8008674:	ed97 aa01 	vldr	s20, [r7, #4]
 8008678:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800867a:	9b01      	ldr	r3, [sp, #4]
 800867c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008680:	9f08      	ldr	r7, [sp, #32]
 8008682:	edcd 7a02 	vstr	s15, [sp, #8]
 8008686:	edd7 7a01 	vldr	s15, [r7, #4]
 800868a:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 800868c:	edcd 7a03 	vstr	s15, [sp, #12]
 8008690:	e002      	b.n	8008698 <arm_radix8_butterfly_f32+0x32c>
 8008692:	bf00      	nop
 8008694:	3f3504f3 	.word	0x3f3504f3
 8008698:	ed90 2a00 	vldr	s4, [r0]
 800869c:	44c4      	add	ip, r8
 800869e:	ed96 7a00 	vldr	s14, [r6]
 80086a2:	ed94 8a00 	vldr	s16, [r4]
 80086a6:	45e2      	cmp	sl, ip
 80086a8:	ed52 7a01 	vldr	s15, [r2, #-4]
 80086ac:	ed95 5a00 	vldr	s10, [r5]
 80086b0:	ed51 5a01 	vldr	s11, [r1, #-4]
 80086b4:	ee38 6a27 	vadd.f32	s12, s16, s15
 80086b8:	ed9e 1a00 	vldr	s2, [lr]
 80086bc:	ee78 2a67 	vsub.f32	s5, s16, s15
 80086c0:	ed17 4a01 	vldr	s8, [r7, #-4]
 80086c4:	ee75 3a25 	vadd.f32	s7, s10, s11
 80086c8:	ee31 3a07 	vadd.f32	s6, s2, s14
 80086cc:	edde 4a01 	vldr	s9, [lr, #4]
 80086d0:	ee72 6a04 	vadd.f32	s13, s4, s8
 80086d4:	ee75 5a65 	vsub.f32	s11, s10, s11
 80086d8:	ee73 1a06 	vadd.f32	s3, s6, s12
 80086dc:	ee33 5aa6 	vadd.f32	s10, s7, s13
 80086e0:	ee32 4a44 	vsub.f32	s8, s4, s8
 80086e4:	ee31 1a47 	vsub.f32	s2, s2, s14
 80086e8:	ee31 7a85 	vadd.f32	s14, s3, s10
 80086ec:	ee75 7a84 	vadd.f32	s15, s11, s8
 80086f0:	ee33 3a46 	vsub.f32	s6, s6, s12
 80086f4:	ed8e 7a00 	vstr	s14, [lr]
 80086f8:	ee73 3ae6 	vsub.f32	s7, s7, s13
 80086fc:	ee67 7a89 	vmul.f32	s15, s15, s18
 8008700:	ed90 2a01 	vldr	s4, [r0, #4]
 8008704:	ed95 7a01 	vldr	s14, [r5, #4]
 8008708:	ee35 4ac4 	vsub.f32	s8, s11, s8
 800870c:	ed91 6a00 	vldr	s12, [r1]
 8008710:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8008714:	edd7 8a00 	vldr	s17, [r7]
 8008718:	ee32 8ae7 	vsub.f32	s16, s5, s15
 800871c:	ee72 5aa7 	vadd.f32	s11, s5, s15
 8008720:	edd2 0a00 	vldr	s1, [r2]
 8008724:	ee72 6a68 	vsub.f32	s13, s4, s17
 8008728:	edd6 7a01 	vldr	s15, [r6, #4]
 800872c:	ee77 2a46 	vsub.f32	s5, s14, s12
 8008730:	ee37 0a06 	vadd.f32	s0, s14, s12
 8008734:	ed94 7a01 	vldr	s14, [r4, #4]
 8008738:	ee32 6a28 	vadd.f32	s12, s4, s17
 800873c:	ee72 9ae6 	vsub.f32	s19, s5, s13
 8008740:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8008744:	ee72 2aa6 	vadd.f32	s5, s5, s13
 8008748:	ee77 6a20 	vadd.f32	s13, s14, s1
 800874c:	ee74 4ae7 	vsub.f32	s9, s9, s15
 8008750:	ee37 7a60 	vsub.f32	s14, s14, s1
 8008754:	ee24 4a09 	vmul.f32	s8, s8, s18
 8008758:	ee70 0a06 	vadd.f32	s1, s0, s12
 800875c:	ee69 7a89 	vmul.f32	s15, s19, s18
 8008760:	ee62 2a89 	vmul.f32	s5, s5, s18
 8008764:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008768:	ee32 0a26 	vadd.f32	s0, s4, s13
 800876c:	ee72 6a66 	vsub.f32	s13, s4, s13
 8008770:	ee77 8a62 	vsub.f32	s17, s14, s5
 8008774:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8008778:	ee74 7ae7 	vsub.f32	s15, s9, s15
 800877c:	ee77 4a22 	vadd.f32	s9, s14, s5
 8008780:	ee71 2a04 	vadd.f32	s5, s2, s8
 8008784:	ee31 7a44 	vsub.f32	s14, s2, s8
 8008788:	ee30 1a60 	vsub.f32	s2, s0, s1
 800878c:	ee73 1a06 	vadd.f32	s3, s6, s12
 8008790:	ee33 6a46 	vsub.f32	s12, s6, s12
 8008794:	ee36 3ae3 	vsub.f32	s6, s13, s7
 8008798:	ee37 4ac8 	vsub.f32	s8, s15, s16
 800879c:	ee76 6aa3 	vadd.f32	s13, s13, s7
 80087a0:	ee77 7a88 	vadd.f32	s15, s15, s16
 80087a4:	ee72 3a65 	vsub.f32	s7, s4, s11
 80087a8:	ee2a 8a81 	vmul.f32	s16, s21, s2
 80087ac:	ee72 5a25 	vadd.f32	s11, s4, s11
 80087b0:	ee2e 1a01 	vmul.f32	s2, s28, s2
 80087b4:	ee32 2aa4 	vadd.f32	s4, s5, s9
 80087b8:	ee72 4ae4 	vsub.f32	s9, s5, s9
 80087bc:	ee77 2a28 	vadd.f32	s5, s14, s17
 80087c0:	ee37 7a68 	vsub.f32	s14, s14, s17
 80087c4:	ee6e 8a05 	vmul.f32	s17, s28, s10
 80087c8:	ee2a 5a85 	vmul.f32	s10, s21, s10
 80087cc:	ee6f 9a21 	vmul.f32	s19, s30, s3
 80087d0:	ee70 0a20 	vadd.f32	s1, s0, s1
 80087d4:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 80087d8:	ee2b 0a83 	vmul.f32	s0, s23, s6
 80087dc:	ee2f 3a03 	vmul.f32	s6, s30, s6
 80087e0:	edce 0a01 	vstr	s1, [lr, #4]
 80087e4:	ee38 8a88 	vadd.f32	s16, s17, s16
 80087e8:	449e      	add	lr, r3
 80087ea:	ee6c 8a23 	vmul.f32	s17, s24, s7
 80087ee:	ee31 5a45 	vsub.f32	s10, s2, s10
 80087f2:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 80087f6:	ed86 8a00 	vstr	s16, [r6]
 80087fa:	ee39 0a80 	vadd.f32	s0, s19, s0
 80087fe:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008802:	ed86 5a01 	vstr	s10, [r6, #4]
 8008806:	ee6f 0a82 	vmul.f32	s1, s31, s4
 800880a:	edcd 3a01 	vstr	s7, [sp, #4]
 800880e:	ed9d 5a03 	vldr	s10, [sp, #12]
 8008812:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8008816:	eddd 3a02 	vldr	s7, [sp, #8]
 800881a:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 800881e:	ed84 0a00 	vstr	s0, [r4]
 8008822:	ee65 4a24 	vmul.f32	s9, s10, s9
 8008826:	ed84 3a01 	vstr	s6, [r4, #4]
 800882a:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800882e:	ee23 6a86 	vmul.f32	s12, s7, s12
 8008832:	eddd 3a01 	vldr	s7, [sp, #4]
 8008836:	ee25 5a25 	vmul.f32	s10, s10, s11
 800883a:	441e      	add	r6, r3
 800883c:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8008840:	441c      	add	r4, r3
 8008842:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8008846:	ee70 0aa8 	vadd.f32	s1, s1, s17
 800884a:	ee2e 3a87 	vmul.f32	s6, s29, s14
 800884e:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8008852:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8008856:	ee6d 6a26 	vmul.f32	s13, s26, s13
 800885a:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 800885e:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8008862:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8008866:	ee2b 7a07 	vmul.f32	s14, s22, s14
 800886a:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 800886e:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8008872:	ee38 8a01 	vadd.f32	s16, s16, s2
 8008876:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800887a:	ee39 5a85 	vadd.f32	s10, s19, s10
 800887e:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8008882:	ed02 8a01 	vstr	s16, [r2, #-4]
 8008886:	ee30 0a21 	vadd.f32	s0, s0, s3
 800888a:	ed82 6a00 	vstr	s12, [r2]
 800888e:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008892:	edc5 0a00 	vstr	s1, [r5]
 8008896:	ee33 3a28 	vadd.f32	s6, s6, s17
 800889a:	edc5 3a01 	vstr	s7, [r5, #4]
 800889e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80088a2:	ed07 5a01 	vstr	s10, [r7, #-4]
 80088a6:	edc7 4a00 	vstr	s9, [r7]
 80088aa:	441d      	add	r5, r3
 80088ac:	ed01 0a01 	vstr	s0, [r1, #-4]
 80088b0:	441a      	add	r2, r3
 80088b2:	edc1 2a00 	vstr	s5, [r1]
 80088b6:	441f      	add	r7, r3
 80088b8:	ed80 3a00 	vstr	s6, [r0]
 80088bc:	4419      	add	r1, r3
 80088be:	ed80 7a01 	vstr	s14, [r0, #4]
 80088c2:	4418      	add	r0, r3
 80088c4:	f63f aee8 	bhi.w	8008698 <arm_radix8_butterfly_f32+0x32c>
 80088c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80088ca:	f109 0901 	add.w	r9, r9, #1
 80088ce:	9301      	str	r3, [sp, #4]
 80088d0:	9b04      	ldr	r3, [sp, #16]
 80088d2:	4413      	add	r3, r2
 80088d4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80088d6:	9304      	str	r3, [sp, #16]
 80088d8:	9b06      	ldr	r3, [sp, #24]
 80088da:	4413      	add	r3, r2
 80088dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80088de:	9306      	str	r3, [sp, #24]
 80088e0:	9b05      	ldr	r3, [sp, #20]
 80088e2:	4413      	add	r3, r2
 80088e4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80088e6:	9305      	str	r3, [sp, #20]
 80088e8:	9b07      	ldr	r3, [sp, #28]
 80088ea:	4413      	add	r3, r2
 80088ec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80088ee:	9307      	str	r3, [sp, #28]
 80088f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088f2:	4413      	add	r3, r2
 80088f4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80088f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80088f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088fa:	4413      	add	r3, r2
 80088fc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80088fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008900:	9b08      	ldr	r3, [sp, #32]
 8008902:	4413      	add	r3, r2
 8008904:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008906:	9308      	str	r3, [sp, #32]
 8008908:	3208      	adds	r2, #8
 800890a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800890c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800890e:	4599      	cmp	r9, r3
 8008910:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008912:	f47f ae72 	bne.w	80085fa <arm_radix8_butterfly_f32+0x28e>
 8008916:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 800891a:	46c8      	mov	r8, r9
 800891c:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8008920:	e533      	b.n	800838a <arm_radix8_butterfly_f32+0x1e>
 8008922:	b01f      	add	sp, #124	@ 0x7c
 8008924:	ecbd 8b10 	vpop	{d8-d15}
 8008928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800892c <srand>:
 800892c:	b538      	push	{r3, r4, r5, lr}
 800892e:	4b10      	ldr	r3, [pc, #64]	@ (8008970 <srand+0x44>)
 8008930:	681d      	ldr	r5, [r3, #0]
 8008932:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008934:	4604      	mov	r4, r0
 8008936:	b9b3      	cbnz	r3, 8008966 <srand+0x3a>
 8008938:	2018      	movs	r0, #24
 800893a:	f000 fa4d 	bl	8008dd8 <malloc>
 800893e:	4602      	mov	r2, r0
 8008940:	6328      	str	r0, [r5, #48]	@ 0x30
 8008942:	b920      	cbnz	r0, 800894e <srand+0x22>
 8008944:	4b0b      	ldr	r3, [pc, #44]	@ (8008974 <srand+0x48>)
 8008946:	480c      	ldr	r0, [pc, #48]	@ (8008978 <srand+0x4c>)
 8008948:	2146      	movs	r1, #70	@ 0x46
 800894a:	f000 f9dd 	bl	8008d08 <__assert_func>
 800894e:	490b      	ldr	r1, [pc, #44]	@ (800897c <srand+0x50>)
 8008950:	4b0b      	ldr	r3, [pc, #44]	@ (8008980 <srand+0x54>)
 8008952:	e9c0 1300 	strd	r1, r3, [r0]
 8008956:	4b0b      	ldr	r3, [pc, #44]	@ (8008984 <srand+0x58>)
 8008958:	6083      	str	r3, [r0, #8]
 800895a:	230b      	movs	r3, #11
 800895c:	8183      	strh	r3, [r0, #12]
 800895e:	2100      	movs	r1, #0
 8008960:	2001      	movs	r0, #1
 8008962:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008966:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008968:	2200      	movs	r2, #0
 800896a:	611c      	str	r4, [r3, #16]
 800896c:	615a      	str	r2, [r3, #20]
 800896e:	bd38      	pop	{r3, r4, r5, pc}
 8008970:	24000050 	.word	0x24000050
 8008974:	080813f0 	.word	0x080813f0
 8008978:	08081407 	.word	0x08081407
 800897c:	abcd330e 	.word	0xabcd330e
 8008980:	e66d1234 	.word	0xe66d1234
 8008984:	0005deec 	.word	0x0005deec

08008988 <rand>:
 8008988:	4b16      	ldr	r3, [pc, #88]	@ (80089e4 <rand+0x5c>)
 800898a:	b510      	push	{r4, lr}
 800898c:	681c      	ldr	r4, [r3, #0]
 800898e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008990:	b9b3      	cbnz	r3, 80089c0 <rand+0x38>
 8008992:	2018      	movs	r0, #24
 8008994:	f000 fa20 	bl	8008dd8 <malloc>
 8008998:	4602      	mov	r2, r0
 800899a:	6320      	str	r0, [r4, #48]	@ 0x30
 800899c:	b920      	cbnz	r0, 80089a8 <rand+0x20>
 800899e:	4b12      	ldr	r3, [pc, #72]	@ (80089e8 <rand+0x60>)
 80089a0:	4812      	ldr	r0, [pc, #72]	@ (80089ec <rand+0x64>)
 80089a2:	2152      	movs	r1, #82	@ 0x52
 80089a4:	f000 f9b0 	bl	8008d08 <__assert_func>
 80089a8:	4911      	ldr	r1, [pc, #68]	@ (80089f0 <rand+0x68>)
 80089aa:	4b12      	ldr	r3, [pc, #72]	@ (80089f4 <rand+0x6c>)
 80089ac:	e9c0 1300 	strd	r1, r3, [r0]
 80089b0:	4b11      	ldr	r3, [pc, #68]	@ (80089f8 <rand+0x70>)
 80089b2:	6083      	str	r3, [r0, #8]
 80089b4:	230b      	movs	r3, #11
 80089b6:	8183      	strh	r3, [r0, #12]
 80089b8:	2100      	movs	r1, #0
 80089ba:	2001      	movs	r0, #1
 80089bc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80089c0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80089c2:	480e      	ldr	r0, [pc, #56]	@ (80089fc <rand+0x74>)
 80089c4:	690b      	ldr	r3, [r1, #16]
 80089c6:	694c      	ldr	r4, [r1, #20]
 80089c8:	4a0d      	ldr	r2, [pc, #52]	@ (8008a00 <rand+0x78>)
 80089ca:	4358      	muls	r0, r3
 80089cc:	fb02 0004 	mla	r0, r2, r4, r0
 80089d0:	fba3 3202 	umull	r3, r2, r3, r2
 80089d4:	3301      	adds	r3, #1
 80089d6:	eb40 0002 	adc.w	r0, r0, r2
 80089da:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80089de:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80089e2:	bd10      	pop	{r4, pc}
 80089e4:	24000050 	.word	0x24000050
 80089e8:	080813f0 	.word	0x080813f0
 80089ec:	08081407 	.word	0x08081407
 80089f0:	abcd330e 	.word	0xabcd330e
 80089f4:	e66d1234 	.word	0xe66d1234
 80089f8:	0005deec 	.word	0x0005deec
 80089fc:	5851f42d 	.word	0x5851f42d
 8008a00:	4c957f2d 	.word	0x4c957f2d

08008a04 <std>:
 8008a04:	2300      	movs	r3, #0
 8008a06:	b510      	push	{r4, lr}
 8008a08:	4604      	mov	r4, r0
 8008a0a:	e9c0 3300 	strd	r3, r3, [r0]
 8008a0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a12:	6083      	str	r3, [r0, #8]
 8008a14:	8181      	strh	r1, [r0, #12]
 8008a16:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a18:	81c2      	strh	r2, [r0, #14]
 8008a1a:	6183      	str	r3, [r0, #24]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	2208      	movs	r2, #8
 8008a20:	305c      	adds	r0, #92	@ 0x5c
 8008a22:	f000 f8f4 	bl	8008c0e <memset>
 8008a26:	4b0d      	ldr	r3, [pc, #52]	@ (8008a5c <std+0x58>)
 8008a28:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a60 <std+0x5c>)
 8008a2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008a64 <std+0x60>)
 8008a30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a32:	4b0d      	ldr	r3, [pc, #52]	@ (8008a68 <std+0x64>)
 8008a34:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a36:	4b0d      	ldr	r3, [pc, #52]	@ (8008a6c <std+0x68>)
 8008a38:	6224      	str	r4, [r4, #32]
 8008a3a:	429c      	cmp	r4, r3
 8008a3c:	d006      	beq.n	8008a4c <std+0x48>
 8008a3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008a42:	4294      	cmp	r4, r2
 8008a44:	d002      	beq.n	8008a4c <std+0x48>
 8008a46:	33d0      	adds	r3, #208	@ 0xd0
 8008a48:	429c      	cmp	r4, r3
 8008a4a:	d105      	bne.n	8008a58 <std+0x54>
 8008a4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a54:	f000 b954 	b.w	8008d00 <__retarget_lock_init_recursive>
 8008a58:	bd10      	pop	{r4, pc}
 8008a5a:	bf00      	nop
 8008a5c:	08008b89 	.word	0x08008b89
 8008a60:	08008bab 	.word	0x08008bab
 8008a64:	08008be3 	.word	0x08008be3
 8008a68:	08008c07 	.word	0x08008c07
 8008a6c:	2407e3d0 	.word	0x2407e3d0

08008a70 <stdio_exit_handler>:
 8008a70:	4a02      	ldr	r2, [pc, #8]	@ (8008a7c <stdio_exit_handler+0xc>)
 8008a72:	4903      	ldr	r1, [pc, #12]	@ (8008a80 <stdio_exit_handler+0x10>)
 8008a74:	4803      	ldr	r0, [pc, #12]	@ (8008a84 <stdio_exit_handler+0x14>)
 8008a76:	f000 b869 	b.w	8008b4c <_fwalk_sglue>
 8008a7a:	bf00      	nop
 8008a7c:	24000044 	.word	0x24000044
 8008a80:	0800904d 	.word	0x0800904d
 8008a84:	24000054 	.word	0x24000054

08008a88 <cleanup_stdio>:
 8008a88:	6841      	ldr	r1, [r0, #4]
 8008a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8008abc <cleanup_stdio+0x34>)
 8008a8c:	4299      	cmp	r1, r3
 8008a8e:	b510      	push	{r4, lr}
 8008a90:	4604      	mov	r4, r0
 8008a92:	d001      	beq.n	8008a98 <cleanup_stdio+0x10>
 8008a94:	f000 fada 	bl	800904c <_fflush_r>
 8008a98:	68a1      	ldr	r1, [r4, #8]
 8008a9a:	4b09      	ldr	r3, [pc, #36]	@ (8008ac0 <cleanup_stdio+0x38>)
 8008a9c:	4299      	cmp	r1, r3
 8008a9e:	d002      	beq.n	8008aa6 <cleanup_stdio+0x1e>
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f000 fad3 	bl	800904c <_fflush_r>
 8008aa6:	68e1      	ldr	r1, [r4, #12]
 8008aa8:	4b06      	ldr	r3, [pc, #24]	@ (8008ac4 <cleanup_stdio+0x3c>)
 8008aaa:	4299      	cmp	r1, r3
 8008aac:	d004      	beq.n	8008ab8 <cleanup_stdio+0x30>
 8008aae:	4620      	mov	r0, r4
 8008ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ab4:	f000 baca 	b.w	800904c <_fflush_r>
 8008ab8:	bd10      	pop	{r4, pc}
 8008aba:	bf00      	nop
 8008abc:	2407e3d0 	.word	0x2407e3d0
 8008ac0:	2407e438 	.word	0x2407e438
 8008ac4:	2407e4a0 	.word	0x2407e4a0

08008ac8 <global_stdio_init.part.0>:
 8008ac8:	b510      	push	{r4, lr}
 8008aca:	4b0b      	ldr	r3, [pc, #44]	@ (8008af8 <global_stdio_init.part.0+0x30>)
 8008acc:	4c0b      	ldr	r4, [pc, #44]	@ (8008afc <global_stdio_init.part.0+0x34>)
 8008ace:	4a0c      	ldr	r2, [pc, #48]	@ (8008b00 <global_stdio_init.part.0+0x38>)
 8008ad0:	601a      	str	r2, [r3, #0]
 8008ad2:	4620      	mov	r0, r4
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	2104      	movs	r1, #4
 8008ad8:	f7ff ff94 	bl	8008a04 <std>
 8008adc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	2109      	movs	r1, #9
 8008ae4:	f7ff ff8e 	bl	8008a04 <std>
 8008ae8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008aec:	2202      	movs	r2, #2
 8008aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008af2:	2112      	movs	r1, #18
 8008af4:	f7ff bf86 	b.w	8008a04 <std>
 8008af8:	2407e508 	.word	0x2407e508
 8008afc:	2407e3d0 	.word	0x2407e3d0
 8008b00:	08008a71 	.word	0x08008a71

08008b04 <__sfp_lock_acquire>:
 8008b04:	4801      	ldr	r0, [pc, #4]	@ (8008b0c <__sfp_lock_acquire+0x8>)
 8008b06:	f000 b8fc 	b.w	8008d02 <__retarget_lock_acquire_recursive>
 8008b0a:	bf00      	nop
 8008b0c:	2407e511 	.word	0x2407e511

08008b10 <__sfp_lock_release>:
 8008b10:	4801      	ldr	r0, [pc, #4]	@ (8008b18 <__sfp_lock_release+0x8>)
 8008b12:	f000 b8f7 	b.w	8008d04 <__retarget_lock_release_recursive>
 8008b16:	bf00      	nop
 8008b18:	2407e511 	.word	0x2407e511

08008b1c <__sinit>:
 8008b1c:	b510      	push	{r4, lr}
 8008b1e:	4604      	mov	r4, r0
 8008b20:	f7ff fff0 	bl	8008b04 <__sfp_lock_acquire>
 8008b24:	6a23      	ldr	r3, [r4, #32]
 8008b26:	b11b      	cbz	r3, 8008b30 <__sinit+0x14>
 8008b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b2c:	f7ff bff0 	b.w	8008b10 <__sfp_lock_release>
 8008b30:	4b04      	ldr	r3, [pc, #16]	@ (8008b44 <__sinit+0x28>)
 8008b32:	6223      	str	r3, [r4, #32]
 8008b34:	4b04      	ldr	r3, [pc, #16]	@ (8008b48 <__sinit+0x2c>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1f5      	bne.n	8008b28 <__sinit+0xc>
 8008b3c:	f7ff ffc4 	bl	8008ac8 <global_stdio_init.part.0>
 8008b40:	e7f2      	b.n	8008b28 <__sinit+0xc>
 8008b42:	bf00      	nop
 8008b44:	08008a89 	.word	0x08008a89
 8008b48:	2407e508 	.word	0x2407e508

08008b4c <_fwalk_sglue>:
 8008b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b50:	4607      	mov	r7, r0
 8008b52:	4688      	mov	r8, r1
 8008b54:	4614      	mov	r4, r2
 8008b56:	2600      	movs	r6, #0
 8008b58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b5c:	f1b9 0901 	subs.w	r9, r9, #1
 8008b60:	d505      	bpl.n	8008b6e <_fwalk_sglue+0x22>
 8008b62:	6824      	ldr	r4, [r4, #0]
 8008b64:	2c00      	cmp	r4, #0
 8008b66:	d1f7      	bne.n	8008b58 <_fwalk_sglue+0xc>
 8008b68:	4630      	mov	r0, r6
 8008b6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b6e:	89ab      	ldrh	r3, [r5, #12]
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d907      	bls.n	8008b84 <_fwalk_sglue+0x38>
 8008b74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b78:	3301      	adds	r3, #1
 8008b7a:	d003      	beq.n	8008b84 <_fwalk_sglue+0x38>
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	4638      	mov	r0, r7
 8008b80:	47c0      	blx	r8
 8008b82:	4306      	orrs	r6, r0
 8008b84:	3568      	adds	r5, #104	@ 0x68
 8008b86:	e7e9      	b.n	8008b5c <_fwalk_sglue+0x10>

08008b88 <__sread>:
 8008b88:	b510      	push	{r4, lr}
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b90:	f000 f868 	bl	8008c64 <_read_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	bfab      	itete	ge
 8008b98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8008b9c:	181b      	addge	r3, r3, r0
 8008b9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ba2:	bfac      	ite	ge
 8008ba4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ba6:	81a3      	strhlt	r3, [r4, #12]
 8008ba8:	bd10      	pop	{r4, pc}

08008baa <__swrite>:
 8008baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bae:	461f      	mov	r7, r3
 8008bb0:	898b      	ldrh	r3, [r1, #12]
 8008bb2:	05db      	lsls	r3, r3, #23
 8008bb4:	4605      	mov	r5, r0
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	4616      	mov	r6, r2
 8008bba:	d505      	bpl.n	8008bc8 <__swrite+0x1e>
 8008bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f000 f83c 	bl	8008c40 <_lseek_r>
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bd2:	81a3      	strh	r3, [r4, #12]
 8008bd4:	4632      	mov	r2, r6
 8008bd6:	463b      	mov	r3, r7
 8008bd8:	4628      	mov	r0, r5
 8008bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bde:	f000 b853 	b.w	8008c88 <_write_r>

08008be2 <__sseek>:
 8008be2:	b510      	push	{r4, lr}
 8008be4:	460c      	mov	r4, r1
 8008be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bea:	f000 f829 	bl	8008c40 <_lseek_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	bf15      	itete	ne
 8008bf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bfe:	81a3      	strheq	r3, [r4, #12]
 8008c00:	bf18      	it	ne
 8008c02:	81a3      	strhne	r3, [r4, #12]
 8008c04:	bd10      	pop	{r4, pc}

08008c06 <__sclose>:
 8008c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c0a:	f000 b809 	b.w	8008c20 <_close_r>

08008c0e <memset>:
 8008c0e:	4402      	add	r2, r0
 8008c10:	4603      	mov	r3, r0
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d100      	bne.n	8008c18 <memset+0xa>
 8008c16:	4770      	bx	lr
 8008c18:	f803 1b01 	strb.w	r1, [r3], #1
 8008c1c:	e7f9      	b.n	8008c12 <memset+0x4>
	...

08008c20 <_close_r>:
 8008c20:	b538      	push	{r3, r4, r5, lr}
 8008c22:	4d06      	ldr	r5, [pc, #24]	@ (8008c3c <_close_r+0x1c>)
 8008c24:	2300      	movs	r3, #0
 8008c26:	4604      	mov	r4, r0
 8008c28:	4608      	mov	r0, r1
 8008c2a:	602b      	str	r3, [r5, #0]
 8008c2c:	f7f9 fb5c 	bl	80022e8 <_close>
 8008c30:	1c43      	adds	r3, r0, #1
 8008c32:	d102      	bne.n	8008c3a <_close_r+0x1a>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	b103      	cbz	r3, 8008c3a <_close_r+0x1a>
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	bd38      	pop	{r3, r4, r5, pc}
 8008c3c:	2407e50c 	.word	0x2407e50c

08008c40 <_lseek_r>:
 8008c40:	b538      	push	{r3, r4, r5, lr}
 8008c42:	4d07      	ldr	r5, [pc, #28]	@ (8008c60 <_lseek_r+0x20>)
 8008c44:	4604      	mov	r4, r0
 8008c46:	4608      	mov	r0, r1
 8008c48:	4611      	mov	r1, r2
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	602a      	str	r2, [r5, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f7f9 fb56 	bl	8002300 <_lseek>
 8008c54:	1c43      	adds	r3, r0, #1
 8008c56:	d102      	bne.n	8008c5e <_lseek_r+0x1e>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	b103      	cbz	r3, 8008c5e <_lseek_r+0x1e>
 8008c5c:	6023      	str	r3, [r4, #0]
 8008c5e:	bd38      	pop	{r3, r4, r5, pc}
 8008c60:	2407e50c 	.word	0x2407e50c

08008c64 <_read_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4d07      	ldr	r5, [pc, #28]	@ (8008c84 <_read_r+0x20>)
 8008c68:	4604      	mov	r4, r0
 8008c6a:	4608      	mov	r0, r1
 8008c6c:	4611      	mov	r1, r2
 8008c6e:	2200      	movs	r2, #0
 8008c70:	602a      	str	r2, [r5, #0]
 8008c72:	461a      	mov	r2, r3
 8008c74:	f7f9 fb1c 	bl	80022b0 <_read>
 8008c78:	1c43      	adds	r3, r0, #1
 8008c7a:	d102      	bne.n	8008c82 <_read_r+0x1e>
 8008c7c:	682b      	ldr	r3, [r5, #0]
 8008c7e:	b103      	cbz	r3, 8008c82 <_read_r+0x1e>
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	bd38      	pop	{r3, r4, r5, pc}
 8008c84:	2407e50c 	.word	0x2407e50c

08008c88 <_write_r>:
 8008c88:	b538      	push	{r3, r4, r5, lr}
 8008c8a:	4d07      	ldr	r5, [pc, #28]	@ (8008ca8 <_write_r+0x20>)
 8008c8c:	4604      	mov	r4, r0
 8008c8e:	4608      	mov	r0, r1
 8008c90:	4611      	mov	r1, r2
 8008c92:	2200      	movs	r2, #0
 8008c94:	602a      	str	r2, [r5, #0]
 8008c96:	461a      	mov	r2, r3
 8008c98:	f7f9 fb18 	bl	80022cc <_write>
 8008c9c:	1c43      	adds	r3, r0, #1
 8008c9e:	d102      	bne.n	8008ca6 <_write_r+0x1e>
 8008ca0:	682b      	ldr	r3, [r5, #0]
 8008ca2:	b103      	cbz	r3, 8008ca6 <_write_r+0x1e>
 8008ca4:	6023      	str	r3, [r4, #0]
 8008ca6:	bd38      	pop	{r3, r4, r5, pc}
 8008ca8:	2407e50c 	.word	0x2407e50c

08008cac <__errno>:
 8008cac:	4b01      	ldr	r3, [pc, #4]	@ (8008cb4 <__errno+0x8>)
 8008cae:	6818      	ldr	r0, [r3, #0]
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	24000050 	.word	0x24000050

08008cb8 <__libc_init_array>:
 8008cb8:	b570      	push	{r4, r5, r6, lr}
 8008cba:	4d0d      	ldr	r5, [pc, #52]	@ (8008cf0 <__libc_init_array+0x38>)
 8008cbc:	4c0d      	ldr	r4, [pc, #52]	@ (8008cf4 <__libc_init_array+0x3c>)
 8008cbe:	1b64      	subs	r4, r4, r5
 8008cc0:	10a4      	asrs	r4, r4, #2
 8008cc2:	2600      	movs	r6, #0
 8008cc4:	42a6      	cmp	r6, r4
 8008cc6:	d109      	bne.n	8008cdc <__libc_init_array+0x24>
 8008cc8:	4d0b      	ldr	r5, [pc, #44]	@ (8008cf8 <__libc_init_array+0x40>)
 8008cca:	4c0c      	ldr	r4, [pc, #48]	@ (8008cfc <__libc_init_array+0x44>)
 8008ccc:	f001 f8c2 	bl	8009e54 <_init>
 8008cd0:	1b64      	subs	r4, r4, r5
 8008cd2:	10a4      	asrs	r4, r4, #2
 8008cd4:	2600      	movs	r6, #0
 8008cd6:	42a6      	cmp	r6, r4
 8008cd8:	d105      	bne.n	8008ce6 <__libc_init_array+0x2e>
 8008cda:	bd70      	pop	{r4, r5, r6, pc}
 8008cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ce0:	4798      	blx	r3
 8008ce2:	3601      	adds	r6, #1
 8008ce4:	e7ee      	b.n	8008cc4 <__libc_init_array+0xc>
 8008ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cea:	4798      	blx	r3
 8008cec:	3601      	adds	r6, #1
 8008cee:	e7f2      	b.n	8008cd6 <__libc_init_array+0x1e>
 8008cf0:	08081628 	.word	0x08081628
 8008cf4:	08081628 	.word	0x08081628
 8008cf8:	08081628 	.word	0x08081628
 8008cfc:	0808162c 	.word	0x0808162c

08008d00 <__retarget_lock_init_recursive>:
 8008d00:	4770      	bx	lr

08008d02 <__retarget_lock_acquire_recursive>:
 8008d02:	4770      	bx	lr

08008d04 <__retarget_lock_release_recursive>:
 8008d04:	4770      	bx	lr
	...

08008d08 <__assert_func>:
 8008d08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d0a:	4614      	mov	r4, r2
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	4b09      	ldr	r3, [pc, #36]	@ (8008d34 <__assert_func+0x2c>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4605      	mov	r5, r0
 8008d14:	68d8      	ldr	r0, [r3, #12]
 8008d16:	b14c      	cbz	r4, 8008d2c <__assert_func+0x24>
 8008d18:	4b07      	ldr	r3, [pc, #28]	@ (8008d38 <__assert_func+0x30>)
 8008d1a:	9100      	str	r1, [sp, #0]
 8008d1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d20:	4906      	ldr	r1, [pc, #24]	@ (8008d3c <__assert_func+0x34>)
 8008d22:	462b      	mov	r3, r5
 8008d24:	f000 f9ba 	bl	800909c <fiprintf>
 8008d28:	f000 f9da 	bl	80090e0 <abort>
 8008d2c:	4b04      	ldr	r3, [pc, #16]	@ (8008d40 <__assert_func+0x38>)
 8008d2e:	461c      	mov	r4, r3
 8008d30:	e7f3      	b.n	8008d1a <__assert_func+0x12>
 8008d32:	bf00      	nop
 8008d34:	24000050 	.word	0x24000050
 8008d38:	0808145f 	.word	0x0808145f
 8008d3c:	0808146c 	.word	0x0808146c
 8008d40:	0808149a 	.word	0x0808149a

08008d44 <_free_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4605      	mov	r5, r0
 8008d48:	2900      	cmp	r1, #0
 8008d4a:	d041      	beq.n	8008dd0 <_free_r+0x8c>
 8008d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d50:	1f0c      	subs	r4, r1, #4
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	bfb8      	it	lt
 8008d56:	18e4      	addlt	r4, r4, r3
 8008d58:	f000 f8e8 	bl	8008f2c <__malloc_lock>
 8008d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8008dd4 <_free_r+0x90>)
 8008d5e:	6813      	ldr	r3, [r2, #0]
 8008d60:	b933      	cbnz	r3, 8008d70 <_free_r+0x2c>
 8008d62:	6063      	str	r3, [r4, #4]
 8008d64:	6014      	str	r4, [r2, #0]
 8008d66:	4628      	mov	r0, r5
 8008d68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d6c:	f000 b8e4 	b.w	8008f38 <__malloc_unlock>
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	d908      	bls.n	8008d86 <_free_r+0x42>
 8008d74:	6820      	ldr	r0, [r4, #0]
 8008d76:	1821      	adds	r1, r4, r0
 8008d78:	428b      	cmp	r3, r1
 8008d7a:	bf01      	itttt	eq
 8008d7c:	6819      	ldreq	r1, [r3, #0]
 8008d7e:	685b      	ldreq	r3, [r3, #4]
 8008d80:	1809      	addeq	r1, r1, r0
 8008d82:	6021      	streq	r1, [r4, #0]
 8008d84:	e7ed      	b.n	8008d62 <_free_r+0x1e>
 8008d86:	461a      	mov	r2, r3
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	b10b      	cbz	r3, 8008d90 <_free_r+0x4c>
 8008d8c:	42a3      	cmp	r3, r4
 8008d8e:	d9fa      	bls.n	8008d86 <_free_r+0x42>
 8008d90:	6811      	ldr	r1, [r2, #0]
 8008d92:	1850      	adds	r0, r2, r1
 8008d94:	42a0      	cmp	r0, r4
 8008d96:	d10b      	bne.n	8008db0 <_free_r+0x6c>
 8008d98:	6820      	ldr	r0, [r4, #0]
 8008d9a:	4401      	add	r1, r0
 8008d9c:	1850      	adds	r0, r2, r1
 8008d9e:	4283      	cmp	r3, r0
 8008da0:	6011      	str	r1, [r2, #0]
 8008da2:	d1e0      	bne.n	8008d66 <_free_r+0x22>
 8008da4:	6818      	ldr	r0, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	6053      	str	r3, [r2, #4]
 8008daa:	4408      	add	r0, r1
 8008dac:	6010      	str	r0, [r2, #0]
 8008dae:	e7da      	b.n	8008d66 <_free_r+0x22>
 8008db0:	d902      	bls.n	8008db8 <_free_r+0x74>
 8008db2:	230c      	movs	r3, #12
 8008db4:	602b      	str	r3, [r5, #0]
 8008db6:	e7d6      	b.n	8008d66 <_free_r+0x22>
 8008db8:	6820      	ldr	r0, [r4, #0]
 8008dba:	1821      	adds	r1, r4, r0
 8008dbc:	428b      	cmp	r3, r1
 8008dbe:	bf04      	itt	eq
 8008dc0:	6819      	ldreq	r1, [r3, #0]
 8008dc2:	685b      	ldreq	r3, [r3, #4]
 8008dc4:	6063      	str	r3, [r4, #4]
 8008dc6:	bf04      	itt	eq
 8008dc8:	1809      	addeq	r1, r1, r0
 8008dca:	6021      	streq	r1, [r4, #0]
 8008dcc:	6054      	str	r4, [r2, #4]
 8008dce:	e7ca      	b.n	8008d66 <_free_r+0x22>
 8008dd0:	bd38      	pop	{r3, r4, r5, pc}
 8008dd2:	bf00      	nop
 8008dd4:	2407e518 	.word	0x2407e518

08008dd8 <malloc>:
 8008dd8:	4b02      	ldr	r3, [pc, #8]	@ (8008de4 <malloc+0xc>)
 8008dda:	4601      	mov	r1, r0
 8008ddc:	6818      	ldr	r0, [r3, #0]
 8008dde:	f000 b825 	b.w	8008e2c <_malloc_r>
 8008de2:	bf00      	nop
 8008de4:	24000050 	.word	0x24000050

08008de8 <sbrk_aligned>:
 8008de8:	b570      	push	{r4, r5, r6, lr}
 8008dea:	4e0f      	ldr	r6, [pc, #60]	@ (8008e28 <sbrk_aligned+0x40>)
 8008dec:	460c      	mov	r4, r1
 8008dee:	6831      	ldr	r1, [r6, #0]
 8008df0:	4605      	mov	r5, r0
 8008df2:	b911      	cbnz	r1, 8008dfa <sbrk_aligned+0x12>
 8008df4:	f000 f964 	bl	80090c0 <_sbrk_r>
 8008df8:	6030      	str	r0, [r6, #0]
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	f000 f95f 	bl	80090c0 <_sbrk_r>
 8008e02:	1c43      	adds	r3, r0, #1
 8008e04:	d103      	bne.n	8008e0e <sbrk_aligned+0x26>
 8008e06:	f04f 34ff 	mov.w	r4, #4294967295
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	bd70      	pop	{r4, r5, r6, pc}
 8008e0e:	1cc4      	adds	r4, r0, #3
 8008e10:	f024 0403 	bic.w	r4, r4, #3
 8008e14:	42a0      	cmp	r0, r4
 8008e16:	d0f8      	beq.n	8008e0a <sbrk_aligned+0x22>
 8008e18:	1a21      	subs	r1, r4, r0
 8008e1a:	4628      	mov	r0, r5
 8008e1c:	f000 f950 	bl	80090c0 <_sbrk_r>
 8008e20:	3001      	adds	r0, #1
 8008e22:	d1f2      	bne.n	8008e0a <sbrk_aligned+0x22>
 8008e24:	e7ef      	b.n	8008e06 <sbrk_aligned+0x1e>
 8008e26:	bf00      	nop
 8008e28:	2407e514 	.word	0x2407e514

08008e2c <_malloc_r>:
 8008e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e30:	1ccd      	adds	r5, r1, #3
 8008e32:	f025 0503 	bic.w	r5, r5, #3
 8008e36:	3508      	adds	r5, #8
 8008e38:	2d0c      	cmp	r5, #12
 8008e3a:	bf38      	it	cc
 8008e3c:	250c      	movcc	r5, #12
 8008e3e:	2d00      	cmp	r5, #0
 8008e40:	4606      	mov	r6, r0
 8008e42:	db01      	blt.n	8008e48 <_malloc_r+0x1c>
 8008e44:	42a9      	cmp	r1, r5
 8008e46:	d904      	bls.n	8008e52 <_malloc_r+0x26>
 8008e48:	230c      	movs	r3, #12
 8008e4a:	6033      	str	r3, [r6, #0]
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f28 <_malloc_r+0xfc>
 8008e56:	f000 f869 	bl	8008f2c <__malloc_lock>
 8008e5a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e5e:	461c      	mov	r4, r3
 8008e60:	bb44      	cbnz	r4, 8008eb4 <_malloc_r+0x88>
 8008e62:	4629      	mov	r1, r5
 8008e64:	4630      	mov	r0, r6
 8008e66:	f7ff ffbf 	bl	8008de8 <sbrk_aligned>
 8008e6a:	1c43      	adds	r3, r0, #1
 8008e6c:	4604      	mov	r4, r0
 8008e6e:	d158      	bne.n	8008f22 <_malloc_r+0xf6>
 8008e70:	f8d8 4000 	ldr.w	r4, [r8]
 8008e74:	4627      	mov	r7, r4
 8008e76:	2f00      	cmp	r7, #0
 8008e78:	d143      	bne.n	8008f02 <_malloc_r+0xd6>
 8008e7a:	2c00      	cmp	r4, #0
 8008e7c:	d04b      	beq.n	8008f16 <_malloc_r+0xea>
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	4639      	mov	r1, r7
 8008e82:	4630      	mov	r0, r6
 8008e84:	eb04 0903 	add.w	r9, r4, r3
 8008e88:	f000 f91a 	bl	80090c0 <_sbrk_r>
 8008e8c:	4581      	cmp	r9, r0
 8008e8e:	d142      	bne.n	8008f16 <_malloc_r+0xea>
 8008e90:	6821      	ldr	r1, [r4, #0]
 8008e92:	1a6d      	subs	r5, r5, r1
 8008e94:	4629      	mov	r1, r5
 8008e96:	4630      	mov	r0, r6
 8008e98:	f7ff ffa6 	bl	8008de8 <sbrk_aligned>
 8008e9c:	3001      	adds	r0, #1
 8008e9e:	d03a      	beq.n	8008f16 <_malloc_r+0xea>
 8008ea0:	6823      	ldr	r3, [r4, #0]
 8008ea2:	442b      	add	r3, r5
 8008ea4:	6023      	str	r3, [r4, #0]
 8008ea6:	f8d8 3000 	ldr.w	r3, [r8]
 8008eaa:	685a      	ldr	r2, [r3, #4]
 8008eac:	bb62      	cbnz	r2, 8008f08 <_malloc_r+0xdc>
 8008eae:	f8c8 7000 	str.w	r7, [r8]
 8008eb2:	e00f      	b.n	8008ed4 <_malloc_r+0xa8>
 8008eb4:	6822      	ldr	r2, [r4, #0]
 8008eb6:	1b52      	subs	r2, r2, r5
 8008eb8:	d420      	bmi.n	8008efc <_malloc_r+0xd0>
 8008eba:	2a0b      	cmp	r2, #11
 8008ebc:	d917      	bls.n	8008eee <_malloc_r+0xc2>
 8008ebe:	1961      	adds	r1, r4, r5
 8008ec0:	42a3      	cmp	r3, r4
 8008ec2:	6025      	str	r5, [r4, #0]
 8008ec4:	bf18      	it	ne
 8008ec6:	6059      	strne	r1, [r3, #4]
 8008ec8:	6863      	ldr	r3, [r4, #4]
 8008eca:	bf08      	it	eq
 8008ecc:	f8c8 1000 	streq.w	r1, [r8]
 8008ed0:	5162      	str	r2, [r4, r5]
 8008ed2:	604b      	str	r3, [r1, #4]
 8008ed4:	4630      	mov	r0, r6
 8008ed6:	f000 f82f 	bl	8008f38 <__malloc_unlock>
 8008eda:	f104 000b 	add.w	r0, r4, #11
 8008ede:	1d23      	adds	r3, r4, #4
 8008ee0:	f020 0007 	bic.w	r0, r0, #7
 8008ee4:	1ac2      	subs	r2, r0, r3
 8008ee6:	bf1c      	itt	ne
 8008ee8:	1a1b      	subne	r3, r3, r0
 8008eea:	50a3      	strne	r3, [r4, r2]
 8008eec:	e7af      	b.n	8008e4e <_malloc_r+0x22>
 8008eee:	6862      	ldr	r2, [r4, #4]
 8008ef0:	42a3      	cmp	r3, r4
 8008ef2:	bf0c      	ite	eq
 8008ef4:	f8c8 2000 	streq.w	r2, [r8]
 8008ef8:	605a      	strne	r2, [r3, #4]
 8008efa:	e7eb      	b.n	8008ed4 <_malloc_r+0xa8>
 8008efc:	4623      	mov	r3, r4
 8008efe:	6864      	ldr	r4, [r4, #4]
 8008f00:	e7ae      	b.n	8008e60 <_malloc_r+0x34>
 8008f02:	463c      	mov	r4, r7
 8008f04:	687f      	ldr	r7, [r7, #4]
 8008f06:	e7b6      	b.n	8008e76 <_malloc_r+0x4a>
 8008f08:	461a      	mov	r2, r3
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	42a3      	cmp	r3, r4
 8008f0e:	d1fb      	bne.n	8008f08 <_malloc_r+0xdc>
 8008f10:	2300      	movs	r3, #0
 8008f12:	6053      	str	r3, [r2, #4]
 8008f14:	e7de      	b.n	8008ed4 <_malloc_r+0xa8>
 8008f16:	230c      	movs	r3, #12
 8008f18:	6033      	str	r3, [r6, #0]
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	f000 f80c 	bl	8008f38 <__malloc_unlock>
 8008f20:	e794      	b.n	8008e4c <_malloc_r+0x20>
 8008f22:	6005      	str	r5, [r0, #0]
 8008f24:	e7d6      	b.n	8008ed4 <_malloc_r+0xa8>
 8008f26:	bf00      	nop
 8008f28:	2407e518 	.word	0x2407e518

08008f2c <__malloc_lock>:
 8008f2c:	4801      	ldr	r0, [pc, #4]	@ (8008f34 <__malloc_lock+0x8>)
 8008f2e:	f7ff bee8 	b.w	8008d02 <__retarget_lock_acquire_recursive>
 8008f32:	bf00      	nop
 8008f34:	2407e510 	.word	0x2407e510

08008f38 <__malloc_unlock>:
 8008f38:	4801      	ldr	r0, [pc, #4]	@ (8008f40 <__malloc_unlock+0x8>)
 8008f3a:	f7ff bee3 	b.w	8008d04 <__retarget_lock_release_recursive>
 8008f3e:	bf00      	nop
 8008f40:	2407e510 	.word	0x2407e510

08008f44 <__sflush_r>:
 8008f44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4c:	0716      	lsls	r6, r2, #28
 8008f4e:	4605      	mov	r5, r0
 8008f50:	460c      	mov	r4, r1
 8008f52:	d454      	bmi.n	8008ffe <__sflush_r+0xba>
 8008f54:	684b      	ldr	r3, [r1, #4]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	dc02      	bgt.n	8008f60 <__sflush_r+0x1c>
 8008f5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	dd48      	ble.n	8008ff2 <__sflush_r+0xae>
 8008f60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f62:	2e00      	cmp	r6, #0
 8008f64:	d045      	beq.n	8008ff2 <__sflush_r+0xae>
 8008f66:	2300      	movs	r3, #0
 8008f68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f6c:	682f      	ldr	r7, [r5, #0]
 8008f6e:	6a21      	ldr	r1, [r4, #32]
 8008f70:	602b      	str	r3, [r5, #0]
 8008f72:	d030      	beq.n	8008fd6 <__sflush_r+0x92>
 8008f74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f76:	89a3      	ldrh	r3, [r4, #12]
 8008f78:	0759      	lsls	r1, r3, #29
 8008f7a:	d505      	bpl.n	8008f88 <__sflush_r+0x44>
 8008f7c:	6863      	ldr	r3, [r4, #4]
 8008f7e:	1ad2      	subs	r2, r2, r3
 8008f80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f82:	b10b      	cbz	r3, 8008f88 <__sflush_r+0x44>
 8008f84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f86:	1ad2      	subs	r2, r2, r3
 8008f88:	2300      	movs	r3, #0
 8008f8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f8c:	6a21      	ldr	r1, [r4, #32]
 8008f8e:	4628      	mov	r0, r5
 8008f90:	47b0      	blx	r6
 8008f92:	1c43      	adds	r3, r0, #1
 8008f94:	89a3      	ldrh	r3, [r4, #12]
 8008f96:	d106      	bne.n	8008fa6 <__sflush_r+0x62>
 8008f98:	6829      	ldr	r1, [r5, #0]
 8008f9a:	291d      	cmp	r1, #29
 8008f9c:	d82b      	bhi.n	8008ff6 <__sflush_r+0xb2>
 8008f9e:	4a2a      	ldr	r2, [pc, #168]	@ (8009048 <__sflush_r+0x104>)
 8008fa0:	40ca      	lsrs	r2, r1
 8008fa2:	07d6      	lsls	r6, r2, #31
 8008fa4:	d527      	bpl.n	8008ff6 <__sflush_r+0xb2>
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	6062      	str	r2, [r4, #4]
 8008faa:	04d9      	lsls	r1, r3, #19
 8008fac:	6922      	ldr	r2, [r4, #16]
 8008fae:	6022      	str	r2, [r4, #0]
 8008fb0:	d504      	bpl.n	8008fbc <__sflush_r+0x78>
 8008fb2:	1c42      	adds	r2, r0, #1
 8008fb4:	d101      	bne.n	8008fba <__sflush_r+0x76>
 8008fb6:	682b      	ldr	r3, [r5, #0]
 8008fb8:	b903      	cbnz	r3, 8008fbc <__sflush_r+0x78>
 8008fba:	6560      	str	r0, [r4, #84]	@ 0x54
 8008fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fbe:	602f      	str	r7, [r5, #0]
 8008fc0:	b1b9      	cbz	r1, 8008ff2 <__sflush_r+0xae>
 8008fc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fc6:	4299      	cmp	r1, r3
 8008fc8:	d002      	beq.n	8008fd0 <__sflush_r+0x8c>
 8008fca:	4628      	mov	r0, r5
 8008fcc:	f7ff feba 	bl	8008d44 <_free_r>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fd4:	e00d      	b.n	8008ff2 <__sflush_r+0xae>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	4628      	mov	r0, r5
 8008fda:	47b0      	blx	r6
 8008fdc:	4602      	mov	r2, r0
 8008fde:	1c50      	adds	r0, r2, #1
 8008fe0:	d1c9      	bne.n	8008f76 <__sflush_r+0x32>
 8008fe2:	682b      	ldr	r3, [r5, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d0c6      	beq.n	8008f76 <__sflush_r+0x32>
 8008fe8:	2b1d      	cmp	r3, #29
 8008fea:	d001      	beq.n	8008ff0 <__sflush_r+0xac>
 8008fec:	2b16      	cmp	r3, #22
 8008fee:	d11e      	bne.n	800902e <__sflush_r+0xea>
 8008ff0:	602f      	str	r7, [r5, #0]
 8008ff2:	2000      	movs	r0, #0
 8008ff4:	e022      	b.n	800903c <__sflush_r+0xf8>
 8008ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ffa:	b21b      	sxth	r3, r3
 8008ffc:	e01b      	b.n	8009036 <__sflush_r+0xf2>
 8008ffe:	690f      	ldr	r7, [r1, #16]
 8009000:	2f00      	cmp	r7, #0
 8009002:	d0f6      	beq.n	8008ff2 <__sflush_r+0xae>
 8009004:	0793      	lsls	r3, r2, #30
 8009006:	680e      	ldr	r6, [r1, #0]
 8009008:	bf08      	it	eq
 800900a:	694b      	ldreq	r3, [r1, #20]
 800900c:	600f      	str	r7, [r1, #0]
 800900e:	bf18      	it	ne
 8009010:	2300      	movne	r3, #0
 8009012:	eba6 0807 	sub.w	r8, r6, r7
 8009016:	608b      	str	r3, [r1, #8]
 8009018:	f1b8 0f00 	cmp.w	r8, #0
 800901c:	dde9      	ble.n	8008ff2 <__sflush_r+0xae>
 800901e:	6a21      	ldr	r1, [r4, #32]
 8009020:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009022:	4643      	mov	r3, r8
 8009024:	463a      	mov	r2, r7
 8009026:	4628      	mov	r0, r5
 8009028:	47b0      	blx	r6
 800902a:	2800      	cmp	r0, #0
 800902c:	dc08      	bgt.n	8009040 <__sflush_r+0xfc>
 800902e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009032:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009036:	81a3      	strh	r3, [r4, #12]
 8009038:	f04f 30ff 	mov.w	r0, #4294967295
 800903c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009040:	4407      	add	r7, r0
 8009042:	eba8 0800 	sub.w	r8, r8, r0
 8009046:	e7e7      	b.n	8009018 <__sflush_r+0xd4>
 8009048:	20400001 	.word	0x20400001

0800904c <_fflush_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	690b      	ldr	r3, [r1, #16]
 8009050:	4605      	mov	r5, r0
 8009052:	460c      	mov	r4, r1
 8009054:	b913      	cbnz	r3, 800905c <_fflush_r+0x10>
 8009056:	2500      	movs	r5, #0
 8009058:	4628      	mov	r0, r5
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	b118      	cbz	r0, 8009066 <_fflush_r+0x1a>
 800905e:	6a03      	ldr	r3, [r0, #32]
 8009060:	b90b      	cbnz	r3, 8009066 <_fflush_r+0x1a>
 8009062:	f7ff fd5b 	bl	8008b1c <__sinit>
 8009066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d0f3      	beq.n	8009056 <_fflush_r+0xa>
 800906e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009070:	07d0      	lsls	r0, r2, #31
 8009072:	d404      	bmi.n	800907e <_fflush_r+0x32>
 8009074:	0599      	lsls	r1, r3, #22
 8009076:	d402      	bmi.n	800907e <_fflush_r+0x32>
 8009078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800907a:	f7ff fe42 	bl	8008d02 <__retarget_lock_acquire_recursive>
 800907e:	4628      	mov	r0, r5
 8009080:	4621      	mov	r1, r4
 8009082:	f7ff ff5f 	bl	8008f44 <__sflush_r>
 8009086:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009088:	07da      	lsls	r2, r3, #31
 800908a:	4605      	mov	r5, r0
 800908c:	d4e4      	bmi.n	8009058 <_fflush_r+0xc>
 800908e:	89a3      	ldrh	r3, [r4, #12]
 8009090:	059b      	lsls	r3, r3, #22
 8009092:	d4e1      	bmi.n	8009058 <_fflush_r+0xc>
 8009094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009096:	f7ff fe35 	bl	8008d04 <__retarget_lock_release_recursive>
 800909a:	e7dd      	b.n	8009058 <_fflush_r+0xc>

0800909c <fiprintf>:
 800909c:	b40e      	push	{r1, r2, r3}
 800909e:	b503      	push	{r0, r1, lr}
 80090a0:	4601      	mov	r1, r0
 80090a2:	ab03      	add	r3, sp, #12
 80090a4:	4805      	ldr	r0, [pc, #20]	@ (80090bc <fiprintf+0x20>)
 80090a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80090aa:	6800      	ldr	r0, [r0, #0]
 80090ac:	9301      	str	r3, [sp, #4]
 80090ae:	f000 f847 	bl	8009140 <_vfiprintf_r>
 80090b2:	b002      	add	sp, #8
 80090b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80090b8:	b003      	add	sp, #12
 80090ba:	4770      	bx	lr
 80090bc:	24000050 	.word	0x24000050

080090c0 <_sbrk_r>:
 80090c0:	b538      	push	{r3, r4, r5, lr}
 80090c2:	4d06      	ldr	r5, [pc, #24]	@ (80090dc <_sbrk_r+0x1c>)
 80090c4:	2300      	movs	r3, #0
 80090c6:	4604      	mov	r4, r0
 80090c8:	4608      	mov	r0, r1
 80090ca:	602b      	str	r3, [r5, #0]
 80090cc:	f7f9 f91a 	bl	8002304 <_sbrk>
 80090d0:	1c43      	adds	r3, r0, #1
 80090d2:	d102      	bne.n	80090da <_sbrk_r+0x1a>
 80090d4:	682b      	ldr	r3, [r5, #0]
 80090d6:	b103      	cbz	r3, 80090da <_sbrk_r+0x1a>
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	2407e50c 	.word	0x2407e50c

080090e0 <abort>:
 80090e0:	b508      	push	{r3, lr}
 80090e2:	2006      	movs	r0, #6
 80090e4:	f000 fb8c 	bl	8009800 <raise>
 80090e8:	2001      	movs	r0, #1
 80090ea:	f7f9 f8db 	bl	80022a4 <_exit>

080090ee <__sfputc_r>:
 80090ee:	6893      	ldr	r3, [r2, #8]
 80090f0:	3b01      	subs	r3, #1
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	b410      	push	{r4}
 80090f6:	6093      	str	r3, [r2, #8]
 80090f8:	da08      	bge.n	800910c <__sfputc_r+0x1e>
 80090fa:	6994      	ldr	r4, [r2, #24]
 80090fc:	42a3      	cmp	r3, r4
 80090fe:	db01      	blt.n	8009104 <__sfputc_r+0x16>
 8009100:	290a      	cmp	r1, #10
 8009102:	d103      	bne.n	800910c <__sfputc_r+0x1e>
 8009104:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009108:	f000 babe 	b.w	8009688 <__swbuf_r>
 800910c:	6813      	ldr	r3, [r2, #0]
 800910e:	1c58      	adds	r0, r3, #1
 8009110:	6010      	str	r0, [r2, #0]
 8009112:	7019      	strb	r1, [r3, #0]
 8009114:	4608      	mov	r0, r1
 8009116:	f85d 4b04 	ldr.w	r4, [sp], #4
 800911a:	4770      	bx	lr

0800911c <__sfputs_r>:
 800911c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911e:	4606      	mov	r6, r0
 8009120:	460f      	mov	r7, r1
 8009122:	4614      	mov	r4, r2
 8009124:	18d5      	adds	r5, r2, r3
 8009126:	42ac      	cmp	r4, r5
 8009128:	d101      	bne.n	800912e <__sfputs_r+0x12>
 800912a:	2000      	movs	r0, #0
 800912c:	e007      	b.n	800913e <__sfputs_r+0x22>
 800912e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009132:	463a      	mov	r2, r7
 8009134:	4630      	mov	r0, r6
 8009136:	f7ff ffda 	bl	80090ee <__sfputc_r>
 800913a:	1c43      	adds	r3, r0, #1
 800913c:	d1f3      	bne.n	8009126 <__sfputs_r+0xa>
 800913e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009140 <_vfiprintf_r>:
 8009140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009144:	460d      	mov	r5, r1
 8009146:	b09d      	sub	sp, #116	@ 0x74
 8009148:	4614      	mov	r4, r2
 800914a:	4698      	mov	r8, r3
 800914c:	4606      	mov	r6, r0
 800914e:	b118      	cbz	r0, 8009158 <_vfiprintf_r+0x18>
 8009150:	6a03      	ldr	r3, [r0, #32]
 8009152:	b90b      	cbnz	r3, 8009158 <_vfiprintf_r+0x18>
 8009154:	f7ff fce2 	bl	8008b1c <__sinit>
 8009158:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800915a:	07d9      	lsls	r1, r3, #31
 800915c:	d405      	bmi.n	800916a <_vfiprintf_r+0x2a>
 800915e:	89ab      	ldrh	r3, [r5, #12]
 8009160:	059a      	lsls	r2, r3, #22
 8009162:	d402      	bmi.n	800916a <_vfiprintf_r+0x2a>
 8009164:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009166:	f7ff fdcc 	bl	8008d02 <__retarget_lock_acquire_recursive>
 800916a:	89ab      	ldrh	r3, [r5, #12]
 800916c:	071b      	lsls	r3, r3, #28
 800916e:	d501      	bpl.n	8009174 <_vfiprintf_r+0x34>
 8009170:	692b      	ldr	r3, [r5, #16]
 8009172:	b99b      	cbnz	r3, 800919c <_vfiprintf_r+0x5c>
 8009174:	4629      	mov	r1, r5
 8009176:	4630      	mov	r0, r6
 8009178:	f000 fac4 	bl	8009704 <__swsetup_r>
 800917c:	b170      	cbz	r0, 800919c <_vfiprintf_r+0x5c>
 800917e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009180:	07dc      	lsls	r4, r3, #31
 8009182:	d504      	bpl.n	800918e <_vfiprintf_r+0x4e>
 8009184:	f04f 30ff 	mov.w	r0, #4294967295
 8009188:	b01d      	add	sp, #116	@ 0x74
 800918a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800918e:	89ab      	ldrh	r3, [r5, #12]
 8009190:	0598      	lsls	r0, r3, #22
 8009192:	d4f7      	bmi.n	8009184 <_vfiprintf_r+0x44>
 8009194:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009196:	f7ff fdb5 	bl	8008d04 <__retarget_lock_release_recursive>
 800919a:	e7f3      	b.n	8009184 <_vfiprintf_r+0x44>
 800919c:	2300      	movs	r3, #0
 800919e:	9309      	str	r3, [sp, #36]	@ 0x24
 80091a0:	2320      	movs	r3, #32
 80091a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80091a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80091aa:	2330      	movs	r3, #48	@ 0x30
 80091ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800935c <_vfiprintf_r+0x21c>
 80091b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80091b4:	f04f 0901 	mov.w	r9, #1
 80091b8:	4623      	mov	r3, r4
 80091ba:	469a      	mov	sl, r3
 80091bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091c0:	b10a      	cbz	r2, 80091c6 <_vfiprintf_r+0x86>
 80091c2:	2a25      	cmp	r2, #37	@ 0x25
 80091c4:	d1f9      	bne.n	80091ba <_vfiprintf_r+0x7a>
 80091c6:	ebba 0b04 	subs.w	fp, sl, r4
 80091ca:	d00b      	beq.n	80091e4 <_vfiprintf_r+0xa4>
 80091cc:	465b      	mov	r3, fp
 80091ce:	4622      	mov	r2, r4
 80091d0:	4629      	mov	r1, r5
 80091d2:	4630      	mov	r0, r6
 80091d4:	f7ff ffa2 	bl	800911c <__sfputs_r>
 80091d8:	3001      	adds	r0, #1
 80091da:	f000 80a7 	beq.w	800932c <_vfiprintf_r+0x1ec>
 80091de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091e0:	445a      	add	r2, fp
 80091e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80091e4:	f89a 3000 	ldrb.w	r3, [sl]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	f000 809f 	beq.w	800932c <_vfiprintf_r+0x1ec>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f04f 32ff 	mov.w	r2, #4294967295
 80091f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091f8:	f10a 0a01 	add.w	sl, sl, #1
 80091fc:	9304      	str	r3, [sp, #16]
 80091fe:	9307      	str	r3, [sp, #28]
 8009200:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009204:	931a      	str	r3, [sp, #104]	@ 0x68
 8009206:	4654      	mov	r4, sl
 8009208:	2205      	movs	r2, #5
 800920a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800920e:	4853      	ldr	r0, [pc, #332]	@ (800935c <_vfiprintf_r+0x21c>)
 8009210:	f7f7 f8c6 	bl	80003a0 <memchr>
 8009214:	9a04      	ldr	r2, [sp, #16]
 8009216:	b9d8      	cbnz	r0, 8009250 <_vfiprintf_r+0x110>
 8009218:	06d1      	lsls	r1, r2, #27
 800921a:	bf44      	itt	mi
 800921c:	2320      	movmi	r3, #32
 800921e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009222:	0713      	lsls	r3, r2, #28
 8009224:	bf44      	itt	mi
 8009226:	232b      	movmi	r3, #43	@ 0x2b
 8009228:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800922c:	f89a 3000 	ldrb.w	r3, [sl]
 8009230:	2b2a      	cmp	r3, #42	@ 0x2a
 8009232:	d015      	beq.n	8009260 <_vfiprintf_r+0x120>
 8009234:	9a07      	ldr	r2, [sp, #28]
 8009236:	4654      	mov	r4, sl
 8009238:	2000      	movs	r0, #0
 800923a:	f04f 0c0a 	mov.w	ip, #10
 800923e:	4621      	mov	r1, r4
 8009240:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009244:	3b30      	subs	r3, #48	@ 0x30
 8009246:	2b09      	cmp	r3, #9
 8009248:	d94b      	bls.n	80092e2 <_vfiprintf_r+0x1a2>
 800924a:	b1b0      	cbz	r0, 800927a <_vfiprintf_r+0x13a>
 800924c:	9207      	str	r2, [sp, #28]
 800924e:	e014      	b.n	800927a <_vfiprintf_r+0x13a>
 8009250:	eba0 0308 	sub.w	r3, r0, r8
 8009254:	fa09 f303 	lsl.w	r3, r9, r3
 8009258:	4313      	orrs	r3, r2
 800925a:	9304      	str	r3, [sp, #16]
 800925c:	46a2      	mov	sl, r4
 800925e:	e7d2      	b.n	8009206 <_vfiprintf_r+0xc6>
 8009260:	9b03      	ldr	r3, [sp, #12]
 8009262:	1d19      	adds	r1, r3, #4
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	9103      	str	r1, [sp, #12]
 8009268:	2b00      	cmp	r3, #0
 800926a:	bfbb      	ittet	lt
 800926c:	425b      	neglt	r3, r3
 800926e:	f042 0202 	orrlt.w	r2, r2, #2
 8009272:	9307      	strge	r3, [sp, #28]
 8009274:	9307      	strlt	r3, [sp, #28]
 8009276:	bfb8      	it	lt
 8009278:	9204      	strlt	r2, [sp, #16]
 800927a:	7823      	ldrb	r3, [r4, #0]
 800927c:	2b2e      	cmp	r3, #46	@ 0x2e
 800927e:	d10a      	bne.n	8009296 <_vfiprintf_r+0x156>
 8009280:	7863      	ldrb	r3, [r4, #1]
 8009282:	2b2a      	cmp	r3, #42	@ 0x2a
 8009284:	d132      	bne.n	80092ec <_vfiprintf_r+0x1ac>
 8009286:	9b03      	ldr	r3, [sp, #12]
 8009288:	1d1a      	adds	r2, r3, #4
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	9203      	str	r2, [sp, #12]
 800928e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009292:	3402      	adds	r4, #2
 8009294:	9305      	str	r3, [sp, #20]
 8009296:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800936c <_vfiprintf_r+0x22c>
 800929a:	7821      	ldrb	r1, [r4, #0]
 800929c:	2203      	movs	r2, #3
 800929e:	4650      	mov	r0, sl
 80092a0:	f7f7 f87e 	bl	80003a0 <memchr>
 80092a4:	b138      	cbz	r0, 80092b6 <_vfiprintf_r+0x176>
 80092a6:	9b04      	ldr	r3, [sp, #16]
 80092a8:	eba0 000a 	sub.w	r0, r0, sl
 80092ac:	2240      	movs	r2, #64	@ 0x40
 80092ae:	4082      	lsls	r2, r0
 80092b0:	4313      	orrs	r3, r2
 80092b2:	3401      	adds	r4, #1
 80092b4:	9304      	str	r3, [sp, #16]
 80092b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ba:	4829      	ldr	r0, [pc, #164]	@ (8009360 <_vfiprintf_r+0x220>)
 80092bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80092c0:	2206      	movs	r2, #6
 80092c2:	f7f7 f86d 	bl	80003a0 <memchr>
 80092c6:	2800      	cmp	r0, #0
 80092c8:	d03f      	beq.n	800934a <_vfiprintf_r+0x20a>
 80092ca:	4b26      	ldr	r3, [pc, #152]	@ (8009364 <_vfiprintf_r+0x224>)
 80092cc:	bb1b      	cbnz	r3, 8009316 <_vfiprintf_r+0x1d6>
 80092ce:	9b03      	ldr	r3, [sp, #12]
 80092d0:	3307      	adds	r3, #7
 80092d2:	f023 0307 	bic.w	r3, r3, #7
 80092d6:	3308      	adds	r3, #8
 80092d8:	9303      	str	r3, [sp, #12]
 80092da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092dc:	443b      	add	r3, r7
 80092de:	9309      	str	r3, [sp, #36]	@ 0x24
 80092e0:	e76a      	b.n	80091b8 <_vfiprintf_r+0x78>
 80092e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80092e6:	460c      	mov	r4, r1
 80092e8:	2001      	movs	r0, #1
 80092ea:	e7a8      	b.n	800923e <_vfiprintf_r+0xfe>
 80092ec:	2300      	movs	r3, #0
 80092ee:	3401      	adds	r4, #1
 80092f0:	9305      	str	r3, [sp, #20]
 80092f2:	4619      	mov	r1, r3
 80092f4:	f04f 0c0a 	mov.w	ip, #10
 80092f8:	4620      	mov	r0, r4
 80092fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092fe:	3a30      	subs	r2, #48	@ 0x30
 8009300:	2a09      	cmp	r2, #9
 8009302:	d903      	bls.n	800930c <_vfiprintf_r+0x1cc>
 8009304:	2b00      	cmp	r3, #0
 8009306:	d0c6      	beq.n	8009296 <_vfiprintf_r+0x156>
 8009308:	9105      	str	r1, [sp, #20]
 800930a:	e7c4      	b.n	8009296 <_vfiprintf_r+0x156>
 800930c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009310:	4604      	mov	r4, r0
 8009312:	2301      	movs	r3, #1
 8009314:	e7f0      	b.n	80092f8 <_vfiprintf_r+0x1b8>
 8009316:	ab03      	add	r3, sp, #12
 8009318:	9300      	str	r3, [sp, #0]
 800931a:	462a      	mov	r2, r5
 800931c:	4b12      	ldr	r3, [pc, #72]	@ (8009368 <_vfiprintf_r+0x228>)
 800931e:	a904      	add	r1, sp, #16
 8009320:	4630      	mov	r0, r6
 8009322:	f3af 8000 	nop.w
 8009326:	4607      	mov	r7, r0
 8009328:	1c78      	adds	r0, r7, #1
 800932a:	d1d6      	bne.n	80092da <_vfiprintf_r+0x19a>
 800932c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800932e:	07d9      	lsls	r1, r3, #31
 8009330:	d405      	bmi.n	800933e <_vfiprintf_r+0x1fe>
 8009332:	89ab      	ldrh	r3, [r5, #12]
 8009334:	059a      	lsls	r2, r3, #22
 8009336:	d402      	bmi.n	800933e <_vfiprintf_r+0x1fe>
 8009338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800933a:	f7ff fce3 	bl	8008d04 <__retarget_lock_release_recursive>
 800933e:	89ab      	ldrh	r3, [r5, #12]
 8009340:	065b      	lsls	r3, r3, #25
 8009342:	f53f af1f 	bmi.w	8009184 <_vfiprintf_r+0x44>
 8009346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009348:	e71e      	b.n	8009188 <_vfiprintf_r+0x48>
 800934a:	ab03      	add	r3, sp, #12
 800934c:	9300      	str	r3, [sp, #0]
 800934e:	462a      	mov	r2, r5
 8009350:	4b05      	ldr	r3, [pc, #20]	@ (8009368 <_vfiprintf_r+0x228>)
 8009352:	a904      	add	r1, sp, #16
 8009354:	4630      	mov	r0, r6
 8009356:	f000 f879 	bl	800944c <_printf_i>
 800935a:	e7e4      	b.n	8009326 <_vfiprintf_r+0x1e6>
 800935c:	0808149b 	.word	0x0808149b
 8009360:	080814a5 	.word	0x080814a5
 8009364:	00000000 	.word	0x00000000
 8009368:	0800911d 	.word	0x0800911d
 800936c:	080814a1 	.word	0x080814a1

08009370 <_printf_common>:
 8009370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009374:	4616      	mov	r6, r2
 8009376:	4698      	mov	r8, r3
 8009378:	688a      	ldr	r2, [r1, #8]
 800937a:	690b      	ldr	r3, [r1, #16]
 800937c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009380:	4293      	cmp	r3, r2
 8009382:	bfb8      	it	lt
 8009384:	4613      	movlt	r3, r2
 8009386:	6033      	str	r3, [r6, #0]
 8009388:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800938c:	4607      	mov	r7, r0
 800938e:	460c      	mov	r4, r1
 8009390:	b10a      	cbz	r2, 8009396 <_printf_common+0x26>
 8009392:	3301      	adds	r3, #1
 8009394:	6033      	str	r3, [r6, #0]
 8009396:	6823      	ldr	r3, [r4, #0]
 8009398:	0699      	lsls	r1, r3, #26
 800939a:	bf42      	ittt	mi
 800939c:	6833      	ldrmi	r3, [r6, #0]
 800939e:	3302      	addmi	r3, #2
 80093a0:	6033      	strmi	r3, [r6, #0]
 80093a2:	6825      	ldr	r5, [r4, #0]
 80093a4:	f015 0506 	ands.w	r5, r5, #6
 80093a8:	d106      	bne.n	80093b8 <_printf_common+0x48>
 80093aa:	f104 0a19 	add.w	sl, r4, #25
 80093ae:	68e3      	ldr	r3, [r4, #12]
 80093b0:	6832      	ldr	r2, [r6, #0]
 80093b2:	1a9b      	subs	r3, r3, r2
 80093b4:	42ab      	cmp	r3, r5
 80093b6:	dc26      	bgt.n	8009406 <_printf_common+0x96>
 80093b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80093bc:	6822      	ldr	r2, [r4, #0]
 80093be:	3b00      	subs	r3, #0
 80093c0:	bf18      	it	ne
 80093c2:	2301      	movne	r3, #1
 80093c4:	0692      	lsls	r2, r2, #26
 80093c6:	d42b      	bmi.n	8009420 <_printf_common+0xb0>
 80093c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80093cc:	4641      	mov	r1, r8
 80093ce:	4638      	mov	r0, r7
 80093d0:	47c8      	blx	r9
 80093d2:	3001      	adds	r0, #1
 80093d4:	d01e      	beq.n	8009414 <_printf_common+0xa4>
 80093d6:	6823      	ldr	r3, [r4, #0]
 80093d8:	6922      	ldr	r2, [r4, #16]
 80093da:	f003 0306 	and.w	r3, r3, #6
 80093de:	2b04      	cmp	r3, #4
 80093e0:	bf02      	ittt	eq
 80093e2:	68e5      	ldreq	r5, [r4, #12]
 80093e4:	6833      	ldreq	r3, [r6, #0]
 80093e6:	1aed      	subeq	r5, r5, r3
 80093e8:	68a3      	ldr	r3, [r4, #8]
 80093ea:	bf0c      	ite	eq
 80093ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093f0:	2500      	movne	r5, #0
 80093f2:	4293      	cmp	r3, r2
 80093f4:	bfc4      	itt	gt
 80093f6:	1a9b      	subgt	r3, r3, r2
 80093f8:	18ed      	addgt	r5, r5, r3
 80093fa:	2600      	movs	r6, #0
 80093fc:	341a      	adds	r4, #26
 80093fe:	42b5      	cmp	r5, r6
 8009400:	d11a      	bne.n	8009438 <_printf_common+0xc8>
 8009402:	2000      	movs	r0, #0
 8009404:	e008      	b.n	8009418 <_printf_common+0xa8>
 8009406:	2301      	movs	r3, #1
 8009408:	4652      	mov	r2, sl
 800940a:	4641      	mov	r1, r8
 800940c:	4638      	mov	r0, r7
 800940e:	47c8      	blx	r9
 8009410:	3001      	adds	r0, #1
 8009412:	d103      	bne.n	800941c <_printf_common+0xac>
 8009414:	f04f 30ff 	mov.w	r0, #4294967295
 8009418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800941c:	3501      	adds	r5, #1
 800941e:	e7c6      	b.n	80093ae <_printf_common+0x3e>
 8009420:	18e1      	adds	r1, r4, r3
 8009422:	1c5a      	adds	r2, r3, #1
 8009424:	2030      	movs	r0, #48	@ 0x30
 8009426:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800942a:	4422      	add	r2, r4
 800942c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009430:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009434:	3302      	adds	r3, #2
 8009436:	e7c7      	b.n	80093c8 <_printf_common+0x58>
 8009438:	2301      	movs	r3, #1
 800943a:	4622      	mov	r2, r4
 800943c:	4641      	mov	r1, r8
 800943e:	4638      	mov	r0, r7
 8009440:	47c8      	blx	r9
 8009442:	3001      	adds	r0, #1
 8009444:	d0e6      	beq.n	8009414 <_printf_common+0xa4>
 8009446:	3601      	adds	r6, #1
 8009448:	e7d9      	b.n	80093fe <_printf_common+0x8e>
	...

0800944c <_printf_i>:
 800944c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009450:	7e0f      	ldrb	r7, [r1, #24]
 8009452:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009454:	2f78      	cmp	r7, #120	@ 0x78
 8009456:	4691      	mov	r9, r2
 8009458:	4680      	mov	r8, r0
 800945a:	460c      	mov	r4, r1
 800945c:	469a      	mov	sl, r3
 800945e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009462:	d807      	bhi.n	8009474 <_printf_i+0x28>
 8009464:	2f62      	cmp	r7, #98	@ 0x62
 8009466:	d80a      	bhi.n	800947e <_printf_i+0x32>
 8009468:	2f00      	cmp	r7, #0
 800946a:	f000 80d1 	beq.w	8009610 <_printf_i+0x1c4>
 800946e:	2f58      	cmp	r7, #88	@ 0x58
 8009470:	f000 80b8 	beq.w	80095e4 <_printf_i+0x198>
 8009474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009478:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800947c:	e03a      	b.n	80094f4 <_printf_i+0xa8>
 800947e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009482:	2b15      	cmp	r3, #21
 8009484:	d8f6      	bhi.n	8009474 <_printf_i+0x28>
 8009486:	a101      	add	r1, pc, #4	@ (adr r1, 800948c <_printf_i+0x40>)
 8009488:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800948c:	080094e5 	.word	0x080094e5
 8009490:	080094f9 	.word	0x080094f9
 8009494:	08009475 	.word	0x08009475
 8009498:	08009475 	.word	0x08009475
 800949c:	08009475 	.word	0x08009475
 80094a0:	08009475 	.word	0x08009475
 80094a4:	080094f9 	.word	0x080094f9
 80094a8:	08009475 	.word	0x08009475
 80094ac:	08009475 	.word	0x08009475
 80094b0:	08009475 	.word	0x08009475
 80094b4:	08009475 	.word	0x08009475
 80094b8:	080095f7 	.word	0x080095f7
 80094bc:	08009523 	.word	0x08009523
 80094c0:	080095b1 	.word	0x080095b1
 80094c4:	08009475 	.word	0x08009475
 80094c8:	08009475 	.word	0x08009475
 80094cc:	08009619 	.word	0x08009619
 80094d0:	08009475 	.word	0x08009475
 80094d4:	08009523 	.word	0x08009523
 80094d8:	08009475 	.word	0x08009475
 80094dc:	08009475 	.word	0x08009475
 80094e0:	080095b9 	.word	0x080095b9
 80094e4:	6833      	ldr	r3, [r6, #0]
 80094e6:	1d1a      	adds	r2, r3, #4
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	6032      	str	r2, [r6, #0]
 80094ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80094f4:	2301      	movs	r3, #1
 80094f6:	e09c      	b.n	8009632 <_printf_i+0x1e6>
 80094f8:	6833      	ldr	r3, [r6, #0]
 80094fa:	6820      	ldr	r0, [r4, #0]
 80094fc:	1d19      	adds	r1, r3, #4
 80094fe:	6031      	str	r1, [r6, #0]
 8009500:	0606      	lsls	r6, r0, #24
 8009502:	d501      	bpl.n	8009508 <_printf_i+0xbc>
 8009504:	681d      	ldr	r5, [r3, #0]
 8009506:	e003      	b.n	8009510 <_printf_i+0xc4>
 8009508:	0645      	lsls	r5, r0, #25
 800950a:	d5fb      	bpl.n	8009504 <_printf_i+0xb8>
 800950c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009510:	2d00      	cmp	r5, #0
 8009512:	da03      	bge.n	800951c <_printf_i+0xd0>
 8009514:	232d      	movs	r3, #45	@ 0x2d
 8009516:	426d      	negs	r5, r5
 8009518:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800951c:	4858      	ldr	r0, [pc, #352]	@ (8009680 <_printf_i+0x234>)
 800951e:	230a      	movs	r3, #10
 8009520:	e011      	b.n	8009546 <_printf_i+0xfa>
 8009522:	6821      	ldr	r1, [r4, #0]
 8009524:	6833      	ldr	r3, [r6, #0]
 8009526:	0608      	lsls	r0, r1, #24
 8009528:	f853 5b04 	ldr.w	r5, [r3], #4
 800952c:	d402      	bmi.n	8009534 <_printf_i+0xe8>
 800952e:	0649      	lsls	r1, r1, #25
 8009530:	bf48      	it	mi
 8009532:	b2ad      	uxthmi	r5, r5
 8009534:	2f6f      	cmp	r7, #111	@ 0x6f
 8009536:	4852      	ldr	r0, [pc, #328]	@ (8009680 <_printf_i+0x234>)
 8009538:	6033      	str	r3, [r6, #0]
 800953a:	bf14      	ite	ne
 800953c:	230a      	movne	r3, #10
 800953e:	2308      	moveq	r3, #8
 8009540:	2100      	movs	r1, #0
 8009542:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009546:	6866      	ldr	r6, [r4, #4]
 8009548:	60a6      	str	r6, [r4, #8]
 800954a:	2e00      	cmp	r6, #0
 800954c:	db05      	blt.n	800955a <_printf_i+0x10e>
 800954e:	6821      	ldr	r1, [r4, #0]
 8009550:	432e      	orrs	r6, r5
 8009552:	f021 0104 	bic.w	r1, r1, #4
 8009556:	6021      	str	r1, [r4, #0]
 8009558:	d04b      	beq.n	80095f2 <_printf_i+0x1a6>
 800955a:	4616      	mov	r6, r2
 800955c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009560:	fb03 5711 	mls	r7, r3, r1, r5
 8009564:	5dc7      	ldrb	r7, [r0, r7]
 8009566:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800956a:	462f      	mov	r7, r5
 800956c:	42bb      	cmp	r3, r7
 800956e:	460d      	mov	r5, r1
 8009570:	d9f4      	bls.n	800955c <_printf_i+0x110>
 8009572:	2b08      	cmp	r3, #8
 8009574:	d10b      	bne.n	800958e <_printf_i+0x142>
 8009576:	6823      	ldr	r3, [r4, #0]
 8009578:	07df      	lsls	r7, r3, #31
 800957a:	d508      	bpl.n	800958e <_printf_i+0x142>
 800957c:	6923      	ldr	r3, [r4, #16]
 800957e:	6861      	ldr	r1, [r4, #4]
 8009580:	4299      	cmp	r1, r3
 8009582:	bfde      	ittt	le
 8009584:	2330      	movle	r3, #48	@ 0x30
 8009586:	f806 3c01 	strble.w	r3, [r6, #-1]
 800958a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800958e:	1b92      	subs	r2, r2, r6
 8009590:	6122      	str	r2, [r4, #16]
 8009592:	f8cd a000 	str.w	sl, [sp]
 8009596:	464b      	mov	r3, r9
 8009598:	aa03      	add	r2, sp, #12
 800959a:	4621      	mov	r1, r4
 800959c:	4640      	mov	r0, r8
 800959e:	f7ff fee7 	bl	8009370 <_printf_common>
 80095a2:	3001      	adds	r0, #1
 80095a4:	d14a      	bne.n	800963c <_printf_i+0x1f0>
 80095a6:	f04f 30ff 	mov.w	r0, #4294967295
 80095aa:	b004      	add	sp, #16
 80095ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b0:	6823      	ldr	r3, [r4, #0]
 80095b2:	f043 0320 	orr.w	r3, r3, #32
 80095b6:	6023      	str	r3, [r4, #0]
 80095b8:	4832      	ldr	r0, [pc, #200]	@ (8009684 <_printf_i+0x238>)
 80095ba:	2778      	movs	r7, #120	@ 0x78
 80095bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80095c0:	6823      	ldr	r3, [r4, #0]
 80095c2:	6831      	ldr	r1, [r6, #0]
 80095c4:	061f      	lsls	r7, r3, #24
 80095c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80095ca:	d402      	bmi.n	80095d2 <_printf_i+0x186>
 80095cc:	065f      	lsls	r7, r3, #25
 80095ce:	bf48      	it	mi
 80095d0:	b2ad      	uxthmi	r5, r5
 80095d2:	6031      	str	r1, [r6, #0]
 80095d4:	07d9      	lsls	r1, r3, #31
 80095d6:	bf44      	itt	mi
 80095d8:	f043 0320 	orrmi.w	r3, r3, #32
 80095dc:	6023      	strmi	r3, [r4, #0]
 80095de:	b11d      	cbz	r5, 80095e8 <_printf_i+0x19c>
 80095e0:	2310      	movs	r3, #16
 80095e2:	e7ad      	b.n	8009540 <_printf_i+0xf4>
 80095e4:	4826      	ldr	r0, [pc, #152]	@ (8009680 <_printf_i+0x234>)
 80095e6:	e7e9      	b.n	80095bc <_printf_i+0x170>
 80095e8:	6823      	ldr	r3, [r4, #0]
 80095ea:	f023 0320 	bic.w	r3, r3, #32
 80095ee:	6023      	str	r3, [r4, #0]
 80095f0:	e7f6      	b.n	80095e0 <_printf_i+0x194>
 80095f2:	4616      	mov	r6, r2
 80095f4:	e7bd      	b.n	8009572 <_printf_i+0x126>
 80095f6:	6833      	ldr	r3, [r6, #0]
 80095f8:	6825      	ldr	r5, [r4, #0]
 80095fa:	6961      	ldr	r1, [r4, #20]
 80095fc:	1d18      	adds	r0, r3, #4
 80095fe:	6030      	str	r0, [r6, #0]
 8009600:	062e      	lsls	r6, r5, #24
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	d501      	bpl.n	800960a <_printf_i+0x1be>
 8009606:	6019      	str	r1, [r3, #0]
 8009608:	e002      	b.n	8009610 <_printf_i+0x1c4>
 800960a:	0668      	lsls	r0, r5, #25
 800960c:	d5fb      	bpl.n	8009606 <_printf_i+0x1ba>
 800960e:	8019      	strh	r1, [r3, #0]
 8009610:	2300      	movs	r3, #0
 8009612:	6123      	str	r3, [r4, #16]
 8009614:	4616      	mov	r6, r2
 8009616:	e7bc      	b.n	8009592 <_printf_i+0x146>
 8009618:	6833      	ldr	r3, [r6, #0]
 800961a:	1d1a      	adds	r2, r3, #4
 800961c:	6032      	str	r2, [r6, #0]
 800961e:	681e      	ldr	r6, [r3, #0]
 8009620:	6862      	ldr	r2, [r4, #4]
 8009622:	2100      	movs	r1, #0
 8009624:	4630      	mov	r0, r6
 8009626:	f7f6 febb 	bl	80003a0 <memchr>
 800962a:	b108      	cbz	r0, 8009630 <_printf_i+0x1e4>
 800962c:	1b80      	subs	r0, r0, r6
 800962e:	6060      	str	r0, [r4, #4]
 8009630:	6863      	ldr	r3, [r4, #4]
 8009632:	6123      	str	r3, [r4, #16]
 8009634:	2300      	movs	r3, #0
 8009636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800963a:	e7aa      	b.n	8009592 <_printf_i+0x146>
 800963c:	6923      	ldr	r3, [r4, #16]
 800963e:	4632      	mov	r2, r6
 8009640:	4649      	mov	r1, r9
 8009642:	4640      	mov	r0, r8
 8009644:	47d0      	blx	sl
 8009646:	3001      	adds	r0, #1
 8009648:	d0ad      	beq.n	80095a6 <_printf_i+0x15a>
 800964a:	6823      	ldr	r3, [r4, #0]
 800964c:	079b      	lsls	r3, r3, #30
 800964e:	d413      	bmi.n	8009678 <_printf_i+0x22c>
 8009650:	68e0      	ldr	r0, [r4, #12]
 8009652:	9b03      	ldr	r3, [sp, #12]
 8009654:	4298      	cmp	r0, r3
 8009656:	bfb8      	it	lt
 8009658:	4618      	movlt	r0, r3
 800965a:	e7a6      	b.n	80095aa <_printf_i+0x15e>
 800965c:	2301      	movs	r3, #1
 800965e:	4632      	mov	r2, r6
 8009660:	4649      	mov	r1, r9
 8009662:	4640      	mov	r0, r8
 8009664:	47d0      	blx	sl
 8009666:	3001      	adds	r0, #1
 8009668:	d09d      	beq.n	80095a6 <_printf_i+0x15a>
 800966a:	3501      	adds	r5, #1
 800966c:	68e3      	ldr	r3, [r4, #12]
 800966e:	9903      	ldr	r1, [sp, #12]
 8009670:	1a5b      	subs	r3, r3, r1
 8009672:	42ab      	cmp	r3, r5
 8009674:	dcf2      	bgt.n	800965c <_printf_i+0x210>
 8009676:	e7eb      	b.n	8009650 <_printf_i+0x204>
 8009678:	2500      	movs	r5, #0
 800967a:	f104 0619 	add.w	r6, r4, #25
 800967e:	e7f5      	b.n	800966c <_printf_i+0x220>
 8009680:	080814ac 	.word	0x080814ac
 8009684:	080814bd 	.word	0x080814bd

08009688 <__swbuf_r>:
 8009688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800968a:	460e      	mov	r6, r1
 800968c:	4614      	mov	r4, r2
 800968e:	4605      	mov	r5, r0
 8009690:	b118      	cbz	r0, 800969a <__swbuf_r+0x12>
 8009692:	6a03      	ldr	r3, [r0, #32]
 8009694:	b90b      	cbnz	r3, 800969a <__swbuf_r+0x12>
 8009696:	f7ff fa41 	bl	8008b1c <__sinit>
 800969a:	69a3      	ldr	r3, [r4, #24]
 800969c:	60a3      	str	r3, [r4, #8]
 800969e:	89a3      	ldrh	r3, [r4, #12]
 80096a0:	071a      	lsls	r2, r3, #28
 80096a2:	d501      	bpl.n	80096a8 <__swbuf_r+0x20>
 80096a4:	6923      	ldr	r3, [r4, #16]
 80096a6:	b943      	cbnz	r3, 80096ba <__swbuf_r+0x32>
 80096a8:	4621      	mov	r1, r4
 80096aa:	4628      	mov	r0, r5
 80096ac:	f000 f82a 	bl	8009704 <__swsetup_r>
 80096b0:	b118      	cbz	r0, 80096ba <__swbuf_r+0x32>
 80096b2:	f04f 37ff 	mov.w	r7, #4294967295
 80096b6:	4638      	mov	r0, r7
 80096b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	6922      	ldr	r2, [r4, #16]
 80096be:	1a98      	subs	r0, r3, r2
 80096c0:	6963      	ldr	r3, [r4, #20]
 80096c2:	b2f6      	uxtb	r6, r6
 80096c4:	4283      	cmp	r3, r0
 80096c6:	4637      	mov	r7, r6
 80096c8:	dc05      	bgt.n	80096d6 <__swbuf_r+0x4e>
 80096ca:	4621      	mov	r1, r4
 80096cc:	4628      	mov	r0, r5
 80096ce:	f7ff fcbd 	bl	800904c <_fflush_r>
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d1ed      	bne.n	80096b2 <__swbuf_r+0x2a>
 80096d6:	68a3      	ldr	r3, [r4, #8]
 80096d8:	3b01      	subs	r3, #1
 80096da:	60a3      	str	r3, [r4, #8]
 80096dc:	6823      	ldr	r3, [r4, #0]
 80096de:	1c5a      	adds	r2, r3, #1
 80096e0:	6022      	str	r2, [r4, #0]
 80096e2:	701e      	strb	r6, [r3, #0]
 80096e4:	6962      	ldr	r2, [r4, #20]
 80096e6:	1c43      	adds	r3, r0, #1
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d004      	beq.n	80096f6 <__swbuf_r+0x6e>
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	07db      	lsls	r3, r3, #31
 80096f0:	d5e1      	bpl.n	80096b6 <__swbuf_r+0x2e>
 80096f2:	2e0a      	cmp	r6, #10
 80096f4:	d1df      	bne.n	80096b6 <__swbuf_r+0x2e>
 80096f6:	4621      	mov	r1, r4
 80096f8:	4628      	mov	r0, r5
 80096fa:	f7ff fca7 	bl	800904c <_fflush_r>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d0d9      	beq.n	80096b6 <__swbuf_r+0x2e>
 8009702:	e7d6      	b.n	80096b2 <__swbuf_r+0x2a>

08009704 <__swsetup_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4b29      	ldr	r3, [pc, #164]	@ (80097ac <__swsetup_r+0xa8>)
 8009708:	4605      	mov	r5, r0
 800970a:	6818      	ldr	r0, [r3, #0]
 800970c:	460c      	mov	r4, r1
 800970e:	b118      	cbz	r0, 8009718 <__swsetup_r+0x14>
 8009710:	6a03      	ldr	r3, [r0, #32]
 8009712:	b90b      	cbnz	r3, 8009718 <__swsetup_r+0x14>
 8009714:	f7ff fa02 	bl	8008b1c <__sinit>
 8009718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800971c:	0719      	lsls	r1, r3, #28
 800971e:	d422      	bmi.n	8009766 <__swsetup_r+0x62>
 8009720:	06da      	lsls	r2, r3, #27
 8009722:	d407      	bmi.n	8009734 <__swsetup_r+0x30>
 8009724:	2209      	movs	r2, #9
 8009726:	602a      	str	r2, [r5, #0]
 8009728:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800972c:	81a3      	strh	r3, [r4, #12]
 800972e:	f04f 30ff 	mov.w	r0, #4294967295
 8009732:	e033      	b.n	800979c <__swsetup_r+0x98>
 8009734:	0758      	lsls	r0, r3, #29
 8009736:	d512      	bpl.n	800975e <__swsetup_r+0x5a>
 8009738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800973a:	b141      	cbz	r1, 800974e <__swsetup_r+0x4a>
 800973c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009740:	4299      	cmp	r1, r3
 8009742:	d002      	beq.n	800974a <__swsetup_r+0x46>
 8009744:	4628      	mov	r0, r5
 8009746:	f7ff fafd 	bl	8008d44 <_free_r>
 800974a:	2300      	movs	r3, #0
 800974c:	6363      	str	r3, [r4, #52]	@ 0x34
 800974e:	89a3      	ldrh	r3, [r4, #12]
 8009750:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009754:	81a3      	strh	r3, [r4, #12]
 8009756:	2300      	movs	r3, #0
 8009758:	6063      	str	r3, [r4, #4]
 800975a:	6923      	ldr	r3, [r4, #16]
 800975c:	6023      	str	r3, [r4, #0]
 800975e:	89a3      	ldrh	r3, [r4, #12]
 8009760:	f043 0308 	orr.w	r3, r3, #8
 8009764:	81a3      	strh	r3, [r4, #12]
 8009766:	6923      	ldr	r3, [r4, #16]
 8009768:	b94b      	cbnz	r3, 800977e <__swsetup_r+0x7a>
 800976a:	89a3      	ldrh	r3, [r4, #12]
 800976c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009774:	d003      	beq.n	800977e <__swsetup_r+0x7a>
 8009776:	4621      	mov	r1, r4
 8009778:	4628      	mov	r0, r5
 800977a:	f000 f883 	bl	8009884 <__smakebuf_r>
 800977e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009782:	f013 0201 	ands.w	r2, r3, #1
 8009786:	d00a      	beq.n	800979e <__swsetup_r+0x9a>
 8009788:	2200      	movs	r2, #0
 800978a:	60a2      	str	r2, [r4, #8]
 800978c:	6962      	ldr	r2, [r4, #20]
 800978e:	4252      	negs	r2, r2
 8009790:	61a2      	str	r2, [r4, #24]
 8009792:	6922      	ldr	r2, [r4, #16]
 8009794:	b942      	cbnz	r2, 80097a8 <__swsetup_r+0xa4>
 8009796:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800979a:	d1c5      	bne.n	8009728 <__swsetup_r+0x24>
 800979c:	bd38      	pop	{r3, r4, r5, pc}
 800979e:	0799      	lsls	r1, r3, #30
 80097a0:	bf58      	it	pl
 80097a2:	6962      	ldrpl	r2, [r4, #20]
 80097a4:	60a2      	str	r2, [r4, #8]
 80097a6:	e7f4      	b.n	8009792 <__swsetup_r+0x8e>
 80097a8:	2000      	movs	r0, #0
 80097aa:	e7f7      	b.n	800979c <__swsetup_r+0x98>
 80097ac:	24000050 	.word	0x24000050

080097b0 <_raise_r>:
 80097b0:	291f      	cmp	r1, #31
 80097b2:	b538      	push	{r3, r4, r5, lr}
 80097b4:	4605      	mov	r5, r0
 80097b6:	460c      	mov	r4, r1
 80097b8:	d904      	bls.n	80097c4 <_raise_r+0x14>
 80097ba:	2316      	movs	r3, #22
 80097bc:	6003      	str	r3, [r0, #0]
 80097be:	f04f 30ff 	mov.w	r0, #4294967295
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80097c6:	b112      	cbz	r2, 80097ce <_raise_r+0x1e>
 80097c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80097cc:	b94b      	cbnz	r3, 80097e2 <_raise_r+0x32>
 80097ce:	4628      	mov	r0, r5
 80097d0:	f000 f830 	bl	8009834 <_getpid_r>
 80097d4:	4622      	mov	r2, r4
 80097d6:	4601      	mov	r1, r0
 80097d8:	4628      	mov	r0, r5
 80097da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097de:	f000 b817 	b.w	8009810 <_kill_r>
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d00a      	beq.n	80097fc <_raise_r+0x4c>
 80097e6:	1c59      	adds	r1, r3, #1
 80097e8:	d103      	bne.n	80097f2 <_raise_r+0x42>
 80097ea:	2316      	movs	r3, #22
 80097ec:	6003      	str	r3, [r0, #0]
 80097ee:	2001      	movs	r0, #1
 80097f0:	e7e7      	b.n	80097c2 <_raise_r+0x12>
 80097f2:	2100      	movs	r1, #0
 80097f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80097f8:	4620      	mov	r0, r4
 80097fa:	4798      	blx	r3
 80097fc:	2000      	movs	r0, #0
 80097fe:	e7e0      	b.n	80097c2 <_raise_r+0x12>

08009800 <raise>:
 8009800:	4b02      	ldr	r3, [pc, #8]	@ (800980c <raise+0xc>)
 8009802:	4601      	mov	r1, r0
 8009804:	6818      	ldr	r0, [r3, #0]
 8009806:	f7ff bfd3 	b.w	80097b0 <_raise_r>
 800980a:	bf00      	nop
 800980c:	24000050 	.word	0x24000050

08009810 <_kill_r>:
 8009810:	b538      	push	{r3, r4, r5, lr}
 8009812:	4d07      	ldr	r5, [pc, #28]	@ (8009830 <_kill_r+0x20>)
 8009814:	2300      	movs	r3, #0
 8009816:	4604      	mov	r4, r0
 8009818:	4608      	mov	r0, r1
 800981a:	4611      	mov	r1, r2
 800981c:	602b      	str	r3, [r5, #0]
 800981e:	f7f8 fd37 	bl	8002290 <_kill>
 8009822:	1c43      	adds	r3, r0, #1
 8009824:	d102      	bne.n	800982c <_kill_r+0x1c>
 8009826:	682b      	ldr	r3, [r5, #0]
 8009828:	b103      	cbz	r3, 800982c <_kill_r+0x1c>
 800982a:	6023      	str	r3, [r4, #0]
 800982c:	bd38      	pop	{r3, r4, r5, pc}
 800982e:	bf00      	nop
 8009830:	2407e50c 	.word	0x2407e50c

08009834 <_getpid_r>:
 8009834:	f7f8 bd2a 	b.w	800228c <_getpid>

08009838 <__swhatbuf_r>:
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	460c      	mov	r4, r1
 800983c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009840:	2900      	cmp	r1, #0
 8009842:	b096      	sub	sp, #88	@ 0x58
 8009844:	4615      	mov	r5, r2
 8009846:	461e      	mov	r6, r3
 8009848:	da0d      	bge.n	8009866 <__swhatbuf_r+0x2e>
 800984a:	89a3      	ldrh	r3, [r4, #12]
 800984c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009850:	f04f 0100 	mov.w	r1, #0
 8009854:	bf14      	ite	ne
 8009856:	2340      	movne	r3, #64	@ 0x40
 8009858:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800985c:	2000      	movs	r0, #0
 800985e:	6031      	str	r1, [r6, #0]
 8009860:	602b      	str	r3, [r5, #0]
 8009862:	b016      	add	sp, #88	@ 0x58
 8009864:	bd70      	pop	{r4, r5, r6, pc}
 8009866:	466a      	mov	r2, sp
 8009868:	f000 f848 	bl	80098fc <_fstat_r>
 800986c:	2800      	cmp	r0, #0
 800986e:	dbec      	blt.n	800984a <__swhatbuf_r+0x12>
 8009870:	9901      	ldr	r1, [sp, #4]
 8009872:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009876:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800987a:	4259      	negs	r1, r3
 800987c:	4159      	adcs	r1, r3
 800987e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009882:	e7eb      	b.n	800985c <__swhatbuf_r+0x24>

08009884 <__smakebuf_r>:
 8009884:	898b      	ldrh	r3, [r1, #12]
 8009886:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009888:	079d      	lsls	r5, r3, #30
 800988a:	4606      	mov	r6, r0
 800988c:	460c      	mov	r4, r1
 800988e:	d507      	bpl.n	80098a0 <__smakebuf_r+0x1c>
 8009890:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	6123      	str	r3, [r4, #16]
 8009898:	2301      	movs	r3, #1
 800989a:	6163      	str	r3, [r4, #20]
 800989c:	b003      	add	sp, #12
 800989e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098a0:	ab01      	add	r3, sp, #4
 80098a2:	466a      	mov	r2, sp
 80098a4:	f7ff ffc8 	bl	8009838 <__swhatbuf_r>
 80098a8:	9f00      	ldr	r7, [sp, #0]
 80098aa:	4605      	mov	r5, r0
 80098ac:	4639      	mov	r1, r7
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7ff fabc 	bl	8008e2c <_malloc_r>
 80098b4:	b948      	cbnz	r0, 80098ca <__smakebuf_r+0x46>
 80098b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ba:	059a      	lsls	r2, r3, #22
 80098bc:	d4ee      	bmi.n	800989c <__smakebuf_r+0x18>
 80098be:	f023 0303 	bic.w	r3, r3, #3
 80098c2:	f043 0302 	orr.w	r3, r3, #2
 80098c6:	81a3      	strh	r3, [r4, #12]
 80098c8:	e7e2      	b.n	8009890 <__smakebuf_r+0xc>
 80098ca:	89a3      	ldrh	r3, [r4, #12]
 80098cc:	6020      	str	r0, [r4, #0]
 80098ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	9b01      	ldr	r3, [sp, #4]
 80098d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80098da:	b15b      	cbz	r3, 80098f4 <__smakebuf_r+0x70>
 80098dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098e0:	4630      	mov	r0, r6
 80098e2:	f000 f81d 	bl	8009920 <_isatty_r>
 80098e6:	b128      	cbz	r0, 80098f4 <__smakebuf_r+0x70>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	f023 0303 	bic.w	r3, r3, #3
 80098ee:	f043 0301 	orr.w	r3, r3, #1
 80098f2:	81a3      	strh	r3, [r4, #12]
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	431d      	orrs	r5, r3
 80098f8:	81a5      	strh	r5, [r4, #12]
 80098fa:	e7cf      	b.n	800989c <__smakebuf_r+0x18>

080098fc <_fstat_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4d07      	ldr	r5, [pc, #28]	@ (800991c <_fstat_r+0x20>)
 8009900:	2300      	movs	r3, #0
 8009902:	4604      	mov	r4, r0
 8009904:	4608      	mov	r0, r1
 8009906:	4611      	mov	r1, r2
 8009908:	602b      	str	r3, [r5, #0]
 800990a:	f7f8 fcf1 	bl	80022f0 <_fstat>
 800990e:	1c43      	adds	r3, r0, #1
 8009910:	d102      	bne.n	8009918 <_fstat_r+0x1c>
 8009912:	682b      	ldr	r3, [r5, #0]
 8009914:	b103      	cbz	r3, 8009918 <_fstat_r+0x1c>
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	bd38      	pop	{r3, r4, r5, pc}
 800991a:	bf00      	nop
 800991c:	2407e50c 	.word	0x2407e50c

08009920 <_isatty_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d06      	ldr	r5, [pc, #24]	@ (800993c <_isatty_r+0x1c>)
 8009924:	2300      	movs	r3, #0
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	f7f8 fce6 	bl	80022fc <_isatty>
 8009930:	1c43      	adds	r3, r0, #1
 8009932:	d102      	bne.n	800993a <_isatty_r+0x1a>
 8009934:	682b      	ldr	r3, [r5, #0]
 8009936:	b103      	cbz	r3, 800993a <_isatty_r+0x1a>
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	bd38      	pop	{r3, r4, r5, pc}
 800993c:	2407e50c 	.word	0x2407e50c

08009940 <tanhf>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	ee10 5a10 	vmov	r5, s0
 8009946:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800994a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800994e:	ed2d 8b02 	vpush	{d8}
 8009952:	eef0 7a40 	vmov.f32	s15, s0
 8009956:	d30f      	bcc.n	8009978 <tanhf+0x38>
 8009958:	4b2a      	ldr	r3, [pc, #168]	@ (8009a04 <tanhf+0xc4>)
 800995a:	edd3 6a00 	vldr	s13, [r3]
 800995e:	ed93 7a00 	vldr	s14, [r3]
 8009962:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8009966:	2d00      	cmp	r5, #0
 8009968:	bfac      	ite	ge
 800996a:	ee30 0a07 	vaddge.f32	s0, s0, s14
 800996e:	ee30 0a47 	vsublt.f32	s0, s0, s14
 8009972:	ecbd 8b02 	vpop	{d8}
 8009976:	bd38      	pop	{r3, r4, r5, pc}
 8009978:	4a23      	ldr	r2, [pc, #140]	@ (8009a08 <tanhf+0xc8>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d839      	bhi.n	80099f2 <tanhf+0xb2>
 800997e:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 8009982:	d207      	bcs.n	8009994 <tanhf+0x54>
 8009984:	4b1f      	ldr	r3, [pc, #124]	@ (8009a04 <tanhf+0xc4>)
 8009986:	ed93 0a00 	vldr	s0, [r3]
 800998a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800998e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009992:	e7ee      	b.n	8009972 <tanhf+0x32>
 8009994:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8009998:	4c1c      	ldr	r4, [pc, #112]	@ (8009a0c <tanhf+0xcc>)
 800999a:	d319      	bcc.n	80099d0 <tanhf+0x90>
 800999c:	f000 fa53 	bl	8009e46 <fabsf>
 80099a0:	edd4 7a00 	vldr	s15, [r4]
 80099a4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80099a8:	f000 f834 	bl	8009a14 <expm1f>
 80099ac:	4b15      	ldr	r3, [pc, #84]	@ (8009a04 <tanhf+0xc4>)
 80099ae:	edd3 7a00 	vldr	s15, [r3]
 80099b2:	ed94 6a00 	vldr	s12, [r4]
 80099b6:	ed94 7a00 	vldr	s14, [r4]
 80099ba:	ee37 7a00 	vadd.f32	s14, s14, s0
 80099be:	eec6 6a07 	vdiv.f32	s13, s12, s14
 80099c2:	ee37 0ae6 	vsub.f32	s0, s15, s13
 80099c6:	2d00      	cmp	r5, #0
 80099c8:	bfb8      	it	lt
 80099ca:	eeb1 0a40 	vneglt.f32	s0, s0
 80099ce:	e7d0      	b.n	8009972 <tanhf+0x32>
 80099d0:	ed94 8a00 	vldr	s16, [r4]
 80099d4:	f000 fa37 	bl	8009e46 <fabsf>
 80099d8:	ee28 0a40 	vnmul.f32	s0, s16, s0
 80099dc:	f000 f81a 	bl	8009a14 <expm1f>
 80099e0:	edd4 7a00 	vldr	s15, [r4]
 80099e4:	ee77 7a80 	vadd.f32	s15, s15, s0
 80099e8:	eeb1 7a40 	vneg.f32	s14, s0
 80099ec:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80099f0:	e7e9      	b.n	80099c6 <tanhf+0x86>
 80099f2:	4b04      	ldr	r3, [pc, #16]	@ (8009a04 <tanhf+0xc4>)
 80099f4:	ed93 0a00 	vldr	s0, [r3]
 80099f8:	4b05      	ldr	r3, [pc, #20]	@ (8009a10 <tanhf+0xd0>)
 80099fa:	edd3 7a00 	vldr	s15, [r3]
 80099fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009a02:	e7e0      	b.n	80099c6 <tanhf+0x86>
 8009a04:	080814d8 	.word	0x080814d8
 8009a08:	41afffff 	.word	0x41afffff
 8009a0c:	080814d4 	.word	0x080814d4
 8009a10:	080814d0 	.word	0x080814d0

08009a14 <expm1f>:
 8009a14:	ee10 3a10 	vmov	r3, s0
 8009a18:	4a83      	ldr	r2, [pc, #524]	@ (8009c28 <expm1f+0x214>)
 8009a1a:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8009a1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d91e      	bls.n	8009a64 <expm1f+0x50>
 8009a26:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009a2a:	d902      	bls.n	8009a32 <expm1f+0x1e>
 8009a2c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009a30:	4770      	bx	lr
 8009a32:	d105      	bne.n	8009a40 <expm1f+0x2c>
 8009a34:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	fe00 0a27 	vseleq.f32	s0, s0, s15
 8009a3e:	4770      	bx	lr
 8009a40:	b920      	cbnz	r0, 8009a4c <expm1f+0x38>
 8009a42:	4a7a      	ldr	r2, [pc, #488]	@ (8009c2c <expm1f+0x218>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d963      	bls.n	8009b10 <expm1f+0xfc>
 8009a48:	f000 b9e8 	b.w	8009e1c <__math_oflowf>
 8009a4c:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8009c30 <expm1f+0x21c>
 8009a50:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009a54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a5c:	d551      	bpl.n	8009b02 <expm1f+0xee>
 8009a5e:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8009a62:	4770      	bx	lr
 8009a64:	4a73      	ldr	r2, [pc, #460]	@ (8009c34 <expm1f+0x220>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d972      	bls.n	8009b50 <expm1f+0x13c>
 8009a6a:	4a73      	ldr	r2, [pc, #460]	@ (8009c38 <expm1f+0x224>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d868      	bhi.n	8009b42 <expm1f+0x12e>
 8009a70:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8009c3c <expm1f+0x228>
 8009a74:	2800      	cmp	r0, #0
 8009a76:	d13d      	bne.n	8009af4 <expm1f+0xe0>
 8009a78:	ee30 7a47 	vsub.f32	s14, s0, s14
 8009a7c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8009c40 <expm1f+0x22c>
 8009a80:	2301      	movs	r3, #1
 8009a82:	ee37 0a66 	vsub.f32	s0, s14, s13
 8009a86:	ee77 7a40 	vsub.f32	s15, s14, s0
 8009a8a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009a8e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8009a92:	ee20 4a25 	vmul.f32	s8, s0, s11
 8009a96:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 8009c44 <expm1f+0x230>
 8009a9a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8009c48 <expm1f+0x234>
 8009a9e:	ed9f 5a6b 	vldr	s10, [pc, #428]	@ 8009c4c <expm1f+0x238>
 8009aa2:	ee20 7a04 	vmul.f32	s14, s0, s8
 8009aa6:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8009aaa:	eee7 6a06 	vfma.f32	s13, s14, s12
 8009aae:	ed9f 6a68 	vldr	s12, [pc, #416]	@ 8009c50 <expm1f+0x23c>
 8009ab2:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009ab6:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8009c54 <expm1f+0x240>
 8009aba:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009abe:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8009ac2:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009ac6:	eef0 6a46 	vmov.f32	s13, s12
 8009aca:	eee5 6a07 	vfma.f32	s13, s10, s14
 8009ace:	eee4 4a66 	vfms.f32	s9, s8, s13
 8009ad2:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 8009ad6:	eea0 4a64 	vfms.f32	s8, s0, s9
 8009ada:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8009ade:	eec5 6a04 	vdiv.f32	s13, s10, s8
 8009ae2:	ee66 6a87 	vmul.f32	s13, s13, s14
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d140      	bne.n	8009b6c <expm1f+0x158>
 8009aea:	ee90 7a26 	vfnms.f32	s14, s0, s13
 8009aee:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009af2:	4770      	bx	lr
 8009af4:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009af8:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8009c58 <expm1f+0x244>
 8009afc:	f04f 33ff 	mov.w	r3, #4294967295
 8009b00:	e7bf      	b.n	8009a82 <expm1f+0x6e>
 8009b02:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8009c5c <expm1f+0x248>
 8009b06:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009b0a:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 8009b0e:	e005      	b.n	8009b1c <expm1f+0x108>
 8009b10:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8009c5c <expm1f+0x248>
 8009b14:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009b18:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009b1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009b20:	eeb0 7a40 	vmov.f32	s14, s0
 8009b24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009b28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009b2c:	ee17 3a90 	vmov	r3, s15
 8009b30:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8009c3c <expm1f+0x228>
 8009b34:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8009b38:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8009c40 <expm1f+0x22c>
 8009b3c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009b40:	e79f      	b.n	8009a82 <expm1f+0x6e>
 8009b42:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8009c5c <expm1f+0x248>
 8009b46:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	d0e4      	beq.n	8009b18 <expm1f+0x104>
 8009b4e:	e7dc      	b.n	8009b0a <expm1f+0xf6>
 8009b50:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 8009b54:	d208      	bcs.n	8009b68 <expm1f+0x154>
 8009b56:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8009c60 <expm1f+0x24c>
 8009b5a:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009b5e:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8009b62:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009b66:	4770      	bx	lr
 8009b68:	2300      	movs	r3, #0
 8009b6a:	e790      	b.n	8009a8e <expm1f+0x7a>
 8009b6c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009b70:	1c5a      	adds	r2, r3, #1
 8009b72:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8009b76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b7a:	d106      	bne.n	8009b8a <expm1f+0x176>
 8009b7c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009b80:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 8009b84:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8009b88:	4770      	bx	lr
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	d118      	bne.n	8009bc0 <expm1f+0x1ac>
 8009b8e:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 8009b92:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b9a:	bf5b      	ittet	pl
 8009b9c:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8009ba0:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 8009ba4:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 8009ba8:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8009bac:	bf43      	ittte	mi
 8009bae:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 8009bb2:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 8009bb6:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 8009bba:	eeb0 0a46 	vmovpl.f32	s0, s12
 8009bbe:	4770      	bx	lr
 8009bc0:	1c5a      	adds	r2, r3, #1
 8009bc2:	2a39      	cmp	r2, #57	@ 0x39
 8009bc4:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8009bc8:	d90b      	bls.n	8009be2 <expm1f+0x1ce>
 8009bca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009bce:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009bd2:	ee17 3a90 	vmov	r3, s15
 8009bd6:	4419      	add	r1, r3
 8009bd8:	ee07 1a90 	vmov	s15, r1
 8009bdc:	ee37 0ac6 	vsub.f32	s0, s15, s12
 8009be0:	4770      	bx	lr
 8009be2:	2b16      	cmp	r3, #22
 8009be4:	dc11      	bgt.n	8009c0a <expm1f+0x1f6>
 8009be6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009bea:	fa42 f303 	asr.w	r3, r2, r3
 8009bee:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 8009bf2:	ee07 3a10 	vmov	s14, r3
 8009bf6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009bfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009bfe:	ee17 3a90 	vmov	r3, s15
 8009c02:	440b      	add	r3, r1
 8009c04:	ee00 3a10 	vmov	s0, r3
 8009c08:	4770      	bx	lr
 8009c0a:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8009c0e:	05db      	lsls	r3, r3, #23
 8009c10:	ee07 3a10 	vmov	s14, r3
 8009c14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009c18:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009c1c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009c20:	ee17 3a90 	vmov	r3, s15
 8009c24:	e7ed      	b.n	8009c02 <expm1f+0x1ee>
 8009c26:	bf00      	nop
 8009c28:	4195b843 	.word	0x4195b843
 8009c2c:	42b17217 	.word	0x42b17217
 8009c30:	0da24260 	.word	0x0da24260
 8009c34:	3eb17218 	.word	0x3eb17218
 8009c38:	3f851591 	.word	0x3f851591
 8009c3c:	3f317180 	.word	0x3f317180
 8009c40:	3717f7d1 	.word	0x3717f7d1
 8009c44:	b457edbb 	.word	0xb457edbb
 8009c48:	36867e54 	.word	0x36867e54
 8009c4c:	bd088889 	.word	0xbd088889
 8009c50:	b8a670cd 	.word	0xb8a670cd
 8009c54:	3ad00d01 	.word	0x3ad00d01
 8009c58:	b717f7d1 	.word	0xb717f7d1
 8009c5c:	3fb8aa3b 	.word	0x3fb8aa3b
 8009c60:	7149f2ca 	.word	0x7149f2ca

08009c64 <sinf_poly>:
 8009c64:	07cb      	lsls	r3, r1, #31
 8009c66:	d412      	bmi.n	8009c8e <sinf_poly+0x2a>
 8009c68:	ee21 5b00 	vmul.f64	d5, d1, d0
 8009c6c:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8009c70:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8009c74:	eea6 7b01 	vfma.f64	d7, d6, d1
 8009c78:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8009c7c:	ee21 1b05 	vmul.f64	d1, d1, d5
 8009c80:	eea6 0b05 	vfma.f64	d0, d6, d5
 8009c84:	eea7 0b01 	vfma.f64	d0, d7, d1
 8009c88:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009c8c:	4770      	bx	lr
 8009c8e:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8009c92:	ee21 5b01 	vmul.f64	d5, d1, d1
 8009c96:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8009c9a:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8009c9e:	eea1 7b06 	vfma.f64	d7, d1, d6
 8009ca2:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8009ca6:	eea1 0b06 	vfma.f64	d0, d1, d6
 8009caa:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8009cae:	ee21 1b05 	vmul.f64	d1, d1, d5
 8009cb2:	eea5 0b06 	vfma.f64	d0, d5, d6
 8009cb6:	e7e5      	b.n	8009c84 <sinf_poly+0x20>

08009cb8 <sinf>:
 8009cb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009cba:	ee10 4a10 	vmov	r4, s0
 8009cbe:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8009cc2:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8009cc6:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8009cca:	eef0 7a40 	vmov.f32	s15, s0
 8009cce:	d218      	bcs.n	8009d02 <sinf+0x4a>
 8009cd0:	ee26 1b06 	vmul.f64	d1, d6, d6
 8009cd4:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8009cd8:	d20a      	bcs.n	8009cf0 <sinf+0x38>
 8009cda:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8009cde:	d103      	bne.n	8009ce8 <sinf+0x30>
 8009ce0:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8009ce4:	ed8d 1a01 	vstr	s2, [sp, #4]
 8009ce8:	eeb0 0a67 	vmov.f32	s0, s15
 8009cec:	b003      	add	sp, #12
 8009cee:	bd30      	pop	{r4, r5, pc}
 8009cf0:	483b      	ldr	r0, [pc, #236]	@ (8009de0 <sinf+0x128>)
 8009cf2:	eeb0 0b46 	vmov.f64	d0, d6
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	b003      	add	sp, #12
 8009cfa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009cfe:	f7ff bfb1 	b.w	8009c64 <sinf_poly>
 8009d02:	f240 422e 	movw	r2, #1070	@ 0x42e
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d824      	bhi.n	8009d54 <sinf+0x9c>
 8009d0a:	4b35      	ldr	r3, [pc, #212]	@ (8009de0 <sinf+0x128>)
 8009d0c:	ed93 7b08 	vldr	d7, [r3, #32]
 8009d10:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009d14:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8009d18:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8009d1c:	ee17 1a90 	vmov	r1, s15
 8009d20:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8009d24:	1609      	asrs	r1, r1, #24
 8009d26:	ee07 1a90 	vmov	s15, r1
 8009d2a:	f001 0203 	and.w	r2, r1, #3
 8009d2e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8009d32:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8009d36:	ed92 0b00 	vldr	d0, [r2]
 8009d3a:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8009d3e:	f011 0f02 	tst.w	r1, #2
 8009d42:	eea5 6b47 	vfms.f64	d6, d5, d7
 8009d46:	bf08      	it	eq
 8009d48:	4618      	moveq	r0, r3
 8009d4a:	ee26 1b06 	vmul.f64	d1, d6, d6
 8009d4e:	ee20 0b06 	vmul.f64	d0, d0, d6
 8009d52:	e7d1      	b.n	8009cf8 <sinf+0x40>
 8009d54:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8009d58:	d237      	bcs.n	8009dca <sinf+0x112>
 8009d5a:	4922      	ldr	r1, [pc, #136]	@ (8009de4 <sinf+0x12c>)
 8009d5c:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8009d60:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8009d64:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8009d68:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8009d6c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8009d70:	6a10      	ldr	r0, [r2, #32]
 8009d72:	6912      	ldr	r2, [r2, #16]
 8009d74:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009d78:	40ab      	lsls	r3, r5
 8009d7a:	fba0 5003 	umull	r5, r0, r0, r3
 8009d7e:	4359      	muls	r1, r3
 8009d80:	fbe3 0102 	umlal	r0, r1, r3, r2
 8009d84:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8009d88:	0f9d      	lsrs	r5, r3, #30
 8009d8a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009d8e:	1ac9      	subs	r1, r1, r3
 8009d90:	f7f6 fce4 	bl	800075c <__aeabi_l2d>
 8009d94:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8009d98:	4b11      	ldr	r3, [pc, #68]	@ (8009de0 <sinf+0x128>)
 8009d9a:	f004 0203 	and.w	r2, r4, #3
 8009d9e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8009da2:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8009dd8 <sinf+0x120>
 8009da6:	ed92 0b00 	vldr	d0, [r2]
 8009daa:	ec41 0b17 	vmov	d7, r0, r1
 8009dae:	f014 0f02 	tst.w	r4, #2
 8009db2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009db6:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8009dba:	4629      	mov	r1, r5
 8009dbc:	bf08      	it	eq
 8009dbe:	4618      	moveq	r0, r3
 8009dc0:	ee27 1b07 	vmul.f64	d1, d7, d7
 8009dc4:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009dc8:	e796      	b.n	8009cf8 <sinf+0x40>
 8009dca:	b003      	add	sp, #12
 8009dcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009dd0:	f000 b82a 	b.w	8009e28 <__math_invalidf>
 8009dd4:	f3af 8000 	nop.w
 8009dd8:	54442d18 	.word	0x54442d18
 8009ddc:	3c1921fb 	.word	0x3c1921fb
 8009de0:	08081540 	.word	0x08081540
 8009de4:	080814dc 	.word	0x080814dc

08009de8 <with_errnof>:
 8009de8:	b510      	push	{r4, lr}
 8009dea:	ed2d 8b02 	vpush	{d8}
 8009dee:	eeb0 8a40 	vmov.f32	s16, s0
 8009df2:	4604      	mov	r4, r0
 8009df4:	f7fe ff5a 	bl	8008cac <__errno>
 8009df8:	eeb0 0a48 	vmov.f32	s0, s16
 8009dfc:	ecbd 8b02 	vpop	{d8}
 8009e00:	6004      	str	r4, [r0, #0]
 8009e02:	bd10      	pop	{r4, pc}

08009e04 <xflowf>:
 8009e04:	b130      	cbz	r0, 8009e14 <xflowf+0x10>
 8009e06:	eef1 7a40 	vneg.f32	s15, s0
 8009e0a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009e0e:	2022      	movs	r0, #34	@ 0x22
 8009e10:	f7ff bfea 	b.w	8009de8 <with_errnof>
 8009e14:	eef0 7a40 	vmov.f32	s15, s0
 8009e18:	e7f7      	b.n	8009e0a <xflowf+0x6>
	...

08009e1c <__math_oflowf>:
 8009e1c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009e24 <__math_oflowf+0x8>
 8009e20:	f7ff bff0 	b.w	8009e04 <xflowf>
 8009e24:	70000000 	.word	0x70000000

08009e28 <__math_invalidf>:
 8009e28:	eef0 7a40 	vmov.f32	s15, s0
 8009e2c:	ee30 7a40 	vsub.f32	s14, s0, s0
 8009e30:	eef4 7a67 	vcmp.f32	s15, s15
 8009e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e38:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8009e3c:	d602      	bvs.n	8009e44 <__math_invalidf+0x1c>
 8009e3e:	2021      	movs	r0, #33	@ 0x21
 8009e40:	f7ff bfd2 	b.w	8009de8 <with_errnof>
 8009e44:	4770      	bx	lr

08009e46 <fabsf>:
 8009e46:	ee10 3a10 	vmov	r3, s0
 8009e4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e4e:	ee00 3a10 	vmov	s0, r3
 8009e52:	4770      	bx	lr

08009e54 <_init>:
 8009e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e56:	bf00      	nop
 8009e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e5a:	bc08      	pop	{r3}
 8009e5c:	469e      	mov	lr, r3
 8009e5e:	4770      	bx	lr

08009e60 <_fini>:
 8009e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e62:	bf00      	nop
 8009e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e66:	bc08      	pop	{r3}
 8009e68:	469e      	mov	lr, r3
 8009e6a:	4770      	bx	lr
