/dts-v1/;

/ {
	model = "MT6768";
	compatible = "mediatek,MT6768";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	mgm {
		compatible = "arm,physical-memory-group-manager";
		phandle = <0x8b>;
	};

	aliases {
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11008000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11011000";
		i2c5 = "/i2c@11016000";
		i2c6 = "/i2c@1100d000";
		i2c7 = "/i2c@11004000";
		i2c8 = "/i2c@11005000";
		ovl0 = "/soc/disp_ovl0@1400b000";
		ovl3 = "/soc/disp_ovl0_2l@1400c000";
		rdma0 = "/soc/disp_rdma0@1400d000";
		wdma0 = "/soc/disp_wdma0@1400e000";
		dsi0 = "/soc/dsi@14014000";
		rsz0 = "/soc/disp_rsz0@14015000";
		color0 = "/soc/disp_color0@1400f000";
		ccorr0 = "/soc/disp_ccorr0@14010000";
		aal0 = "/soc/disp_aal0@14011000";
		gamma0 = "/soc/disp_gamma0@14012000";
		dither0 = "/soc/disp_dither0@14013000";
		mtksmmu0 = "/m4u@10205000";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		mtk_leds {
			phandle = <0xa3>;

			backlight {
				label = "lcd-backlight";
				min-brightness = <0x01>;
				max-brightness = <0xfff>;
				max-hw-brightness = <0xfff>;
				led_mode = <0x04>;
			};
		};

		cm_mgr@0c530000 {
			compatible = "mediatek,mt6768-cm_mgr";
			reg = <0x00 0xc530000 0x00 0x9000>;
			reg-names = "cm_mgr_base";
			interconnects = <0x02 0x02 0x02 0x00>;
			interconnect-names = "cm-perf-bw";
			required-opps = <0x03 0x04 0x05>;
			cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,cp_up = <0x8c 0x64 0x8c 0x64 0x8c>;
			cm_mgr,dt_down = <0x03 0x00 0x00 0x00 0x00>;
			cm_mgr,dt_up = <0x00 0x00 0x00 0x00 0x00>;
			cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64>;
			phandle = <0xa4>;
		};

		eas-info {
			compatible = "mediatek,eas-info";
			legacy-api-support = <0x01>;
			phandle = <0xa5>;
		};

		fpsgo {
			compatible = "mediatek,fpsgo";
			interconnects = <0x02 0x03 0x02 0x00>;
			interconnect-names = "fpsgo-perf-bw";
			required-opps = <0x03>;
			fbt-cpu-mask = <0xff 0xc0 0x3f 0x3f 0xc0 0x3f>;
			sbe-resceue-enable = <0x01>;
			boost-dram = <0x02>;
			phandle = <0xa6>;
		};

		simtray {
			compatible = "xiaomi,simtray-status";
			status-gpio = <0x06 0x2f 0x00>;
			phandle = <0xa7>;
		};

		disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0", "mediatek,mt6768-disp-pwm";
			reg = <0x00 0x1100e000 0x00 0x1000>;
			interrupts = <0x00 0xcb 0x04 0x00>;
			#pwm-cells = <0x02>;
			pwm_src_base = <0x07>;
			pwm_src_addr = <0x458>;
			clocks = <0x08 0x31 0x09 0x63 0x09 0x30>;
			clock-names = "main", "mm", "pwm_src";
			phandle = <0xa8>;
		};

		dispsys_config@14000000 {
			compatible = "mediatek,mt6768-mmsys";
			reg = <0x00 0x14000000 0x00 0x1000>;
			mediatek,larb = <0x0a>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x0b 0x01>;
			clocks = <0x0c 0x1f 0x0c 0x1c 0x09 0x63>;
			clock-num = <0x03>;
			power-domains = <0x0d 0x03>;
			operating-points-v2 = <0x0e>;
			mmdvfs-dvfsrc-vcore-supply = <0x0f>;
			interconnects = <0x02 0x0a 0x02 0x00>;
			interconnect-names = "disp-perf-bw";
			dvfsrc-required-opps = <0x03 0x04 0x05>;
			pre-define-bw = <0xffffffff 0x00 0x00 0x00>;
			mediatek,mailbox-gce = <0x10>;
			mboxes = <0x10 0x00 0x00 0x04 0x10 0x03 0x00 0x04 0x10 0x04 0x00 0x04 0x10 0x07 0xffffffff 0x02 0x10 0x02 0x00 0x04 0x10 0x06 0x00 0x03>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0";
			gce-subsys = <0x10 0x14000000 0x01 0x10 0x14010000 0x02 0x10 0x14020000 0x03>;
			gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
			gce-events = <0x10 0x82 0x10 0x280 0x10 0x8d 0x10 0x281 0x10 0x25 0x10 0x282 0x10 0x1e 0x10 0x1f 0x10 0x283 0x10 0x284 0x10 0x1f 0x10 0x10>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_RES_SWITCH", "MTK_DRM_OPT_SHARE_SRAM", "MTK_DRM_OPT_SPHRT";
			helper-value = <0x00 0x01 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x01 0x01 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01>;
			phandle = <0xa9>;
		};

		disp_mtee_sec {
			compatible = "mediatek,disp_mtee";
			mediatek,mailbox-gce = <0x10>;
			mboxes = <0x11 0x08 0x00 0x03 0x11 0x09 0x00 0x03 0x11 0x09 0x00 0x03>;
			gce-client-names = "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
			phandle = <0xaa>;
		};

		disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0", "mediatek,mt6768-disp-mutex";
			reg = <0x00 0x14001000 0x00 0x1000>;
			interrupts = <0x00 0xdf 0x04 0x00>;
			clocks = <0x09 0x63>;
			phandle = <0x51>;
		};

		disp_ovl0@1400b000 {
			compatible = "mediatek,disp_ovl0", "mediatek,mt6768-disp-ovl";
			reg = <0x00 0x1400b000 0x00 0x1000>;
			interrupts = <0x00 0xe6 0x04 0x00>;
			mediatek,larb = <0x0a>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0c 0x07>;
			iommus = <0x0b 0x00>;
			interconnects = <0x12 0x40000 0x12 0x10000 0x12 0x40000 0x12 0x10000 0x12 0x40000 0x12 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos", "DDP_COMPONENT_OVL0_fbdc_qos", "DDP_COMPONENT_OVL0_hrt_qos";
			phandle = <0xab>;
		};

		disp_ovl0_2l@1400c000 {
			compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6768-disp-ovl";
			reg = <0x00 0x1400c000 0x00 0x1000>;
			interrupts = <0x00 0xf2 0x04 0x00>;
			mediatek,larb = <0x0a>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0c 0x08>;
			iommus = <0x0b 0x01>;
			interconnects = <0x12 0x40001 0x12 0x10000 0x12 0x40001 0x12 0x10000 0x12 0x40001 0x12 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos";
			phandle = <0xac>;
		};

		disp_rsz0@14015000 {
			compatible = "mediatek,disp_rsz0", "mediatek,mt6768-disp-rsz";
			reg = <0x00 0x14015000 0x00 0x1000>;
			interrupts = <0x00 0x125 0x04 0x00>;
			clocks = <0x0c 0x09>;
			phandle = <0xad>;
		};

		disp_rdma0@1400d000 {
			compatible = "mediatek,disp_rdma0", "mediatek,mt6768-disp-rdma";
			reg = <0x00 0x1400d000 0x00 0x1000>;
			interrupts = <0x00 0xe7 0x04 0x00>;
			mediatek,larb = <0x0a>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0c 0x0a>;
			iommus = <0x0b 0x02>;
			interconnects = <0x12 0x40002 0x12 0x10000 0x12 0x40002 0x12 0x10000>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos", "DDP_COMPONENT_RDMA0_hrt_qos";
			phandle = <0xae>;
		};

		disp_color0@1400f000 {
			compatible = "mediatek,disp_color0", "mediatek,mt6768-disp-color";
			reg = <0x00 0x1400f000 0x00 0x1000>;
			interrupts = <0x00 0xe9 0x04 0x00>;
			clocks = <0x0c 0x0c>;
			doze-bypass = <0x01>;
			phandle = <0x4f>;
		};

		disp_ccorr0@14010000 {
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6768-disp-ccorr";
			reg = <0x00 0x14010000 0x00 0x1000>;
			interrupts = <0x00 0xea 0x04 0x00>;
			clocks = <0x0c 0x0d>;
			ccorr-bit = <0x0c>;
			ccorr-num-per-pipe = <0x01>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-prim-force-linear = <0x00>;
			ccorr-linear = <0x01>;
			doze-bypass = <0x10001>;
			phandle = <0xaf>;
		};

		disp_aal0@14011000 {
			compatible = "mediatek,disp_aal0", "mediatek,mt6768-disp-aal";
			reg = <0x00 0x14011000 0x00 0x1000>;
			interrupts = <0x00 0xeb 0x04 0x00>;
			clocks = <0x0c 0x0e>;
			mtk-aal-support = <0x01>;
			mtk-dre30-support = <0x00>;
			doze-bypass = <0x10001>;
			phandle = <0xb0>;
		};

		disp_gamma0@14012000 {
			compatible = "mediatek,disp_gamma0", "mediatek,mt6768-disp-gamma";
			reg = <0x00 0x14012000 0x00 0x1000>;
			interrupts = <0x00 0xec 0x04 0x00>;
			clocks = <0x0c 0x0f>;
			gamma-data-mode = <0x00>;
			color-protect-red = <0x00>;
			color-protect-green = <0x00>;
			color-protect-blue = <0x00>;
			color-protect-white = <0x00>;
			color-protect-black = <0x00>;
			color-protect-lsb = <0x00>;
			phandle = <0xb1>;
		};

		disp_dither0@14013000 {
			compatible = "mediatek,disp_dither0", "mediatek,mt6768-disp-dither";
			reg = <0x00 0x14013000 0x00 0x1000>;
			interrupts = <0x00 0xed 0x04 0x00>;
			clocks = <0x0c 0x10>;
			pure-clr-det = <0x00>;
			pure-clr-num = <0x07>;
			pure-clr-rgb = <0xff 0x00 0x00 0x00 0xff 0x00 0x00 0x00 0xff 0xff 0xff 0x00 0xff 0x00 0xff 0x00 0xff 0xff 0xff 0xff 0xff>;
			phandle = <0xb2>;
		};

		mipi_tx_config@11c80000 {
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6768-mipi-tx";
			reg = <0x00 0x11c80000 0x00 0x1000>;
			clocks = <0x13>;
			#clock-cells = <0x00>;
			#phy-cells = <0x00>;
			clock-output-names = "mipi_tx0_pll";
			phandle = <0x14>;
		};

		dsi@14014000 {
			compatible = "mediatek,dsi0", "mediatek,mt6768-dsi";
			reg = <0x00 0x14014000 0x00 0x1000>;
			interrupts = <0x00 0xee 0x04 0x00>;
			clocks = <0x0c 0x11 0x0c 0x1e 0x14>;
			clock-names = "engine", "digital", "hs";
			phys = <0x14>;
			phy-names = "dphy";
			phandle = <0xb3>;
		};

		bdg_support {
			compatible = "mediatek,disp,6382,bdg";
			phandle = <0xb4>;
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
			phandle = <0xb5>;
		};

		disp_wdma0@1400e000 {
			compatible = "mediatek,disp_wdma0", "mediatek,mt6768-disp-wdma";
			reg = <0x00 0x1400e000 0x00 0x1000>;
			interrupts = <0x00 0xe8 0x04 0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0c 0x0b>;
			mediatek,larb = <0x0a>;
			mediatek,smi-id = <0x00>;
			iommus = <0x0b 0x03>;
			phandle = <0xb6>;
		};
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram vmalloc=400M swiotlb=noforce 8250.nr_uarts=2 cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware loop.max_part=7 initcall_debug=1 transparent_hugepage=never";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x26>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x15>;

		opp0 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x00 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp2 {
			opp-hz = <0x00 0x32a9f880>;
			opp-microvolt = <0xaae60>;
		};

		opp3 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0xb2872>;
		};

		opp5 {
			opp-hz = <0x00 0x3b8b87c0>;
			opp-microvolt = <0xb5946>;
		};

		opp6 {
			opp-hz = <0x00 0x3e95ba80>;
			opp-microvolt = <0xba284>;
		};

		opp7 {
			opp-hz = <0x00 0x4190ab00>;
			opp-microvolt = <0xbd358>;
		};

		opp8 {
			opp-hz = <0x00 0x460913c0>;
			opp-microvolt = "", "\f5";
		};

		opp9 {
			opp-hz = <0x00 0x4bfef4c0>;
			opp-microvolt = <0xcaf12>;
		};

		opp10 {
			opp-hz = <0x00 0x4ef9e540>;
			opp-microvolt = <0xcdfe6>;
		};

		opp11 {
			opp-hz = <0x00 0x51f4d5c0>;
			opp-microvolt = <0xd10ba>;
		};

		opp12 {
			opp-hz = <0x00 0x566d3e80>;
			opp-microvolt = <0xd7262>;
		};

		opp13 {
			opp-hz = <0x00 0x59682f00>;
			opp-microvolt = <0xda336>;
		};

		opp14 {
			opp-hz = <0x00 0x60db8840>;
			opp-microvolt = <0xe35b2>;
		};

		opp15 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xf5aaa>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x1d>;

		opp0 {
			opp-hz = <0x00 0x32a9f880>;
			opp-microvolt = <0xa4cb8>;
		};

		opp1 {
			opp-hz = <0x00 0x362e3d40>;
			opp-microvolt = <0xaae60>;
		};

		opp2 {
			opp-hz = <0x00 0x3b7c4580>;
			opp-microvolt = <0xb2872>;
		};

		opp3 {
			opp-hz = <0x00 0x40ca4dc0>;
			opp-microvolt = <0xbbaee>;
		};

		opp4 {
			opp-hz = <0x00 0x46185600>;
			opp-microvolt = "", "\f5";
		};

		opp5 {
			opp-hz = <0x00 0x4d3021c0>;
			opp-microvolt = <0xcdfe6>;
		};

		opp6 {
			opp-hz = <0x00 0x50b46680>;
			opp-microvolt = <0xd418e>;
		};

		opp7 {
			opp-hz = <0x00 0x56026ec0>;
			opp-microvolt = <0xdbba0>;
		};

		opp8 {
			opp-hz = <0x00 0x5b507700>;
			opp-microvolt = <0xe35b2>;
		};

		opp9 {
			opp-hz = <0x00 0x609e7f40>;
			opp-microvolt = <0xec82e>;
		};

		opp10 {
			opp-hz = <0x00 0x65ec8780>;
			opp-microvolt = <0xf4240>;
		};

		opp11 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xfbc52>;
		};

		opp12 {
			opp-hz = <0x00 0x6e44c280>;
			opp-microvolt = <0x100590>;
		};

		opp13 {
			opp-hz = <0x00 0x713fb300>;
			opp-microvolt = <0x103664>;
		};

		opp14 {
			opp-hz = <0x00 0x743aa380>;
			opp-microvolt = <0x106738>;
		};

		opp15 {
			opp-hz = <0x00 0x77359400>;
			opp-microvolt = <0x10980c>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x15>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x1e>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x15>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x1f>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x15>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x20>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x15>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x21>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x15>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x22>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x15>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x23>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			operating-points-v2 = <0x1d>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x24>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			operating-points-v2 = <0x1d>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
			phandle = <0x25>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1e>;
				};

				core1 {
					cpu = <0x1f>;
				};

				core2 {
					cpu = <0x20>;
				};

				core3 {
					cpu = <0x21>;
				};

				core4 {
					cpu = <0x22>;
				};

				core5 {
					cpu = <0x23>;
				};

				doe {
					phandle = <0xb7>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x24>;
				};

				core1 {
					cpu = <0x25>;
				};

				doe {
					phandle = <0xb8>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			standby {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				local-timer-stop;
				phandle = <0x16>;
			};

			mcdi-cpu {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				local-timer-stop;
				phandle = <0x17>;
			};

			mcdi-cluster {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				local-timer-stop;
				phandle = <0x18>;
			};

			idledram {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				status = "okay";
				phandle = <0x19>;
			};

			idlesyspll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010003>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				status = "okay";
				phandle = <0x1a>;
			};

			idlebus26m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010004>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				status = "okay";
				phandle = <0x1b>;
			};

			suspend {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010005>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				phandle = <0x1c>;
			};
		};
	};

	cache_parity {
		compatible = "mediatek,mt6785-cache-parity";
		reg = <0x00 0xc530000 0x00 0x10000>;
		irq_config = <0x00 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x01 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x02 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x03 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x04 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x05 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x06 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x07 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0x0c 0xc8c8 0x01>;
		interrupts = <0x00 0x16 0x04 0x00 0x00 0x17 0x04 0x00 0x00 0x18 0x04 0x00 0x00 0x19 0x04 0x00 0x00 0x1a 0x04 0x00 0x00 0x1b 0x04 0x00 0x00 0x1c 0x04 0x00 0x00 0x1d 0x04 0x00 0x00 0x13 0x04 0x00>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x129 0x01 0x00>;
		phandle = <0xb9>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x12a 0x01 0x00>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x12b 0x01 0x00 0x00 0x12c 0x01 0x00>;
		phandle = <0xba>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x08 0x00>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04 0x00>;
		cpus = <0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xbb>;

		ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			phandle = <0x9c>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0x9000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x400000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x70>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x410000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x92>;
		};
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x08>;
		reg = <0x00 0xe010000 0x00 0x1000 0x00 0xe110000 0x00 0x1000 0x00 0xe210000 0x00 0x1000 0x00 0xe310000 0x00 0x1000 0x00 0xe410000 0x00 0x1000 0x00 0xe510000 0x00 0x1000 0x00 0xe610000 0x00 0x1000 0x00 0xe710000 0x00 0x1000>;
		phandle = <0xbc>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x04>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000 0x00 0xc53a650 0x00 0x50>;
		interrupts = <0x01 0x09 0x04 0x00>;
		phandle = <0x01>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x1e 0x1f 0x20 0x21 0x22 0x23>;
				phandle = <0xbd>;
			};

			interrupt-partition-1 {
				affinity = <0x24 0x25>;
				phandle = <0xbe>;
			};
		};
	};

	intpol-controller@0 {
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <0x03>;
		interrupt-parent = <0x01>;
		reg = <0x00 0xc53a650 0x00 0x50>;
		phandle = <0xbf>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x08 0x00 0x01 0x0e 0x08 0x00 0x01 0x0b 0x08 0x00 0x01 0x0a 0x08 0x00>;
		clock-frequency = <0xc65d40>;
		phandle = <0xc0>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao", "syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		interrupts = <0x00 0x47 0x01 0x00>;
		#clock-cells = <0x01>;
		phandle = <0x08>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		lvsys-thd-enable = <0x00>;
		vbat-thd-enable = <0x01>;
		bat0-thd-volts-l = <0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c>;
		bat0-thd-volts-h = <0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c>;
		bat1-thd-volts-l = <0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c>;
		bat1-thd-volts-h = <0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c>;
		temperature-stage-threshold = <0x19 0x0a 0x00>;
		throttle-level = <0x00 0x01 0x02 0x03 0x00 0x01 0x02 0x03 0x00 0x01 0x02 0x03 0x00 0x01 0x02 0x03>;
		bootmode = <0x26>;
		gauge = <0x27>;
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0xc1>;
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat-max-level = <0x02>;
		lbat-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		lbat-limit-freq-lv2 = <0xdbba0 0xdbba0 0x13d620>;
		oc-max-level = <0x02>;
		oc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		oc-limit-freq-lv2 = <0xdbba0 0xdbba0 0xdbba0>;
		soc-max-level = <0x01>;
		soc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		phandle = <0xc2>;
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x06>;
		oc_md_reduce_tx = <0x06>;
		phandle = <0xc3>;
	};

	bp-thl {
		compatible = "mediatek,mtk-bp-thl";
		max-throttle-level = <0x02>;
		soc-throttle-level = <0x00 0x01>;
		soc-max-stage = <0x01>;
		soc-limit-threshold = <0x0f>;
		phandle = <0xc4>;
	};

	power-controller@10006000 {
		compatible = "mediatek,mt6768-scpsys", "syscon";
		reg = <0x00 0x10006000 0x00 0x1000>;
		#power-domain-cells = <0x01>;
		clocks = <0x09 0x52 0x09 0x54 0x09 0x6f 0x09 0x6e 0x0c 0x13 0x0c 0x15 0x0c 0x16 0x0c 0x14 0x0c 0x17 0x0c 0x18 0x0c 0x19 0x28 0x00 0x28 0x01 0x28 0x02 0x28 0x03 0x29 0x00 0x29 0x01 0x29 0x02 0x29 0x08 0x2a 0x01 0x2b 0x00 0x2b 0x01 0x2b 0x02 0x2b 0x03>;
		clock-names = "disp", "mfg", "cam", "venc", "disp-0", "disp-1", "disp-2", "disp-3", "disp-4", "isp-1", "cam-4", "isp-0", "isp-2", "isp-3", "isp-4", "cam-0", "cam-1", "cam-2", "cam-3", "venc-0", "vdec-0", "vdec-1", "vdec-2", "vdec-3";
		infracfg = <0x08>;
		smi_comm = <0x2c>;
		phandle = <0x0d>;
	};

	scpsys_clk@10001000 {
		compatible = "mediatek,scpsys-clk", "syscon";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x14002000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x18002000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x16000000 0x00 0x1000 0x00 0x16025000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x42>;
	};

	mcdi@00110100 {
		compatible = "mediatek,mt6768-mcdi";
		mediatek,enabled = <0x01>;
		reg = <0x00 0x110100 0x00 0x800 0x00 0xc53a000 0x00 0x1000>;
		phandle = <0xc5>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0x80000 0x00 0x105c0000 0x00 0x3000 0x00 0x105c4000 0x00 0x1000 0x00 0x105d4000 0x00 0x6000>;
		interrupts = <0x00 0xcd 0x04 0x00>;
		core_1 = "enable";
		scp_sramSize = <0x80000>;
		scp_mpuRegionId = <0x1c>;
		scp_feature_tbl = <0x00 0x05 0x01 0x164 0x02 0x3e 0x03 0x2f 0x04 0x1a 0x05 0x00 0x06 0x6e 0x07 0x00 0x08 0x8d 0x09 0x0a 0x0a 0x2b 0x0b 0x2b 0x0c 0x16>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x01 0x100000 0x03 0x1000 0x04 0x180000>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x09 0x53 0x13 0x09 0x0e 0x09 0x1a 0x09 0x02 0x09 0x17 0x09 0x06 0x09 0x19>;
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
		pmic = <0x2d>;
		dvfsrc-opp-num = <0x03>;
		dvfs-opp = <0x9eb10 0xdbba0 0xff 0x00 0x00 0xa5 0x01 0x9eb10 0xdbba0 0xff 0x00 0x00 0xfa 0x02 0xaae60 0xdbba0 0xff 0x02 0x08 0x14a 0x04 0xc3500 0xdbba0 0xff 0x03 0x0c 0x1a0 0x06>;
		gpio = <0x2e 0x01>;
		gpio-feature = "gpio-mode";
		gpio-feature-cfg = <0x01>;
		gpio-mode-reg = <0x430 0x07 0x08 0x01>;
		dvfsrc-vscp-supply = <0x2f>;
		sshub-vcore-supply = <0x30>;
		sshub-vsram-supply = <0x31>;
		legacy_support_v1;
	};

	power_gs {
		compatible = "mediatek,power_gs";
		pmic = <0x2d>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen", "syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x09>;
	};

	iocfg_lt@10002000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0x00 0x10002000 0x00 0x200>;
		phandle = <0xc6>;
	};

	iocfg_lm@10002200 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x10002200 0x00 0x200>;
		phandle = <0xc7>;
	};

	iocfg_lb@10002400 {
		compatible = "mediatek,iocfg_lb";
		reg = <0x00 0x10002400 0x00 0x200>;
		phandle = <0xc8>;
	};

	iocfg_bl@10002600 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x10002600 0x00 0x200>;
		phandle = <0xc9>;
	};

	iocfg_rm@10002800 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x10002800 0x00 0x200>;
		phandle = <0xca>;
	};

	iocfg_rb@10002a00 {
		compatible = "mediatek,iocfg_rb";
		reg = <0x00 0x10002a00 0x00 0x200>;
		phandle = <0xcb>;
	};

	iocfg_rt@10002c00 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x10002c00 0x00 0x200>;
		phandle = <0xcc>;
	};

	iocfg_tl@10002e00 {
		compatible = "mediatek,iocfg_tl";
		reg = <0x00 0x10002e00 0x00 0x200>;
		phandle = <0xcd>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg", "syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x71>;
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x00 0x10004000 0x00 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio", "syscon";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x2e>;
	};

	pinctrl {
		compatible = "mediatek,mt6768-pinctrl";
		reg = <0x00 0x10005000 0x00 0x1000 0x00 0x10002000 0x00 0x200 0x00 0x10002200 0x00 0x200 0x00 0x10002400 0x00 0x200 0x00 0x10002600 0x00 0x200 0x00 0x10002800 0x00 0x200 0x00 0x10002a00 0x00 0x200 0x00 0x10002c00 0x00 0x200 0x00 0x10002e00 0x00 0x200>;
		reg-names = "gpio", "iocfg_lt", "iocfg_lm", "iocfg_lb", "iocfg_bl", "iocfg_rm", "iocfg_rb", "iocfg_rt", "iocfg_tl";
		gpio-controller;
		#gpio-cells = <0x02>;
		gpio-ranges = <0x06 0x00 0x00 0xba>;
		interrupt-controller;
		#interrupt-cells = <0x04>;
		mediatek,eint = <0x32>;
		phandle = <0x06>;

		aud_clk_mosi_off {
			phandle = <0x76>;

			pins_cmd0_dat {
				pinmux = <0x8800 0x8900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x77>;

			pins_cmd0_dat {
				pinmux = <0x8801>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8901>;
				input-schmitt-enable;
			};
		};

		aud_clk_miso_off {
			phandle = <0x78>;

			pins_cmd0_dat {
				pinmux = <0x8c00 0x8d00>;
			};
		};

		aud_clk_miso_on {
			phandle = <0x79>;

			pins_cmd0_dat {
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x7a>;

			pins_cmd0_dat {
				pinmux = <0x8800>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x8900>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x8a00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x8b00>;
				input-enable;
				slew-rate = <0x00>;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x7b>;

			pins_cmd0_dat {
				pinmux = <0x8801>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8901>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				pinmux = <0x8a01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				pinmux = <0x8b01>;
				input-schmitt-enable;
			};
		};

		aud_dat_miso_off {
			phandle = <0x7c>;

			pins_cmd0_dat {
				pinmux = <0x8c00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x8e00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x8f00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};
		};

		aud_dat_miso_on {
			phandle = <0x7d>;

			pins_cmd0_dat {
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				pinmux = <0x8e01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				pinmux = <0x8f01>;
				input-schmitt-enable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x7e>;

			pins_cmd_dat {
				pinmux = <0x2800>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x7f>;

			pins_cmd_dat {
				pinmux = <0x2802>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x80>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x81>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x82>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x83>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x84>;

			pins_cmd_dat {
				pinmux = <0x2500 0x2600 0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x85>;

			pins_cmd_dat {
				pinmux = <0x2502 0x2602 0x2402>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x86>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x87>;

			pins_cmd1_dat {
				pinmux = <0x8e04>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x88>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x89>;

			pins_cmd3_dat {
				pinmux = <0x8f04>;
			};
		};

		camera_pins_sc080cs_mclk_on {
			phandle = <0x56>;

			pins_cmd_dat {
				pinmux = <0x6f01>;
			};
		};

		camera_pins_sc080cs_mclk_off {
			phandle = <0x57>;

			pins_cmd_dat {
				pinmux = <0x6f00>;
			};
		};

		camera_pins_gc6133c_mclk_on {
			phandle = <0x5a>;

			pins_cmd_dat {
				pinmux = <0x6f01>;
			};
		};

		camera_pins_gc6133c_mclk_off {
			phandle = <0x5b>;

			pins_cmd_dat {
				pinmux = <0x6f00>;
			};
		};

		camera_pins_sp0821_mclk_on {
			phandle = <0x5c>;

			pins_cmd_dat {
				pinmux = <0x6f01>;
			};
		};

		camera_pins_sp0821_mclk_off {
			phandle = <0x5d>;

			pins_cmd_dat {
				pinmux = <0x6f00>;
			};
		};

		mmc0default {
			phandle = <0x67>;

			pins_cmd_dat {
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0x7c01>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_ds {
				input-enable;
				pinmux = <0x8301>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_rst {
				input-enable;
				pinmux = <0x8501>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc0@0 {
			phandle = <0x68>;

			pins_cmd_dat {
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0x7c01>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_ds {
				input-enable;
				pinmux = <0x8301>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_rst {
				input-enable;
				pinmux = <0x8501>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc0@1 {
			phandle = <0x69>;

			pins_cmd_dat {
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0x7c01>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_ds {
				input-enable;
				pinmux = <0x8301>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_rst {
				input-enable;
				pinmux = <0x8501>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc1default {
			phandle = <0x6b>;

			pins_cmd_dat {
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0xab01>;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_insert {
				input-enable;
				pinmux = <0x1200>;
				bias-pull-up;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc1@0 {
			phandle = <0x6c>;

			pins_cmd_dat {
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0xab01>;
				drive-strength = <0x03>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc1@1 {
			phandle = <0x6d>;

			pins_cmd_dat {
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0xab01>;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};
		};
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xc3 0x04 0x00>;
		phandle = <0x07>;
	};

	toprgu@10007000 {
		compatible = "mediatek,mt6768-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
		reg = <0x00 0x10007000 0x00 0x1000>;
		mediatek,rg_dfd_timeout = <0xa0>;
		#reset-cells = <0x01>;
		phandle = <0xce>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0x0f>;
			mode-charger = <0x01>;
			mode-recovery = <0x02>;
			mode-bootloader = <0x03>;
			mode-dm-verity-dev-corrupt = <0x04>;
			mode-kpoc = <0x05>;
			mode-ddr-reserve = <0x06>;
			mode-meta = <0x07>;
			mode-rpmbpk = <0x08>;
		};
	};

	clkchk {
		compatible = "mediatek,mt6768-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6768-pdchk";
	};

	clocks {

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x13>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x3b>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xcf>;
		};

		ulposc1 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xee6b280>;
			phandle = <0xd0>;
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6768-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0xc538000 0x00 0x10000 0x00 0xc53a800 0x00 0x10000 0x00 0x10228000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x1022a000 0x00 0x2000 0x00 0x10232000 0x00 0x2000 0x00 0x10219000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000>;
		reg-names = "infracfg_ao", "dcm_mcucfg", "dcm_cpccfg_rg", "dramc_ch0_top0_ao", "dramc_ch1_top0_ao", "dramc_ch0_top1_ao", "dramc_ch1_top1_ao", "emi", "ch0_emi", "ch1_emi";
		phandle = <0xd1>;
	};

	masp@1000a000 {
		compatible = "mediatek,masp";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xcb 0x04 0x00>;
	};

	apirq@1000b000 {
		compatible = "mediatek,mt6983-eint";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		reg-name = "eint";
		mediatek,total-pin-number = <0xa0>;
		mediatek,instance-num = <0x01>;
		interrupts = <0x00 0xba 0x04 0x00>;
		phandle = <0x32>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed", "syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x74>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6768-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0x1000>;

		map0 {
			domain = "top";
			method = "fhctl-sspm";

			armpll {
				fh-id = <0x00>;
			};

			mainpll {
				fh-id = <0x01>;
			};

			msdcpll {
				fh-id = <0x02>;
			};

			mfgpll {
				fh-id = <0x03>;
			};

			mpll {
				fh-id = <0x05>;
			};

			mmpll {
				fh-id = <0x06>;
			};

			armpll_l {
				fh-id = <0x07>;
			};

			ccipll {
				fh-id = <0x08>;
			};
		};
	};

	pwrap@1000d000 {
		compatible = "mediatek,mt6768-pwrap";
		reg = <0x00 0x1000d000 0x00 0x1000>;
		reg-names = "pwrap";
		interrupts = <0x00 0xc2 0x04 0x00>;
		clocks = <0x13 0x13>;
		clock-names = "spi", "wrap";
		phandle = <0x3a>;

		mt6358-pmic {
			compatible = "mediatek,mt6358";
			interrupt-parent = <0x06>;
			interrupts = <0x90 0x04 0x90 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x2d>;

			mt6358rtc {
				compatible = "mediatek,mt6358-rtc";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0xd2>;

				fg_init {
					reg = <0x00 0x01>;
					phandle = <0x35>;
				};

				fg_soc {
					reg = <0x01 0x01>;
					phandle = <0x36>;
				};

				ext_32k {
					reg = <0x02 0x01>;
					bits = <0x06 0x01>;
					phandle = <0xd3>;
				};
			};

			mtk_gauge {
				compatible = "mediatek,mt6358-gauge";
				bootmode = <0x26>;
				charger = <0x33>;
				io-channels = <0x34 0x03 0x34 0x00 0x34 0x0e 0x34 0x0f 0x34 0x10>;
				io-channel-names = "pmic_battery_temp", "pmic_battery_voltage", "pmic_bif_voltage", "pmic_ptim_voltage", "pmic_ptim_r";
				nvmem-cells = <0x35 0x36>;
				nvmem-cell-names = "initialization", "state-of-charge";
				difference-fullocv-ith = <0xc8>;
				shutdown-1-time = <0x1e>;
				keep-100-percent = <0x01>;
				r-fg-value = <0x05>;
				embedded-sel = <0x01>;
				pmic-shutdown-current = <0x14>;
				fg-meter-resistance = <0x64>;
				car-tune-value = <0x64>;
				pmic-min-vol = <0x82dc>;
				poweron-system-iboot = <0x1f4>;
				shutdown-gauge0-voltage = <0x84d0>;
				temperature-t0 = <0x32>;
				temperature-t1 = <0x19>;
				temperature-t2 = <0x0a>;
				temperature-t3 = <0x00>;
				temperature-t4 = <0xfffffff6>;
				g-fg-pseudo100-t0 = <0x64>;
				g-fg-pseudo100-t1 = <0x64>;
				g-fg-pseudo100-t2 = <0x64>;
				g-fg-pseudo100-t3 = <0x64>;
				g-fg-pseudo100-t4 = <0x64>;
				q-max-sys-voltage-bat0 = <0xd16>;
				q-max-sys-voltage-bat1 = <0xd16>;
				q-max-sys-voltage-bat2 = <0xd16>;
				q-max-sys-voltage-bat3 = <0xd16>;
				com-fg-meter-resistance = <0x64>;
				com-r-fg-value = <0x00>;
				enable-tmp-intr-suspend = <0x00>;
				active-table = <0x05>;
				multi-temp-gauge0 = <0x01>;
				rbat-pull-up-volt = <0xaf0>;
				battery2_profile_t0_num = <0x64>;
				battery2_profile_t0_col = <0x03>;
				battery2_profile_t0 = <0x00 0xacbc 0x320 0x216 0xabef 0x320 0x42b 0xab3a 0x320 0x641 0xaa96 0x320 0x857 0xaa01 0x32e 0xa6c 0xa972 0x339 0xc82 0xa8e4 0x339 0xe97 0xa858 0x33f 0x10ad 0xa7d2 0x352 0x12c3 0xa743 0x352 0x14d8 0xa6be 0x352 0x16ee 0xa639 0x352 0x1904 0xa5b3 0x352 0x1b19 0xa533 0x352 0x1d2f 0xa4b7 0x352 0x1f45 0xa43e 0x352 0x215a 0xa3ca 0x358 0x2370 0xa356 0x36b 0x2585 0xa2e1 0x36b 0x279b 0xa26d 0x36b 0x29b1 0xa1f1 0x357 0x2bc6 0xa17c 0x363 0x2ddc 0xa10e 0x37a 0x2ff2 0xa09f 0x384 0x3207 0xa02b 0x384 0x341d 0x9fb7 0x37e 0x3633 0x9f45 0x36f 0x3848 0x9eda 0x383 0x3a5e 0x9e66 0x36d 0x3c73 0x9dfb 0x36b 0x3e89 0x9d97 0x38e 0x409f 0x9d2f 0x38e 0x42b4 0x9cca 0x384 0x44ca 0x9c68 0x38d 0x46e0 0x9c08 0x39d 0x48f5 0x9bae 0x39d 0x4b0b 0x9b4d 0x39f 0x4d21 0x9afd 0x3cb 0x4f36 0x9aa5 0x3cf 0x514c 0x9a84 0x45c 0x5361 0x9a19 0x42f 0x5577 0x99a4 0x3f4 0x578d 0x994b 0x414 0x59a2 0x98e2 0x419 0x5bb8 0x9853 0x3c4 0x5dce 0x97bd 0x382 0x5fe3 0x9749 0x356 0x61f9 0x96ee 0x33e 0x640f 0x96b2 0x35c 0x6624 0x9676 0x36b 0x683a 0x963d 0x36b 0x6a4f 0x9603 0x36b 0x6c65 0x95c7 0x364 0x6e7b 0x9593 0x356 0x7090 0x9567 0x36d 0x72a6 0x953b 0x383 0x74bc 0x950e 0x36f 0x76d1 0x94e2 0x36b 0x78e7 0x94bb 0x37a 0x7afd 0x9493 0x377 0x7d12 0x946e 0x375 0x7f28 0x9451 0x384 0x813d 0x942f 0x384 0x8353 0x9414 0x386 0x8569 0x93f9 0x39c 0x877e 0x93df 0x39d 0x8994 0x93cb 0x39d 0x8baa 0x93b3 0x39d 0x8dbf 0x939e 0x3aa 0x8fd5 0x9388 0x3c0 0x91eb 0x935f 0x3b2 0x9400 0x9318 0x366 0x9616 0x92d3 0x355 0x982b 0x92b0 0x382 0x9a41 0x928c 0x384 0x9c57 0x9268 0x384 0x9e6c 0x923f 0x384 0xa082 0x9212 0x377 0xa298 0x91ee 0x37f 0xa4ad 0x91d0 0x39d 0xa6c3 0x91ab 0x3a2 0xa8d9 0x917c 0x3b2 0xaaee 0x9135 0x386 0xad04 0x90ee 0x399 0xaf19 0x90a7 0x39d 0xb12f 0x9052 0x3ad 0xb345 0x8ff3 0x3b6 0xb55a 0x8f9a 0x3cb 0xb770 0x8f2d 0x3e0 0xb986 0x8e76 0x3d4 0xbb9b 0x8d72 0x3ea 0xbdb1 0x8c5f 0x401 0xbfc7 0x8b6e 0x401 0xc1dc 0x8a6f 0x401 0xc3f2 0x88c9 0x3f1 0xc607 0x8682 0x3f6 0xc81d 0x839a 0x42c 0xca33 0x7fc3 0x49d 0xcc48 0x79ee 0x697 0xce5e 0x70b2 0x866>;
				battery2_profile_t1_num = <0x64>;
				battery2_profile_t1_col = <0x03>;
				battery2_profile_t1 = <0x00 0xac94 0x3d4 0x219 0xabe1 0x3d0 0x432 0xab46 0x3cf 0x64b 0xaab4 0x3cf 0x864 0xaa2b 0x3cf 0xa7d 0xa9a0 0x3c3 0xc96 0xa914 0x3b6 0xeaf 0xa88e 0x3b6 0x10c9 0xa808 0x3e6 0x12e2 0xa782 0x4d3 0x14fb 0xa6fb 0x3dc 0x1714 0xa675 0x3cf 0x192d 0xa5ef 0x3bc 0x1b46 0xa56f 0x3c6 0x1d5f 0xa4f2 0x3cf 0x1f78 0xa479 0x3cf 0x2191 0xa401 0x3c7 0x23aa 0xa385 0x3bc 0x25c3 0xa30f 0x3cf 0x27dc 0xa29b 0x3cf 0x29f5 0xa227 0x3cf 0x2c0e 0xa1b2 0x3e3 0x2e28 0xa13e 0x3e8 0x3041 0xa0c9 0x3e8 0x325a 0xa01e 0x35f 0x3473 0x9f9e 0x49b 0x368c 0x9f6f 0x65d 0x38a5 0x9f04 0x401 0x3abe 0x9e98 0x403 0x3cd7 0x9e2d 0x419 0x3ef0 0x9dc2 0x41a 0x4109 0x9d5e 0x42d 0x4322 0x9cfb 0x444 0x453b 0x9c93 0x43e 0x4754 0x9c31 0x43e 0x496d 0x9bd7 0x455 0x4b87 0x9b7e 0x471 0x4da0 0x9b23 0x494 0x4fb9 0x9ac1 0x480 0x51d2 0x9a71 0x4ac 0x53eb 0x9a18 0x4c5 0x5604 0x99be 0x4db 0x581d 0x995f 0x4f1 0x5a36 0x98f2 0x4e2 0x5c4f 0x9872 0x497 0x5e68 0x97e8 0x436 0x6081 0x9771 0x3fc 0x629a 0x9710 0x3e6 0x64b3 0x96c0 0x3cf 0x66cc 0x9678 0x3cf 0x68e6 0x9640 0x3e2 0x6aff 0x9602 0x3d7 0x6d18 0x95c9 0x3cf 0x6f31 0x9598 0x3db 0x714a 0x956c 0x3e8 0x7363 0x953f 0x3e8 0x757c 0x9512 0x3e8 0x7795 0x94e6 0x3e8 0x79ae 0x94c2 0x3e8 0x7bc7 0x949e 0x3e8 0x7de0 0x9482 0x3fb 0x7ff9 0x9461 0x401 0x8212 0x9442 0x401 0x842b 0x942b 0x40c 0x8645 0x9416 0x41a 0x885e 0x93fe 0x41a 0x8a77 0x93ec 0x41d 0x8c90 0x93da 0x433 0x8ea9 0x93c8 0x433 0x90c2 0x93b6 0x41f 0x92db 0x93a4 0x42b 0x94f4 0x938c 0x424 0x970d 0x9372 0x41a 0x9926 0x9353 0x411 0x9b3f 0x932f 0x401 0x9d58 0x930b 0x401 0x9f71 0x92e7 0x401 0xa18a 0x92ba 0x401 0xa3a4 0x928d 0x401 0xa5bd 0x9270 0x414 0xa7d6 0x9248 0x41a 0xa9ef 0x9216 0x427 0xac08 0x91d7 0x433 0xae21 0x9190 0x43b 0xb03a 0x9146 0x457 0xb253 0x90ed 0x481 0xb46c 0x9070 0x49b 0xb685 0x8ff2 0x50b 0xb89e 0x8f2b 0x4ff 0xbab7 0x8e0f 0x4d7 0xbcd0 0x8ceb 0x4aa 0xbee9 0x8bf0 0x497 0xc103 0x8b20 0x4ab 0xc31c 0x8a55 0x4d0 0xc535 0x893b 0x4e2 0xc74e 0x8754 0x4ed 0xc967 0x84ac 0x55d 0xcb80 0x8117 0x666 0xcd99 0x7c03 0xafd 0xcfb2 0x7648 0x1676>;
				battery2_profile_t2_num = <0x64>;
				battery2_profile_t2_col = <0x03>;
				battery2_profile_t2 = <0x00 0xac1c 0x500 0x216 0xab73 0x4fc 0x42b 0xaae1 0x50e 0x641 0xaa58 0x525 0x857 0xa9cc 0x51f 0xa6c 0xa942 0x514 0xc82 0xa8bd 0x514 0xe97 0xa835 0x514 0x10ad 0xa7a8 0x514 0x12c3 0xa723 0x514 0x14d8 0xa69b 0x514 0x16ee 0xa616 0x514 0x1904 0xa590 0x514 0x1b19 0xa511 0x514 0x1d2f 0xa494 0x514 0x1f45 0xa41b 0x514 0x215a 0xa3a8 0x514 0x2370 0xa334 0x514 0x2585 0xa2be 0x515 0x279b 0xa24b 0x52c 0x29b1 0xa1d7 0x52d 0x2bc6 0xa163 0x52d 0x2ddc 0xa0f0 0x53c 0x2ff2 0xa07c 0x546 0x3207 0xa009 0x546 0x341d 0x9f98 0x54d 0x3633 0x9f2b 0x55f 0x3848 0x9eb8 0x561 0x3a5e 0x9e4e 0x577 0x3c73 0x9de1 0x578 0x3e89 0x9d76 0x58b 0x409f 0x9d12 0x5a1 0x42b4 0x9cb0 0x5b7 0x44ca 0x9c4e 0x5cd 0x46e0 0x9bef 0x5e4 0x48f5 0x9b96 0x5ff 0x4b0b 0x9b3e 0x629 0x4d21 0x9ae5 0x63f 0x4f36 0x9a8c 0x656 0x514c 0x9a2a 0x659 0x5361 0x99c7 0x669 0x5577 0x9955 0x649 0x578d 0x98d4 0x5fb 0x59a2 0x9852 0x5aa 0x5bb8 0x97d8 0x56d 0x5dce 0x9767 0x546 0x5fe3 0x970e 0x546 0x61f9 0x96be 0x530 0x640f 0x9676 0x51a 0x6624 0x9635 0x525 0x683a 0x95fc 0x52d 0x6a4f 0x95c2 0x52d 0x6c65 0x958b 0x52d 0x6e7b 0x955c 0x52d 0x7090 0x9528 0x530 0x72a6 0x94fb 0x546 0x74bc 0x94cf 0x546 0x76d1 0x94aa 0x546 0x78e7 0x9487 0x546 0x7afd 0x9463 0x546 0x7d12 0x9444 0x552 0x7f28 0x9429 0x568 0x813d 0x940e 0x572 0x8353 0x93f5 0x566 0x8569 0x93e3 0x591 0x877e 0x93d1 0x591 0x8994 0x93c0 0x591 0x8baa 0x93b5 0x5a3 0x8dbf 0x93ac 0x5aa 0x8fd5 0x939e 0x5aa 0x91eb 0x9390 0x5b4 0x9400 0x9384 0x5ca 0x9616 0x9371 0x5d8 0x982b 0x9356 0x5c3 0x9a41 0x9332 0x5c3 0x9c57 0x9306 0x5c3 0x9e6c 0x92d2 0x5c3 0xa082 0x92a3 0x5d2 0xa298 0x9277 0x5f5 0xa4ad 0x9242 0x618 0xa6c3 0x91fd 0x636 0xa8d9 0x91a9 0x667 0xaaee 0x9144 0x6aa 0xad04 0x90bf 0x6ed 0xaf19 0x8ffd 0x72f 0xb12f 0x8eee 0x73a 0xb345 0x8db2 0x70a 0xb55a 0x8c98 0x6d5 0xb770 0x8bb7 0x6a8 0xb986 0x8afe 0x69b 0xbb9b 0x8a60 0x6d2 0xbdb1 0x89c6 0x738 0xbfc7 0x8914 0x800 0xc1dc 0x8824 0xa3e 0xc3f2 0x864e 0x1553 0xc607 0x8388 0x260b 0xc81d 0x7ffd 0x2e88 0xca33 0x7cd8 0x26ac 0xcc48 0x7cd8 0x26ac 0xce5e 0x7cd8 0x26ac>;
				battery2_profile_t3_num = <0x64>;
				battery2_profile_t3_col = <0x03>;
				battery2_profile_t3 = <0x00 0xac62 0x7d0 0x216 0xaba7 0x7d0 0x42b 0xab0c 0x7e3 0x641 0xaa82 0x7e9 0x857 0xa9f7 0x7db 0xa6c 0xa96d 0x7d0 0xc82 0xa8e8 0x7d0 0xe97 0xa860 0x7d0 0x10ad 0xa7d3 0x7cd 0x12c3 0xa74d 0x7b7 0x14d8 0xa6bf 0x7b7 0x16ee 0xa639 0x7a3 0x1904 0xa5b3 0x79e 0x1b19 0xa533 0x79e 0x1d2f 0xa4b7 0x793 0x1f45 0xa43a 0x785 0x215a 0xa3c0 0x77f 0x2370 0xa34c 0x76c 0x2585 0xa2d7 0x76d 0x279b 0xa263 0x783 0x29b1 0xa1ef 0x785 0x2bc6 0xa17c 0x796 0x2ddc 0xa108 0x79e 0x2ff2 0xa095 0x7aa 0x3207 0xa021 0x7b7 0x341d 0x9fad 0x7bd 0x3633 0x9f3b 0x7d4 0x3848 0x9ed0 0x7ea 0x3a5e 0x9e66 0x800 0x3c73 0x9dfb 0x816 0x3e89 0x9d90 0x82c 0x409f 0x9d25 0x834 0x42b4 0x9cc0 0x84c 0x44ca 0x9c5e 0x866 0x46e0 0x9bfc 0x86c 0x48f5 0x9b9a 0x883 0x4b0b 0x9b38 0x898 0x4d21 0x9ad6 0x898 0x4f36 0x9a75 0x8ac 0x514c 0x9a13 0x8b1 0x5361 0x99a5 0x893 0x5577 0x9931 0x867 0x578d 0x98ba 0x831 0x59a2 0x9840 0x7f5 0x5bb8 0x97ce 0x7c8 0x5dce 0x9764 0x79c 0x5fe3 0x9702 0x770 0x61f9 0x96b0 0x76c 0x640f 0x9667 0x76c 0x6624 0x9620 0x76c 0x683a 0x95de 0x760 0x6a4f 0x95a3 0x75d 0x6c65 0x956d 0x76c 0x6e7b 0x9538 0x76c 0x7090 0x9503 0x76e 0x72a6 0x94d7 0x784 0x74bc 0x94aa 0x785 0x76d1 0x9485 0x797 0x78e7 0x9461 0x7ad 0x7afd 0x943e 0x7b7 0x7d12 0x941e 0x7c1 0x7f28 0x9403 0x7d7 0x813d 0x93e9 0x7e9 0x8353 0x93cf 0x7eb 0x8569 0x93bd 0x801 0x877e 0x93ab 0x817 0x8994 0x93a1 0x840 0x8baa 0x9398 0x85d 0x8dbf 0x938a 0x873 0x8fd5 0x937c 0x893 0x91eb 0x9370 0x8b8 0x9400 0x935d 0x8cf 0x9616 0x9342 0x8e6 0x982b 0x9327 0x913 0x9a41 0x9304 0x93f 0x9c57 0x92d9 0x97e 0x9e6c 0x92a0 0x9a2 0xa082 0x925d 0x9d2 0xa298 0x920d 0xa1f 0xa4ad 0x91af 0xa7f 0xa6c3 0x9139 0xae9 0xa8d9 0x9093 0xb3d 0xaaee 0x8fb5 0xb53 0xad04 0x8ea4 0xb29 0xaf19 0x8d90 0xafd 0xb12f 0x8c86 0xaf0 0xb345 0x8b8d 0xb26 0xb55a 0x8ab6 0xbbf 0xb770 0x8a05 0xd24 0xb986 0x8963 0x117a 0xbb9b 0x88ba 0x1d8f 0xbdb1 0x8811 0x3319 0xbfc7 0x8743 0x40d1 0xc1dc 0x8619 0x3de3 0xc3f2 0x8642 0x3e5a 0xc607 0x8732 0x40bf 0xc81d 0x8732 0x40bf 0xca33 0x8732 0x40bf 0xcc48 0x8732 0x40bf 0xce5e 0x8732 0x40bf>;
				battery2_profile_t4_num = <0x64>;
				battery2_profile_t4_col = <0x03>;
				battery2_profile_t4 = <0x00 0xacb2 0xe42 0x216 0xabe5 0xe42 0x42b 0xab40 0xe69 0x641 0xaaa6 0xe74 0x857 0xaa1a 0xe74 0xa6c 0xa990 0xe5e 0xc82 0xa906 0xe42 0xe97 0xa880 0xe3c 0x10ad 0xa7fa 0xe23 0x12c3 0xa76b 0xdf7 0x14d8 0xa6e6 0xde1 0x16ee 0xa661 0xdca 0x1904 0xa5d4 0xda3 0x1b19 0xa551 0xd85 0x1d2f 0xa4d5 0xd6f 0x1f45 0xa458 0xd58 0x215a 0xa3de 0xd42 0x2370 0xa36a 0xd2c 0x2585 0xa2f5 0xd16 0x279b 0xa281 0xd16 0x29b1 0xa20d 0xd2a 0x2bc6 0xa19a 0xd2f 0x2ddc 0xa126 0xd2f 0x2ff2 0xa0b3 0xd3b 0x3207 0xa03b 0xd48 0x341d 0x9fc4 0xd4e 0x3633 0x9f58 0xd65 0x3848 0x9ee4 0xd7b 0x3a5e 0x9e70 0xd91 0x3c73 0x9e05 0xd93 0x3e89 0x9d93 0xd93 0x409f 0x9d25 0xda2 0x42b4 0x9cbb 0xdb8 0x44ca 0x9c50 0xdc5 0x46e0 0x9be5 0xdc5 0x48f5 0x9b7b 0xdc5 0x4b0b 0x9b0f 0xdc3 0x4d21 0x9a9c 0xd97 0x4f36 0x9a28 0xd93 0x514c 0x99b5 0xd70 0x5361 0x9947 0xd52 0x5577 0x98d7 0xd30 0x578d 0x9867 0xd03 0x59a2 0x97ff 0xce4 0x5bb8 0x979e 0xcdd 0x5dce 0x973c 0xcb2 0x5fe3 0x96e3 0xcb2 0x61f9 0x9692 0xcb2 0x640f 0x9649 0xcb2 0x6624 0x9602 0xcb2 0x683a 0x95c0 0xcb2 0x6a4f 0x9581 0xcbc 0x6c65 0x9545 0xcd2 0x6e7b 0x9510 0xce8 0x7090 0x94db 0xcfd 0x72a6 0x94af 0xcfd 0x74bc 0x9482 0xd12 0x76d1 0x9456 0xd28 0x78e7 0x942f 0xd3e 0x7afd 0x940c 0xd55 0x7d12 0x93f0 0xd7f 0x7f28 0x93db 0xdb3 0x813d 0x93c1 0xdce 0x8353 0x93a7 0xdfa 0x8569 0x9395 0xe27 0x877e 0x9383 0xe68 0x8994 0x936a 0xeab 0x8baa 0x9356 0xefd 0x8dbf 0x933f 0xf49 0x8fd5 0x9320 0xf8c 0x91eb 0x92ff 0xfd6 0x9400 0x92e1 0x102f 0x9616 0x92b5 0x108a 0x982b 0x9288 0x10f9 0x9a41 0x9253 0x1168 0x9c57 0x920f 0x11c5 0x9e6c 0x91c2 0x121e 0xa082 0x9162 0x126a 0xa298 0x90eb 0x12c1 0xa4ad 0x905d 0x1321 0xa6c3 0x8fb5 0x1368 0xa8d9 0x8eef 0x13c3 0xaaee 0x8e11 0x1432 0xad04 0x8d33 0x14f7 0xaf19 0x8c5c 0x168b 0xb12f 0x8b84 0x1a1f 0xb345 0x8aa8 0x2414 0xb55a 0x89d6 0x356e 0xb770 0x891d 0x443b 0xb986 0x8880 0x43fe 0xbb9b 0x87d0 0x4232 0xbdb1 0x8732 0x40bf 0xbfc7 0x8732 0x40bf 0xc1dc 0x8732 0x40bf 0xc3f2 0x8732 0x40bf 0xc607 0x8732 0x40bf 0xc81d 0x8732 0x40bf 0xca33 0x8732 0x40bf 0xcc48 0x8732 0x40bf 0xce5e 0x8732 0x40bf>;
				battery1_profile_t0_num = <0x64>;
				battery1_profile_t0_col = <0x03>;
				battery1_profile_t0 = <0x00 0xacf8 0x320 0x20d 0xac52 0x320 0x419 0xabb3 0x320 0x626 0xab22 0x320 0x833 0xaa96 0x320 0xa3f 0xaa0e 0x329 0xc4c 0xa989 0x333 0xe59 0xa8fe 0x323 0x1065 0xa87b 0x339 0x1272 0xa7ef 0x323 0x147e 0xa76c 0x320 0x168b 0xa6ea 0x320 0x1898 0xa66b 0x32c 0x1aa4 0xa5ed 0x339 0x1cb1 0xa56f 0x33f 0x1ebe 0xa4fc 0x350 0x20ca 0xa482 0x33a 0x22d7 0xa410 0x339 0x24e4 0xa39e 0x339 0x26f0 0xa32c 0x339 0x28fd 0xa2bf 0x345 0x2b0a 0xa253 0x349 0x2d16 0xa1e1 0x339 0x2f23 0xa171 0x33b 0x3130 0xa10a 0x351 0x333c 0xa098 0x352 0x3549 0xa027 0x352 0x3755 0x9fbb 0x352 0x3962 0x9f4d 0x352 0x3b6f 0x9edf 0x352 0x3d7b 0x9e76 0x352 0x3f88 0x9e0e 0x354 0x4195 0x9dae 0x36a 0x43a1 0x9d45 0x36b 0x45ae 0x9ce3 0x36b 0x47bb 0x9c83 0x379 0x49c7 0x9c27 0x384 0x4bd4 0x9bcd 0x384 0x4de1 0x9b6f 0x38e 0x4fed 0x9b17 0x3b8 0x51fa 0x9ac0 0x3ce 0x5407 0x9a58 0x3e3 0x5613 0x99d3 0x3c5 0x5820 0x9942 0x37d 0x5a2c 0x98bf 0x347 0x5c39 0x9853 0x339 0x5e46 0x97f7 0x339 0x6052 0x97a8 0x337 0x625f 0x975a 0x322 0x646c 0x9713 0x320 0x6678 0x96d5 0x331 0x6885 0x9698 0x32b 0x6a92 0x965f 0x32a 0x6c9e 0x9627 0x339 0x6eab 0x95ee 0x339 0x70b8 0x95c1 0x339 0x72c4 0x958d 0x339 0x74d1 0x9559 0x339 0x76dd 0x952b 0x339 0x78ea 0x94ff 0x339 0x7af7 0x94d7 0x343 0x7d03 0x94b4 0x352 0x7f10 0x9491 0x356 0x811d 0x946e 0x36a 0x8329 0x944c 0x354 0x8536 0x9429 0x366 0x8743 0x940c 0x36b 0x894f 0x93ed 0x378 0x8b5c 0x93c6 0x37a 0x8d69 0x9391 0x35d 0x8f75 0x934a 0x335 0x9182 0x92fc 0x321 0x938f 0x92c8 0x337 0x959b 0x929b 0x339 0x97a8 0x926f 0x339 0x99b4 0x9243 0x339 0x9bc1 0x9218 0x32f 0x9dce 0x91ef 0x327 0x9fda 0x91cd 0x33c 0xa1e7 0x91a9 0x352 0xa3f4 0x917e 0x352 0xa600 0x9143 0x352 0xa80d 0x90ff 0x342 0xaa1a 0x90be 0x346 0xac26 0x907d 0x35c 0xae33 0x9032 0x358 0xb040 0x8fe4 0x323 0xb24c 0x8fca 0x339 0xb459 0x8fb8 0x365 0xb666 0x8f9f 0x391 0xb872 0x8f72 0x3cc 0xba7f 0x8f06 0x3db 0xbc8b 0x8e13 0x3cf 0xbe98 0x8c57 0x3cf 0xc0a5 0x89d0 0x3d5 0xc2b1 0x86e0 0x401 0xc4be 0x8349 0x443 0xc6cb 0x7e61 0x484 0xc8d7 0x759e 0x8f6 0xcae4 0x6f5e 0x52d>;
				battery1_profile_t1_num = <0x64>;
				battery1_profile_t1_col = <0x03>;
				battery1_profile_t1 = <0x00 0xacd0 0x3d4 0x219 0xac38 0x3d0 0x432 0xaba8 0x3cf 0x64b 0xab1f 0x3cf 0x864 0xaa99 0x3cf 0xa7d 0xaa14 0x3cf 0xc96 0xa98f 0x3cf 0xeaf 0xa909 0x3cf 0x10c9 0xa881 0x3cb 0x12e2 0xa7f2 0x3b6 0x14fb 0xa76c 0x3b6 0x1714 0xa6e6 0x3b6 0x192d 0xa667 0x3c8 0x1b46 0xa5e3 0x3c0 0x1d5f 0xa563 0x3c3 0x1f78 0xa4e7 0x3c5 0x2191 0xa46c 0x3b6 0x23aa 0xa3f8 0x3b6 0x25c3 0xa384 0x3b6 0x27dc 0xa30f 0x3b6 0x29f5 0xa29b 0x3b6 0x2c0e 0xa22e 0x3c9 0x2e28 0xa1bc 0x3cf 0x3041 0xa149 0x3cf 0x325a 0xa0d6 0x3cf 0x3473 0xa061 0x3cf 0x368c 0x9fef 0x3d5 0x38a5 0x9f84 0x3e8 0x3abe 0x9f18 0x3e8 0x3cd7 0x9ea4 0x3e8 0x3ef0 0x9e38 0x3e8 0x4109 0x9dd3 0x40b 0x4322 0x9d6b 0x41a 0x453b 0x9d05 0x426 0x4754 0x9ca4 0x433 0x496d 0x9c44 0x440 0x4b87 0x9be9 0x465 0x4da0 0x9b86 0x466 0x4fb9 0x9b24 0x47d 0x51d2 0x9aca 0x4a8 0x53eb 0x9a5a 0x49e 0x5604 0x99d9 0x477 0x581d 0x9948 0x430 0x5a36 0x98be 0x3ec 0x5c4f 0x984b 0x3c7 0x5e68 0x97ea 0x3b1 0x6081 0x9792 0x39d 0x629a 0x9741 0x39d 0x64b3 0x96f9 0x39d 0x66cc 0x96ba 0x39d 0x68e6 0x967b 0x39d 0x6aff 0x9642 0x39d 0x6d18 0x960d 0x39d 0x6f31 0x95d8 0x39d 0x714a 0x95a4 0x3a3 0x7363 0x9577 0x3b6 0x757c 0x954b 0x3b6 0x7795 0x951e 0x3b6 0x79ae 0x94f1 0x3b6 0x7bc7 0x94cc 0x3c8 0x7de0 0x94a8 0x3cf 0x7ff9 0x9484 0x3cf 0x8212 0x9465 0x3d9 0x842b 0x944a 0x3e8 0x8645 0x942f 0x3ec 0x885e 0x9414 0x401 0x8a77 0x93f9 0x401 0x8c90 0x93de 0x401 0x8ea9 0x93bc 0x3ee 0x90c2 0x9392 0x3d8 0x92db 0x936a 0x3cf 0x94f4 0x9343 0x3c4 0x970d 0x9319 0x3be 0x9926 0x92f3 0x3ca 0x9b3f 0x92c7 0x3b6 0x9d58 0x929a 0x3b6 0x9f71 0x9276 0x3b6 0xa18a 0x925a 0x3de 0xa3a4 0x922b 0x3d7 0xa5bd 0x91f5 0x3de 0xa7d6 0x91b7 0x3e8 0xa9ef 0x9173 0x3e8 0xac08 0x9132 0x3ee 0xae21 0x90e6 0x3fd 0xb03a 0x9086 0x3e8 0xb253 0x9050 0x3e8 0xb46c 0x9033 0x412 0xb685 0x900a 0x450 0xb89e 0x8fb8 0x484 0xbab7 0x8f0d 0x4be 0xbcd0 0x8dee 0x4f6 0xbee9 0x8c52 0x50d 0xc103 0x8a2a 0x4fb 0xc31c 0x8773 0x4fd 0xc535 0x8420 0x513 0xc74e 0x7fa6 0x56b 0xc967 0x7808 0x7dc 0xcb80 0x706c 0x7d0 0xcd99 0x706c 0x7d0 0xcfb2 0x706c 0x7d0>;
				battery1_profile_t2_num = <0x64>;
				battery1_profile_t2_col = <0x03>;
				battery1_profile_t2 = <0x00 0xac62 0x514 0x20d 0xabcd 0x514 0x419 0xab40 0x527 0x626 0xaabb 0x52d 0x833 0xaa32 0x521 0xa3f 0xa9aa 0x514 0xc4c 0xa927 0x514 0xe59 0xa8a4 0x514 0x1065 0xa821 0x514 0x1272 0xa795 0x514 0x147e 0xa710 0x514 0x168b 0xa68d 0x514 0x1898 0xa60f 0x514 0x1aa4 0xa592 0x514 0x1cb1 0xa515 0x51a 0x1ebe 0xa4a2 0x52b 0x20ca 0xa428 0x515 0x22d7 0xa3b6 0x514 0x24e4 0xa344 0x502 0x26f0 0xa2d8 0x50a 0x28fd 0xa26b 0x514 0x2b0a 0xa1f9 0x514 0x2d16 0xa18a 0x51a 0x2f23 0xa120 0x52d 0x3130 0xa0ae 0x52d 0x333c 0xa03c 0x52d 0x3549 0x9fcb 0x52d 0x3755 0x9f5f 0x53c 0x3962 0x9ef1 0x546 0x3b6f 0x9e83 0x54f 0x3d7b 0x9e1d 0x56a 0x3f88 0x9dbd 0x591 0x4195 0x9d54 0x591 0x43a1 0x9cf4 0x5a6 0x45ae 0x9c93 0x5bb 0x47bb 0x9c33 0x5d1 0x49c7 0x9bd3 0x5e7 0x4bd4 0x9b73 0x5fd 0x4de1 0x9b11 0x60e 0x4fed 0x9aa7 0x60c 0x51fa 0x9a2e 0x5f7 0x5407 0x99a4 0x5b9 0x5613 0x9918 0x556 0x5820 0x9897 0x512 0x5a2c 0x9829 0x4f0 0x5c39 0x97cc 0x4e2 0x5e46 0x9776 0x4de 0x6052 0x9728 0x4c9 0x625f 0x96e2 0x4c9 0x646c 0x96a4 0x4dd 0x6678 0x9668 0x4e2 0x6885 0x962b 0x4e2 0x6a92 0x95f2 0x4e2 0x6c9e 0x95bd 0x4e2 0x6eab 0x9589 0x4e2 0x70b8 0x9555 0x4e3 0x72c4 0x9529 0x4f9 0x74d1 0x94fd 0x4fb 0x76dd 0x94d2 0x4fb 0x78ea 0x94ab 0x508 0x7af7 0x9489 0x514 0x7d03 0x9468 0x51a 0x7f10 0x944d 0x52d 0x811d 0x942a 0x52d 0x8329 0x9410 0x52d 0x8536 0x93f5 0x540 0x8743 0x93db 0x536 0x894f 0x93c6 0x53a 0x8b5c 0x93b4 0x54f 0x8d69 0x93a1 0x559 0x8f75 0x9388 0x549 0x9182 0x9376 0x55f 0x938f 0x934b 0x534 0x959b 0x9327 0x53f 0x97a8 0x92f8 0x537 0x99b4 0x92c8 0x52d 0x9bc1 0x92a0 0x536 0x9dce 0x927b 0x54c 0x9fda 0x924e 0x562 0xa1e7 0x9219 0x577 0xa3f4 0x91d5 0x58d 0xa600 0x9188 0x591 0xa80d 0x913f 0x5bd 0xaa1a 0x90e7 0x5f3 0xac26 0x9077 0x62f 0xae33 0x8ffd 0x691 0xb040 0x8f7e 0x719 0xb24c 0x8ed8 0x7c7 0xb459 0x8de7 0x80e 0xb666 0x8ce4 0x7f8 0xb872 0x8bef 0x7da 0xba7f 0x8aff 0x7e7 0xbc8b 0x89be 0x802 0xbe98 0x87d1 0x821 0xc0a5 0x853a 0x8c1 0xc2b1 0x81fb 0xa8c 0xc4be 0x7d59 0x1182 0xc6cb 0x766b 0x16af 0xc8d7 0x7274 0xccb 0xcae4 0x7274 0xccb>;
				battery1_profile_t3_num = <0x64>;
				battery1_profile_t3_col = <0x03>;
				battery1_profile_t3 = <0x00 0xaca8 0x7ee 0x20d 0xac02 0x7ea 0x419 0xab6b 0x7e9 0x626 0xaae3 0x7e9 0x833 0xaa5f 0x7e9 0xa3f 0xa9d9 0x7e0 0xc4c 0xa952 0x7d0 0xe59 0xa8ce 0x7d0 0x1065 0xa84b 0x7d0 0x1272 0xa7c0 0x7bb 0x147e 0xa73b 0x7b7 0x168b 0xa6b8 0x7b7 0x1898 0xa635 0x7ab 0x1aa4 0xa5b5 0x79e 0x1cb1 0xa53b 0x79e 0x1ebe 0xa4c2 0x79c 0x20ca 0xa448 0x786 0x22d7 0xa3d6 0x785 0x24e4 0xa364 0x785 0x26f0 0xa2f3 0x785 0x28fd 0xa285 0x785 0x2b0a 0xa219 0x785 0x2d16 0xa1a8 0x785 0x2f23 0xa136 0x785 0x3130 0xa0c6 0x785 0x333c 0xa055 0x799 0x3549 0x9fea 0x7af 0x3755 0x9f7b 0x7b7 0x3962 0x9f0e 0x7c2 0x3b6f 0x9ea2 0x7d0 0x3d7b 0x9e32 0x7d5 0x3f88 0x9dc9 0x7e9 0x4195 0x9d60 0x7e9 0x43a1 0x9cff 0x811 0x45ae 0x9ca0 0x82c 0x47bb 0x9c3b 0x841 0x49c7 0x9bd7 0x857 0x4bd4 0x9b74 0x866 0x4de1 0x9b09 0x862 0x4fed 0x9a97 0x84b 0x51fa 0x9a14 0x820 0x5407 0x9990 0x7e0 0x5613 0x990d 0x79f 0x5820 0x9895 0x76a 0x5a2c 0x9827 0x73f 0x5c39 0x97c4 0x721 0x5e46 0x976e 0x721 0x6052 0x9720 0x721 0x625f 0x96da 0x721 0x646c 0x9694 0x721 0x6678 0x9654 0x721 0x6885 0x9618 0x721 0x6a92 0x95db 0x721 0x6c9e 0x95a0 0x721 0x6eab 0x956d 0x724 0x70b8 0x9541 0x73a 0x72c4 0x950d 0x73a 0x74d1 0x94e0 0x74d 0x76dd 0x94b4 0x753 0x78ea 0x948e 0x760 0x7af7 0x946b 0x776 0x7d03 0x9448 0x785 0x7f10 0x9425 0x785 0x811d 0x9402 0x785 0x8329 0x93e8 0x79b 0x8536 0x93d5 0x7c3 0x8743 0x93be 0x7d0 0x894f 0x93a8 0x7dc 0x8b5c 0x9397 0x7f2 0x8d69 0x9385 0x808 0x8f75 0x9374 0x820 0x9182 0x9362 0x84c 0x938f 0x9340 0x84d 0x959b 0x931d 0x85f 0x97a8 0x92ee 0x866 0x99b4 0x92be 0x88a 0x9bc1 0x928b 0x8c3 0x9dce 0x9250 0x8f4 0x9fda 0x921a 0x93b 0xa1e7 0x91d5 0x9a6 0xa3f4 0x9176 0x9ff 0xa600 0x9116 0xa9d 0xa80d 0x909e 0xb4c 0xaa1a 0x9009 0xc06 0xac26 0x8f4f 0xcb2 0xae33 0x8e6a 0xd1b 0xb040 0x8d65 0xd2d 0xb24c 0x8c70 0xd17 0xb459 0x8b9c 0xd40 0xb666 0x8ae2 0xdc2 0xb872 0x8a37 0xf03 0xba7f 0x897f 0x1242 0xbc8b 0x8881 0x1e3c 0xbe98 0x86fe 0x35e3 0xc0a5 0x84b3 0x3a92 0xc2b1 0x81e1 0x33a7 0xc4be 0x81ba 0x3390 0xc6cb 0x81ba 0x3390 0xc8d7 0x81ba 0x3390 0xcae4 0x81ba 0x3390>;
				battery1_profile_t4_num = <0x64>;
				battery1_profile_t4_col = <0x03>;
				battery1_profile_t4 = <0x00 0xacee 0xe92 0x20d 0xac2e 0xe8e 0x419 0xab8b 0xec5 0x626 0xaaf4 0xed8 0x833 0xaa64 0xecc 0xa3f 0xa9dc 0xebf 0xc4c 0xa957 0xeb9 0xe59 0xa8cb 0xea0 0x1065 0xa83f 0xe74 0x1272 0xa7bc 0xe74 0x147e 0xa731 0xe4f 0x168b 0xa6ab 0xe33 0x1898 0xa628 0xe1d 0x1aa4 0xa5a9 0xe07 0x1cb1 0xa52e 0xdec 0x1ebe 0xa4ad 0xdc5 0x20ca 0xa43b 0xdc5 0x22d7 0xa3ca 0xdb0 0x24e4 0xa351 0xd88 0x26f0 0xa2e2 0xd89 0x28fd 0xa275 0xd87 0x2b0a 0xa206 0xd83 0x2d16 0xa19b 0xd8d 0x2f23 0xa12a 0xd7a 0x3130 0xa0b8 0xd7a 0x333c 0xa04f 0xd8f 0x3549 0x9fdf 0xd93 0x3755 0x9f6d 0xda2 0x3962 0x9f01 0xdb7 0x3b6f 0x9e96 0xdbd 0x3d7b 0x9e26 0xdb6 0x3f88 0x9dbc 0xddc 0x4195 0x9d4b 0xdc6 0x43a1 0x9ce1 0xdee 0x45ae 0x9c78 0xdf7 0x47bb 0x9c0a 0xde9 0x49c7 0x9b9d 0xde9 0x4bd4 0x9b2d 0xddf 0x4de1 0x9ab1 0xda7 0x4fed 0x9a2e 0xd90 0x51fa 0x99b4 0xd64 0x5407 0x993a 0xd38 0x5613 0x98c6 0xd0c 0x5820 0x985a 0xcef 0x5a2c 0x97f6 0xcd9 0x5c39 0x9798 0xcc3 0x5e46 0x9743 0xcb7 0x6052 0x96f5 0xccb 0x625f 0x96b0 0xccb 0x646c 0x966a 0xccb 0x6678 0x9624 0xccb 0x6885 0x95e4 0xcd9 0x6a92 0x95ab 0xcf9 0x6c9e 0x9576 0xd16 0x6eab 0x9540 0xd16 0x70b8 0x9504 0xd17 0x72c4 0x94d8 0xd2d 0x74d1 0x94ac 0xd43 0x76dd 0x9481 0xd69 0x78ea 0x9455 0xd7a 0x7af7 0x942e 0xd84 0x7d03 0x940e 0xda7 0x7f10 0x93f4 0xde2 0x811d 0x93da 0xdf9 0x8329 0x93c8 0xe51 0x8536 0x93af 0xe6e 0x8743 0x939b 0xeb4 0x894f 0x9384 0xeff 0x8b5c 0x936a 0xf4a 0x8d69 0x934d 0xf9b 0x8f75 0x932c 0xfe7 0x9182 0x9312 0x1068 0x938f 0x92e6 0x10aa 0x959b 0x92bb 0x1136 0x97a8 0x9289 0x11bf 0x99b4 0x924f 0x1243 0x9bc1 0x920e 0x12cf 0x9dce 0x91c3 0x1368 0x9fda 0x9168 0x1401 0xa1e7 0x90f7 0x149a 0xa3f4 0x907c 0x158a 0xa600 0x8fe4 0x1630 0xa80d 0x8f34 0x1707 0xaa1a 0x8e69 0x17eb 0xac26 0x8d88 0x18df 0xae33 0x8ca4 0x1a36 0xb040 0x8bcc 0x1c86 0xb24c 0x8b0c 0x20e1 0xb459 0x8a65 0x2d2f 0xb666 0x89cc 0x4446 0xb872 0x8953 0x460f 0xba7f 0x88c6 0x44cb 0xbc8b 0x8818 0x42ea 0xbe98 0x8818 0x4317 0xc0a5 0x8818 0x4317 0xc2b1 0x8818 0x4317 0xc4be 0x8818 0x4317 0xc6cb 0x8818 0x4317 0xc8d7 0x8818 0x4317 0xcae4 0x8818 0x4317>;
				battery0_profile_t0_num = <0x64>;
				battery0_profile_t0_col = <0x03>;
				battery0_profile_t0 = <0x00 0xacc6 0x320 0x20d 0xabae 0x320 0x41a 0xaacb 0x333 0x627 0xaa09 0x339 0x834 0xa960 0x339 0xa41 0xa8c7 0x342 0xc4e 0xa837 0x352 0xe5b 0xa7ab 0x34f 0x1068 0xa71f 0x339 0x1275 0xa6a4 0x34e 0x1481 0xa622 0x340 0x168e 0xa5ab 0x348 0x189b 0xa534 0x352 0x1aa8 0xa4be 0x352 0x1cb5 0xa44c 0x352 0x1ec2 0xa3dc 0x352 0x20cf 0xa36b 0x352 0x22dc 0xa2f9 0x352 0x24e9 0xa287 0x352 0x26f6 0xa215 0x352 0x2903 0xa1a4 0x352 0x2b10 0xa135 0x35a 0x2d1d 0xa0ca 0x36b 0x2f2a 0xa059 0x369 0x3137 0x9fe9 0x353 0x3344 0x9f7f 0x367 0x3551 0x9f0f 0x36b 0x375e 0x9ea3 0x36b 0x396b 0x9e3a 0x36b 0x3b78 0x9dd5 0x373 0x3d84 0x9d72 0x37f 0x3f91 0x9d0a 0x36d 0x419e 0x9caa 0x383 0x43ab 0x9c4a 0x384 0x45b8 0x9bf1 0x384 0x47c5 0x9b95 0x384 0x49d2 0x9b3d 0x38f 0x4bdf 0x9aeb 0x3a5 0x4dec 0x9a94 0x3b6 0x4ff9 0x9a3d 0x3b7 0x5206 0x99ee 0x3cd 0x5413 0x9998 0x3e3 0x5620 0x9932 0x3e8 0x582d 0x98af 0x3bf 0x5a3a 0x9820 0x388 0x5c47 0x97a2 0x36b 0x5e54 0x9745 0x367 0x6061 0x96f7 0x352 0x626e 0x96b1 0x352 0x647b 0x9673 0x352 0x6687 0x9636 0x352 0x6894 0x95fe 0x35f 0x6aa1 0x95c5 0x361 0x6cae 0x958e 0x352 0x6ebb 0x9560 0x352 0x70c8 0x952c 0x352 0x72d5 0x9500 0x352 0x74e2 0x94d5 0x352 0x76ef 0x94b0 0x363 0x78fc 0x9487 0x35e 0x7b09 0x9460 0x352 0x7d16 0x9440 0x35f 0x7f23 0x9424 0x380 0x8130 0x9401 0x36b 0x833d 0x93e7 0x381 0x854a 0x93cd 0x384 0x8757 0x93b3 0x394 0x8964 0x9398 0x39d 0x8b71 0x937e 0x3a7 0x8d7e 0x9357 0x3a2 0x8f8a 0x9311 0x368 0x9197 0x92c2 0x352 0x93a4 0x928d 0x352 0x95b1 0x9260 0x352 0x97be 0x923b 0x362 0x99cb 0x9213 0x36b 0x9bd8 0x91eb 0x36b 0x9de5 0x91c8 0x36b 0x9ff2 0x91a5 0x36e 0xa1ff 0x9182 0x384 0xa40c 0x9157 0x384 0xa619 0x911d 0x384 0xa826 0x90df 0x384 0xaa33 0x90a2 0x384 0xac40 0x905e 0x384 0xae4d 0x900f 0x378 0xb05a 0x8fc8 0x357 0xb267 0x8fb6 0x383 0xb474 0x8fa5 0x3af 0xb681 0x8f85 0x3da 0xb88d 0x8f39 0x3e8 0xba9a 0x8e92 0x3e8 0xbca7 0x8d4c 0x3f1 0xbeb4 0x8b3f 0x406 0xc0c1 0x88a1 0x41f 0xc2ce 0x858e 0x44a 0xc4db 0x8197 0x461 0xc6e8 0x7bbe 0x506 0xc8f5 0x71ec 0xa55 0xcb02 0x6f7c 0x578>;
				battery0_profile_t1_num = <0x64>;
				battery0_profile_t1_col = <0x03>;
				battery0_profile_t1 = <0x00 0xac94 0x401 0x219 0xaba2 0x401 0x432 0xaad8 0x401 0x64b 0xaa28 0x3f0 0x864 0xa984 0x3e8 0xa7d 0xa8ec 0x3e8 0xc96 0xa860 0x3e8 0xeaf 0xa7da 0x3ef 0x10c9 0xa754 0x401 0x12e2 0xa6ce 0x400 0x14fb 0xa647 0x3e9 0x1714 0xa5d2 0x3fd 0x192d 0xa556 0x401 0x1b46 0xa4e1 0x401 0x1d5f 0xa46d 0x401 0x1f78 0xa3f9 0x401 0x2191 0xa384 0x401 0x23aa 0xa310 0x401 0x25c3 0xa29c 0x401 0x27dc 0xa227 0x401 0x29f5 0xa1b3 0x401 0x2c0e 0xa13e 0x3ed 0x2e28 0xa0d1 0x3f9 0x3041 0xa060 0x401 0x325a 0x9feb 0x401 0x3473 0x9f7b 0x401 0x368c 0x9f0f 0x407 0x38a5 0x9ea4 0x41a 0x3abe 0x9e38 0x41a 0x3cd7 0x9dcd 0x41a 0x3ef0 0x9d62 0x41a 0x4109 0x9cfd 0x42c 0x4322 0x9c9b 0x433 0x453b 0x9c39 0x433 0x4754 0x9bda 0x448 0x496d 0x9b81 0x46d 0x4b87 0x9b27 0x47e 0x4da0 0x9ace 0x481 0x4fb9 0x9a74 0x497 0x51d2 0x9a1b 0x497 0x53eb 0x99c9 0x4be 0x5604 0x996b 0x4c9 0x581d 0x98fd 0x4bb 0x5a36 0x9876 0x475 0x5c4f 0x97e5 0x417 0x5e68 0x976c 0x3e8 0x6081 0x9714 0x3e8 0x629a 0x96c4 0x3e7 0x64b3 0x967c 0x3d0 0x66cc 0x963d 0x3cf 0x68e6 0x9606 0x3cf 0x6aff 0x95d1 0x3cf 0x6d18 0x959b 0x3cf 0x6f31 0x956a 0x3cf 0x714a 0x953d 0x3d7 0x7363 0x9510 0x3e3 0x757c 0x94e3 0x3cf 0x7795 0x94b7 0x3cf 0x79ae 0x9493 0x3e5 0x7bc7 0x9477 0x3fb 0x7de0 0x9455 0x401 0x7ff9 0x9437 0x401 0x8212 0x941c 0x40d 0x842b 0x9401 0x41a 0x8645 0x93e9 0x41a 0x885e 0x93d7 0x41e 0x8a77 0x93c5 0x432 0x8c90 0x93aa 0x41c 0x8ea9 0x9397 0x41a 0x90c2 0x937e 0x41a 0x92db 0x9351 0x3fb 0x94f4 0x9325 0x3db 0x970d 0x9301 0x3d9 0x9926 0x92da 0x3e0 0x9b3f 0x92ae 0x3d4 0x9d58 0x9283 0x3eb 0x9f71 0x9268 0x401 0xa18a 0x9244 0x401 0xa3a4 0x9221 0x415 0xa5bd 0x91ef 0x41a 0xa7d6 0x91b4 0x41a 0xa9ef 0x9170 0x41a 0xac08 0x9130 0x42c 0xae21 0x90f0 0x44c 0xb03a 0x9098 0x44c 0xb253 0x904a 0x44f 0xb46c 0x9030 0x47b 0xb685 0x9005 0x4bc 0xb89e 0x8fbb 0x511 0xbab7 0x8f27 0x589 0xbcd0 0x8e27 0x5e9 0xbee9 0x8ca1 0x604 0xc103 0x8a81 0x5f5 0xc31c 0x87cc 0x5ff 0xc535 0x848a 0x632 0xc74e 0x804f 0x6a2 0xc967 0x795b 0x847 0xcb80 0x70bc 0x87f 0xcd99 0x70bc 0x87f 0xcfb2 0x70bc 0x87f>;
				battery0_profile_t2_num = <0x64>;
				battery0_profile_t2_col = <0x03>;
				battery0_profile_t2 = <0x00 0xac26 0x532 0x20d 0xab4b 0x52e 0x41a 0xaa8f 0x52d 0x627 0xa9ea 0x52d 0x834 0xa951 0x52d 0xa41 0xa8c0 0x536 0xc4e 0xa837 0x546 0xe5b 0xa7b2 0x546 0x1068 0xa726 0x546 0x1275 0xa6a3 0x546 0x1481 0xa627 0x546 0x168e 0xa5ad 0x546 0x189b 0xa537 0x552 0x1aa8 0xa4c5 0x55f 0x1cb5 0xa454 0x55f 0x1ec2 0xa3e2 0x55f 0x20cf 0xa370 0x55f 0x22dc 0xa2fe 0x55f 0x24e9 0xa294 0x55f 0x26f6 0xa225 0x55f 0x2903 0xa1b3 0x55f 0x2b10 0xa141 0x55f 0x2d1d 0xa0d2 0x565 0x2f2a 0xa068 0x575 0x3137 0x9ff6 0x55f 0x3344 0x9f8d 0x575 0x3551 0x9f24 0x58b 0x375e 0x9eb5 0x581 0x396b 0x9e48 0x578 0x3b78 0x9de3 0x58b 0x3d84 0x9d80 0x5aa 0x3f91 0x9d19 0x5ad 0x419e 0x9cb8 0x5c3 0x43ab 0x9c58 0x5d9 0x45b8 0x9bff 0x5ef 0x47c5 0x9ba9 0x604 0x49d2 0x9b52 0x61a 0x4bdf 0x9afa 0x630 0x4dec 0x9aa3 0x646 0x4ff9 0x9a4a 0x659 0x5206 0x99ea 0x659 0x5413 0x998a 0x66e 0x5620 0x990d 0x63b 0x582d 0x9883 0x5db 0x5a3a 0x97fc 0x586 0x5c47 0x9783 0x54d 0x5e54 0x9721 0x527 0x6061 0x96d4 0x514 0x626e 0x968e 0x514 0x647b 0x9650 0x514 0x6687 0x9613 0x514 0x6894 0x95dc 0x523 0x6aa1 0x95a7 0x521 0x6cae 0x9573 0x514 0x6ebb 0x9541 0x514 0x70c8 0x9515 0x517 0x72d5 0x94e9 0x52c 0x74e2 0x94c6 0x52d 0x76ef 0x949c 0x52d 0x78fc 0x9476 0x52d 0x7b09 0x9458 0x539 0x7d16 0x943a 0x53d 0x7f23 0x941a 0x532 0x8130 0x9400 0x548 0x833d 0x93ef 0x55e 0x854a 0x93d5 0x55f 0x8757 0x93c2 0x55f 0x8964 0x93b0 0x55f 0x8b71 0x93a3 0x56b 0x8d7e 0x9397 0x570 0x8f8a 0x9388 0x56a 0x9197 0x937d 0x58f 0x93a4 0x9363 0x579 0x95b1 0x9341 0x578 0x97be 0x9316 0x566 0x99cb 0x92eb 0x56e 0x9bd8 0x92bf 0x578 0x9de5 0x9297 0x580 0x9ff2 0x9274 0x59c 0xa1ff 0x924e 0x5c3 0xa40c 0x9211 0x5c3 0xa619 0x91d4 0x5ed 0xa826 0x9188 0x607 0xaa33 0x9145 0x63a 0xac40 0x90fa 0x67b 0xae4d 0x9095 0x6c5 0xb05a 0x9023 0x732 0xb267 0x8fca 0x7eb 0xb474 0x8f61 0x908 0xb681 0x8ead 0x9fa 0xb88d 0x8dbc 0xa5d 0xba9a 0x8cb3 0xa73 0xbca7 0x8b84 0xa7e 0xbeb4 0x89da 0xaa5 0xc0c1 0x8773 0xb1b 0xc2ce 0x847f 0xc6e 0xc4db 0x80c5 0xfc3 0xc6e8 0x7b13 0x1e66 0xc8f5 0x72f6 0xdf7 0xcb02 0x72f6 0xdf7>;
				battery0_profile_t3_num = <0x64>;
				battery0_profile_t3_col = <0x03>;
				battery0_profile_t3 = <0x00 0xacbc 0x7d0 0x20d 0xabbe 0x7d0 0x41a 0xaaf5 0x7d0 0x627 0xaa4e 0x7e0 0x834 0xa9b5 0x7e9 0xa41 0xa920 0x7e9 0xc4e 0xa88c 0x7e3 0xe5b 0xa7f8 0x7d0 0x1068 0xa76c 0x7d0 0x1275 0xa6e9 0x7d0 0x1481 0xa666 0x7d0 0x168e 0xa5e9 0x7d0 0x189b 0xa56e 0x7d0 0x1aa8 0xa4f5 0x7d0 0x1cb5 0xa47e 0x7d0 0x1ec2 0xa40c 0x7cd 0x20cf 0xa39a 0x7b7 0x22dc 0xa331 0x7cc 0x24e9 0xa2c1 0x7d0 0x26f6 0xa255 0x7d0 0x2903 0xa1e7 0x7d0 0x2b10 0xa179 0x7d0 0x2d1d 0xa10e 0x7d0 0x2f2a 0xa09d 0x7d3 0x3137 0xa034 0x7e9 0x3344 0x9fc3 0x7e9 0x3551 0x9f58 0x7e9 0x375e 0x9eef 0x7f8 0x396b 0x9e86 0x802 0x3b78 0x9e1d 0x80b 0x3d84 0x9db4 0x81b 0x3f91 0x9d4c 0x81e 0x419e 0x9cec 0x834 0x43ab 0x9c8c 0x849 0x45b8 0x9c2c 0x84d 0x47c5 0x9bd1 0x86b 0x49d2 0x9b75 0x87f 0x4bdf 0x9b18 0x888 0x4dec 0x9ac1 0x89e 0x4ff9 0x9a68 0x8b4 0x5206 0x9a08 0x8c9 0x5413 0x9997 0x89f 0x5620 0x991e 0x861 0x582d 0x989d 0x820 0x5a3a 0x981f 0x7d2 0x5c47 0x97ab 0x78c 0x5e54 0x9747 0x766 0x6061 0x96f2 0x756 0x626e 0x96ad 0x76b 0x647b 0x9667 0x757 0x6687 0x9628 0x753 0x6894 0x95eb 0x753 0x6aa1 0x95b2 0x753 0x6cae 0x957e 0x753 0x6ebb 0x954b 0x758 0x70c8 0x9520 0x76c 0x72d5 0x94f4 0x76c 0x74e2 0x94c8 0x76c 0x76ef 0x949c 0x76c 0x78fc 0x9477 0x77b 0x7b09 0x9454 0x785 0x7d16 0x9434 0x78d 0x7f23 0x9418 0x79e 0x8130 0x93f6 0x79e 0x833d 0x93e5 0x79e 0x854a 0x93d3 0x7b3 0x8757 0x93c2 0x7c9 0x8964 0x93b6 0x7df 0x8b71 0x93ad 0x800 0x8d7e 0x93a1 0x823 0x8f8a 0x9392 0x83f 0x9197 0x9388 0x868 0x93a4 0x9377 0x87e 0x95b1 0x935d 0x894 0x97be 0x933c 0x8bc 0x99cb 0x9313 0x8d9 0x9bd8 0x92e2 0x8fa 0x9de5 0x92b1 0x92e 0x9ff2 0x9285 0x970 0xa1ff 0x9258 0x9b6 0xa40c 0x921b 0xa23 0xa619 0x91d5 0xa90 0xa826 0x9182 0xb0e 0xaa33 0x912b 0xbbb 0xac40 0x90cf 0xcac 0xae4d 0x905c 0xdc8 0xb05a 0x8fc1 0xee0 0xb267 0x8f12 0xfe5 0xb474 0x8e5a 0x10d5 0xb681 0x8d82 0x1174 0xb88d 0x8ca7 0x1252 0xba9a 0x8bcc 0x13d1 0xbca7 0x8aed 0x16fe 0xbeb4 0x89cd 0x1f8c 0xc0c1 0x881c 0x3168 0xc2ce 0x85bb 0x3cfd 0xc4db 0x82bd 0x359b 0xc6e8 0x8192 0x32e1 0xc8f5 0x8192 0x32e1 0xcb02 0x8192 0x32e1>;
				battery0_profile_t4_num = <0x64>;
				battery0_profile_t4_col = <0x03>;
				battery0_profile_t4 = <0x00 0xac97 0x152c 0x20d 0xab9c 0x1526 0x41a 0xaadc 0x1511 0x627 0xaa37 0x14e2 0x834 0xa9a1 0x14a8 0xa41 0xa909 0x144f 0xc4e 0xa87b 0x1417 0xe5b 0xa7ed 0x13d6 0x1068 0xa75f 0x137d 0x1275 0xa6d7 0x1320 0x1481 0xa652 0x12d3 0x168e 0xa5cb 0x1287 0x189b 0xa546 0x123d 0x1aa8 0xa4c8 0x120f 0x1cb5 0xa44d 0x11d8 0x1ec2 0xa3d8 0x11c2 0x20cf 0xa35f 0x11a1 0x22dc 0xa2e4 0x118a 0x24e9 0xa26e 0x117c 0x26f6 0xa1f4 0x116a 0x2903 0xa180 0x1164 0x2b10 0xa105 0x115d 0x2d1d 0xa08b 0x115e 0x2f2a 0xa016 0x1163 0x3137 0x9f9b 0x115c 0x3344 0x9f23 0x1163 0x3551 0x9eae 0x116e 0x375e 0x9e37 0x1166 0x396b 0x9dbf 0x114d 0x3b78 0x9d4d 0x115a 0x3d84 0x9cdc 0x1164 0x3f91 0x9c69 0x115e 0x419e 0x9bf8 0x1159 0x43ab 0x9b86 0x1145 0x45b8 0x9b11 0x1132 0x47c5 0x9aa2 0x112f 0x49d2 0x9a2f 0x1103 0x4bdf 0x99ba 0x10e3 0x4dec 0x9947 0x10c7 0x4ff9 0x98e3 0x10c0 0x5206 0x9877 0x1095 0x5413 0x980a 0x1076 0x5620 0x97a9 0x106c 0x582d 0x974a 0x1067 0x5a3a 0x96f6 0x1062 0x5c47 0x96a1 0x1065 0x5e54 0x9651 0x1068 0x6061 0x9609 0x106e 0x626e 0x95c0 0x1078 0x647b 0x957f 0x108c 0x6687 0x9542 0x10a4 0x6894 0x9507 0x10b3 0x6aa1 0x94d1 0x10c5 0x6cae 0x9499 0x10dd 0x6ebb 0x946d 0x1103 0x70c8 0x9441 0x111b 0x72d5 0x9419 0x1137 0x74e2 0x93fa 0x1173 0x76ef 0x93dd 0x11b4 0x78fc 0x93c3 0x11e5 0x7b09 0x93a3 0x1235 0x7d16 0x9383 0x1277 0x7f23 0x9369 0x12ca 0x8130 0x934d 0x1333 0x833d 0x9326 0x137c 0x854a 0x9302 0x13dd 0x8757 0x92df 0x143e 0x8964 0x92b4 0x149f 0x8b71 0x9283 0x1500 0x8d7e 0x924d 0x155a 0x8f8a 0x9210 0x15b4 0x9197 0x91cb 0x160c 0x93a4 0x9181 0x166f 0x95b1 0x9129 0x16c0 0x97be 0x90c4 0x1706 0x99cb 0x9053 0x1749 0x9bd8 0x8fd5 0x1791 0x9de5 0x8f0b 0x182b 0x9ff2 0x8d55 0x1abc 0xa1ff 0x8a60 0x3e11 0xa40c 0x89d6 0x471d 0xa619 0x89d6 0x471d 0xa826 0x89d6 0x471d 0xaa33 0x89d6 0x471d 0xac40 0x89d6 0x471d 0xae4d 0x89d6 0x471d 0xb05a 0x89d6 0x471d 0xb267 0x89d6 0x471d 0xb474 0x89d6 0x471d 0xb681 0x89d6 0x471d 0xb88d 0x89d6 0x471d 0xba9a 0x89d6 0x471d 0xbca7 0x89d6 0x471d 0xbeb4 0x89d6 0x471d 0xc0c1 0x89d6 0x471d 0xc2ce 0x89d6 0x471d 0xc4db 0x89d6 0x471d 0xc6e8 0x89d6 0x471d 0xc8f5 0x89d6 0x471d 0xcb02 0x89d6 0x471d>;
				phandle = <0x27>;
			};

			mt6358-efuse {
				compatible = "mediatek,mt6358-efuse";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x38>;
			};

			mt6358_ts_buck1 {
				compatible = "mediatek,mt6358_ts_buck1";
				io-channels = <0x34 0x06>;
				io-channel-names = "pmic_buck1_temp";
				interconnects = <0x37 0x01>;
				phandle = <0xd4>;
			};

			mt6358_ts_buck2 {
				compatible = "mediatek,mt6358_ts_buck2";
				io-channels = <0x34 0x07>;
				io-channel-names = "pmic_buck2_temp";
				interconnects = <0x37 0x01>;
				phandle = <0xd5>;
			};

			mt6358_ts_buck3 {
				compatible = "mediatek,mt6358_ts_buck3";
				io-channels = <0x34 0x08>;
				io-channel-names = "pmic_buck3_temp";
				interconnects = <0x37 0x01>;
				phandle = <0xd6>;
			};

			mtk_ts_pmic {
				compatible = "mediatek,mtk_ts_pmic";
				io-channels = <0x34 0x05 0x34 0x06 0x34 0x07 0x34 0x08>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp", "pmic_buck3_temp";
				interconnects = <0x34 0x01>;
				#interconnect-cells = <0x01>;
				phandle = <0x37>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6358-auxadc";
				#io-channel-cells = <0x01>;
				cali-efuse-offset = <0x01>;
				nvmem = <0x38>;
				nvmem-names = "auxadc_efuse_dev";
				phandle = <0x34>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x80>;
				};

				vcdt {
					channel = <0x02>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x02 0x01>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x02 0x01>;
				};

				imp {
					channel = <0x0f>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x80>;
				};

				imix_r {
					channel = <0x10>;
					val = <0x5a>;
				};
			};

			mt6358keys {
				compatible = "mediatek,mt6358-keys";
				mediatek,long-press-mode = <0x01>;
				power-off-time-sec = <0x00>;
				phandle = <0xd7>;

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};

				home {
					linux,keycodes = <0x73>;
				};
			};

			accdet {
				compatible = "mediatek,mt6358-accdet";
				accdet-name = "mt6358-accdet";
				accdet-mic-vol = <0x06>;
				headset-mode-setting = <0x500 0x500 0x01 0x1f0 0x800 0x800 0x20 0x44 0x00 0x00 0x0e 0x00 0x00 0x00 0x00>;
				accdet-plugout-debounce = <0x01>;
				accdet-mic-mode = <0x01>;
				headset-eint-level-pol = <0x08>;
				headset-three-key-threshold = <0x00 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x00 0x79 0xc0 0x258>;
				headset-four-key-threshold = <0x00 0x3a 0x79 0xc0 0x190>;
				io-channels = <0x34 0x09>;
				io-channel-names = "pmic_accdet";
				nvmem = <0x38>;
				nvmem-names = "mt63xx-accdet-efuse";
				status = "okay";
				phandle = <0xd8>;
			};

			mt6358-clkbuf {
				compatible = "mediatek,mt6358-clkbuf";
				phandle = <0x9f>;

				XO-SOC {
					xo-id = <0x00>;
				};

				XO-WCN {
					xo-id = <0x01>;
				};

				XO-NFC {
					xo-id = <0x02>;
				};

				XO-CEL {
					xo-id = <0x03>;
				};

				XO-RSV2 {
					xo-id = <0x05>;
				};

				XO-EXT {
					perms = <0x3ffff>;
					xo-id = <0x06>;
				};
			};

			mtk_dynamic_loading_throttling {
				compatible = "mediatek,mt6358-dynamic_loading_throttling";
				uvlo-level = <0xa28>;
				io-channels = <0x34 0x0f 0x34 0x10 0x34 0x00>;
				io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
				phandle = <0xd9>;
			};

			pmic_lbat_service {
				compatible = "mediatek,mt6358-lbat_service";
				phandle = <0xda>;
			};

			mtk_battery_oc_throttling {
				compatible = "mediatek,mt6358-battery_oc_throttling";
				oc-thd-h = <0x123e>;
				oc-thd-l = <0x157c>;
				phandle = <0xdb>;
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0xdc>;

				buck_vdram1 {
					regulator-name = "vdram1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0xdd>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-always-on;
					phandle = <0x30>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0xfa>;
					phandle = <0xde>;
				};

				buck_vproc11 {
					regulator-name = "vproc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-always-on;
					phandle = <0x64>;
				};

				buck_vproc12 {
					regulator-name = "vproc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-always-on;
					phandle = <0x65>;
				};

				buck_vgpu {
					regulator-name = "vgpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xdf>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0xe0>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0x384>;
					regulator-always-on;
					phandle = <0x43>;
				};

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0xe1>;
				};

				ldo_vdram2 {
					regulator-name = "vdram2";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xce4>;
					phandle = <0x47>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x53>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xe2>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-always-on;
					phandle = <0xe3>;
				};

				ldo_vusb {
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xe4>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x58>;
				};

				ldo_vcamd {
					regulator-name = "vcamd";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe5>;
				};

				ldo_vcn18 {
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe6>;
				};

				ldo_vfe28 {
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe7>;
				};

				ldo_vsram_proc11 {
					regulator-name = "vsram_proc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0xe8>;
				};

				ldo_vcn28 {
					regulator-name = "vcn28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe9>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x31>;
				};

				ldo_vsram_gpu {
					regulator-name = "vsram_gpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xea>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-always-on;
					phandle = <0xeb>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xec>;
				};

				ldo_vaux18 {
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xed>;
				};

				ldo_vmch {
					regulator-name = "vmch";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0xee>;
				};

				ldo_vbif28 {
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xef>;
				};

				ldo_vsram_proc12 {
					regulator-name = "vsram_proc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0xf0>;
				};

				ldo_vcama1 {
					regulator-name = "vcama1";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x59>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x6a>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xf1>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xf2>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xf3>;
				};

				ldo_vcn33_bt {
					regulator-name = "vcn33_bt";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xf4>;
				};

				ldo_vcn33_wifi {
					regulator-name = "vcn33_wifi";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xf5>;
				};

				ldo_vcama2 {
					regulator-name = "vcama2";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xf6>;
				};

				ldo_vmc {
					regulator-name = "vmc";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x6f>;
				};

				ldo_vldo28 {
					regulator-name = "vldo28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xf7>;
				};

				ldo_vaud28 {
					regulator-name = "vaud28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0x39>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-boot-on;
					phandle = <0xf8>;
				};

				VMCH_EINT_HIGH {
					regulator-name = "mt6358_vmch_eint_high";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0xf9>;
				};

				VMCH_EINT_LOW {
					regulator-name = "mt6358_vmch_eint_low";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x6e>;
				};
			};

			mt6358_rtc {
				compatible = "mediatek,mt6358-rtc";
				bootmode = <0x26>;
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				apply-lpsd-solution;
				phandle = <0xfa>;
			};

			mt6358codec {
				compatible = "mediatek,mt6358-sound";
				mediatek,dmic-mode = <0x00>;
				mediatek,mic-type = <0x01>;
				io-channels = <0x34 0x0c>;
				io-channel-names = "pmic_hpofs_cal";
				nvmem = <0x38>;
				nvmem-names = "pmic-hp-efuse";
				reg-vaud28-supply = <0x39>;
				phandle = <0xfb>;
			};

			mt6358_consys {
				compatible = "mediatek,mt6358-consys";
				phandle = <0xfc>;
			};

			mt63xx_debug {
				compatible = "mediatek,mt63xx-debug";
			};

			mtk_chrdet {
				compatible = "mediatek,mtk-chr-det";
				io-channels = <0x34 0x02>;
				io-channel-names = "pmic_vbus";
				bootmode = <0x26>;
				vcdt_int_active;
				phandle = <0xfd>;
			};
		};
	};

	battery-manager {
		compatible = "mediatek,battery manager";
		gauge1 = <0x27>;
		charger = <0x33>;
		bootmode = <0x26>;
		phandle = <0xfe>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x3a>;
		phandle = <0xff>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x00 0x105cb000 0x00 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x00 0x10448000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x49 0x01 0x00>;
		mediatek,key-debounce-ms = <0x400>;
		mediatek,hw-map-num = <0x48>;
		mediatek,hw-init-map = <0x72 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		clocks = <0x13>;
		clock-names = "kpd";
		phandle = <0x100>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0x101>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,mt6768-dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		reg-names = "dvfsrc", "spm";
		#interconnect-cells = <0x01>;
		phandle = <0x02>;

		dvfsrc-vcore {
			regulator-name = "dvfsrc-vcore";
			regulator-min-microvolt = <0x9eb10>;
			regulator-max-microvolt = "", "\f5";
			regulator-always-on;
			phandle = <0x0f>;
		};

		dvfsrc-vscp {
			regulator-name = "dvfsrc-vscp";
			regulator-min-microvolt = <0x9eb10>;
			regulator-max-microvolt = "", "\f5";
			regulator-always-on;
			phandle = <0x2f>;
		};

		opp2 {
			opp-peak-KBps = <0x00 0x00 0x00 0x00>;
			phandle = <0x05>;
		};

		opp1 {
			opp-peak-KBps = <0x00 0x4dd1e0 0x00 0x39fbc0>;
			phandle = <0x04>;
		};

		opp0 {
			opp-peak-KBps = <0x00 0x73f780 0x00 0x4dd1e0>;
			phandle = <0x03>;
		};

		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			rc-vcore-supply = <0x0f>;
			rc-vscp-supply = <0x2f>;
			interconnects = <0x02 0x18 0x02 0x00 0x02 0x18 0x02 0x00>;
			interconnect-names = "icc-bw", "icc-perf-bw";
			required-opps = <0x03 0x04 0x05>;
		};

		dvfsrc-met {
			compatible = "mediatek,dvfsrc-met";
		};
	};

	qos@00110b80 {
		compatible = "mediatek,mt6768-qos";
		reg = <0x00 0x110b80 0x00 0x80>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	systimer@10017000 {
		compatible = "mediatek,mt6768-timer", "mediatek,mt6765-timer", "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		interrupts = <0x00 0xcf 0x04 0x00 0x00 0xd0 0x04 0x00 0x00 0xd1 0x04 0x00>;
		clocks = <0x3b>;
		phandle = <0x102>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x00 0x10002000 0x00 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x00 0x10002200 0x00 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x00 0x10002400 0x00 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x00 0x10002600 0x00 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x00 0x10002800 0x00 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x00 0x10002a00 0x00 0x200>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0x00 0x10015000 0x00 0x400>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x00 0x10015400 0x00 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x00 0x10015800 0x00 0x400>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
		mediatek,cirq_num = <0xe8>;
		mediatek,spi_start_offset = <0x40>;
		interrupts = <0x00 0x127 0x04 0x00>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x103>;
	};

	m4u@10205000 {
		cell-index = <0x00>;
		compatible = "mediatek,mt6768-m4u";
		reg = <0x00 0x10205000 0x00 0x1000>;
		mediatek,larbs = <0x0a 0x3c 0x3d 0x3e 0x3f>;
		interrupts = <0x00 0xae 0x04 0x00>;
		#iommu-cells = <0x01>;
		phandle = <0x0b>;
	};

	iommu_mtee_pa_mode {
		compatible = "mediatek,iommu_mtee_pa_mode";
	};

	mtk_iommu_debug {
		compatible = "mediatek,mt6768-iommu-debug";
	};

	secure_m4u {
		compatible = "mediatek,secure_m4u";
		mediatek,mm_m4u = <0x0b>;
		interrupts = <0x00 0xae 0x04 0x00>;
		iommus = <0x0b 0x20 0x0b 0x80 0x0b 0x01>;
	};

	mtk_iommu_tee_debug {
		compatible = "mediatek,mt6768-iommu-tee-debug";
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		trusted-mem-type = <0x01>;
		region-heap-align-name = "mtk_prot_region-aligned";
		iommus = <0x0b 0x00>;
	};

	mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		trusted-mem-type = <0x00>;
		region-heap-align-name = "mtk_svp_region-aligned";
		iommus = <0x0b 0x00>;
		phandle = <0x104>;
	};

	mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		trusted-mem-type = <0x02>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		iommus = <0x0b 0x00>;
		phandle = <0x105>;
	};

	mtkheap-region-tui {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_tui_region";
		trusted-mem-type = <0x08>;
		region-heap-align-name = "mtk_tui_region-aligned";
		iommus = <0x0b 0x00>;
		phandle = <0x106>;
	};

	dmaheap_test0 {
		compatible = "mediatek, mtk_dmabufheap, iommu0";
		iommus = <0x0b 0x03>;
		phandle = <0x107>;
	};

	dmaheap_test1 {
		compatible = "mediatek, mtk_dmabufheap, iommu1";
		iommus = <0x0b 0x07>;
		phandle = <0x108>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x0b 0x00>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6768-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x1000e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
		interrupts = <0x00 0x9f 0x04 0x00>;
		clocks = <0x08 0x28>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = [02 6a];
		quality = [03 84];
		phandle = <0x109>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0x9e 0x04 0x00>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xa4 0x04 0x00>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xa6 0x04 0x00>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	efuse@11c10000 {
		compatible = "mediatek,devinfo";
		reg = <0x00 0x11c10000 0x00 0x10000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x54>;

		segment@78 {
			reg = <0x78 0x04>;
			phandle = <0x45>;
		};

		u2-phy-data {
			reg = <0x1ac 0x04>;
			phandle = <0x73>;
		};

		ptpod@c8 {
			reg = <0xc8 0x3c>;
			phandle = <0x46>;
		};

		data1 {
			reg = <0x190 0x48>;
			phandle = <0x66>;
		};
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
		interrupts = <0x00 0xb0 0x04 0x00>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xb1 0x04 0x00>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cqdma-controller@10212000 {
		compatible = "mediatek,mt6765-cqdma";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212080 0x00 0x80 0x00 0x10212100 0x00 0x80>;
		interrupts = <0x00 0x86 0x04 0x00 0x00 0x87 0x04 0x00 0x00 0x88 0x04 0x00>;
		dma-channel-mask = <0x3f>;
		dma-channels = <0x03>;
		dma-requests = <0x0a>;
		#dma-cells = <0x01>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emichn@0x1022d000 {
		compatible = "mediatek,mt6779-emichn", "mediatek,common-emichn";
		reg = <0x00 0x1022d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000>;
		phandle = <0x40>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6779-emicen", "mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x40>;
		phandle = <0x41>;
	};

	emiisu {
		compatible = "mediatek,mt6779-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	emictrl {
		compatible = "mediatek,common-emictrl";
		mediatek,emi-reg = <0x41>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6779-emimpu", "mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
		mediatek,emi-reg = <0x41>;
		interrupts = <0x00 0xa1 0x04 0x00>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x00 0x05 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
		bypass = <0x01>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b000 0x00 0x100>;
	};

	apcldmain@1021b100 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b100 0x00 0x100>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x100>;
	};

	apcldmaout@1021b500 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b500 0x00 0x100>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x100>;
		interrupts = <0x00 0xb4 0x04 0x00>;
	};

	apcldmamisc@1021b900 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b900 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x00 0x1021c400 0x00 0x400>;
	};

	mdcldmamisc@1021c000 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	mdcldmamisc@1021c900 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c900 0x00 0x400>;
	};

	ccifdriver@10209000 {
		compatible = "mediatek,ccci_ccif";
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		mediatek,sram-size = <0x200>;
		interrupts = <0x00 0xa4 0x04 0x00 0x00 0xa5 0x04 0x00>;
		clocks = <0x08 0x29 0x08 0x2c 0x08 0x23 0x08 0x24 0x08 0x51 0x08 0x52>;
		clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		phandle = <0x10a>;
	};

	cldmadriver@10014000 {
		compatible = "mediatek,ccci_cldma";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1021b000 0x00 0x1000>;
		interrupts = <0x00 0xb4 0x04 0x00>;
		mediatek,cldma-capability = <0x06>;
		mediatek,md-generation = <0x1895>;
		mediatek,platform = <0x1a70>;
		clocks = <0x08 0x32>;
		clock-names = "infra-cldma-bclk";
		cldma-infracfg = <0x08>;
		phandle = <0x10b>;
	};

	mddriver {
		compatible = "mediatek,mddriver", "mediatek,mddriver-mt6768";
		interrupts = <0x00 0x4b 0x01 0x00 0x00 0xa4 0x04 0x00 0x00 0xa5 0x04 0x00>;
		mediatek,mdhif-type = <0x03>;
		mediatek,md-id = <0x00>;
		mediatek,ap-plat-info = <0x1a70>;
		mediatek,md-generation = <0x1895>;
		mediatek,offset-epon-md1 = <0x1c24>;
		mediatek,cldma-capability = <0x06>;
		mediatek,boot-status-value = <0x54430007>;
		mediatek,power-flow-config = <0x01>;
		mediatek,srclken-o1 = <0x00>;
		clocks = <0x42 0x00>;
		clock-names = "scp-sys-md1-main";
		ccci-infracfg = <0x08>;
		ccci-topckgen = <0x09>;
		dvfsrc-vcore-supply = <0x0f>;
		md-vmodem-supply = <0x43>;
		md-vmodem = <0xb71b0 0xb71b0>;
		phandle = <0x10c>;
	};

	md-auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x44 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x10d>;
	};

	ccci-scp {
		compatible = "mediatek,ccci_md_scp";
		reg = <0x00 0x1023c000 0x00 0x1000 0x00 0x1023d000 0x00 0x1000>;
		clocks = <0x08 0x51 0x08 0x52>;
		clock-names = "infra-ccif2-ap", "infra-ccif2-md";
		phandle = <0x10e>;
	};

	MD1-SIM1-HOT-PLUG-EINT {
		phandle = <0x10f>;
	};

	MD1-SIM2-HOT-PLUG-EINT {
		phandle = <0x110>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x6000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@00110c00 {
		compatible = "mediatek,mt6768-dvfsp";
		reg = <0x00 0x110c00 0x00 0x1400 0x00 0x110c00 0x00 0x1400>;
		state = <0x01>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x6a4 0x38 0x02 0x01 0x659 0x35 0x02 0x01 0x5dc 0x30 0x02 0x01 0x5aa 0x2e 0x02 0x01 0x55f 0x2b 0x02 0x01 0x52d 0x29 0x02 0x01 0x4fb 0x27 0x02 0x01 0x497 0x22 0x02 0x01 0x44c 0x29 0x02 0x01 0x41a 0x1d 0x02 0x01 0x3e7 0x1b 0x02 0x01 0x3b6 0x19 0x02 0x01 0x384 0x17 0x02 0x01 0x352 0x15 0x04 0x01 0x306 0x13 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		B-table = <0x7d0 0x48 0x01 0x01 0x79e 0x45 0x01 0x01 0x76c 0x41 0x01 0x01 0x73a 0x3d 0x01 0x01 0x708 0x3a 0x01 0x01 0x6ae 0x36 0x01 0x01 0x655 0x32 0x01 0x01 0x60c 0x30 0x02 0x01 0x5a3 0x2b 0x02 0x01 0x54a 0x27 0x02 0x01 0x4f1 0x24 0x02 0x01 0x498 0x20 0x02 0x01 0x43f 0x1d 0x02 0x01 0x3e6 0x19 0x02 0x01 0x38d 0x16 0x02 0x01 0x352 0x13 0x02 0x01>;
		CCI-table = <0x4a3 0x38 0x02 0x01 0x460 0x34 0x02 0x01 0x419 0x30 0x02 0x01 0x3f6 0x2e 0x02 0x01 0x3c1 0x2b 0x02 0x01 0x38d 0x28 0x02 0x01 0x358 0x24 0x02 0x01 0x335 0x22 0x02 0x01 0x300 0x1f 0x02 0x01 0x2dd 0x1d 0x04 0x01 0x2ba 0x1b 0x04 0x01 0x297 0x19 0x04 0x01 0x274 0x17 0x04 0x01 0x251 0x15 0x04 0x01 0x3a 0x13 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		phandle = <0x111>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		nvmem-cells = <0x45 0x46>;
		nvmem-cell-names = "efuse_segment_cell", "efuse_ptpod_cell";
		phandle = <0x112>;
	};

	dramc@1022a000 {
		compatible = "mediatek,common-dramc";
		reg = <0x00 0x1022a000 0x00 0x2000 0x00 0x10232000 0x00 0x2000 0x00 0x1022c000 0x00 0x1000 0x00 0x10234000 0x00 0x1000 0x00 0x10228000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x1022e000 0x00 0x1000 0x00 0x10236000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4-version = <0x01>;
		mr4-rg = <0x90 0xffff 0x00>;
		fmeter-version = <0x00>;
		crystal-freq = <0x34>;
		pll-id = <0x510 0x80000000 0x1f>;
		shu-lv = <0xe4 0x06 0x01>;
		shu-of = <0x500>;
		sdmpcw = <0xd9c 0xffff0000 0x10 0xd94 0xffff0000 0x10>;
		prediv = <0xda8 0xc0000 0x12 0xda0 0xc0000 0x12>;
		posdiv = <0xda8 0x07 0x00 0xda0 0x07 0x00>;
		ckdiv4 = <0xd18 0x8000000 0x1b 0xd18 0x8000000 0x1b>;
		vdram2-enable = <0x01>;
		vdram2-supply = <0x47>;
	};

	mdpsys_config@14000000 {
		compatible = "mediatek,mdpsys_config";
		clocks = <0x0c 0x17 0x0c 0x1c 0x0c 0x1d>;
		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
		iommus = <0x0b 0x04 0x0b 0x05 0x0b 0x06>;
		dma-mask-bit = <0x23>;
		phandle = <0x48>;
	};

	gce@10238000 {
		compatible = "mediatek,mdp", "syscon";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#clock-cells = <0x01>;
		interrupts = <0x00 0xaa 0x04 0x00>;
		mdpsys_config = <0x48>;
		mmsys-config = <0x0c>;
		mdp_rdma0 = <0x49>;
		mdp_rsz0 = <0x4a>;
		mdp_rsz1 = <0x4b>;
		mdp_wdma0 = <0x4c>;
		mdp_wrot0 = <0x4d>;
		mdp_tdshp0 = <0x4e>;
		mdp_color0 = <0x4f>;
		mdp_ccorr0 = <0x50>;
		mm-mutex = <0x51>;
		mediatek,larb = <0x0a>;
		disp_mutex_reg = <0x14016000 0x1000>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		mdp-rdma0-sof = <0x00>;
		mdp-ccorr0-sof = <0x01>;
		mdp-rsz0-sof = <0x02>;
		mdp-rsz1-sof = <0x03>;
		mdp-wdma-sof = <0x04>;
		mdp-wrot0-sof = <0x05>;
		mdp-tdshp0-sof = <0x06>;
		disp-ovl0-sof = <0x07>;
		disp-2l-ovl0-sof = <0x08>;
		disp-rdma0-sof = <0x09>;
		disp-wdma0-sof = <0x0a>;
		disp-color0-sof = <0x0b>;
		disp-ccorr0-sof = <0x0c>;
		disp-aal0-sof = <0x0d>;
		disp-gamma0-sof = <0x0e>;
		disp-dither0-sof = <0x0f>;
		disp-dsi0-sof = <0x10>;
		disp-rsz0-sof = <0x11>;
		img-dl-relay-sof = <0x12>;
		disp-pwm0-sof = <0x13>;
		mdp-rdma0-frame-done = <0x14>;
		mdp-ccorr0-frame-done = <0x15>;
		mdp-rsz0-frame-done = <0x16>;
		mdp-rsz1-frame-done = <0x17>;
		mdp-wrot0-write-frame-done = <0x18>;
		mdp-wdma-frame-done = <0x19>;
		mdp-tdshp0-frame-done = <0x1a>;
		disp-ovl0-frame-done = <0x1b>;
		disp-2l-ovl0-frame-done = <0x1c>;
		disp-rsz0-frame-done = <0x1d>;
		disp-rdma0-frame-done = <0x1e>;
		disp-wdma0-frame-done = <0x1f>;
		disp-color0-frame-done = <0x20>;
		disp-ccorr0-frame-done = <0x21>;
		disp-aal0-frame-done = <0x22>;
		disp-gamma0-frame-done = <0x23>;
		disp-dither0-frame-done = <0x24>;
		disp-dsi0-frame-done = <0x25>;
		stream-done-0 = <0x82>;
		stream-done-1 = <0x83>;
		stream-done-2 = <0x84>;
		stream-done-3 = <0x85>;
		stream-done-4 = <0x86>;
		stream-done-5 = <0x87>;
		stream-done-6 = <0x88>;
		stream-done-7 = <0x89>;
		stream-done-8 = <0x8a>;
		stream-done-9 = <0x8b>;
		buf-underrun-event-0 = <0x8c>;
		dsi0-te-event = <0x8d>;
		dsi0-irq-event = <0x8e>;
		dsi0-done-event = <0x8f>;
		disp-wdma0-rst-done = <0x93>;
		mdp-wdma-rst-done = <0x94>;
		mdp-wrot0-rst-done = <0x95>;
		mdp-rdma0-rst-done = <0x97>;
		disp-ovl0-frame-rst-done-pusle = <0x98>;
		dip-cq-thread0-frame-done = <0x101>;
		dip-cq-thread1-frame-done = <0x102>;
		dip-cq-thread2-frame-done = <0x103>;
		dip-cq-thread3-frame-done = <0x104>;
		dip-cq-thread4-frame-done = <0x105>;
		dip-cq-thread5-frame-done = <0x106>;
		dip-cq-thread6-frame-done = <0x107>;
		dip-cq-thread7-frame-done = <0x108>;
		dip-cq-thread8-frame-done = <0x109>;
		dip-cq-thread9-frame-done = <0x10a>;
		dip-cq-thread10-frame-done = <0x10b>;
		dip-cq-thread11-frame-done = <0x10c>;
		dip-cq-thread12-frame-done = <0x10d>;
		dip-cq-thread13-frame-done = <0x10e>;
		dip-cq-thread14-frame-done = <0x10f>;
		dip-cq-thread15-frame-done = <0x110>;
		dip-cq-thread16-frame-done = <0x111>;
		dip-cq-thread17-frame-done = <0x112>;
		dip-cq-thread18-frame-done = <0x113>;
		dve-frame-done = <0x114>;
		wmf-frame-done = <0x115>;
		rsc-frame-done = <0x116>;
		venc-frame-done = <0x121>;
		venc-pause-done = <0x122>;
		jpgenc-done = <0x123>;
		venc-mb-done = <0x124>;
		venc-128byte-cnt-done = <0x125>;
		isp-frame-done-b = <0x142>;
		camsv-0-pass1-done = <0x143>;
		camsv-1-pass1-done = <0x144>;
		camsv-2-pass1-done = <0x145>;
		tsf-done = <0x146>;
		seninf-0-fifo-full = <0x147>;
		seninf-1-fifo-full = <0x148>;
		seninf-2-fifo-full = <0x149>;
		seninf-3-fifo-full = <0x14a>;
		seninf-4-fifo-full = <0x14b>;
		seninf-5-fifo-full = <0x14c>;
		seninf-6-fifo-full = <0x14d>;
		seninf-7-fifo-full = <0x14e>;
		dsi0-te-from-infra = <0x382>;
		sram-share-cnt = <0x01>;
		sram-share-engine = <0x0d>;
		sram-share-event = <0x2c6>;
		thread-count = <0x10>;
		mediatek,mailbox-gce = <0x10>;
		mboxes = <0x11 0x0a 0x00 0x01 0x10 0x0b 0x00 0x01 0x10 0x0d 0x00 0x01>;
		clocks = <0x08 0x09 0x08 0x18>;
		clock-names = "GCE", "GCE_TIMER";
		gce_mbox_bdg = <0x52>;
		interconnects = <0x12 0x40004 0x12 0x10000 0x12 0x40006 0x12 0x10000 0x12 0x40005 0x12 0x10000 0x12 0x40040 0x12 0x10000 0x12 0x40060 0x12 0x10000 0x12 0x40041 0x12 0x10000 0x12 0x40042 0x12 0x10000 0x12 0x40043 0x12 0x10000 0x12 0x40044 0x12 0x10000>;
		interconnect-names = "mdp_rdma0", "mdp_wrot0", "mdp_wdma", "img_imgi", "img_imgo", "img_img2o", "img_img3o", "img_vipi", "img_lcei";
		operating-points-v2 = <0x0e 0x0e>;
		mdp-opp = <0x0e>;
		isp-opp = <0x0e>;
		mdp-dvfsrc-vcore-supply = <0x0f>;
		isp-dvfsrc-vcore-supply = <0x0f>;
		phandle = <0x113>;
	};

	gce_mbox@10238000 {
		compatible = "mediatek,mt6768-gce";
		reg = <0x00 0x10238000 0x00 0x4000>;
		interrupts = <0x00 0xaa 0x04 0x00>;
		default-tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x08 0x09 0x08 0x18>;
		clock-names = "gce", "gce-timer";
		power-domains = <0x0d 0x03>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		skip-poll-sleep;
		cpr-not-support-cookie;
		phandle = <0x10>;
	};

	gce_mbox_sec@10238000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x10 0x0f 0xffffffff 0x01>;
		clocks = <0x08 0x09>;
		clock-names = "gce";
		phandle = <0x11>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x10>;
		mmsys_config = <0x0c>;
		mediatek,gce-subsys = <0x63 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	gce_mbox_bdg {
		compatible = "mediatek,mailbox-gce-bdg";
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		mboxes = <0x52 0x14 0x00 0x02 0x52 0x15 0x00 0x01>;
		phandle = <0x52>;
	};

	cmdq-bdg-test {
		compatible = "mediatek,cmdq-bdg-test";
		mediatek,gce = <0x52>;
		mboxes = <0x52 0x16 0x00 0x02 0x52 0x17 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		mediatek,mailbox-gce = <0x10>;
		mmsys_config = <0x0c>;
		mboxes = <0x10 0x08 0x00 0x01 0x10 0x09 0xffffffff 0x01 0x10 0x0a 0x00 0x01>;
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x10 0x09 0x10 0x11 0x10 0x00>;
		mediatek,gce-subsys = <0x63 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xa0 0x04 0x00>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xa3 0x04 0x00>;
	};

	fpsensor_fp_eint {
		compatible = "mediatek,fpsensor_fp_eint";
		int-gpios = <0x06 0x08 0x00>;
		phandle = <0x114>;
	};

	fpsensor_finger {
		compatible = "mediatek,fingerprint", "mediatek,goodix_fp";
		fpc,enable-wakeup;
		phandle = <0x115>;
	};

	silead_fp {
		compatible = "sil,silead_fp";
		phandle = <0x116>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0x117>;
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		phandle = <0x118>;
	};

	regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		min-volt = <0x2dc6c0>;
		max-volt = <0x30d400>;
		min-limit = <0x0f>;
		max-limit = <0x3a98>;
		vib-supply = <0x53>;
		phandle = <0x119>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x08 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x08 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x08 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x08 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x08>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
		interrupts = <0x00 0xd7 0x04 0x00 0x00 0xda 0x04 0x00 0x00 0xdb 0x04 0x00 0x00 0xdc 0x04 0x00 0x00 0xdd 0x04 0x00 0x00 0xde 0x04 0x00>;
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		sspm_mem_key = "mediatek,reserve-memory-sspm_share";
		sspm_mem_tbl = <0x00 0x100100 0x01 0x300 0x02 0xc00 0x03 0x1800 0x04 0x1000 0x05 0x1800 0x06 0x400000 0x07 0x9000 0x08 0x1000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		reg = <0x00 0x10001000 0x00 0x1000>;
		phandle = <0x11a>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		reg = <0x00 0x10200b00 0x00 0x10000>;
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0xa7f8>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <0x01>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_latch_offset = <0x48>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0x11b>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x00 0xd040000 0x00 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
		interrupts = <0x00 0x9d 0x04 0x00>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	dbg_apmcu_mp0@0d400000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd400000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d410000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd410000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d420000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd420000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d430000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd430000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d440000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd440000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d510000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd510000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d520000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd520000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d530000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd530000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d540000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd540000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d610000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd610000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d620000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd620000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d630000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd630000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d640000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd640000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d710000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd710000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d720000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd720000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d730000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd730000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d740000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd740000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d800000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd800000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d810000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd810000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d820000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd820000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d830000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd830000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d840000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd840000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d910000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd910000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d920000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd920000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d930000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd930000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d940000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd940000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda10000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda20000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda30000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda40000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb10000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb20000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb30000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb40000 0x00 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x00 0xe000000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x00 0xe100000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x00 0xe200000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x00 0xe300000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x00 0xe400000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x00 0xe500000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x00 0xe600000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x00 0xe700000 0x00 0x100000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		reg = <0x00 0x11000000 0x00 0x1000>;
		interrupts = <0x00 0x66 0x04 0x00>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6765-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x42 0x01 0x00>;
		clocks = <0x08 0x21>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-reg-offset = <0x1a8>;
		nvmem = <0x54>;
		nvmem-names = "mtk_efuse";
		#interconnect-cells = <0x01>;
		phandle = <0x44>;
	};

	dma-controller@11000980 {
		compatible = "mediatek,mt6779-uart-dma";
		reg = <0x00 0x11000980 0x00 0x80 0x00 0x11000a00 0x00 0x80 0x00 0x11000a80 0x00 0x80 0x00 0x11000b00 0x00 0x80>;
		interrupts = <0x00 0x66 0x04 0x00 0x00 0x67 0x04 0x00 0x00 0x68 0x04 0x00 0x00 0x72 0x04 0x00>;
		clocks = <0x08 0x26>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-requests = <0x04>;
		phandle = <0x55>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x70 0x04 0x00>;
		clocks = <0x13 0x08 0x16>;
		clock-names = "baud", "bus";
		dmas = <0x55 0x00 0x55 0x01>;
		dma-names = "tx", "rx";
		phandle = <0x11c>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x71 0x04 0x00>;
		clocks = <0x13 0x08 0x17>;
		clock-names = "baud", "bus";
		dmas = <0x55 0x02 0x55 0x03>;
		dma-names = "tx", "rx";
		phandle = <0x11d>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
		interrupts = <0x00 0x62 0x04 0x00>;
		clocks = <0x08 0x10 0x08 0x11 0x08 0x12 0x08 0x13 0x08 0x14 0x08 0x30 0x08 0x0f 0x08 0x15>;
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
		mediatek,pwm-topclk-ctl-reg = <0x410>;
		mediatek,pwm-bclk-sw-ctrl-offset = <0x0c>;
		mediatek,pwm1-bclk-sw-ctrl-offset = <0x00>;
		mediatek,pwm2-bclk-sw-ctrl-offset = <0x02>;
		mediatek,pwm3-bclk-sw-ctrl-offset = <0x04>;
		mediatek,pwm4-bclk-sw-ctrl-offset = <0x06>;
		mediatek,pwm5-bclk-sw-ctrl-offset = <0x08>;
		mediatek,pwm6-bclk-sw-ctrl-offset = <0x0a>;
		mediatek,pwm-version = <0x01>;
		pwmsrcclk = <0x08>;
	};

	i2c@11007000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11007000 0x00 0x1000 0x00 0x11000080 0x00 0x80>;
		interrupts = <0x00 0x69 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11e>;
	};

	i2c@11008000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11008000 0x00 0x1000 0x00 0x11000100 0x00 0x80>;
		interrupts = <0x00 0x6a 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11f>;
	};

	i2c@11009000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11009000 0x00 0x1000 0x00 0x11000180 0x00 0x180>;
		interrupts = <0x00 0x6b 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x120>;
	};

	i2c@1100f000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x1100f000 0x00 0x1000 0x00 0x11000300 0x00 0x100>;
		interrupts = <0x00 0x6c 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x121>;
	};

	i2c@11011000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11011000 0x00 0x1000 0x00 0x11000400 0x00 0x180>;
		interrupts = <0x00 0x6d 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x122>;

		sc080cs@36 {
			compatible = "sc,sc080cs_yuv";
			reg = <0x36>;
			reset-gpio = <0x06 0x70 0x00>;
			pinctrl-names = "sc080cs_mclk_on", "sc080cs_mclk_off";
			pinctrl-0 = <0x56>;
			pinctrl-1 = <0x57>;
			vcamio-supply = <0x58>;
			vcama-supply = <0x59>;
			status = "okay";
		};

		gc6133c@40 {
			compatible = "gc,gc6133c_yuv";
			reg = <0x40>;
			reset-gpio = <0x06 0x70 0x00>;
			pinctrl-names = "gc6133c_mclk_on", "gc6133c_mclk_off";
			pinctrl-0 = <0x5a>;
			pinctrl-1 = <0x5b>;
			vcamio-supply = <0x58>;
			vcama-supply = <0x59>;
			status = "okay";
		};

		sp0821@43 {
			compatible = "sp,sp0821_yuv";
			reg = <0x43>;
			reset-gpio = <0x06 0x70 0x00>;
			pinctrl-names = "sp0821_mclk_on", "sp0821_mclk_off";
			pinctrl-0 = <0x5c>;
			pinctrl-1 = <0x5d>;
			vcamio-supply = <0x58>;
			vcama-supply = <0x59>;
			status = "okay";
		};
	};

	i2c@11016000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11016000 0x00 0x1000 0x00 0x11000580 0x00 0x80>;
		interrupts = <0x00 0x93 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		clock-frequency = <0xf4240>;
		phandle = <0x123>;

		mt6370@34 {
			compatible = "mediatek,mt6370";
			reg = <0x34>;
			status = "disabled";
			interrupt-parent = <0x06>;
			interrupts = <0x14 0x08 0x14 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			wakeup-source;
			phandle = <0x124>;

			adc {
				#io-channel-cells = <0x01>;
				compatible = "mediatek,mt6370-adc";
				phandle = <0x5e>;
			};

			regulators {

				dsvbst {
					regulator-name = "mt6370-dsv-vbst";
					regulator-min-microvolt = "", "=\t";
					regulator-max-microvolt = <0x5e9ac0>;
				};

				dsvpos {
					regulator-name = "dsv_pos";
					regulator-min-microvolt = "", "=\t";
					regulator-max-microvolt = <0x5b8d80>;
				};

				dsvneg {
					regulator-name = "dsv_neg";
					regulator-min-microvolt = "", "=\t";
					regulator-max-microvolt = <0x5b8d80>;
				};

				vibldo {
					regulator-name = "mt6370-vib-ldo";
					regulator-min-microvolt = <0x186a00>;
					regulator-max-microvolt = "", "=\t";
				};
			};

			charger {
				compatible = "mediatek,mt6370-charger";
				interrupts = <0x30 0x44 0x06 0x04 0x0f 0x1b 0x20 0x23 0x25 0x27 0x37>;
				interrupt-names = "attach_i", "uvp_d_evt", "mivr", "treg", "vbusov", "tmri", "aiclmeasi", "wdtmri", "rechgi", "ieoci", "dcdti";
				io-channels = <0x5e 0x00 0x5e 0x01 0x5e 0x02 0x5e 0x03 0x5e 0x04 0x5e 0x05 0x5e 0x06 0x5e 0x07 0x5e 0x08>;
				boot_mode = <0x26>;
				charger_name = "primary_chg";
				load_switch_name = "primary_load_switch";
				ichg = <0x1e8480>;
				aicr = <0x7a120>;
				mivr = <0x432380>;
				cv = <0x426030>;
				ieoc = <0x249f0>;
				safety_timer = <0x0c>;
				dc_wdt = "", "=\t";
				ircmp_resistor = <0x61a8>;
				ircmp_vclamp = <0x7d00>;
				enable_te;
				enable_wdt;
				enable_otg_wdt;
				lbp_hys_sel = <0x01>;
				lbp_dt = <0x01>;
				bc12_sel = <0x5f>;
				phys = <0x60 0x03>;
				phy-names = "usb2-phy";
				usb = <0x61>;
				phandle = <0x33>;

				usb-otg-vbus-regulator {
					regulator-name = "usb-otg-vbus";
					regulator-min-microvolt = <0x426030>;
					regulator-max-microvolt = <0x588040>;
					regulator-min-microamp = <0x7a120>;
					regulator-max-microamp = <0x2dc6c0>;
					phandle = <0x9d>;
				};
			};

			tcpc {
				compatible = "mediatek,mt6370-tcpc";
				mt6370pd-intr-gpios = <0x06 0x29 0x00>;
				tcpc,name = "type_c_port0";
				tcpc,role-def = <0x05>;
				tcpc,rp-level = <0x01>;
				tcpc,vconn-supply = <0x01>;
				charger = <0x33>;
				phandle = <0x125>;

				pd-data {
					pd,vid = <0x29cf>;
					pd,pid = <0x5081>;
					pd,source-cap-ext = [cf 29 81 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 07 00];
					pd,sink-cap-ext = <0xcf298150 0x00 0x100 0x00 0x10b010a 0xa000000>;
					pd,mfrs = "RichtekTCPC";
					pd,charging-policy = <0x31>;
					pd,source-pdo-size = <0x01>;
					pd,source-pdo-data = <0x19096>;
					pd,sink-pdo-size = <0x01>;
					pd,sink-pdo-data = <0x190c8>;
					pd,id-vdo-size = <0x06>;
					pd,id-vdo-data = <0xd14029cf 0x00 0x50810000 0x61000000 0x00 0x41000000>;
					bat,nr = <0x01>;
					pd,country-nr = <0x00>;

					bat-info0 {
						bat,vid = <0x29cf>;
						bat,pid = <0x5081>;
						bat,mfrs = "bat1";
						bat,design-cap = <0xbb8>;
					};
				};

				dpm-caps {
					local-dr-power;
					local-dr-data;
					local-usb-comm;
					local-no-suspend;
					pr-check = <0x00>;
					dr-check = <0x00>;
				};

				displayport {
					1st-connection = "dfp-d";
					2nd-connection = "dfp-d";
					typec,receptacle;

					ufp-d {
					};

					dfp-d {
						pin-assignment,mode-c;
						pin-assignment,mode-d;
						pin-assignment,mode-e;
					};
				};
			};

			backlight {
				compatible = "mediatek,mt6372-backlight";
				default-brightness = <0x1000>;
				mediatek,bled-channel-use = [0f];
				mediatek,bled-exponential-mode-enable;
				phandle = <0x126>;
			};

			indicator {
				compatible = "mediatek,mt6370-indicator";
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				multi-led@0 {
					reg = <0x00>;
					function = "indicator";
					color = <0x09>;
					led-max-microamp = <0x5dc0>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					led@0 {
						reg = <0x00>;
						color = <0x01>;
					};

					led@1 {
						reg = <0x01>;
						color = <0x02>;
					};

					led@2 {
						reg = <0x02>;
						color = <0x03>;
					};
				};

				led@3 {
					reg = <0x03>;
					function = "indicator";
					color = <0x00>;
					led-max-microamp = <0x1770>;
				};
			};

			flashlight {
				compatible = "mediatek,mt6370-flashlight";
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				led@0 {
					reg = <0x00>;
					led-sources = <0x00>;
					function = "flash";
					color = <0x00>;
					function-enumerator = <0x01>;
					led-max-microamp = <0x30d40>;
					flash-max-microamp = <0x7a120>;
					flash-max-timeout-us = <0x249f00>;
					type = <0x00>;
					ct = <0x00>;
					part = <0x00>;

					port@0 {

						endpoint {
							remote-endpoint = <0x62>;
							phandle = <0x9a>;
						};
					};
				};

				led@1 {
					reg = <0x01>;
					led-sources = <0x01>;
					function = "flash";
					color = <0x00>;
					function-enumerator = <0x02>;
					led-max-microamp = <0x30d40>;
					flash-max-microamp = <0x7a120>;
					flash-max-timeout-us = <0xfa000>;
					type = <0x00>;
					ct = <0x01>;
					part = <0x00>;

					port@1 {

						endpoint {
							remote-endpoint = <0x63>;
							phandle = <0x9b>;
						};
					};
				};
			};
		};
	};

	i2c@1100d000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x1100d000 0x00 0x1000 0x00 0x11000600 0x00 0x80>;
		interrupts = <0x00 0x94 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x127>;
	};

	i2c@11004000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11004000 0x00 0x1000 0x00 0x11000680 0x00 0x180>;
		interrupts = <0x00 0x6e 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x128>;
	};

	i2c@11005000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11005000 0x00 0x1000 0x00 0x11000800 0x00 0x180>;
		interrupts = <0x00 0x6f 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x129>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x1000>;
		interrupts = <0x00 0x8a 0x04 0x00>;
		clocks = <0x09 0x0b 0x09 0x5b 0x08 0x1b>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x12a>;
	};

	eem-fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x8e 0x04 0x00>;
		eem-status = <0x01>;
		eem-initmon-little = <0x0f>;
		eem-initmon-big = <0x0f>;
		eem-initmon-cci = <0x0f>;
		eem-initmon-gpu = <0x0f>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		nvmem-cells = <0x46>;
		nvmem-cell-names = "eem-calibration-data";
		proc11-supply = <0x64>;
		proc12-supply = <0x65>;
		phandle = <0x12b>;
	};

	thermal_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x04 0x00>;
		clocks = <0x08 0x0a 0x08 0x21>;
		clock-names = "therm-main", "auxadc-main";
		nvmem-cells = <0x66>;
		nvmem-cell-names = "thermal-calibration-data";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x44 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x12c>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x44 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x12d>;
	};

	drcc {
		compatible = "mediatek,drcc";
		state = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		phandle = <0x12e>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x11000b80 0x00 0x80 0x00 0x11000c00 0x00 0x80>;
		interrupts = <0x00 0x85 0x04 0x00 0x00 0x73 0x04 0x00 0x00 0x8d 0x04 0x00>;
		clocks = <0x08 0x1a 0x08 0x26>;
		clock-names = "btifc", "apdmac";
	};

	mmc@11230000 {
		compatible = "mediatek,mt6768-mmc";
		reg = <0x00 0x11230000 0x00 0x10000 0x00 0x11cd0000 0x00 0x1000>;
		interrupts = <0x00 0x64 0x04 0x00>;
		clocks = <0x09 0x3c 0x08 0x1c 0x08 0x4c 0x08 0x44>;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		status = "okay";
		host-index = <0x00>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		pinctrl-0 = <0x67>;
		pinctrl-1 = <0x68>;
		pinctrl-2 = <0x69>;
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		ocr-voltage = <0x30000>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sdio;
		no-sd;
		hs400-ds-delay = <0x12814>;
		vmmc-supply = <0x6a>;
		non-removable;
		supports-cqe;
		dvfsrc-vcore-supply = <0x0f>;
		req-vcore = <0xaae60>;
		cap-mmc-hw-reset;
		dump-gpio-start = <0x7a>;
		dump-gpio-end = <0x85>;
		phandle = <0x12f>;
	};

	mmc@11240000 {
		compatible = "mediatek,mt6768-mmc";
		reg = <0x00 0x11240000 0x00 0x10000 0x00 0x11c90000 0x00 0x1000>;
		interrupts = <0x00 0x65 0x04 0x00>;
		clocks = <0x09 0x3d 0x08 0x1d 0x08 0x4d>;
		clock-names = "source", "hclk", "source_cg";
		status = "okay";
		host-index = <0x01>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		pinctrl-0 = <0x6b>;
		pinctrl-1 = <0x6c>;
		pinctrl-2 = <0x6d>;
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		ocr-voltage = <0x30000>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		sdcard-aggressive-pm;
		cd-debounce-delay-ms = <0x00>;
		cd-gpios = <0x06 0x12 0x00>;
		vmmc-supply = <0x6e>;
		vqmmc-supply = <0x6f>;
		no-mmc;
		no-sdio;
		dvfsrc-vcore-supply = <0x0f>;
		req-vcore = <0xaae60>;
		dump-gpio-start = <0xa1>;
		dump-gpio-end = <0xab>;
		phandle = <0x130>;
	};

	consys@18002000 {
		compatible = "mediatek,mt6768-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000>;
		interrupts = <0x00 0x11c 0x04 0x00 0x00 0x4e 0x04 0x00 0x00 0x11f 0x01 0x00>;
		power-domains = <0x0d 0x01>;
		wifi_ant_swap_gpio = <0x06 0x6c 0x00>;
		memory-region = <0x70>;
		phandle = <0x131>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x1000>;
		interrupts = <0x00 0x8b 0x04 0x00>;
		clocks = <0x09 0x0b 0x09 0x5b 0x08 0x34>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x132>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x1000>;
		interrupts = <0x00 0x91 0x04 0x00>;
		clocks = <0x09 0x0b 0x09 0x5b 0x08 0x37>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x133>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x1000>;
		interrupts = <0x00 0x92 0x04 0x00>;
		clocks = <0x09 0x0b 0x09 0x5b 0x08 0x38>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x134>;
	};

	spi4@11014000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11014000 0x00 0x1000>;
		interrupts = <0x00 0x74 0x04 0x00>;
		clocks = <0x09 0x0b 0x09 0x5b 0x08 0x41>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x135>;
	};

	spi5@11015000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11015000 0x00 0x1000>;
		interrupts = <0x00 0x75 0x04 0x00>;
		clocks = <0x09 0x0b 0x09 0x5b 0x08 0x42>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x136>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x00 0x11017000 0x00 0x1000>;
	};

	nfi@11018000 {
		compatible = "mediatek,nfi";
		reg = <0x00 0x11018000 0x00 0x1000>;
	};

	nfiecc@11019000 {
		compatible = "mediatek,nfiecc";
		reg = <0x00 0x11019000 0x00 0x1000>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6768-usb20";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11cc0000 0x00 0x10000>;
		interrupts = <0x00 0x61 0x04 0x00>;
		mode = <0x02>;
		multipoint = <0x01>;
		num_eps = <0x10>;
		clocks = <0x08 0x08 0x09 0x66 0x09 0x20>;
		clock-names = "sys_clk", "ref_clk", "src_clk";
		pericfg = <0x71>;
		interrupt-names = "mc";
		phys = <0x60 0x03>;
		dr_mode = "otg";
		usb-role-switch;
		usb_phy_offset = <0x800>;
		cdp-block;
		wakeup-source;
		infracg = <0x08>;
		phandle = <0x61>;

		port {

			endpoint@0 {
				remote-endpoint = <0x72>;
				phandle = <0x9e>;
			};
		};
	};

	usb-phy@11cc0000 {
		compatible = "mediatek,generic-tphy-v1";
		reg = <0x00 0x11cc0000 0x00 0x800>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		status = "okay";
		phandle = <0x137>;

		usb-phy@11cc0800 {
			reg = <0x00 0x11cc0800 0x00 0x100>;
			clocks = <0x13>;
			clock-names = "ref";
			mediatek,discth = <0x07>;
			mediatek,eye-vrt = <0x05>;
			mediatek,eye-term = <0x05>;
			nvmem-cells = <0x73>;
			nvmem-cell-names = "intr_cal";
			nvmem-cell-masks = <0x1f>;
			#phy-cells = <0x01>;
			status = "okay";
			phandle = <0x60>;
		};
	};

	usb_meta {
		compatible = "mediatek,usb-meta";
		udc = <0x61>;
		phandle = <0x138>;
	};

	usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6768-usb-boost";
		interconnects = <0x02 0x17 0x02 0x00>;
		interconnect-names = "icc-bw";
		required-opps = <0x03>;
		usb-audio;
		small-core = <0x1312d0>;
		phandle = <0x139>;
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11cd0000 0x00 0x1000>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c90000 0x00 0x1000>;
	};

	usb1p_sif@11210000 {
		compatible = "mediatek,usb1p_sif";
		reg = <0x00 0x11210000 0x00 0x10000>;
	};

	audio@11220000 {
		compatible = "mediatek,audio", "syscon";
		reg = <0x00 0x11220000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x75>;
	};

	mt6768-afe-pcm@11220000 {
		compatible = "mediatek,mt6768-sound";
		reg = <0x00 0x11220000 0x00 0x1000>;
		interrupts = <0x00 0xa9 0x04 0x00>;
		topckgen = <0x09>;
		apmixed = <0x74>;
		clocks = <0x75 0x00 0x75 0x05 0x75 0x06 0x75 0x04 0x75 0x01 0x75 0x02 0x75 0x03 0x75 0x07 0x08 0x2b 0x08 0x33 0x09 0x5f 0x09 0x60 0x09 0x03 0x09 0x61 0x09 0x29 0x09 0x62 0x09 0x2c 0x09 0x82 0x09 0x83 0x09 0x84 0x09 0x85 0x09 0x70 0x09 0x71 0x09 0x72 0x09 0x73 0x74 0x08 0x13>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
		pinctrl-0 = <0x76>;
		pinctrl-1 = <0x77>;
		pinctrl-2 = <0x78>;
		pinctrl-3 = <0x79>;
		pinctrl-4 = <0x7a>;
		pinctrl-5 = <0x7b>;
		pinctrl-6 = <0x7c>;
		pinctrl-7 = <0x7d>;
		pinctrl-8 = <0x7e>;
		pinctrl-9 = <0x7f>;
		pinctrl-10 = <0x80>;
		pinctrl-11 = <0x81>;
		pinctrl-12 = <0x82>;
		pinctrl-13 = <0x83>;
		pinctrl-14 = <0x84>;
		pinctrl-15 = <0x85>;
		pinctrl-16 = <0x86>;
		pinctrl-17 = <0x87>;
		pinctrl-18 = <0x88>;
		pinctrl-19 = <0x89>;
		phandle = <0x8a>;
	};

	sound {
		compatible = "mediatek,mt6768-mt6358-sound";
		mediatek,platform = <0x8a>;
		phandle = <0x13a>;
	};

	snd_scp_spk {
		compatible = "mediatek,snd_scp_spk";
		phandle = <0x13b>;
	};

	audio_sram@11221000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11221000 0x00 0x9000>;
		prefer-mode = <0x01>;
		mode-size = <0x6c00 0x9000>;
		block-size = <0x1000>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x10000>;
		interrupts = <0x00 0x11b 0x04 0x00>;
		mediatek,infracfg = <0x08>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x00>;
	};

	mipi_rx_ana_csi0a@11c10000 {
		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
		reg = <0x00 0x11c10000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x94>;
	};

	mipi_rx_ana_csi0b@11c11000 {
		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
		reg = <0x00 0x11c11000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x95>;
	};

	mipi_rx_ana_csi1a@11c12000 {
		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
		reg = <0x00 0x11c12000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x96>;
	};

	mipi_rx_ana_csi1b@11c13000 {
		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
		reg = <0x00 0x11c13000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x97>;
	};

	mipi_rx_ana_csi2a@11c14000 {
		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
		reg = <0x00 0x11c14000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x98>;
	};

	mipi_rx_ana_csi2b@11c15000 {
		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
		reg = <0x00 0x11c15000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x99>;
	};

	efusec@11ce0000 {
		compatible = "mediatek,efusec";
		reg = <0x00 0x11ce0000 0x00 0x10000>;
	};

	mfg_cfg@13000000 {
		compatible = "mediatek,mfgcfg", "syscon";
		reg = <0x00 0x13000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8e>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0x00 0x13040000 0x00 0x4000>;
		physical-memory-group-manager = <0x8b>;
		interrupts = <0x00 0x112 0x04 0x00 0x00 0x113 0x04 0x00 0x00 0x114 0x04 0x00 0x00 0x115 0x04 0x00 0x00 0x116 0x04 0x00>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		operating-points-v2 = <0x8c>;
		ged-supply = <0x8d>;
		gpu-frame-base-optimize = <0x01>;
		phandle = <0x13c>;
	};

	gpu-prefence {
		compatible = "mediatek,gpu_prefence";
		dvfs-prefence-enable = <0x01>;
		phandle = <0x13d>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x09 0x54 0x09 0x26 0x09 0x06 0x8e 0x00 0x42 0x09 0x42 0x04 0x42 0x07 0x42 0x08>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
		nvmem-cells = <0x45>;
		nvmem-cell-names = "efuse_segment_cell";
		phandle = <0x8f>;
	};

	gpufreq_wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <0x02>;
		dual-buck = <0x00>;
		gpueb-support = <0x00>;
		phandle = <0x13e>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x8f>;
		phandle = <0x8d>;
	};

	opp-table0 {
		compatible = "operating-points-v2";
		phandle = <0x8c>;

		opp00 {
			opp-hz = <0x00 0x3b9aca00>;
			opp-microvolt = <0x17318>;
		};

		opp01 {
			opp-hz = <0x00 0x3a1d51c0>;
			opp-microvolt = <0x16954>;
		};

		opp02 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0x15f90>;
		};

		opp03 {
			opp-hz = <0x00 0x37226140>;
			opp-microvolt = <0x155cc>;
		};

		opp04 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0x14c08>;
		};

		opp05 {
			opp-hz = <0x00 0x342770c0>;
			opp-microvolt = <0x14244>;
		};

		opp06 {
			opp-hz = <0x00 0x32a9f880>;
			opp-microvolt = <0x13880>;
		};

		opp07 {
			opp-hz = <0x00 0x310dfbc0>;
			opp-microvolt = <0x1360f>;
		};

		opp08 {
			opp-hz = <0x00 0x2f71ff00>;
			opp-microvolt = <0x1312d>;
		};

		opp09 {
			opp-hz = <0x00 0x2dd60240>;
			opp-microvolt = <0x12c4b>;
		};

		opp10 {
			opp-hz = <0x00 0x2c4947c0>;
			opp-microvolt = <0x12769>;
		};

		opp11 {
			opp-hz = <0x00 0x2aad4b00>;
			opp-microvolt = <0x124f8>;
		};

		opp12 {
			opp-hz = <0x00 0x29209080>;
			opp-microvolt = <0x12016>;
		};

		opp13 {
			opp-hz = <0x00 0x278493c0>;
			opp-microvolt = <0x11b34>;
		};

		opp14 {
			opp-hz = <0x00 0x25f7d940>;
			opp-microvolt = <0x11652>;
		};

		opp15 {
			opp-hz = <0x00 0x246b1ec0>;
			opp-microvolt = <0x113e1>;
		};

		opp16 {
			opp-hz = <0x00 0x22eda680>;
			opp-microvolt = <0x11170>;
		};

		opp17 {
			opp-hz = <0x00 0x2160ec00>;
			opp-microvolt = <0x10eff>;
		};

		opp18 {
			opp-hz = <0x00 0x1fe373c0>;
			opp-microvolt = <0x10c8e>;
		};

		opp19 {
			opp-hz = <0x00 0x1e56b940>;
			opp-microvolt = <0x10a1d>;
		};

		opp20 {
			opp-hz = <0x00 0x1cd94100>;
			opp-microvolt = <0x1053b>;
		};

		opp21 {
			opp-hz = <0x00 0x1bd5dac0>;
			opp-microvolt = <0x1053b>;
		};

		opp22 {
			opp-hz = <0x00 0x1ad27480>;
			opp-microvolt = <0x102ca>;
		};

		opp23 {
			opp-hz = <0x00 0x19de5080>;
			opp-microvolt = <0x10059>;
		};

		opp24 {
			opp-hz = <0x00 0x18daea40>;
			opp-microvolt = <0xfde8>;
		};

		opp25 {
			opp-hz = <0x00 0x17d78400>;
			opp-microvolt = <0xfb77>;
		};

		opp26 {
			opp-hz = <0x00 0x16d41dc0>;
			opp-microvolt = <0xfb77>;
		};

		opp27 {
			opp-hz = <0x00 0x15d0b780>;
			opp-microvolt = <0xf906>;
		};

		opp28 {
			opp-hz = <0x00 0x14cd5140>;
			opp-microvolt = <0xf695>;
		};

		opp29 {
			opp-hz = <0x00 0x13c9eb00>;
			opp-microvolt = <0xf424>;
		};

		opp30 {
			opp-hz = <0x00 0x12c684c0>;
			opp-microvolt = <0xf1b3>;
		};
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config", "syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		interrupts = <0x00 0xf0 0x04 0x00>;
		#clock-cells = <0x01>;
		phandle = <0x0c>;
	};

	smi_bwc {
		compatible = "mediatek,smi-legacy-bwc", "mediatek,mt6768-smi-bwc";
	};

	smi_common@14002000 {
		compatible = "mediatek,mt6768-smi-common", "mediatek,smi-common", "syscon";
		reg = <0x00 0x14002000 0x00 0x1000>;
		mediatek,common-id = <0x00>;
		smi-common;
		disable-gals;
		mmsys-config = <0x0c>;
		operating-points-v2 = <0x0e>;
		power-domains = <0x0d 0x03>;
		clocks = <0x0c 0x15 0x0c 0x16 0x0c 0x13 0x0c 0x13>;
		clock-names = "apb", "smi", "gals0", "gals1";
		phandle = <0x2c>;
	};

	opp-table-mm {
		compatible = "operating-points-v2";
		phandle = <0x0e>;

		opp-0 {
			opp-hz = <0x00 0xd970100>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b3d4440>;
			opp-microvolt = "", "\f5";
		};
	};

	opp-table-venc {
		compatible = "operating-points-v2";
		phandle = <0x91>;

		opp-0 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b3d4440>;
			opp-microvolt = "", "\f5";
		};
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0x93>;

		opp-0 {
			opp-hz = <0x00 0xd970100>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = "", "\f5";
		};
	};

	mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <0x0f>;
		force-step0 = <0x01>;
		release-step0 = <0x01>;
	};

	mmdvfs {
		compatible = "mediatek,mmdvfs";
		operating-points-v2 = <0x0e>;
		mediatek,support-mux = "mm", "venc", "cam";
		mediatek,mux-mm = "TOP_MMPLL_D2", "TOP_UNIVPLL1_D2", "TOP_MMPLL";
		mediatek,mux-venc = "TOP_UNIVPLL1_D2", "TOP_UNIVPLL_D3", "TOP_MMPLL";
		mediatek,mux-cam = "TOP_MMPLL_D2", "TOP_UNIVPLL1_D2", "TOP_SYSPLL_D2";
		dvfsrc-vcore-supply = <0x0f>;
		_vcore-supply = <0x30>;
		clocks = <0x09 0x52 0x09 0x6e 0x09 0x6f 0x09 0x21 0x09 0x17 0x09 0x22 0x09 0x19 0x09 0x01>;
		clock-names = "mm", "venc", "cam", "TOP_MMPLL", "TOP_UNIVPLL1_D2", "TOP_MMPLL_D2", "TOP_UNIVPLL_D3", "TOP_SYSPLL_D2";
	};

	mmqos_wrapper {
		compatible = "mediatek,mt6768-mmqos-wrapper";
	};

	interconnect {
		compatible = "mediatek,mt6768-mmqos";
		#mtk-interconnect-cells = <0x01>;
		mediatek,larbs-supply = <0x0a 0x3c 0x3d 0x3e 0x3f>;
		mediatek,commons-supply = <0x2c>;
		mmqos-state = <0x04>;
		mmqos-log-level = <0x00>;
		clocks = <0x09 0x52>;
		clock-names = "mm";
		interconnects = <0x02 0x08 0x02 0x00 0x02 0x1a 0x02 0x19>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
		phandle = <0x12>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x00>;
		init-power-on;
		power-domains = <0x0d 0x03>;
		clocks = <0x0c 0x14 0x0c 0x14>;
		clock-names = "apb", "smi";
		phandle = <0x0a>;
	};

	mdp_rdma0@14004000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0x00 0x14004000 0x00 0x1000>;
		interrupts = <0x00 0xe0 0x04 0x00>;
		clocks = <0x0c 0x00>;
		clock-names = "MDP_RDMA0";
		phandle = <0x49>;
	};

	mdp_ccorr0@14005000 {
		compatible = "mediatek,mdp_ccorr0";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xef 0x04 0x00>;
		clocks = <0x0c 0x01>;
		clock-names = "MDP_CCORR";
		phandle = <0x50>;
	};

	mdp_rsz0@14006000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0xe1 0x04 0x00>;
		clocks = <0x0c 0x02>;
		clock-names = "MDP_RSZ0";
		phandle = <0x4a>;
	};

	mdp_rsz1@14007000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0xe2 0x04 0x00>;
		clocks = <0x0c 0x03>;
		clock-names = "MDP_RSZ1";
		phandle = <0x4b>;
	};

	mdp_wdma0@14008000 {
		compatible = "mediatek,mdp_wdma0";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0xe5 0x04 0x00>;
		clocks = <0x0c 0x06>;
		clock-names = "MDP_WDMA";
		phandle = <0x4c>;
	};

	mdp_wrot0@14009000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0xe4 0x04 0x00>;
		clocks = <0x0c 0x05>;
		clock-names = "MDP_WROT0";
		phandle = <0x4d>;
	};

	mdp_tdshp0@1400a000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		clocks = <0x0c 0x04>;
		clock-names = "MDP_TDSHP";
		phandle = <0x4e>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x13f>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x0a>;
		power-domains = <0x0d 0x03>;
		clocks = <0x0c 0x13 0x0c 0x14 0x0c 0x15 0x0c 0x16 0x0c 0x07 0x0c 0x08 0x0c 0x0a 0x0c 0x0b 0x0c 0x0c 0x0c 0x0d 0x0c 0x0e 0x0c 0x0f 0x0c 0x10 0x0c 0x11 0x0c 0x1e 0x0c 0x1c 0x0c 0x1f 0x0c 0x09 0x74 0x15 0x09 0x63 0x08 0x31 0x13 0x09 0x1b 0x09 0x2e 0x09 0x30>;
		clock-names = "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x00 0x14016000 0x00 0x1000>;
	};

	syscon@15020000 {
		compatible = "mediatek,mt6768-imgsys", "syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x28>;
	};

	gce_clk@10238000 {
		compatible = "mediatek,mt6768-gceclk", "syscon";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#clock-cells = <0x01>;
		phandle = <0x140>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys", "syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		mediatek,larb = <0x3d 0x3e>;
		power-domains = <0x0d 0x03 0x0d 0x05 0x0d 0x0a>;
		power-domain-names = "pd_disp", "pd_isp", "pd_cam";
		clocks = <0x28 0x01 0x29 0x02 0x29 0x03 0x29 0x04 0x29 0x05 0x29 0x06 0x29 0x07>;
		clock-names = "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
		phandle = <0x141>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15022000 0x00 0x3000>;
		interrupts = <0x00 0x10e 0x08 0x00>;
	};

	fdvt@1502b000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1502b000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04 0x00>;
		power-domains = <0x0d 0x03 0x0d 0x05>;
		clocks = <0x28 0x02>;
		clock-names = "FD_CLK_IMG_FDVT";
		mboxes = <0x10 0x0e 0x00 0x01>;
		iommus = <0x0b 0x45 0x0b 0x46 0x0b 0x47>;
		mediatek,larb = <0x3d>;
	};

	dpe@15028000 {
		compatible = "mediatek,dpe";
		reg = <0x00 0x15028000 0x00 0x1000>;
		interrupts = <0x00 0x10f 0x04 0x00>;
		dve_frame_done = <0x114>;
		wmfe_frame_done = <0x115>;
		power-domains = <0x0d 0x03 0x0d 0x05>;
		clocks = <0x28 0x03>;
		clock-names = "DPE_CG_IMG_DPE";
		mboxes = <0x10 0x05 0x00 0x01>;
		iommus = <0x0b 0x48 0x0b 0x49>;
		mediatek,larb = <0x3d>;
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <0x0a 0x3c 0x3d 0x3e 0x3f>;
		mediatek-common-supply = <0x2c>;
	};

	smi-test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <0x3d>;
	};

	smi_larb2@15021000 {
		compatible = "mediatek,smi_larb2", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x15021000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x02>;
		power-domains = <0x0d 0x05>;
		clocks = <0x0c 0x18 0x28 0x00>;
		clock-names = "apb", "smi";
		phandle = <0x3d>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		mediatek,vcu-off = <0x00>;
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x19002000 0x00 0x1000>;
		iommus = <0x0b 0x20 0x0b 0x21 0x0b 0x22 0x0b 0x23 0x0b 0x24 0x0b 0x25 0x0b 0x26 0x0b 0x27 0x0b 0x28>;
		mediatek,dec-gce-th-num = <0x00>;
		mediatek,enc-gce-th-num = <0x02>;
		mediatek,mailbox-gce = <0x10>;
		mboxes = <0x10 0x0c 0x00 0x01 0x10 0x01 0x00 0x01 0x11 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0x10 0x121 0x10 0x122 0x10 0x124 0x10 0x125>;
		gce-norm-token = [02 b8];
		gce-sec-token = [02 b9];
		phandle = <0x90>;
	};

	vcu_iommu_venc {
		compatible = "mediatek,vcu-io-venc";
		mediatek,vcuid = <0x00>;
		iommus = <0x0b 0x80 0x0b 0x81 0x0b 0x82 0x0b 0x83 0x0b 0x84 0x0b 0x85 0x0b 0x86 0x0b 0x87 0x0b 0x88 0x0b 0x89 0x0b 0x8a>;
	};

	vcodec_dec@16000000 {
		compatible = "mediatek,mt6768-vcodec-dec";
		mediatek,platform = "platform:mt6768";
		mediatek,ipm = <0x01>;
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
		reg-names = "VDEC_SYS", "VDEC_VLD", "VDEC_MISC";
		iommus = <0x0b 0x20 0x0b 0x21 0x0b 0x22 0x0b 0x23 0x0b 0x24 0x0b 0x25 0x0b 0x26 0x0b 0x27 0x0b 0x28>;
		m4u-ports = <0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28>;
		m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE";
		mediatek,larbs = <0x3c>;
		interrupts = <0x00 0xf6 0x04 0x00>;
		mediatek,vcu = <0x90>;
		clocks = <0x2b 0x00>;
		clock-names = "CORE_MT_CG_VDEC";
		operating-points-v2 = <0x0e>;
		mmdvfs-dvfsrc-vcore-supply = <0x0f>;
		vdec-set-bw-in-min-freq = <0x01>;
		throughput-op-rate-thresh = <0x78>;
		throughput-min = <0xd970100>;
		throughput-normal-max = <0x1298be00>;
		max-op-rate-table = <0x3447504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x3147504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x3247504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x33363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x34363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x31435641 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x43564548 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x35363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x30395056 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e>;
		throughput-table = <0x3447504d 0x00 0x282 0x282 0x3147504d 0x00 0x255 0x255 0x3247504d 0x00 0x255 0x255 0x33363248 0x00 0x255 0x255 0x34363248 0x00 0x2d2 0x2d2 0x31435641 0x00 0x2d2 0x2d2 0x43564548 0x00 0x2d2 0x2d2 0x35363248 0x00 0x2d2 0x2d2 0x30395056 0x00 0x2d2 0x2d2>;
		interconnects = <0x12 0x40020 0x12 0x10000 0x12 0x30001 0x12 0x10000>;
		interconnect-names = "path_vdec_mc", "path_larb1";
		interconnect-num = <0x02>;
		bandwidth-table = <0x03 0x00 0x3b5 0x06 0x01 0x01>;
		svp-mtee = <0x01>;
		phandle = <0x142>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon", "syscon";
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2b>;
	};

	smi_larb1@16010000 {
		compatible = "mediatek,smi_larb1", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x16010000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		interrupts = <0x00 0xf7 0x04 0x00>;
		mediatek,larb-id = <0x01>;
		power-domains = <0x0d 0x0c>;
		clocks = <0x0c 0x1b 0x2b 0x03>;
		clock-names = "apb", "smi";
		phandle = <0x3c>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0x10000>;
		interrupts = <0x00 0xf6 0x04 0x00>;
	};

	reserve@16030000 {
		compatible = "mediatek,reserve";
		reg = <0x00 0x16030000 0x00 0x10000>;
	};

	vdec_mbist_ctrl@16001000 {
		compatible = "mediatek,vdec_mbist_ctrl";
		reg = <0x00 0x16001000 0x00 0x1000>;
	};

	vcodec_enc@17000000 {
		compatible = "mediatek,mt6768-vcodec-enc";
		mediatek,platform = "platform:mt6768";
		mediatek,ipm = <0x01>;
		reg = <0x00 0x17020000 0x00 0x2000>;
		reg-names = "VENC_SYS";
		iommus = <0x0b 0x80 0x0b 0x81 0x0b 0x82 0x0b 0x83 0x0b 0x84 0x0b 0x85 0x0b 0x86 0x0b 0x87 0x0b 0x88 0x0b 0x89 0x0b 0x8a>;
		mediatek,larbs = <0x3f>;
		interrupts = <0x00 0xf3 0x04 0x00>;
		mediatek,vcu = <0x90>;
		clocks = <0x2a 0x01>;
		clock-names = "MT_CG_VENC";
		operating-points-v2 = <0x91>;
		mmdvfs-dvfsrc-vcore-supply = <0x0f>;
		venc-disable-hw-break = <0x01>;
		throughput-op-rate-thresh = <0x78>;
		throughput-min = <0x1298be00>;
		throughput-normal-max = <0x1b3d4440>;
		throughput-config-offset = <0x02>;
		throughput-table = <0x34363248 0x04 0x4aa 0x4aa 0x1298be00 0x58 0x34363248 0x06 0x3c2 0x3c2 0x18cba800 0x75 0x34363248 0x11 0x3c2 0x3c2 0x1b3d4440 0x80 0x43564548 0x04 0x4aa 0x4aa 0x1298be00 0x58 0x43564548 0x06 0x3c2 0x3c2 0x18cba800 0x75 0x43564548 0x11 0x3c2 0x3c2 0x1b3d4440 0x80 0x35363248 0x04 0x4aa 0x4aa 0x1298be00 0x58 0x35363248 0x06 0x3c2 0x3c2 0x18cba800 0x75 0x35363248 0x11 0x3c2 0x3c2 0x1b3d4440 0x80>;
		config-table = <0x34363248 0x3fc00 0x04 0x04 0x34363248 0x69780 0x06 0x06 0x34363248 0xffffffff 0x11 0x11 0x43564548 0x3fc00 0x04 0x04 0x43564548 0x69780 0x06 0x06 0x43564548 0xffffffff 0x11 0x11 0x35363248 0x3fc00 0x04 0x04 0x35363248 0x69780 0x06 0x06 0x35363248 0xffffffff 0x11 0x11>;
		interconnects = <0x12 0x40080 0x12 0x10000 0x12 0x30004 0x12 0x10000>;
		interconnect-names = "path_venc_rcpu", "path_larb4";
		interconnect-num = <0x02>;
		bandwidth-table = <0x04 0x00 0x2c8 0x06 0x01 0x04>;
		phandle = <0x143>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon", "syscon";
		reg = <0x00 0x17000000 0x00 0x1000 0x00 0x17020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2a>;
	};

	smi_larb4@17010000 {
		compatible = "mediatek,smi_larb4", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x04>;
		power-domains = <0x0d 0x0b>;
		clocks = <0x0c 0x1a 0x2a 0x01 0x2a 0x02>;
		clock-names = "apb", "smi", "gals";
		phandle = <0x3f>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
		interrupts = <0x00 0xf3 0x04 0x00>;
	};

	venc_jpg@17030000 {
		compatible = "mediatek,mtk-jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		interrupts = <0x00 0xf5 0x04 0x00>;
		clocks = <0x2a 0x02>;
		clock-names = "jpgenc";
		mediatek,larb = <0x3f>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x0b 0x86>;
		operating-points-v2 = <0x91>;
		mmdvfs-dvfsrc-vcore-supply = <0x0f>;
		interconnects = <0x12 0x40086 0x12 0x10000>;
		interconnect-names = "path_jpegenc_bsdma";
		interconnect-num = <0x01>;
		support-34bits = <0x00>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17040000 0x00 0x10000>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17050000 0x00 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17070000 0x00 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x11d 0x04 0x00>;
		memory-region = <0x92>;
		phandle = <0x144>;
	};

	camsys@1a000000 {
		compatible = "mediatek,mt6768-camsys", "syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x29>;
	};

	cam_qos_legacy {
		compatible = "mediatek,cam_qos_legacy";
		operating-points-v2 = <0x93>;
		dvfsrc-vcore-supply = <0x0f>;
		mediatek,platform = "mt6768";
		l3_cam_imgo = <0x60>;
		l3_cam_rrzo = <0x61>;
		l3_cam_aao = <0x62>;
		l3_cam_afo = <0x63>;
		l3_cam_lsci0 = <0x64>;
		l3_cam_lsci1 = <0x65>;
		l3_cam_pdo = <0x66>;
		l3_cam_bpci = <0x67>;
		l3_cam_lcso = <0x68>;
		l3_cam_rsso_a = <0x69>;
		l3_cam_rsso_b = <0x6a>;
		l3_cam_ufeo = <0x6b>;
		l3_cam_soc0 = <0x6c>;
		l3_cam_soc1 = <0x6d>;
		l3_cam_soc2 = <0x6e>;
		l3_cam_rawi_a = <0x72>;
		l3_cam_rawi_b = <0x73>;
	};

	cam_mem {
		compatible = "mediatek,cam_mem";
		mediatek,platform = "mt6768";
		iommus = <0x0b 0x40 0x0b 0x41 0x0b 0x42 0x0b 0x43 0x0b 0x44 0x0b 0x48 0x0b 0x49 0x0b 0x4a 0x0b 0x4b>;
	};

	camsysisp@1a000000 {
		compatible = "mediatek,camsys", "syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		mediatek,platform = "mt6768";
		phandle = <0x145>;
	};

	smi_larb3@1a002000 {
		compatible = "mediatek,smi_larb3", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x03>;
		power-domains = <0x0d 0x0a>;
		clocks = <0x0c 0x19 0x29 0x00>;
		clock-names = "apb", "smi";
		phandle = <0x3e>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		interrupts = <0x00 0xfa 0x04 0x00>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		interrupts = <0x00 0xfb 0x04 0x00>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a005000 0x00 0x1000>;
		interrupts = <0x00 0xfc 0x04 0x00>;
	};

	cam_set@1a00b000 {
		compatible = "mediatek,cam_set";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	cama_set@1a00c000 {
		compatible = "mediatek,cama_set";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
	};

	camb_set@1a00d000 {
		compatible = "mediatek,camb_set";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
	};

	cam_inner@1a013000 {
		compatible = "mediatek,cam_inner";
		reg = <0x00 0x1a013000 0x00 0x1000>;
	};

	cama_inner@1a014000 {
		compatible = "mediatek,cama_inner";
		reg = <0x00 0x1a014000 0x00 0x1000>;
	};

	camb_inner@1a015000 {
		compatible = "mediatek,camb_inner";
		reg = <0x00 0x1a015000 0x00 0x1000>;
	};

	cam_clear@1a01b000 {
		compatible = "mediatek,cam_clear";
		reg = <0x00 0x1a01b000 0x00 0x1000>;
	};

	cama_clear@1a01c000 {
		compatible = "mediatek,cama_clear";
		reg = <0x00 0x1a01c000 0x00 0x1000>;
	};

	camb_clear@1a01d000 {
		compatible = "mediatek,camb_clear";
		reg = <0x00 0x1a01d000 0x00 0x1000>;
	};

	cama_ext@1a024000 {
		compatible = "mediatek,cama_ext";
		reg = <0x00 0x1a024000 0x00 0x1000>;
	};

	camb_ext@1a025000 {
		compatible = "mediatek,camb_ext";
		reg = <0x00 0x1a025000 0x00 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a041000 0x00 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a042000 0x00 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a043000 0x00 0x1000>;
	};

	kd_camera_hw1@1a040000 {
		compatible = "mediatek,camera_hw";
		reg = <0x00 0x1a040000 0x00 0x1000>;
		power-domains = <0x0d 0x0a>;
		clocks = <0x09 0x56 0x09 0x57 0x09 0x58 0x09 0x59 0x09 0x14 0x09 0x13 0x09 0x1d 0x09 0x11 0x09 0x1c 0x09 0x12 0x13 0x29 0x04 0x74 0x0e 0x74 0x12 0x94 0x00 0x95 0x00 0x96 0x00 0x97 0x00 0x98 0x00 0x99 0x00 0x09 0x6d 0x09 0x1a>;
		clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG";
		operating-points-v2 = <0x93>;
		dvfsrc-vcore-supply = <0x0f>;
		phandle = <0x146>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x147>;
	};

	flashlights_ocp8132 {
		compatible = "mediatek,flashlights_ocp8132";
		decouple = <0x01>;
		phandle = <0x148>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x00>;
		phandle = <0x149>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x14a>;
	};

	mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x14b>;

		port@0 {

			endpoint {
				remote-endpoint = <0x9a>;
				phandle = <0x62>;
			};
		};

		port@1 {

			endpoint {
				remote-endpoint = <0x9b>;
				phandle = <0x63>;
			};
		};
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a050000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04 0x00>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a051000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04 0x00>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a052000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04 0x00>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a053000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04 0x00>;
	};

	ccu@1a0b1000 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mediatek,ccu";
		power-domains = <0x0d 0x0a>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x0b 0x6f 0x0b 0x70>;
		reg = <0x00 0x1a0b1000 0x00 0x10000>;
		interrupts = <0x00 0x105 0x04 0x00>;
		clocks = <0x09 0x49 0x29 0x02 0x29 0x00 0x29 0x08>;
		clock-names = "TOP_CAM_CLK", "CCU_CLK_CAM_CAM", "CCU_CLK_CAM_CCU_LARB3", "CCU_CLK_CAM_CCU";
		mediatek,larbs = <0x3e>;
		interconnects = <0x12 0x30015 0x12 0x10000 0x12 0x4006f 0x12 0x10000 0x12 0x40070 0x12 0x10000>;
		interconnect-names = "ccu_g", "ccu_i", "ccu_o";
		operating-points-v2 = <0x93>;
		dvfsrc-vcore-supply = <0x0f>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x00 0x128 0x01 0x00>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x131 0x01 0x00>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x14c>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x10000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-region-based-size = <0x00 0x5000000>;
		prot-region-based-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x14d>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x9c>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x14e>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		bootmode = <0x26>;
		phandle = <0x14f>;
	};

	msdc1_ins {
		phandle = <0x150>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x151>;
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x27>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe_charger_current = <0x2dc6c0>;
		vbat_threshold = <0x1036>;
		phandle = <0x152>;
	};

	pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <0x27>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x153>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		gauge = <0x27>;
		min_charger_voltage = <0x4630c0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		vsys_watt = <0x4c4b40>;
		ibus_err = <0x0e>;
		pd_stop_battery_soc = <0x50>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x154>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <0x27>;
		min_charger_voltage = <0x4630c0>;
		pe40_stop_battery_soc = <0x50>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		ibus_err = <0x0e>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x155>;
	};

	charger {
		compatible = "mediatek,charger";
		gauge = <0x27>;
		charger = <0x33>;
		bootmode = <0x26>;
		pmic = <0x2d>;
		algorithm_name = "Basic";
		charger_configuration = <0x00>;
		battery_cv = <0x43e6d0>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1e8480>;
		ac_charger_input_current = <0x1e8480>;
		charging_host_charger_current = <0x16e360>;
		enable_dynamic_mivr;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x1b7740>;
		enable_fast_charging_indicator;
		phandle = <0x156>;
	};

	mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <0x01>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <0x00>;
		bc12-psy-port0 = <0x33>;
		phandle = <0x5f>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x157>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		charger = <0x33>;
		vbus-supply = <0x9d>;
		vbus-voltage = <0x4c4b40>;
		vbus-current = <0x1b7740>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <0x01>;
		mediatek,u2;
		phandle = <0x158>;

		port {

			endpoint@0 {
				remote-endpoint = <0x9e>;
				phandle = <0x72>;
			};
		};
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0x159>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	mt6370_pmu_eint {
		phandle = <0x15a>;
	};

	tcpc_pd_eint {
		phandle = <0x15b>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x00>;
		pwm_data_invert = <0x00>;
		phandle = <0x15c>;
	};

	clkbuf-ctrl {
		compatible = "mediatek,mt6768-clkbuf";
		pmic = <0x9f>;
		pmif = <0x3a 0x00>;
		phandle = <0x15d>;
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0x15e>;
	};

	touch-tui0 {
		compatible = "mediatek,tui_common";
		phandle = <0x15f>;
	};

	xiaomi_touch {
		status = "ok";
		compatible = "xiaomi-touch";
		touch,name = "xiaomi-touch";
		phandle = <0x160>;
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-rst = <0x9f>;
		gpio-rst-std = <0x06 0x9f 0x00>;
		gpio-irq = <0x09>;
		gpio-irq-std = <0x06 0x09 0x00>;
		phandle = <0x161>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x162>;
	};

	smart_pa {
		phandle = <0x163>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x164>;
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
		phandle = <0x165>;
	};

	mtee_svp {
		compatible = "medaitek,svp";
		phandle = <0x166>;
	};

	met {

		met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <0x01>;
			dram-num = <0x02>;
			dramc-ver = <0x02>;
			seda-ver = <0x12c>;
			met-emi-support-list = <0x04>;
			cen-emi-reg-base = <0x10219000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x1022d000 0x10235000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x1022c000 0x10234000>;
			dramc-nao-reg-size = <0x76c>;
			dramc-ao-reg-base = <0x1022a000 0x10232000>;
			dramc-ao-reg-size = <0x2000>;
			ddrphy-ao-reg-base = <0x10228000 0x10230000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x284>;
			ddrphy-ao-misc-cg-ctrl2 = <0x28c>;
			dram-freq-default = <0x1900>;
			ddr-ratio-default = <0x08>;
			dram-type-default = <0x08>;
			phandle = <0x167>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";

			met-res-ram-sspm {
				size = <0x400000>;
				start = <0x00>;
			};
		};

		sspm-rts-header {
			node-0 = "SSPM_PTPOD", "_id,voltage";
			node-1 = "SSPM_MET_UNIT_TEST", "test";
			node-2 = "SSPM_QOS_BOUND_STATE", "idx,state,num,event,emibw_mon_total,emibw_mon_cpu,", "emibw_mon_gpu,emibw_mon_mm,emibw_mon_md,emibw_req_total,", "emibw_req_cpu,emibw_req_gpu,emibw_req_mm,emibw_req_md,", "smibw_mon_venc,smibw_mon_cam,smibw_mon_img,smibw_mon_mdp,", "smibw_mon_gpu,smibw_mon_apu,smibw_mon_vpu0,smibw_mon_vpu1,", "smibw_mon_mdla,smibw_req_venc,smibw_req_cam,smibw_req_img,", "smibw_req_mdp,smibw_req_gpu,smibw_req_apu,smibw_req_vpu0,", "smibw_req_vpu1,smibw_req_mdla,lat_mon_cpu,lat_mon_vpu0,", "lat_mon_vpu1,lat_mon_mdla";
			node-3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node-4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node-5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,", "c_up_0,c_up_1,c_down_0,c_dwon_1,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1";
			node-6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,", "d_times_down";
			node-7 = "SSPM_CM_MGR_RATIO", "ratio_max_0,ratio_max_1,ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,", "ratio_5,ratio_6,ratio_7";
			node-8 = "SSPM_CM_MGR_BW", "total_bw";
			node-9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,down0,down1,down2,down3";
			node-10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,down0,down1,down2,down3";
			node-11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,down0,down1,down2,down3,reset";
			node-12 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-13 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-20 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,off";
			node-21 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node-22 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node-23 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node-24 = "SSPM_SWPM_CPU__DVFS", "vproc2,vproc1,cpuL_freq,cpuB_freq,cpu_L_opp,", "cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node-25 = "SSPM_SWPM_CPU__LKG_POWER", "cpu_L,cpu_B,dsu";
			node-26 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,dsu,mcusys";
			node-27 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node-28 = "SSPM_SWPM_GPU__DVFS", "vgpu,gpu_freq";
			node-29 = "SSPM_SWPM_GPU__URATE", "tex,alu";
			node-30 = "SSPM_SWPM_GPU__POWER", "gpu";
			node-31 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node-32 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node-33 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node-34 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node-35 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node-36 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node-37 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node-38 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node-39 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node-40 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node-41 = "SSPM_SWPM_CORE__DVFS", "vcore,cam_freq,img_freq,ipe_freq,dpe_freq,", "venc_freq,vdec_freq";
			node-42 = "SSPM_SWPM_CORE__POWER", "cam,img,ipe,mdp,disp,adsp,venc,vdec,dramc,", "infra_top,aphy_vcore";
			node-43 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw,write_bw,srr_pct,pdir_pct,phr_pct,", "acc_util,mr4";
			node-44 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node-45 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_1p1v,aphy_vio_1p8v,", "dram_vddq_0p6v,dram_vdd2_1p1v,dram_vdd1_1p8v";
			node-46 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node-47 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node-48 = "SSPM_SWPM_VPU__DVFS", "vvpu,vpu0_freq,vpu1_freq";
			node-49 = "SSPM_SWPM_VPU__POWER", "vpu";
			node-50 = "SSPM_SWPM_MDLA__ACTIVE_RATIO", "pool,dw,fc,conv,ewe,sb";
			node-51 = "SSPM_SWPM_MDLA__TOTAL_CYCLES", "total_cycles";
			node-52 = "SSPM_SWPM_MDLA__DVFS", "vmdla,mdla_freq";
			node-53 = "SSPM_SWPM_MDLA__POWER", "mdla";
			node-54 = "__SSPM_APUSYS_QOS_CNT__", "bw_VPU0,bw_VPU1,bw_MDLA0,bw_MDAL1,lt_VPU0,", "lt_VPU1,lt_MDLA0,lt_MDLA1";
			node-55 = "__SSPM_GPU_APU_SSC_CNT__", "GPU_0_R,GPU_0_W,APU_0_R,APU_0_W,GPU_1_R,", "GPU_1_W,APU_1_R,APU_1_W";
			phandle = <0x168>;
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";
		phandle = <0x169>;

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
			phandle = <0xa0>;
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
			phandle = <0xa1>;
		};

		tz-system {
			compatible = "mediatek,trusty-tz";
			virtio-supply = <0xa0>;
			irq-supply = <0xa1>;
			phandle = <0xa2>;
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
			tz-supply = <0xa2>;
			phandle = <0x16a>;
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";
		phandle = <0x16b>;

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	hypervisor {
		compatible = "mediatek,geniezone-hyp", "mediatek,geniezone";
		status = "okay";
		phandle = <0x16c>;
	};

	__symbols__ {
		mgm = "/mgm";
		mtk_leds = "/soc/mtk_leds";
		cm_mgr = "/soc/cm_mgr@0c530000";
		eas_info = "/soc/eas-info";
		fpsgo = "/soc/fpsgo";
		simtray = "/soc/simtray";
		disp_pwm = "/soc/disp_pwm0@1100e000";
		dispsys_config = "/soc/dispsys_config@14000000";
		disp_mtee_sec = "/soc/disp_mtee_sec";
		disp_mutex0 = "/soc/disp_mutex0@14001000";
		disp_ovl0 = "/soc/disp_ovl0@1400b000";
		disp_ovl0_2l = "/soc/disp_ovl0_2l@1400c000";
		disp_rsz0 = "/soc/disp_rsz0@14015000";
		disp_rdma0 = "/soc/disp_rdma0@1400d000";
		disp_color0 = "/soc/disp_color0@1400f000";
		disp_ccorr0 = "/soc/disp_ccorr0@14010000";
		disp_aal0 = "/soc/disp_aal0@14011000";
		disp_gamma0 = "/soc/disp_gamma0@14012000";
		disp_dither0 = "/soc/disp_dither0@14013000";
		mipi_tx_config0 = "/soc/mipi_tx_config@11c80000";
		dsi0 = "/soc/dsi@14014000";
		bdg_support = "/soc/bdg_support";
		dsi_te = "/soc/dsi_te";
		disp_wdma0 = "/soc/disp_wdma0@1400e000";
		chosen = "/chosen";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		STANDBY = "/cpus/idle-states/standby";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		SUSPEND = "/cpus/idle-states/suspend";
		mobicore = "/mobicore";
		utos = "/utos";
		reserved_memory = "/reserved-memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		gic = "/interrupt-controller";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		sysirq = "/intpol-controller@0";
		timer = "/timer";
		infracfg_ao = "/infracfg_ao@10001000";
		pbm = "/pbm";
		cpu_power_throttling = "/cpu_power_throttling";
		md_power_throttling = "/md_power_throttling";
		bp_thl = "/bp-thl";
		scpsys = "/power-controller@10006000";
		scpsys_clk = "/scpsys_clk@10001000";
		mcdi = "/mcdi@00110100";
		topckgen = "/topckgen@10000000";
		iocfg_lt = "/iocfg_lt@10002000";
		iocfg_lm = "/iocfg_lm@10002200";
		iocfg_lb = "/iocfg_lb@10002400";
		iocfg_bl = "/iocfg_bl@10002600";
		iocfg_rm = "/iocfg_rm@10002800";
		iocfg_rb = "/iocfg_rb@10002a00";
		iocfg_rt = "/iocfg_rt@10002c00";
		iocfg_tl = "/iocfg_tl@10002e00";
		pericfg = "/pericfg@10003000";
		gpio = "/gpio@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		camera_pins_sc080cs_mclk_on = "/pinctrl/camera_pins_sc080cs_mclk_on";
		camera_pins_sc080cs_mclk_off = "/pinctrl/camera_pins_sc080cs_mclk_off";
		camera_pins_gc6133c_mclk_on = "/pinctrl/camera_pins_gc6133c_mclk_on";
		camera_pins_gc6133c_mclk_off = "/pinctrl/camera_pins_gc6133c_mclk_off";
		camera_pins_sp0821_mclk_on = "/pinctrl/camera_pins_sp0821_mclk_on";
		camera_pins_sp0821_mclk_off = "/pinctrl/camera_pins_sp0821_mclk_off";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc0_pins_pull_down = "/pinctrl/mmc0@1";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmc1_pins_pull_down = "/pinctrl/mmc1@1";
		sleep = "/sleep@10006000";
		toprgu = "/toprgu@10007000";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		clk32k = "/clocks/clk32k";
		ulposc1 = "/clocks/ulposc1";
		dcm = "/dcm@10001000";
		eint = "/apirq@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@1000d000";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		mt6358rtc = "/pwrap@1000d000/mt6358-pmic/mt6358rtc";
		fg_init = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/fg_init";
		fg_soc = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/fg_soc";
		ext_32k = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/ext_32k";
		mtk_gauge = "/pwrap@1000d000/mt6358-pmic/mtk_gauge";
		pmic_efuse = "/pwrap@1000d000/mt6358-pmic/mt6358-efuse";
		mt6358_ts_buck1 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck1";
		mt6358_ts_buck2 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck2";
		mt6358_ts_buck3 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck3";
		mtk_ts_pmic = "/pwrap@1000d000/mt6358-pmic/mtk_ts_pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		mt6358keys = "/pwrap@1000d000/mt6358-pmic/mt6358keys";
		accdet = "/pwrap@1000d000/mt6358-pmic/accdet";
		mt6358_clkbuf = "/pwrap@1000d000/mt6358-pmic/mt6358-clkbuf";
		mt6358_dynamic_loading_throttling = "/pwrap@1000d000/mt6358-pmic/mtk_dynamic_loading_throttling";
		mt6358_lbat = "/pwrap@1000d000/mt6358-pmic/pmic_lbat_service";
		mt6358_batoc_throttle = "/pwrap@1000d000/mt6358-pmic/mtk_battery_oc_throttling";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt6358_vmch_eint_high = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_HIGH";
		mt6358_vmch_eint_low = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_LOW";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358codec = "/pwrap@1000d000/mt6358-pmic/mt6358codec";
		mt6358_consys = "/pwrap@1000d000/mt6358-pmic/mt6358_consys";
		mtk_chrdet = "/pwrap@1000d000/mt6358-pmic/mtk_chrdet";
		battery_manager = "/battery-manager";
		pwraph = "/pwraphal@";
		keypad = "/kp@10010000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		dvfsrc = "/dvfsrc@10012000";
		dvfsrc_vcore = "/dvfsrc@10012000/dvfsrc-vcore";
		dvfsrc_vscp = "/dvfsrc@10012000/dvfsrc-vscp";
		dvfsrc_freq_opp2 = "/dvfsrc@10012000/opp2";
		dvfsrc_freq_opp1 = "/dvfsrc@10012000/opp1";
		dvfsrc_freq_opp0 = "/dvfsrc@10012000/opp0";
		systimer = "/systimer@10017000";
		mcucfg = "/mcucfg@0c530000";
		iommu = "/m4u@10205000";
		mtkheap_region_svp = "/mtkheap-region-svp";
		mtkheap_region_wfd = "/mtkheap-region-wfd";
		mtkheap_region_tui = "/mtkheap-region-tui";
		mtk_dmabufheap_debug0 = "/dmaheap_test0";
		mtk_dmabufheap_debug1 = "/dmaheap_test1";
		hwrng = "/hwrng";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		u2_phy_data = "/efuse@11c10000/u2-phy-data";
		efuse_ptpod = "/efuse@11c10000/ptpod@c8";
		thermal_data = "/efuse@11c10000/data1";
		emichn = "/emichn@0x1022d000";
		emicen = "/emicen@10219000";
		ccifdriver = "/ccifdriver@10209000";
		cldmadriver = "/cldmadriver@10014000";
		mddriver = "/mddriver";
		md_auxadc = "/md-auxadc";
		ccci_scp = "/ccci-scp";
		md1_sim1_hot_plug_eint = "/MD1-SIM1-HOT-PLUG-EINT";
		md1_sim2_hot_plug_eint = "/MD1-SIM2-HOT-PLUG-EINT";
		dvfsp = "/dvfsp@00110c00";
		mt_cpufreq = "/mt_cpufreq";
		mdpsys_config = "/mdpsys_config@14000000";
		gce = "/gce@10238000";
		gce_mbox = "/gce_mbox@10238000";
		gce_mbox_sec = "/gce_mbox_sec@10238000";
		gce_mbox_bdg = "/gce_mbox_bdg";
		fpsensor_fp_eint = "/fpsensor_fp_eint";
		fpsensor_finger = "/fpsensor_finger";
		silead_fp = "/silead_fp";
		goodix_fp = "/fingerprint";
		swtp = "/swtp";
		regulator_vibrator = "/regulator-vibrator";
		scp_infra = "/scp_infra@10001000";
		dfd_cache = "/dfd_cache";
		auxadc = "/auxadc@11001000";
		apdma = "/dma-controller@11000980";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11008000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11011000";
		i2c5 = "/i2c@11016000";
		mt6370 = "/i2c@11016000/mt6370@34";
		mt6370_adc = "/i2c@11016000/mt6370@34/adc";
		mt6370_chg = "/i2c@11016000/mt6370@34/charger";
		otg_vbus = "/i2c@11016000/mt6370@34/charger/usb-otg-vbus-regulator";
		mt6370_typec = "/i2c@11016000/mt6370@34/tcpc";
		mt6370_backlight = "/i2c@11016000/mt6370@34/backlight";
		fl_core_0 = "/i2c@11016000/mt6370@34/flashlight/led@0/port@0/endpoint";
		fl_core_1 = "/i2c@11016000/mt6370@34/flashlight/led@1/port@1/endpoint";
		i2c6 = "/i2c@1100d000";
		i2c7 = "/i2c@11004000";
		i2c8 = "/i2c@11005000";
		spi0 = "/spi0@1100a000";
		eem_fsm = "/eem-fsm@1100b000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		drcc = "/drcc";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
		consys = "/consys@18002000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		usb = "/usb0@11200000";
		musb_drd_switch = "/usb0@11200000/port/endpoint@0";
		u2phy0 = "/usb-phy@11cc0000";
		u2port0 = "/usb-phy@11cc0000/usb-phy@11cc0800";
		usb_meta = "/usb_meta";
		usb_boost = "/usb-boost-manager";
		audio = "/audio@11220000";
		afe = "/mt6768-afe-pcm@11220000";
		sound = "/sound";
		snd_scp_spk = "/snd_scp_spk";
		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
		mfg_cfg = "/mfg_cfg@13000000";
		mali = "/mali@13040000";
		gpu_dvfs_prefence = "/gpu-prefence";
		gpufreq = "/gpufreq";
		gpufreq_wrapper = "/gpufreq_wrapper";
		ged = "/ged";
		gpu_mali_opp = "/opp-table0";
		mmsys_config = "/mmsys_config@14000000";
		smi_common = "/smi_common@14002000";
		opp_table_mm = "/opp-table-mm";
		opp_table_venc = "/opp-table-venc";
		opp_table_cam = "/opp-table-cam";
		mmqos = "/interconnect";
		smi_larb0 = "/smi_larb0@14003000";
		mdp_rdma0 = "/mdp_rdma0@14004000";
		mdp_ccorr = "/mdp_ccorr0@14005000";
		mdp_rsz0 = "/mdp_rsz0@14006000";
		mdp_rsz1 = "/mdp_rsz1@14007000";
		mdp_wdma0 = "/mdp_wdma0@14008000";
		mdp_wrot0 = "/mdp_wrot0@14009000";
		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
		mtkfb = "/mtkfb@0";
		imgsys = "/syscon@15020000";
		gce_clk = "/gce_clk@10238000";
		imgsys_config = "/imgsys_config@15020000";
		smi_larb2 = "/smi_larb2@15021000";
		vcu = "/vcu@16000000";
		vcodec_dec = "/vcodec_dec@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		smi_larb1 = "/smi_larb1@16010000";
		vcodec_enc = "/vcodec_enc@17000000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb4 = "/smi_larb4@17010000";
		wifi = "/wifi@18000000";
		camsys = "/camsys@1a000000";
		camsys1 = "/camsysisp@1a000000";
		smi_larb3 = "/smi_larb3@1a002000";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		flashlight_core = "/flashlight_core";
		flashlights_ocp8132 = "/flashlights_ocp8132";
		flashlights_mt6370 = "/flashlights_mt6370";
		camera_af_hw_node = "/camera_af_hw_node";
		mtk_composite_v4l2_1 = "/mtk_composite_v4l2_1";
		flashlight_0 = "/mtk_composite_v4l2_1/port@0/endpoint";
		flashlight_1 = "/mtk_composite_v4l2_1/port@1/endpoint";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		radio_md_cfg = "/radio_md_cfg";
		mt_charger = "/mt_charger";
		msdc1_ins = "/msdc1_ins";
		lk_charger = "/lk_charger";
		pe = "/pe";
		pe2 = "/pe2";
		pdc = "/pdc";
		pe4 = "/pe4";
		charger = "/charger";
		mtk_ctd = "/mtk_ctd";
		pd_adapter = "/pd_adapter";
		extcon_usb = "/extcon_usb";
		usb_role = "/extcon_usb/port/endpoint@0";
		rt9465_slave_chr = "/rt9465_slave_chr";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		tcpc_pd = "/tcpc_pd_eint";
		irtx_pwm = "/irtx_pwm";
		pmic_clock_buffer_ctrl = "/clkbuf-ctrl";
		touch = "/touch";
		touch_tui0 = "/touch-tui0";
		xiaomi_touch = "/xiaomi_touch";
		nfc = "/nfc";
		irq_nfc = "/irq_nfc";
		smart_pa = "/smart_pa";
		gpio_usage_mapping = "/gpio";
		drm_wv = "/drm_wv";
		mtee_svp = "/mtee_svp";
		met_emi = "/met/met-emi";
		sspm_rts_header = "/met/sspm-rts-header";
		trusty = "/trusty";
		trusty_virtio = "/trusty/trusty-virtio";
		trusty_irq = "/trusty/trusty-irq";
		tz_system = "/trusty/tz-system";
		mtee = "/trusty/mtee";
		nebula = "/nebula";
		hypervisor = "/hypervisor";
	};
};
