OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /Users/onurakkaya/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/lab4/runs/RUN_2025.06.04_20.56.52/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 365580 376300 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15663
Number of terminals:      85
Number of snets:          2
Number of nets:           6645

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 333.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 269685.
[INFO DRT-0033] mcon shape region query size = 33696.
[INFO DRT-0033] met1 shape region query size = 47132.
[INFO DRT-0033] via shape region query size = 5895.
[INFO DRT-0033] met2 shape region query size = 1179.
[INFO DRT-0033] via2 shape region query size = 4716.
[INFO DRT-0033] met3 shape region query size = 1229.
[INFO DRT-0033] via3 shape region query size = 4716.
[INFO DRT-0033] met4 shape region query size = 456.
[INFO DRT-0033] via4 shape region query size = 162.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1151 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 315 unique inst patterns.
[INFO DRT-0084]   Complete 3938 groups.
#scanned instances     = 15663
#unique  instances     = 333
#stdCellGenAp          = 8661
#stdCellValidPlanarAp  = 63
#stdCellValidViaAp     = 6690
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 21369
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:48, elapsed time = 00:01:24, memory = 178.77 (MB), peak = 182.86 (MB)

Number of guides:     50941

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 52 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 54 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 17404.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 13573.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 7618.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 889.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 309.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 25331 vertical wires in 2 frboxes and 14462 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 3046 vertical wires in 2 frboxes and 4855 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 264.89 (MB), peak = 264.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.89 (MB), peak = 264.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 316.39 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:46, memory = 415.42 (MB).
    Completing 30% with 796 violations.
    elapsed time = 00:01:13, memory = 440.10 (MB).
    Completing 40% with 796 violations.
    elapsed time = 00:01:33, memory = 442.60 (MB).
    Completing 50% with 796 violations.
    elapsed time = 00:02:17, memory = 475.37 (MB).
    Completing 60% with 1644 violations.
    elapsed time = 00:02:43, memory = 476.12 (MB).
    Completing 70% with 1644 violations.
    elapsed time = 00:03:08, memory = 476.12 (MB).
    Completing 80% with 2258 violations.
    elapsed time = 00:04:38, memory = 479.46 (MB).
    Completing 90% with 2258 violations.
    elapsed time = 00:05:13, memory = 479.46 (MB).
    Completing 100% with 3007 violations.
    elapsed time = 00:05:31, memory = 479.46 (MB).
[INFO DRT-0199]   Number of violations = 4630.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      5      0      0      0      0      0
Metal Spacing       30      0    452      0    208     15      2
Min Hole             0      0      1      0      0      0      0
Recheck              0      0    974      0    559     79     11
Short                0      0   1866      3    425      0      0
[INFO DRT-0267] cpu time = 00:10:04, elapsed time = 00:05:32, memory = 712.09 (MB), peak = 712.09 (MB)
Total wire length = 238256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100626 um.
Total wire length on LAYER met2 = 100676 um.
Total wire length on LAYER met3 = 25242 um.
Total wire length on LAYER met4 = 11711 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48522.
Up-via summary (total 48522):

------------------------
 FR_MASTERSLICE        0
            li1    21351
           met1    24981
           met2     1643
           met3      547
           met4        0
------------------------
                   48522


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 4630 violations.
    elapsed time = 00:00:10, memory = 712.09 (MB).
    Completing 20% with 4630 violations.
    elapsed time = 00:00:38, memory = 712.09 (MB).
    Completing 30% with 3974 violations.
    elapsed time = 00:01:00, memory = 712.84 (MB).
    Completing 40% with 3974 violations.
    elapsed time = 00:01:25, memory = 716.09 (MB).
    Completing 50% with 3974 violations.
    elapsed time = 00:01:53, memory = 716.09 (MB).
    Completing 60% with 3190 violations.
    elapsed time = 00:02:12, memory = 716.09 (MB).
    Completing 70% with 3190 violations.
    elapsed time = 00:02:26, memory = 716.09 (MB).
    Completing 80% with 2363 violations.
    elapsed time = 00:02:52, memory = 716.09 (MB).
    Completing 90% with 2363 violations.
    elapsed time = 00:03:11, memory = 716.09 (MB).
    Completing 100% with 1560 violations.
    elapsed time = 00:03:30, memory = 716.09 (MB).
[INFO DRT-0199]   Number of violations = 1560.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    231    111     10
Short                0   1040    167      0
[INFO DRT-0267] cpu time = 00:06:44, elapsed time = 00:03:31, memory = 716.21 (MB), peak = 718.09 (MB)
Total wire length = 235991 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 99886 um.
Total wire length on LAYER met2 = 99166 um.
Total wire length on LAYER met3 = 25147 um.
Total wire length on LAYER met4 = 11789 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48079.
Up-via summary (total 48079):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24512
           met2     1667
           met3      555
           met4        0
------------------------
                   48079


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1560 violations.
    elapsed time = 00:00:12, memory = 716.21 (MB).
    Completing 20% with 1560 violations.
    elapsed time = 00:00:26, memory = 748.46 (MB).
    Completing 30% with 1560 violations.
    elapsed time = 00:00:51, memory = 716.21 (MB).
    Completing 40% with 1566 violations.
    elapsed time = 00:01:07, memory = 716.21 (MB).
    Completing 50% with 1566 violations.
    elapsed time = 00:01:34, memory = 716.21 (MB).
    Completing 60% with 1490 violations.
    elapsed time = 00:01:41, memory = 716.21 (MB).
    Completing 70% with 1490 violations.
    elapsed time = 00:02:03, memory = 716.21 (MB).
    Completing 80% with 1490 violations.
    elapsed time = 00:02:24, memory = 716.21 (MB).
    Completing 90% with 1439 violations.
    elapsed time = 00:02:50, memory = 716.32 (MB).
    Completing 100% with 1309 violations.
    elapsed time = 00:03:21, memory = 716.32 (MB).
[INFO DRT-0199]   Number of violations = 1311.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    203     81      1
Recheck              0      1      1      0
Short                0    908    115      0
[INFO DRT-0267] cpu time = 00:06:15, elapsed time = 00:03:22, memory = 717.57 (MB), peak = 748.46 (MB)
Total wire length = 235542 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 99740 um.
Total wire length on LAYER met2 = 99084 um.
Total wire length on LAYER met3 = 25115 um.
Total wire length on LAYER met4 = 11602 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48006.
Up-via summary (total 48006):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24473
           met2     1653
           met3      535
           met4        0
------------------------
                   48006


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1311 violations.
    elapsed time = 00:00:03, memory = 717.57 (MB).
    Completing 20% with 1311 violations.
    elapsed time = 00:00:16, memory = 717.57 (MB).
    Completing 30% with 963 violations.
    elapsed time = 00:00:32, memory = 717.57 (MB).
    Completing 40% with 963 violations.
    elapsed time = 00:00:38, memory = 717.59 (MB).
    Completing 50% with 963 violations.
    elapsed time = 00:00:59, memory = 717.64 (MB).
    Completing 60% with 710 violations.
    elapsed time = 00:01:14, memory = 719.46 (MB).
    Completing 70% with 710 violations.
    elapsed time = 00:01:27, memory = 719.46 (MB).
    Completing 80% with 431 violations.
    elapsed time = 00:01:38, memory = 719.46 (MB).
    Completing 90% with 431 violations.
    elapsed time = 00:02:02, memory = 719.46 (MB).
    Completing 100% with 114 violations.
    elapsed time = 00:02:24, memory = 719.46 (MB).
[INFO DRT-0199]   Number of violations = 114.
Viol/Layer        met1   met2
Metal Spacing       40      5
Short               62      7
[INFO DRT-0267] cpu time = 00:04:20, elapsed time = 00:02:25, memory = 719.46 (MB), peak = 748.46 (MB)
Total wire length = 235241 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93252 um.
Total wire length on LAYER met2 = 98482 um.
Total wire length on LAYER met3 = 31237 um.
Total wire length on LAYER met4 = 12269 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48718.
Up-via summary (total 48718):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24423
           met2     2347
           met3      603
           met4        0
------------------------
                   48718


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 114 violations.
    elapsed time = 00:00:00, memory = 719.46 (MB).
    Completing 20% with 114 violations.
    elapsed time = 00:00:01, memory = 719.46 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:07, memory = 719.46 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:07, memory = 719.46 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:15, memory = 719.53 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:17, memory = 719.53 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:17, memory = 719.53 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:19, memory = 719.53 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:19, memory = 719.53 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:28, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:28, memory = 719.53 (MB), peak = 748.46 (MB)
Total wire length = 235185 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93038 um.
Total wire length on LAYER met2 = 98417 um.
Total wire length on LAYER met3 = 31415 um.
Total wire length on LAYER met4 = 12314 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48742.
Up-via summary (total 48742):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      609
           met4        0
------------------------
                   48742


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:05, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:05, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93023 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93022 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93023 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93022 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235196 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93024 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235196 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93024 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93022 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93023 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93022 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93023 um.
Total wire length on LAYER met2 = 98418 um.
Total wire length on LAYER met3 = 31438 um.
Total wire length on LAYER met4 = 12313 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48746.
Up-via summary (total 48746):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24421
           met2     2367
           met3      613
           met4        0
------------------------
                   48746


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 719.53 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.53 (MB), peak = 748.72 (MB)
Total wire length = 235201 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93023 um.
Total wire length on LAYER met2 = 98420 um.
Total wire length on LAYER met3 = 31441 um.
Total wire length on LAYER met4 = 12316 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48752.
Up-via summary (total 48752):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24423
           met2     2369
           met3      615
           met4        0
------------------------
                   48752


[INFO DRT-0198] Complete detail routing.
Total wire length = 235201 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93023 um.
Total wire length on LAYER met2 = 98420 um.
Total wire length on LAYER met3 = 31441 um.
Total wire length on LAYER met4 = 12316 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48752.
Up-via summary (total 48752):

------------------------
 FR_MASTERSLICE        0
            li1    21345
           met1    24423
           met2     2369
           met3      615
           met4        0
------------------------
                   48752


[INFO DRT-0267] cpu time = 00:28:32, elapsed time = 00:15:41, memory = 719.53 (MB), peak = 748.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/lab4/runs/RUN_2025.06.04_20.56.52/results/routing/top.odb'…
Writing netlist to '/openlane/designs/lab4/runs/RUN_2025.06.04_20.56.52/results/routing/top.nl.v'…
Writing powered netlist to '/openlane/designs/lab4/runs/RUN_2025.06.04_20.56.52/results/routing/top.pnl.v'…
Writing layout to '/openlane/designs/lab4/runs/RUN_2025.06.04_20.56.52/results/routing/top.def'…
