Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 36c703e55f344dc6b5e250fe36242aa2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INCREMENT_PC
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MUX5
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.MUX32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.miniCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
