Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Fri Apr 19 00:01:25 2024
| Host             : DESKTOP-S44V6ID running 64-bit major release  (build 9200)
| Command          : report_power -file DNN_top_power_routed.rpt -pb DNN_top_power_summary_routed.pb -rpx DNN_top_power_routed.rpx
| Design           : DNN_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.329        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.230        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.072 |        3 |       --- |             --- |
| Slice Logic    |     0.029 |   122146 |       --- |             --- |
|   LUT as Logic |     0.027 |    52081 |     63400 |           82.15 |
|   Register     |     0.001 |    50698 |    126800 |           39.98 |
|   CARRY4       |    <0.001 |      373 |     15850 |            2.35 |
|   F7/F8 Muxes  |    <0.001 |       47 |     63400 |            0.07 |
|   Others       |     0.000 |      416 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |     0.046 |    92396 |       --- |             --- |
| Block RAM      |     0.015 |       15 |       135 |           11.11 |
| DSPs           |     0.060 |      160 |       240 |           66.67 |
| I/O            |     0.008 |       22 |       210 |           10.48 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.329 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.237 |       0.221 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clock | clock  |            20.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| DNN_top    |     0.230 |
|   IM       |     0.003 |
|   UART     |     0.036 |
|     PS1    |     0.018 |
|     UB1    |     0.018 |
|   dut      |     0.166 |
|     l1     |     0.043 |
|       n_0  |     0.001 |
|       n_1  |     0.002 |
|       n_10 |     0.001 |
|       n_11 |     0.001 |
|       n_12 |     0.002 |
|       n_13 |     0.001 |
|       n_14 |     0.001 |
|       n_15 |     0.001 |
|       n_16 |     0.001 |
|       n_17 |     0.002 |
|       n_18 |     0.001 |
|       n_19 |     0.002 |
|       n_2  |     0.001 |
|       n_20 |     0.001 |
|       n_21 |     0.002 |
|       n_22 |     0.001 |
|       n_23 |     0.002 |
|       n_24 |     0.001 |
|       n_25 |     0.001 |
|       n_26 |     0.001 |
|       n_27 |     0.002 |
|       n_28 |     0.001 |
|       n_29 |     0.001 |
|       n_3  |     0.002 |
|       n_4  |     0.001 |
|       n_5  |     0.001 |
|       n_6  |     0.001 |
|       n_7  |     0.001 |
|       n_8  |     0.001 |
|       n_9  |     0.001 |
|     l2     |     0.051 |
|       n_0  |     0.002 |
|       n_1  |     0.002 |
|       n_10 |     0.002 |
|       n_11 |     0.002 |
|       n_12 |     0.002 |
|       n_13 |     0.002 |
|       n_14 |     0.002 |
|       n_15 |     0.002 |
|       n_16 |     0.002 |
|       n_17 |     0.002 |
|       n_18 |     0.002 |
|       n_19 |     0.002 |
|       n_2  |     0.002 |
|       n_20 |     0.002 |
|       n_21 |     0.002 |
|       n_22 |     0.002 |
|       n_23 |     0.002 |
|       n_24 |     0.002 |
|       n_25 |     0.002 |
|       n_26 |     0.002 |
|       n_27 |     0.002 |
|       n_28 |     0.002 |
|       n_29 |     0.002 |
|       n_3  |     0.002 |
|       n_4  |     0.002 |
|       n_5  |     0.002 |
|       n_6  |     0.002 |
|       n_7  |     0.002 |
|       n_8  |     0.002 |
|       n_9  |     0.002 |
|     l3     |     0.017 |
|       n_0  |     0.002 |
|       n_1  |     0.002 |
|       n_2  |     0.002 |
|       n_3  |     0.002 |
|       n_4  |     0.002 |
|       n_5  |     0.002 |
|       n_6  |     0.002 |
|       n_7  |     0.002 |
|       n_8  |     0.002 |
|       n_9  |     0.002 |
|     l4     |     0.018 |
|       n_0  |     0.002 |
|       n_1  |     0.002 |
|       n_2  |     0.002 |
|       n_3  |     0.002 |
|       n_4  |     0.002 |
|       n_5  |     0.002 |
|       n_6  |     0.002 |
|       n_7  |     0.002 |
|       n_8  |     0.002 |
|       n_9  |     0.002 |
|     mFind  |     0.002 |
+------------+-----------+


