# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do 2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {2.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:26:46 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." 2.vo 
# -- Compiling module sop
# -- Compiling module hard_block
# 
# Top level modules:
# 	sop
# End time: 10:26:46 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.sop -L altera_ver -L fiftyfivenm_ver
# vsim -gui -l msim_transcript work.sop -L altera_ver -L fiftyfivenm_ver 
# Start time: 10:27:09 on Apr 28,2023
# Loading work.sop
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3017) 2.vo(355): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /sop/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) 2.vo(355): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) 2.vo(378): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /sop/\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) 2.vo(378): [TFMPC] - Missing connection for port 'clk_dft'.
add wave -position end  sim:/sop/HEX0
add wave -position end  sim:/sop/SW
force -drive sim:/sop/SW 000 0
run 20ns
force -freeze sim:/sop/SW 001 0
run 20ns
force -freeze sim:/sop/SW 010 0
run 20ns
force -freeze sim:/sop/SW 011 0
run 20ns
force -freeze sim:/sop/SW 100 0
run 20ns
force -freeze sim:/sop/SW 101 0
run 20ns
force -freeze sim:/sop/SW 110 0
run 20ns
force -freeze sim:/sop/SW 111 0
run 20ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/liuser/Documents/eec18/2/simulation/modelsim/wave.do
# End time: 10:31:56 on Apr 28,2023, Elapsed time: 0:04:47
# Errors: 0, Warnings: 4
