
dac_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044a8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08004630  08004630  00005630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004838  08004838  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004838  08004838  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004838  08004838  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004838  08004838  00005838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800483c  0800483c  0000583c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004840  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  2000000c  0800484c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  0800484c  00006328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad41  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002022  00000000  00000000  00010d7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  00012da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b2  00000000  00000000  00013910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc98  00000000  00000000  000141c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec9a  00000000  00000000  0002fe5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2d06  00000000  00000000  0003eaf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e17fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031f0  00000000  00000000  000e1840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000e4a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004618 	.word	0x08004618

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004618 	.word	0x08004618

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac_ch1;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b0a:	1d3b      	adds	r3, r7, #4
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000b14:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <MX_DAC_Init+0x4c>)
 8000b16:	4a0f      	ldr	r2, [pc, #60]	@ (8000b54 <MX_DAC_Init+0x50>)
 8000b18:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000b1a:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <MX_DAC_Init+0x4c>)
 8000b1c:	f000 fc37 	bl	800138e <HAL_DAC_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_DAC_Init+0x26>
  {
    Error_Handler();
 8000b26:	f000 f9b1 	bl	8000e8c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000b2a:	2324      	movs	r3, #36	@ 0x24
 8000b2c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	2200      	movs	r2, #0
 8000b36:	4619      	mov	r1, r3
 8000b38:	4805      	ldr	r0, [pc, #20]	@ (8000b50 <MX_DAC_Init+0x4c>)
 8000b3a:	f000 fcd7 	bl	80014ec <HAL_DAC_ConfigChannel>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 8000b44:	f000 f9a2 	bl	8000e8c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000028 	.word	0x20000028
 8000b54:	40007400 	.word	0x40007400

08000b58 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2c      	ldr	r2, [pc, #176]	@ (8000c28 <HAL_DAC_MspInit+0xd0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d152      	bne.n	8000c20 <HAL_DAC_MspInit+0xc8>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000b7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c2c <HAL_DAC_MspInit+0xd4>)
 8000b7c:	69db      	ldr	r3, [r3, #28]
 8000b7e:	4a2b      	ldr	r2, [pc, #172]	@ (8000c2c <HAL_DAC_MspInit+0xd4>)
 8000b80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b84:	61d3      	str	r3, [r2, #28]
 8000b86:	4b29      	ldr	r3, [pc, #164]	@ (8000c2c <HAL_DAC_MspInit+0xd4>)
 8000b88:	69db      	ldr	r3, [r3, #28]
 8000b8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b92:	4b26      	ldr	r3, [pc, #152]	@ (8000c2c <HAL_DAC_MspInit+0xd4>)
 8000b94:	695b      	ldr	r3, [r3, #20]
 8000b96:	4a25      	ldr	r2, [pc, #148]	@ (8000c2c <HAL_DAC_MspInit+0xd4>)
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b9c:	6153      	str	r3, [r2, #20]
 8000b9e:	4b23      	ldr	r3, [pc, #140]	@ (8000c2c <HAL_DAC_MspInit+0xd4>)
 8000ba0:	695b      	ldr	r3, [r3, #20]
 8000ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000baa:	2310      	movs	r3, #16
 8000bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bae:	2303      	movs	r3, #3
 8000bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0314 	add.w	r3, r7, #20
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f000 feae 	bl	8001920 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bc6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c34 <HAL_DAC_MspInit+0xdc>)
 8000bc8:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bca:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bcc:	2210      	movs	r2, #16
 8000bce:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bd0:	4b17      	ldr	r3, [pc, #92]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000bd6:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bd8:	2280      	movs	r2, #128	@ 0x80
 8000bda:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bdc:	4b14      	ldr	r3, [pc, #80]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bde:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000be2:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000be4:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000be6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bea:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8000bec:	4b10      	ldr	r3, [pc, #64]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bee:	2220      	movs	r2, #32
 8000bf0:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8000bf8:	480d      	ldr	r0, [pc, #52]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000bfa:	f000 fcfa 	bl	80015f2 <HAL_DMA_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_DAC_MspInit+0xb0>
    {
      Error_Handler();
 8000c04:	f000 f942 	bl	8000e8c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8000c08:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <HAL_DAC_MspInit+0xe0>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c38 <HAL_DAC_MspInit+0xe0>)
 8000c0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c12:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac_ch1);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a06      	ldr	r2, [pc, #24]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000c18:	609a      	str	r2, [r3, #8]
 8000c1a:	4a05      	ldr	r2, [pc, #20]	@ (8000c30 <HAL_DAC_MspInit+0xd8>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000c20:	bf00      	nop
 8000c22:	3728      	adds	r7, #40	@ 0x28
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40007400 	.word	0x40007400
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	2000003c 	.word	0x2000003c
 8000c34:	40020030 	.word	0x40020030
 8000c38:	40010000 	.word	0x40010000

08000c3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c42:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <MX_DMA_Init+0x38>)
 8000c44:	695b      	ldr	r3, [r3, #20]
 8000c46:	4a0b      	ldr	r2, [pc, #44]	@ (8000c74 <MX_DMA_Init+0x38>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	6153      	str	r3, [r2, #20]
 8000c4e:	4b09      	ldr	r3, [pc, #36]	@ (8000c74 <MX_DMA_Init+0x38>)
 8000c50:	695b      	ldr	r3, [r3, #20]
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	200d      	movs	r0, #13
 8000c60:	f000 fb5f 	bl	8001322 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c64:	200d      	movs	r0, #13
 8000c66:	f000 fb78 	bl	800135a <HAL_NVIC_EnableIRQ>

}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40021000 	.word	0x40021000

08000c78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7e:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000c80:	695b      	ldr	r3, [r3, #20]
 8000c82:	4a14      	ldr	r2, [pc, #80]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000c84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c88:	6153      	str	r3, [r2, #20]
 8000c8a:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c96:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000c9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ca0:	6153      	str	r3, [r2, #20]
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000caa:	60bb      	str	r3, [r7, #8]
 8000cac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cae:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	4a08      	ldr	r2, [pc, #32]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb8:	6153      	str	r3, [r2, #20]
 8000cba:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_GPIO_Init+0x5c>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]

}
 8000cc6:	bf00      	nop
 8000cc8:	3714      	adds	r7, #20
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <get_sineval>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void get_sineval()
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
	for(int i=0;i<100;i++)
 8000cde:	2300      	movs	r3, #0
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	e051      	b.n	8000d88 <get_sineval+0xb0>
	{
		sin_Val[i] = (sin(i*2*PI/100) + 1)*(4096/2);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fbbf 	bl	800046c <__aeabi_i2d>
 8000cee:	a331      	add	r3, pc, #196	@ (adr r3, 8000db4 <get_sineval+0xdc>)
 8000cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cf4:	f7ff fc24 	bl	8000540 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4610      	mov	r0, r2
 8000cfe:	4619      	mov	r1, r3
 8000d00:	f04f 0200 	mov.w	r2, #0
 8000d04:	4b24      	ldr	r3, [pc, #144]	@ (8000d98 <get_sineval+0xc0>)
 8000d06:	f7ff fd45 	bl	8000794 <__aeabi_ddiv>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	ec43 2b17 	vmov	d7, r2, r3
 8000d12:	eeb0 0a47 	vmov.f32	s0, s14
 8000d16:	eef0 0a67 	vmov.f32	s1, s15
 8000d1a:	f002 fc59 	bl	80035d0 <sin>
 8000d1e:	ec51 0b10 	vmov	r0, r1, d0
 8000d22:	f04f 0200 	mov.w	r2, #0
 8000d26:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <get_sineval+0xc4>)
 8000d28:	f7ff fa54 	bl	80001d4 <__adddf3>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	460b      	mov	r3, r1
 8000d30:	4610      	mov	r0, r2
 8000d32:	4619      	mov	r1, r3
 8000d34:	f04f 0200 	mov.w	r2, #0
 8000d38:	4b19      	ldr	r3, [pc, #100]	@ (8000da0 <get_sineval+0xc8>)
 8000d3a:	f7ff fc01 	bl	8000540 <__aeabi_dmul>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	460b      	mov	r3, r1
 8000d42:	4610      	mov	r0, r2
 8000d44:	4619      	mov	r1, r3
 8000d46:	f7ff febd 	bl	8000ac4 <__aeabi_d2uiz>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	b299      	uxth	r1, r3
 8000d4e:	4a15      	ldr	r2, [pc, #84]	@ (8000da4 <get_sineval+0xcc>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		voltage[i] = (sin_Val[i] * 3.3f) / 4095.0f;
 8000d56:	4a13      	ldr	r2, [pc, #76]	@ (8000da4 <get_sineval+0xcc>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d5e:	ee07 3a90 	vmov	s15, r3
 8000d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d66:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000da8 <get_sineval+0xd0>
 8000d6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d6e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000dac <get_sineval+0xd4>
 8000d72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d76:	4a0e      	ldr	r2, [pc, #56]	@ (8000db0 <get_sineval+0xd8>)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0;i<100;i++)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3301      	adds	r3, #1
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b63      	cmp	r3, #99	@ 0x63
 8000d8c:	ddaa      	ble.n	8000ce4 <get_sineval+0xc>
	}
}
 8000d8e:	bf00      	nop
 8000d90:	bf00      	nop
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40590000 	.word	0x40590000
 8000d9c:	3ff00000 	.word	0x3ff00000
 8000da0:	40a00000 	.word	0x40a00000
 8000da4:	20000080 	.word	0x20000080
 8000da8:	40533333 	.word	0x40533333
 8000dac:	457ff000 	.word	0x457ff000
 8000db0:	20000148 	.word	0x20000148
 8000db4:	4d12d84a 	.word	0x4d12d84a
 8000db8:	400921fb 	.word	0x400921fb

08000dbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc2:	f000 f96d 	bl	80010a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc6:	f000 f81d 	bl	8000e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dca:	f7ff ff55 	bl	8000c78 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dce:	f7ff ff35 	bl	8000c3c <MX_DMA_Init>
  MX_DAC_Init();
 8000dd2:	f7ff fe97 	bl	8000b04 <MX_DAC_Init>
  MX_TIM2_Init();
 8000dd6:	f000 f8cf 	bl	8000f78 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  get_sineval();
 8000dda:	f7ff ff7d 	bl	8000cd8 <get_sineval>
  HAL_TIM_Base_Start(&htim2);
 8000dde:	4806      	ldr	r0, [pc, #24]	@ (8000df8 <main+0x3c>)
 8000de0:	f002 f938 	bl	8003054 <HAL_TIM_Base_Start>
  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t *)sin_Val, 100, DAC_ALIGN_12B_R);
 8000de4:	2300      	movs	r3, #0
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	2364      	movs	r3, #100	@ 0x64
 8000dea:	4a04      	ldr	r2, [pc, #16]	@ (8000dfc <main+0x40>)
 8000dec:	2100      	movs	r1, #0
 8000dee:	4804      	ldr	r0, [pc, #16]	@ (8000e00 <main+0x44>)
 8000df0:	f000 fb0e 	bl	8001410 <HAL_DAC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <main+0x38>
 8000df8:	200002d8 	.word	0x200002d8
 8000dfc:	20000080 	.word	0x20000080
 8000e00:	20000028 	.word	0x20000028

08000e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b090      	sub	sp, #64	@ 0x40
 8000e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0a:	f107 0318 	add.w	r3, r7, #24
 8000e0e:	2228      	movs	r2, #40	@ 0x28
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f002 fbae 	bl	8003574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e26:	2301      	movs	r3, #1
 8000e28:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e2e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e30:	2300      	movs	r3, #0
 8000e32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e34:	2301      	movs	r3, #1
 8000e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e42:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e48:	f107 0318 	add.w	r3, r7, #24
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f000 fed9 	bl	8001c04 <HAL_RCC_OscConfig>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e58:	f000 f818 	bl	8000e8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e5c:	230f      	movs	r3, #15
 8000e5e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e60:	2302      	movs	r3, #2
 8000e62:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	2101      	movs	r1, #1
 8000e74:	4618      	mov	r0, r3
 8000e76:	f001 fed3 	bl	8002c20 <HAL_RCC_ClockConfig>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000e80:	f000 f804 	bl	8000e8c <Error_Handler>
  }
}
 8000e84:	bf00      	nop
 8000e86:	3740      	adds	r7, #64	@ 0x40
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e90:	b672      	cpsid	i
}
 8000e92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <Error_Handler+0x8>

08000e98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000edc <HAL_MspInit+0x44>)
 8000ea0:	699b      	ldr	r3, [r3, #24]
 8000ea2:	4a0e      	ldr	r2, [pc, #56]	@ (8000edc <HAL_MspInit+0x44>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	6193      	str	r3, [r2, #24]
 8000eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <HAL_MspInit+0x44>)
 8000eac:	699b      	ldr	r3, [r3, #24]
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eb6:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <HAL_MspInit+0x44>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	4a08      	ldr	r2, [pc, #32]	@ (8000edc <HAL_MspInit+0x44>)
 8000ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec0:	61d3      	str	r3, [r2, #28]
 8000ec2:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <HAL_MspInit+0x44>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eca:	603b      	str	r3, [r7, #0]
 8000ecc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ece:	2007      	movs	r0, #7
 8000ed0:	f000 fa1c 	bl	800130c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40021000 	.word	0x40021000

08000ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <NMI_Handler+0x4>

08000ee8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <HardFault_Handler+0x4>

08000ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <MemManage_Handler+0x4>

08000ef8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <BusFault_Handler+0x4>

08000f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <UsageFault_Handler+0x4>

08000f08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f36:	f000 f8f9 	bl	800112c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8000f44:	4802      	ldr	r0, [pc, #8]	@ (8000f50 <DMA1_Channel3_IRQHandler+0x10>)
 8000f46:	f000 fbfa 	bl	800173e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	2000003c 	.word	0x2000003c

08000f54 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <SystemInit+0x20>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f5e:	4a05      	ldr	r2, [pc, #20]	@ (8000f74 <SystemInit+0x20>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7e:	f107 0310 	add.w	r3, r7, #16
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f96:	4b1d      	ldr	r3, [pc, #116]	@ (800100c <MX_TIM2_Init+0x94>)
 8000f98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f9c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 36-1;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fa0:	2223      	movs	r2, #35	@ 0x23
 8000fa2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fac:	2263      	movs	r2, #99	@ 0x63
 8000fae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb0:	4b16      	ldr	r3, [pc, #88]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fbc:	4813      	ldr	r0, [pc, #76]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fbe:	f001 fff1 	bl	8002fa4 <HAL_TIM_Base_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fc8:	f7ff ff60 	bl	8000e8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fd2:	f107 0310 	add.w	r3, r7, #16
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	480c      	ldr	r0, [pc, #48]	@ (800100c <MX_TIM2_Init+0x94>)
 8000fda:	f002 f887 	bl	80030ec <HAL_TIM_ConfigClockSource>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fe4:	f7ff ff52 	bl	8000e8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fe8:	2320      	movs	r3, #32
 8000fea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4805      	ldr	r0, [pc, #20]	@ (800100c <MX_TIM2_Init+0x94>)
 8000ff6:	f002 fa57 	bl	80034a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001000:	f7ff ff44 	bl	8000e8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	3720      	adds	r7, #32
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	200002d8 	.word	0x200002d8

08001010 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001020:	d10b      	bne.n	800103a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001022:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <HAL_TIM_Base_MspInit+0x38>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	4a08      	ldr	r2, [pc, #32]	@ (8001048 <HAL_TIM_Base_MspInit+0x38>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	61d3      	str	r3, [r2, #28]
 800102e:	4b06      	ldr	r3, [pc, #24]	@ (8001048 <HAL_TIM_Base_MspInit+0x38>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800103a:	bf00      	nop
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40021000 	.word	0x40021000

0800104c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800104c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001084 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001050:	f7ff ff80 	bl	8000f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001054:	480c      	ldr	r0, [pc, #48]	@ (8001088 <LoopForever+0x6>)
  ldr r1, =_edata
 8001056:	490d      	ldr	r1, [pc, #52]	@ (800108c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001058:	4a0d      	ldr	r2, [pc, #52]	@ (8001090 <LoopForever+0xe>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800105c:	e002      	b.n	8001064 <LoopCopyDataInit>

0800105e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001062:	3304      	adds	r3, #4

08001064 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001068:	d3f9      	bcc.n	800105e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800106a:	4a0a      	ldr	r2, [pc, #40]	@ (8001094 <LoopForever+0x12>)
  ldr r4, =_ebss
 800106c:	4c0a      	ldr	r4, [pc, #40]	@ (8001098 <LoopForever+0x16>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001070:	e001      	b.n	8001076 <LoopFillZerobss>

08001072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001074:	3204      	adds	r2, #4

08001076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001078:	d3fb      	bcc.n	8001072 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800107a:	f002 fa83 	bl	8003584 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800107e:	f7ff fe9d 	bl	8000dbc <main>

08001082 <LoopForever>:

LoopForever:
    b LoopForever
 8001082:	e7fe      	b.n	8001082 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001084:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800108c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001090:	08004840 	.word	0x08004840
  ldr r2, =_sbss
 8001094:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001098:	20000328 	.word	0x20000328

0800109c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800109c:	e7fe      	b.n	800109c <ADC1_IRQHandler>
	...

080010a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <HAL_Init+0x28>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <HAL_Init+0x28>)
 80010aa:	f043 0310 	orr.w	r3, r3, #16
 80010ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 f92b 	bl	800130c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f808 	bl	80010cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010bc:	f7ff feec 	bl	8000e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40022000 	.word	0x40022000

080010cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <HAL_InitTick+0x54>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <HAL_InitTick+0x58>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	4619      	mov	r1, r3
 80010de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f943 	bl	8001376 <HAL_SYSTICK_Config>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00e      	b.n	8001118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b0f      	cmp	r3, #15
 80010fe:	d80a      	bhi.n	8001116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001100:	2200      	movs	r2, #0
 8001102:	6879      	ldr	r1, [r7, #4]
 8001104:	f04f 30ff 	mov.w	r0, #4294967295
 8001108:	f000 f90b 	bl	8001322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800110c:	4a06      	ldr	r2, [pc, #24]	@ (8001128 <HAL_InitTick+0x5c>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
 8001114:	e000      	b.n	8001118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000000 	.word	0x20000000
 8001124:	20000008 	.word	0x20000008
 8001128:	20000004 	.word	0x20000004

0800112c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001130:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_IncTick+0x20>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	461a      	mov	r2, r3
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x24>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4413      	add	r3, r2
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <HAL_IncTick+0x24>)
 800113e:	6013      	str	r3, [r2, #0]
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000008 	.word	0x20000008
 8001150:	20000324 	.word	0x20000324

08001154 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  return uwTick;  
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_GetTick+0x14>)
 800115a:	681b      	ldr	r3, [r3, #0]
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	20000324 	.word	0x20000324

0800116c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001194:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	@ (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	db0b      	blt.n	80011fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 021f 	and.w	r2, r3, #31
 80011e8:	4907      	ldr	r1, [pc, #28]	@ (8001208 <__NVIC_EnableIRQ+0x38>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	2001      	movs	r0, #1
 80011f2:	fa00 f202 	lsl.w	r2, r0, r2
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000e100 	.word	0xe000e100

0800120c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db0a      	blt.n	8001236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	b2da      	uxtb	r2, r3
 8001224:	490c      	ldr	r1, [pc, #48]	@ (8001258 <__NVIC_SetPriority+0x4c>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	0112      	lsls	r2, r2, #4
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	440b      	add	r3, r1
 8001230:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001234:	e00a      	b.n	800124c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4908      	ldr	r1, [pc, #32]	@ (800125c <__NVIC_SetPriority+0x50>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	3b04      	subs	r3, #4
 8001244:	0112      	lsls	r2, r2, #4
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	440b      	add	r3, r1
 800124a:	761a      	strb	r2, [r3, #24]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000e100 	.word	0xe000e100
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	@ 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f1c3 0307 	rsb	r3, r3, #7
 800127a:	2b04      	cmp	r3, #4
 800127c:	bf28      	it	cs
 800127e:	2304      	movcs	r3, #4
 8001280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3304      	adds	r3, #4
 8001286:	2b06      	cmp	r3, #6
 8001288:	d902      	bls.n	8001290 <NVIC_EncodePriority+0x30>
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3b03      	subs	r3, #3
 800128e:	e000      	b.n	8001292 <NVIC_EncodePriority+0x32>
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	f04f 32ff 	mov.w	r2, #4294967295
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	401a      	ands	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43d9      	mvns	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	4313      	orrs	r3, r2
         );
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3724      	adds	r7, #36	@ 0x24
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012d8:	d301      	bcc.n	80012de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012da:	2301      	movs	r3, #1
 80012dc:	e00f      	b.n	80012fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012de:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <SysTick_Config+0x40>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e6:	210f      	movs	r1, #15
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ec:	f7ff ff8e 	bl	800120c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f0:	4b05      	ldr	r3, [pc, #20]	@ (8001308 <SysTick_Config+0x40>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f6:	4b04      	ldr	r3, [pc, #16]	@ (8001308 <SysTick_Config+0x40>)
 80012f8:	2207      	movs	r2, #7
 80012fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	e000e010 	.word	0xe000e010

0800130c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff29 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	4603      	mov	r3, r0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001334:	f7ff ff3e 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 8001338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	6978      	ldr	r0, [r7, #20]
 8001340:	f7ff ff8e 	bl	8001260 <NVIC_EncodePriority>
 8001344:	4602      	mov	r2, r0
 8001346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff5d 	bl	800120c <__NVIC_SetPriority>
}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff31 	bl	80011d0 <__NVIC_EnableIRQ>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ffa2 	bl	80012c8 <SysTick_Config>
 8001384:	4603      	mov	r3, r0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e014      	b.n	80013ca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	791b      	ldrb	r3, [r3, #4]
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d105      	bne.n	80013b6 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2200      	movs	r2, #0
 80013ae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff fbd1 	bl	8000b58 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2202      	movs	r2, #2
 80013ba:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2201      	movs	r2, #1
 80013c6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
 800141c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	795b      	ldrb	r3, [r3, #5]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d101      	bne.n	800142e <HAL_DAC_Start_DMA+0x1e>
 800142a:	2302      	movs	r3, #2
 800142c:	e053      	b.n	80014d6 <HAL_DAC_Start_DMA+0xc6>
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2201      	movs	r2, #1
 8001432:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2202      	movs	r2, #2
 8001438:	711a      	strb	r2, [r3, #4]
    
  /* Set the DMA transfer complete callback for channel1 */
  hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	4a28      	ldr	r2, [pc, #160]	@ (80014e0 <HAL_DAC_Start_DMA+0xd0>)
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set the DMA half transfer complete callback for channel1 */
  hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	4a27      	ldr	r2, [pc, #156]	@ (80014e4 <HAL_DAC_Start_DMA+0xd4>)
 8001448:	62da      	str	r2, [r3, #44]	@ 0x2c
    
  /* Set the DMA error callback for channel1 */
  hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	4a26      	ldr	r2, [pc, #152]	@ (80014e8 <HAL_DAC_Start_DMA+0xd8>)
 8001450:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Enable the selected DAC channel1 DMA request */
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001460:	601a      	str	r2, [r3, #0]
    
  /* Case of use of channel 1U */
  switch(Alignment)
 8001462:	6a3b      	ldr	r3, [r7, #32]
 8001464:	2b08      	cmp	r3, #8
 8001466:	d013      	beq.n	8001490 <HAL_DAC_Start_DMA+0x80>
 8001468:	6a3b      	ldr	r3, [r7, #32]
 800146a:	2b08      	cmp	r3, #8
 800146c:	d815      	bhi.n	800149a <HAL_DAC_Start_DMA+0x8a>
 800146e:	6a3b      	ldr	r3, [r7, #32]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <HAL_DAC_Start_DMA+0x6c>
 8001474:	6a3b      	ldr	r3, [r7, #32]
 8001476:	2b04      	cmp	r3, #4
 8001478:	d005      	beq.n	8001486 <HAL_DAC_Start_DMA+0x76>
    case DAC_ALIGN_8B_R:
      /* Get DHR8R1 address */
      tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
      break;
    default:
      break;
 800147a:	e00e      	b.n	800149a <HAL_DAC_Start_DMA+0x8a>
      tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	3308      	adds	r3, #8
 8001482:	617b      	str	r3, [r7, #20]
      break;
 8001484:	e00a      	b.n	800149c <HAL_DAC_Start_DMA+0x8c>
      tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	330c      	adds	r3, #12
 800148c:	617b      	str	r3, [r7, #20]
      break;
 800148e:	e005      	b.n	800149c <HAL_DAC_Start_DMA+0x8c>
      tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	3310      	adds	r3, #16
 8001496:	617b      	str	r3, [r7, #20]
      break;
 8001498:	e000      	b.n	800149c <HAL_DAC_Start_DMA+0x8c>
      break;
 800149a:	bf00      	nop
  }
  
  /* Enable the DMA Channel */
  /* Enable the DAC DMA underrun interrupt */
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80014aa:	601a      	str	r2, [r3, #0]

  /* Enable the DMA Channel */
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	6898      	ldr	r0, [r3, #8]
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	f000 f8e3 	bl	8001680 <HAL_DMA_Start_IT>
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2200      	movs	r2, #0
 80014be:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel); 
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	2201      	movs	r2, #1
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	409a      	lsls	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]
 
  /* Return function status */
  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3718      	adds	r7, #24
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	08001587 	.word	0x08001587
 80014e4:	080015a9 	.word	0x080015a9
 80014e8:	080015c5 	.word	0x080015c5

080014ec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b087      	sub	sp, #28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	2300      	movs	r3, #0
 80014fe:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	795b      	ldrb	r3, [r3, #5]
 8001504:	2b01      	cmp	r3, #1
 8001506:	d101      	bne.n	800150c <HAL_DAC_ConfigChannel+0x20>
 8001508:	2302      	movs	r3, #2
 800150a:	e036      	b.n	800157a <HAL_DAC_ConfigChannel+0x8e>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2201      	movs	r2, #1
 8001510:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2202      	movs	r2, #2
 8001516:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001520:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43db      	mvns	r3, r3
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	4013      	ands	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	4313      	orrs	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	4313      	orrs	r3, r2
 800154a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6819      	ldr	r1, [r3, #0]
 800155a:	22c0      	movs	r2, #192	@ 0xc0
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43da      	mvns	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	400a      	ands	r2, r1
 800156a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2201      	movs	r2, #1
 8001570:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2200      	movs	r2, #0
 8001576:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	371c      	adds	r7, #28
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b084      	sub	sp, #16
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001592:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8001594:	68f8      	ldr	r0, [r7, #12]
 8001596:	f7ff ff1c 	bl	80013d2 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2201      	movs	r2, #1
 800159e:	711a      	strb	r2, [r3, #4]
}
 80015a0:	bf00      	nop
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b4:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f7ff ff15 	bl	80013e6 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 80015bc:	bf00      	nop
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d0:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	691b      	ldr	r3, [r3, #16]
 80015d6:	f043 0204 	orr.w	r2, r3, #4
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80015de:	68f8      	ldr	r0, [r7, #12]
 80015e0:	f7ff ff0b 	bl	80013fa <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2201      	movs	r2, #1
 80015e8:	711a      	strb	r2, [r3, #4]
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d101      	bne.n	8001608 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e037      	b.n	8001678 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2202      	movs	r2, #2
 800160c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800161e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001622:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800162c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001638:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695b      	ldr	r3, [r3, #20]
 800163e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001644:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	4313      	orrs	r3, r2
 8001650:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f940 	bl	80018e0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2201      	movs	r2, #1
 800166a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
 800168c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800168e:	2300      	movs	r3, #0
 8001690:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d101      	bne.n	80016a0 <HAL_DMA_Start_IT+0x20>
 800169c:	2302      	movs	r3, #2
 800169e:	e04a      	b.n	8001736 <HAL_DMA_Start_IT+0xb6>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d13a      	bne.n	8001728 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2202      	movs	r2, #2
 80016b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2200      	movs	r2, #0
 80016be:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f022 0201 	bic.w	r2, r2, #1
 80016ce:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	68b9      	ldr	r1, [r7, #8]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f000 f8d4 	bl	8001884 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d008      	beq.n	80016f6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f042 020e 	orr.w	r2, r2, #14
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	e00f      	b.n	8001716 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f042 020a 	orr.w	r2, r2, #10
 8001704:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 0204 	bic.w	r2, r2, #4
 8001714:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f042 0201 	orr.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	e005      	b.n	8001734 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001730:	2302      	movs	r3, #2
 8001732:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001734:	7dfb      	ldrb	r3, [r7, #23]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175a:	2204      	movs	r2, #4
 800175c:	409a      	lsls	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4013      	ands	r3, r2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d024      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x72>
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	d01f      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0320 	and.w	r3, r3, #32
 800177a:	2b00      	cmp	r3, #0
 800177c:	d107      	bne.n	800178e <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 0204 	bic.w	r2, r2, #4
 800178c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001796:	2104      	movs	r1, #4
 8001798:	fa01 f202 	lsl.w	r2, r1, r2
 800179c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d06a      	beq.n	800187c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80017ae:	e065      	b.n	800187c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	2202      	movs	r2, #2
 80017b6:	409a      	lsls	r2, r3
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d02c      	beq.n	800181a <HAL_DMA_IRQHandler+0xdc>
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d027      	beq.n	800181a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0320 	and.w	r3, r3, #32
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d10b      	bne.n	80017f0 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 020a 	bic.w	r2, r2, #10
 80017e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f8:	2102      	movs	r1, #2
 80017fa:	fa01 f202 	lsl.w	r2, r1, r2
 80017fe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180c:	2b00      	cmp	r3, #0
 800180e:	d035      	beq.n	800187c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001818:	e030      	b.n	800187c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	2208      	movs	r2, #8
 8001820:	409a      	lsls	r2, r3
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4013      	ands	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d028      	beq.n	800187c <HAL_DMA_IRQHandler+0x13e>
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	2b00      	cmp	r3, #0
 8001832:	d023      	beq.n	800187c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f022 020e 	bic.w	r2, r2, #14
 8001842:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800184c:	2101      	movs	r1, #1
 800184e:	fa01 f202 	lsl.w	r2, r1, r2
 8001852:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2201      	movs	r2, #1
 8001858:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2201      	movs	r2, #1
 800185e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	2b00      	cmp	r3, #0
 8001870:	d004      	beq.n	800187c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	4798      	blx	r3
    }
  }
}
 800187a:	e7ff      	b.n	800187c <HAL_DMA_IRQHandler+0x13e>
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
 8001890:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800189a:	2101      	movs	r1, #1
 800189c:	fa01 f202 	lsl.w	r2, r1, r2
 80018a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2b10      	cmp	r3, #16
 80018b0:	d108      	bne.n	80018c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80018c2:	e007      	b.n	80018d4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	60da      	str	r2, [r3, #12]
}
 80018d4:	bf00      	nop
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <DMA_CalcBaseAndBitshift+0x34>)
 80018f0:	4413      	add	r3, r2
 80018f2:	4a09      	ldr	r2, [pc, #36]	@ (8001918 <DMA_CalcBaseAndBitshift+0x38>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	091b      	lsrs	r3, r3, #4
 80018fa:	009a      	lsls	r2, r3, #2
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a06      	ldr	r2, [pc, #24]	@ (800191c <DMA_CalcBaseAndBitshift+0x3c>)
 8001904:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	bffdfff8 	.word	0xbffdfff8
 8001918:	cccccccd 	.word	0xcccccccd
 800191c:	40020000 	.word	0x40020000

08001920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001920:	b480      	push	{r7}
 8001922:	b087      	sub	sp, #28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800192e:	e14e      	b.n	8001bce <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2101      	movs	r1, #1
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	4013      	ands	r3, r2
 800193e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 8140 	beq.w	8001bc8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f003 0303 	and.w	r3, r3, #3
 8001950:	2b01      	cmp	r3, #1
 8001952:	d005      	beq.n	8001960 <HAL_GPIO_Init+0x40>
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d130      	bne.n	80019c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	2203      	movs	r2, #3
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43db      	mvns	r3, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001996:	2201      	movs	r2, #1
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	091b      	lsrs	r3, r3, #4
 80019ac:	f003 0201 	and.w	r2, r3, #1
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f003 0303 	and.w	r3, r3, #3
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d017      	beq.n	80019fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	2203      	movs	r2, #3
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43db      	mvns	r3, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4013      	ands	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	689a      	ldr	r2, [r3, #8]
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d123      	bne.n	8001a52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	08da      	lsrs	r2, r3, #3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	3208      	adds	r2, #8
 8001a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	220f      	movs	r2, #15
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	691a      	ldr	r2, [r3, #16]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	08da      	lsrs	r2, r3, #3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3208      	adds	r2, #8
 8001a4c:	6939      	ldr	r1, [r7, #16]
 8001a4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	4013      	ands	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 0203 	and.w	r2, r3, #3
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 809a 	beq.w	8001bc8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a94:	4b55      	ldr	r3, [pc, #340]	@ (8001bec <HAL_GPIO_Init+0x2cc>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	4a54      	ldr	r2, [pc, #336]	@ (8001bec <HAL_GPIO_Init+0x2cc>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	6193      	str	r3, [r2, #24]
 8001aa0:	4b52      	ldr	r3, [pc, #328]	@ (8001bec <HAL_GPIO_Init+0x2cc>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001aac:	4a50      	ldr	r2, [pc, #320]	@ (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	089b      	lsrs	r3, r3, #2
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	220f      	movs	r2, #15
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	4013      	ands	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ad6:	d013      	beq.n	8001b00 <HAL_GPIO_Init+0x1e0>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a46      	ldr	r2, [pc, #280]	@ (8001bf4 <HAL_GPIO_Init+0x2d4>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d00d      	beq.n	8001afc <HAL_GPIO_Init+0x1dc>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a45      	ldr	r2, [pc, #276]	@ (8001bf8 <HAL_GPIO_Init+0x2d8>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d007      	beq.n	8001af8 <HAL_GPIO_Init+0x1d8>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a44      	ldr	r2, [pc, #272]	@ (8001bfc <HAL_GPIO_Init+0x2dc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d101      	bne.n	8001af4 <HAL_GPIO_Init+0x1d4>
 8001af0:	2303      	movs	r3, #3
 8001af2:	e006      	b.n	8001b02 <HAL_GPIO_Init+0x1e2>
 8001af4:	2305      	movs	r3, #5
 8001af6:	e004      	b.n	8001b02 <HAL_GPIO_Init+0x1e2>
 8001af8:	2302      	movs	r3, #2
 8001afa:	e002      	b.n	8001b02 <HAL_GPIO_Init+0x1e2>
 8001afc:	2301      	movs	r3, #1
 8001afe:	e000      	b.n	8001b02 <HAL_GPIO_Init+0x1e2>
 8001b00:	2300      	movs	r3, #0
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	f002 0203 	and.w	r2, r2, #3
 8001b08:	0092      	lsls	r2, r2, #2
 8001b0a:	4093      	lsls	r3, r2
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b12:	4937      	ldr	r1, [pc, #220]	@ (8001bf0 <HAL_GPIO_Init+0x2d0>)
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	089b      	lsrs	r3, r3, #2
 8001b18:	3302      	adds	r3, #2
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b20:	4b37      	ldr	r3, [pc, #220]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b44:	4a2e      	ldr	r2, [pc, #184]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b6e:	4a24      	ldr	r2, [pc, #144]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b74:	4b22      	ldr	r3, [pc, #136]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	4013      	ands	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b98:	4a19      	ldr	r2, [pc, #100]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b9e:	4b18      	ldr	r3, [pc, #96]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4013      	ands	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001c00 <HAL_GPIO_Init+0x2e0>)
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f47f aea9 	bne.w	8001930 <HAL_GPIO_Init+0x10>
  }
}
 8001bde:	bf00      	nop
 8001be0:	bf00      	nop
 8001be2:	371c      	adds	r7, #28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40010000 	.word	0x40010000
 8001bf4:	48000400 	.word	0x48000400
 8001bf8:	48000800 	.word	0x48000800
 8001bfc:	48000c00 	.word	0x48000c00
 8001c00:	40010400 	.word	0x40010400

08001c04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c14:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d102      	bne.n	8001c2a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	f000 bff4 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 816d 	beq.w	8001f1a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c40:	4bb4      	ldr	r3, [pc, #720]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f003 030c 	and.w	r3, r3, #12
 8001c48:	2b04      	cmp	r3, #4
 8001c4a:	d00c      	beq.n	8001c66 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c4c:	4bb1      	ldr	r3, [pc, #708]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 030c 	and.w	r3, r3, #12
 8001c54:	2b08      	cmp	r3, #8
 8001c56:	d157      	bne.n	8001d08 <HAL_RCC_OscConfig+0x104>
 8001c58:	4bae      	ldr	r3, [pc, #696]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c64:	d150      	bne.n	8001d08 <HAL_RCC_OscConfig+0x104>
 8001c66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c6a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001c72:	fa93 f3a3 	rbit	r3, r3
 8001c76:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c7a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c86:	d802      	bhi.n	8001c8e <HAL_RCC_OscConfig+0x8a>
 8001c88:	4ba2      	ldr	r3, [pc, #648]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	e015      	b.n	8001cba <HAL_RCC_OscConfig+0xb6>
 8001c8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c92:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c96:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001c9a:	fa93 f3a3 	rbit	r3, r3
 8001c9e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001ca2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ca6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001caa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001cb6:	4b97      	ldr	r3, [pc, #604]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cbe:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001cc2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001cc6:	fa92 f2a2 	rbit	r2, r2
 8001cca:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001cce:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001cd2:	fab2 f282 	clz	r2, r2
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	f042 0220 	orr.w	r2, r2, #32
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	f002 021f 	and.w	r2, r2, #31
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 8114 	beq.w	8001f18 <HAL_RCC_OscConfig+0x314>
 8001cf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cf4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f040 810b 	bne.w	8001f18 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	f000 bf85 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d18:	d106      	bne.n	8001d28 <HAL_RCC_OscConfig+0x124>
 8001d1a:	4b7e      	ldr	r3, [pc, #504]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a7d      	ldr	r2, [pc, #500]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e036      	b.n	8001d96 <HAL_RCC_OscConfig+0x192>
 8001d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d10c      	bne.n	8001d52 <HAL_RCC_OscConfig+0x14e>
 8001d38:	4b76      	ldr	r3, [pc, #472]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a75      	ldr	r2, [pc, #468]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d42:	6013      	str	r3, [r2, #0]
 8001d44:	4b73      	ldr	r3, [pc, #460]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a72      	ldr	r2, [pc, #456]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	e021      	b.n	8001d96 <HAL_RCC_OscConfig+0x192>
 8001d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d62:	d10c      	bne.n	8001d7e <HAL_RCC_OscConfig+0x17a>
 8001d64:	4b6b      	ldr	r3, [pc, #428]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a6a      	ldr	r2, [pc, #424]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	4b68      	ldr	r3, [pc, #416]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a67      	ldr	r2, [pc, #412]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d7a:	6013      	str	r3, [r2, #0]
 8001d7c:	e00b      	b.n	8001d96 <HAL_RCC_OscConfig+0x192>
 8001d7e:	4b65      	ldr	r3, [pc, #404]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a64      	ldr	r2, [pc, #400]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	4b62      	ldr	r3, [pc, #392]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a61      	ldr	r2, [pc, #388]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d94:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d96:	4b5f      	ldr	r3, [pc, #380]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9a:	f023 020f 	bic.w	r2, r3, #15
 8001d9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001da2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	495a      	ldr	r1, [pc, #360]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001db4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d054      	beq.n	8001e6a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc0:	f7ff f9c8 	bl	8001154 <HAL_GetTick>
 8001dc4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dc8:	e00a      	b.n	8001de0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dca:	f7ff f9c3 	bl	8001154 <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b64      	cmp	r3, #100	@ 0x64
 8001dd8:	d902      	bls.n	8001de0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	f000 bf19 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
 8001de0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001de4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001df4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df8:	fab3 f383 	clz	r3, r3
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e00:	d802      	bhi.n	8001e08 <HAL_RCC_OscConfig+0x204>
 8001e02:	4b44      	ldr	r3, [pc, #272]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	e015      	b.n	8001e34 <HAL_RCC_OscConfig+0x230>
 8001e08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e0c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001e14:	fa93 f3a3 	rbit	r3, r3
 8001e18:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001e1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e20:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001e24:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001e30:	4b38      	ldr	r3, [pc, #224]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e34:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e38:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001e3c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001e40:	fa92 f2a2 	rbit	r2, r2
 8001e44:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001e48:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001e4c:	fab2 f282 	clz	r2, r2
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	f042 0220 	orr.w	r2, r2, #32
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	f002 021f 	and.w	r2, r2, #31
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e62:	4013      	ands	r3, r2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0b0      	beq.n	8001dca <HAL_RCC_OscConfig+0x1c6>
 8001e68:	e057      	b.n	8001f1a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6a:	f7ff f973 	bl	8001154 <HAL_GetTick>
 8001e6e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e72:	e00a      	b.n	8001e8a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e74:	f7ff f96e 	bl	8001154 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b64      	cmp	r3, #100	@ 0x64
 8001e82:	d902      	bls.n	8001e8a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	f000 bec4 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
 8001e8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e8e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e92:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001e96:	fa93 f3a3 	rbit	r3, r3
 8001e9a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001e9e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ea2:	fab3 f383 	clz	r3, r3
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001eaa:	d802      	bhi.n	8001eb2 <HAL_RCC_OscConfig+0x2ae>
 8001eac:	4b19      	ldr	r3, [pc, #100]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	e015      	b.n	8001ede <HAL_RCC_OscConfig+0x2da>
 8001eb2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eba:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001ebe:	fa93 f3a3 	rbit	r3, r3
 8001ec2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001ec6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eca:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001ece:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001ed2:	fa93 f3a3 	rbit	r3, r3
 8001ed6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001eda:	4b0e      	ldr	r3, [pc, #56]	@ (8001f14 <HAL_RCC_OscConfig+0x310>)
 8001edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ede:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ee2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001ee6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001eea:	fa92 f2a2 	rbit	r2, r2
 8001eee:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001ef2:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001ef6:	fab2 f282 	clz	r2, r2
 8001efa:	b2d2      	uxtb	r2, r2
 8001efc:	f042 0220 	orr.w	r2, r2, #32
 8001f00:	b2d2      	uxtb	r2, r2
 8001f02:	f002 021f 	and.w	r2, r2, #31
 8001f06:	2101      	movs	r1, #1
 8001f08:	fa01 f202 	lsl.w	r2, r1, r2
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1b0      	bne.n	8001e74 <HAL_RCC_OscConfig+0x270>
 8001f12:	e002      	b.n	8001f1a <HAL_RCC_OscConfig+0x316>
 8001f14:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 816c 	beq.w	8002208 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f30:	4bcc      	ldr	r3, [pc, #816]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d00b      	beq.n	8001f54 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f3c:	4bc9      	ldr	r3, [pc, #804]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d16d      	bne.n	8002024 <HAL_RCC_OscConfig+0x420>
 8001f48:	4bc6      	ldr	r3, [pc, #792]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d167      	bne.n	8002024 <HAL_RCC_OscConfig+0x420>
 8001f54:	2302      	movs	r3, #2
 8001f56:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001f5e:	fa93 f3a3 	rbit	r3, r3
 8001f62:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001f66:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6a:	fab3 f383 	clz	r3, r3
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f72:	d802      	bhi.n	8001f7a <HAL_RCC_OscConfig+0x376>
 8001f74:	4bbb      	ldr	r3, [pc, #748]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	e013      	b.n	8001fa2 <HAL_RCC_OscConfig+0x39e>
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001f84:	fa93 f3a3 	rbit	r3, r3
 8001f88:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001f92:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001f96:	fa93 f3a3 	rbit	r3, r3
 8001f9a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001f9e:	4bb1      	ldr	r3, [pc, #708]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8001fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001fa8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001fac:	fa92 f2a2 	rbit	r2, r2
 8001fb0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001fb4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001fb8:	fab2 f282 	clz	r2, r2
 8001fbc:	b2d2      	uxtb	r2, r2
 8001fbe:	f042 0220 	orr.w	r2, r2, #32
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	f002 021f 	and.w	r2, r2, #31
 8001fc8:	2101      	movs	r1, #1
 8001fca:	fa01 f202 	lsl.w	r2, r1, r2
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00a      	beq.n	8001fea <HAL_RCC_OscConfig+0x3e6>
 8001fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d002      	beq.n	8001fea <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	f000 be14 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fea:	4b9e      	ldr	r3, [pc, #632]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	21f8      	movs	r1, #248	@ 0xf8
 8002000:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002004:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002008:	fa91 f1a1 	rbit	r1, r1
 800200c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002010:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002014:	fab1 f181 	clz	r1, r1
 8002018:	b2c9      	uxtb	r1, r1
 800201a:	408b      	lsls	r3, r1
 800201c:	4991      	ldr	r1, [pc, #580]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 800201e:	4313      	orrs	r3, r2
 8002020:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002022:	e0f1      	b.n	8002208 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002028:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 8083 	beq.w	800213c <HAL_RCC_OscConfig+0x538>
 8002036:	2301      	movs	r3, #1
 8002038:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002040:	fa93 f3a3 	rbit	r3, r3
 8002044:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002048:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800204c:	fab3 f383 	clz	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002056:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	461a      	mov	r2, r3
 800205e:	2301      	movs	r3, #1
 8002060:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002062:	f7ff f877 	bl	8001154 <HAL_GetTick>
 8002066:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206a:	e00a      	b.n	8002082 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800206c:	f7ff f872 	bl	8001154 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b02      	cmp	r3, #2
 800207a:	d902      	bls.n	8002082 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	f000 bdc8 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
 8002082:	2302      	movs	r3, #2
 8002084:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002088:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800208c:	fa93 f3a3 	rbit	r3, r3
 8002090:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002094:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002098:	fab3 f383 	clz	r3, r3
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b3f      	cmp	r3, #63	@ 0x3f
 80020a0:	d802      	bhi.n	80020a8 <HAL_RCC_OscConfig+0x4a4>
 80020a2:	4b70      	ldr	r3, [pc, #448]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	e013      	b.n	80020d0 <HAL_RCC_OscConfig+0x4cc>
 80020a8:	2302      	movs	r3, #2
 80020aa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80020b2:	fa93 f3a3 	rbit	r3, r3
 80020b6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80020ba:	2302      	movs	r3, #2
 80020bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80020c0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80020cc:	4b65      	ldr	r3, [pc, #404]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 80020ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d0:	2202      	movs	r2, #2
 80020d2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80020d6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80020da:	fa92 f2a2 	rbit	r2, r2
 80020de:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80020e2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80020e6:	fab2 f282 	clz	r2, r2
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	f042 0220 	orr.w	r2, r2, #32
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	f002 021f 	and.w	r2, r2, #31
 80020f6:	2101      	movs	r1, #1
 80020f8:	fa01 f202 	lsl.w	r2, r1, r2
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0b4      	beq.n	800206c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002102:	4b58      	ldr	r3, [pc, #352]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800210a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800210e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	21f8      	movs	r1, #248	@ 0xf8
 8002118:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002120:	fa91 f1a1 	rbit	r1, r1
 8002124:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002128:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800212c:	fab1 f181 	clz	r1, r1
 8002130:	b2c9      	uxtb	r1, r1
 8002132:	408b      	lsls	r3, r1
 8002134:	494b      	ldr	r1, [pc, #300]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 8002136:	4313      	orrs	r3, r2
 8002138:	600b      	str	r3, [r1, #0]
 800213a:	e065      	b.n	8002208 <HAL_RCC_OscConfig+0x604>
 800213c:	2301      	movs	r3, #1
 800213e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002146:	fa93 f3a3 	rbit	r3, r3
 800214a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800214e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002152:	fab3 f383 	clz	r3, r3
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800215c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	461a      	mov	r2, r3
 8002164:	2300      	movs	r3, #0
 8002166:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7fe fff4 	bl	8001154 <HAL_GetTick>
 800216c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002170:	e00a      	b.n	8002188 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002172:	f7fe ffef 	bl	8001154 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d902      	bls.n	8002188 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	f000 bd45 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
 8002188:	2302      	movs	r3, #2
 800218a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002192:	fa93 f3a3 	rbit	r3, r3
 8002196:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800219a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	fab3 f383 	clz	r3, r3
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80021a6:	d802      	bhi.n	80021ae <HAL_RCC_OscConfig+0x5aa>
 80021a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	e013      	b.n	80021d6 <HAL_RCC_OscConfig+0x5d2>
 80021ae:	2302      	movs	r3, #2
 80021b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80021b8:	fa93 f3a3 	rbit	r3, r3
 80021bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80021c0:	2302      	movs	r3, #2
 80021c2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80021c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80021ca:	fa93 f3a3 	rbit	r3, r3
 80021ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80021d2:	4b24      	ldr	r3, [pc, #144]	@ (8002264 <HAL_RCC_OscConfig+0x660>)
 80021d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d6:	2202      	movs	r2, #2
 80021d8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80021dc:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80021e0:	fa92 f2a2 	rbit	r2, r2
 80021e4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80021e8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80021ec:	fab2 f282 	clz	r2, r2
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	f042 0220 	orr.w	r2, r2, #32
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	f002 021f 	and.w	r2, r2, #31
 80021fc:	2101      	movs	r1, #1
 80021fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1b4      	bne.n	8002172 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002208:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800220c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 8115 	beq.w	8002448 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800221e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002222:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d07e      	beq.n	800232c <HAL_RCC_OscConfig+0x728>
 800222e:	2301      	movs	r3, #1
 8002230:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002234:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002238:	fa93 f3a3 	rbit	r3, r3
 800223c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002240:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002244:	fab3 f383 	clz	r3, r3
 8002248:	b2db      	uxtb	r3, r3
 800224a:	461a      	mov	r2, r3
 800224c:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <HAL_RCC_OscConfig+0x664>)
 800224e:	4413      	add	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	461a      	mov	r2, r3
 8002254:	2301      	movs	r3, #1
 8002256:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002258:	f7fe ff7c 	bl	8001154 <HAL_GetTick>
 800225c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002260:	e00f      	b.n	8002282 <HAL_RCC_OscConfig+0x67e>
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000
 8002268:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800226c:	f7fe ff72 	bl	8001154 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d902      	bls.n	8002282 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	f000 bcc8 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
 8002282:	2302      	movs	r3, #2
 8002284:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002298:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800229c:	2202      	movs	r2, #2
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	fa93 f2a3 	rbit	r2, r3
 80022ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022c0:	2202      	movs	r2, #2
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	fa93 f2a3 	rbit	r2, r3
 80022d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80022da:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022dc:	4bb0      	ldr	r3, [pc, #704]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 80022de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80022e8:	2102      	movs	r1, #2
 80022ea:	6019      	str	r1, [r3, #0]
 80022ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	fa93 f1a3 	rbit	r1, r3
 80022fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022fe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002302:	6019      	str	r1, [r3, #0]
  return result;
 8002304:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002308:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	fab3 f383 	clz	r3, r3
 8002312:	b2db      	uxtb	r3, r3
 8002314:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002318:	b2db      	uxtb	r3, r3
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	2101      	movs	r1, #1
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	4013      	ands	r3, r2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0a0      	beq.n	800226c <HAL_RCC_OscConfig+0x668>
 800232a:	e08d      	b.n	8002448 <HAL_RCC_OscConfig+0x844>
 800232c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002330:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002334:	2201      	movs	r2, #1
 8002336:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800233c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	fa93 f2a3 	rbit	r2, r3
 8002346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800234a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800234e:	601a      	str	r2, [r3, #0]
  return result;
 8002350:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002354:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002358:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800235a:	fab3 f383 	clz	r3, r3
 800235e:	b2db      	uxtb	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	4b90      	ldr	r3, [pc, #576]	@ (80025a4 <HAL_RCC_OscConfig+0x9a0>)
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	461a      	mov	r2, r3
 800236a:	2300      	movs	r3, #0
 800236c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800236e:	f7fe fef1 	bl	8001154 <HAL_GetTick>
 8002372:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002376:	e00a      	b.n	800238e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002378:	f7fe feec 	bl	8001154 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d902      	bls.n	800238e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002388:	2303      	movs	r3, #3
 800238a:	f000 bc42 	b.w	8002c12 <HAL_RCC_OscConfig+0x100e>
 800238e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002392:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002396:	2202      	movs	r2, #2
 8002398:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	fa93 f2a3 	rbit	r2, r3
 80023a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80023ba:	2202      	movs	r2, #2
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	fa93 f2a3 	rbit	r2, r3
 80023cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023da:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023de:	2202      	movs	r2, #2
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	fa93 f2a3 	rbit	r2, r3
 80023f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80023f8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023fa:	4b69      	ldr	r3, [pc, #420]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 80023fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002402:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002406:	2102      	movs	r1, #2
 8002408:	6019      	str	r1, [r3, #0]
 800240a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	fa93 f1a3 	rbit	r1, r3
 8002418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800241c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002420:	6019      	str	r1, [r3, #0]
  return result;
 8002422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002426:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	fab3 f383 	clz	r3, r3
 8002430:	b2db      	uxtb	r3, r3
 8002432:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002436:	b2db      	uxtb	r3, r3
 8002438:	f003 031f 	and.w	r3, r3, #31
 800243c:	2101      	movs	r1, #1
 800243e:	fa01 f303 	lsl.w	r3, r1, r3
 8002442:	4013      	ands	r3, r2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d197      	bne.n	8002378 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	f000 819e 	beq.w	800279a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800245e:	2300      	movs	r3, #0
 8002460:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002464:	4b4e      	ldr	r3, [pc, #312]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002466:	69db      	ldr	r3, [r3, #28]
 8002468:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d116      	bne.n	800249e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002470:	4b4b      	ldr	r3, [pc, #300]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	4a4a      	ldr	r2, [pc, #296]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800247a:	61d3      	str	r3, [r2, #28]
 800247c:	4b48      	ldr	r3, [pc, #288]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002488:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002492:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002496:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002498:	2301      	movs	r3, #1
 800249a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249e:	4b42      	ldr	r3, [pc, #264]	@ (80025a8 <HAL_RCC_OscConfig+0x9a4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d11a      	bne.n	80024e0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024aa:	4b3f      	ldr	r3, [pc, #252]	@ (80025a8 <HAL_RCC_OscConfig+0x9a4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a3e      	ldr	r2, [pc, #248]	@ (80025a8 <HAL_RCC_OscConfig+0x9a4>)
 80024b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024b6:	f7fe fe4d 	bl	8001154 <HAL_GetTick>
 80024ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024be:	e009      	b.n	80024d4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024c0:	f7fe fe48 	bl	8001154 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b64      	cmp	r3, #100	@ 0x64
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e39e      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d4:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <HAL_RCC_OscConfig+0x9a4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0ef      	beq.n	80024c0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d106      	bne.n	80024fe <HAL_RCC_OscConfig+0x8fa>
 80024f0:	4b2b      	ldr	r3, [pc, #172]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6213      	str	r3, [r2, #32]
 80024fc:	e035      	b.n	800256a <HAL_RCC_OscConfig+0x966>
 80024fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002502:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10c      	bne.n	8002528 <HAL_RCC_OscConfig+0x924>
 800250e:	4b24      	ldr	r3, [pc, #144]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	4a23      	ldr	r2, [pc, #140]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002514:	f023 0301 	bic.w	r3, r3, #1
 8002518:	6213      	str	r3, [r2, #32]
 800251a:	4b21      	ldr	r3, [pc, #132]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	4a20      	ldr	r2, [pc, #128]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002520:	f023 0304 	bic.w	r3, r3, #4
 8002524:	6213      	str	r3, [r2, #32]
 8002526:	e020      	b.n	800256a <HAL_RCC_OscConfig+0x966>
 8002528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	2b05      	cmp	r3, #5
 8002536:	d10c      	bne.n	8002552 <HAL_RCC_OscConfig+0x94e>
 8002538:	4b19      	ldr	r3, [pc, #100]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4a18      	ldr	r2, [pc, #96]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 800253e:	f043 0304 	orr.w	r3, r3, #4
 8002542:	6213      	str	r3, [r2, #32]
 8002544:	4b16      	ldr	r3, [pc, #88]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4a15      	ldr	r2, [pc, #84]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	6213      	str	r3, [r2, #32]
 8002550:	e00b      	b.n	800256a <HAL_RCC_OscConfig+0x966>
 8002552:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4a12      	ldr	r2, [pc, #72]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002558:	f023 0301 	bic.w	r3, r3, #1
 800255c:	6213      	str	r3, [r2, #32]
 800255e:	4b10      	ldr	r3, [pc, #64]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	4a0f      	ldr	r2, [pc, #60]	@ (80025a0 <HAL_RCC_OscConfig+0x99c>)
 8002564:	f023 0304 	bic.w	r3, r3, #4
 8002568:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800256a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800256e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 8087 	beq.w	800268a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257c:	f7fe fdea 	bl	8001154 <HAL_GetTick>
 8002580:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002584:	e012      	b.n	80025ac <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002586:	f7fe fde5 	bl	8001154 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d908      	bls.n	80025ac <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e339      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
 800259e:	bf00      	nop
 80025a0:	40021000 	.word	0x40021000
 80025a4:	10908120 	.word	0x10908120
 80025a8:	40007000 	.word	0x40007000
 80025ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80025b4:	2202      	movs	r2, #2
 80025b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	fa93 f2a3 	rbit	r2, r3
 80025c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80025d8:	2202      	movs	r2, #2
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	fa93 f2a3 	rbit	r2, r3
 80025ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ee:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80025f2:	601a      	str	r2, [r3, #0]
  return result;
 80025f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80025fc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025fe:	fab3 f383 	clz	r3, r3
 8002602:	b2db      	uxtb	r3, r3
 8002604:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d102      	bne.n	8002614 <HAL_RCC_OscConfig+0xa10>
 800260e:	4b98      	ldr	r3, [pc, #608]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	e013      	b.n	800263c <HAL_RCC_OscConfig+0xa38>
 8002614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002618:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800261c:	2202      	movs	r2, #2
 800261e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002624:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	fa93 f2a3 	rbit	r2, r3
 800262e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002632:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	4b8d      	ldr	r3, [pc, #564]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002640:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002644:	2102      	movs	r1, #2
 8002646:	6011      	str	r1, [r2, #0]
 8002648:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800264c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	fa92 f1a2 	rbit	r1, r2
 8002656:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800265a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800265e:	6011      	str	r1, [r2, #0]
  return result;
 8002660:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002664:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	fab2 f282 	clz	r2, r2
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	f002 021f 	and.w	r2, r2, #31
 800267a:	2101      	movs	r1, #1
 800267c:	fa01 f202 	lsl.w	r2, r1, r2
 8002680:	4013      	ands	r3, r2
 8002682:	2b00      	cmp	r3, #0
 8002684:	f43f af7f 	beq.w	8002586 <HAL_RCC_OscConfig+0x982>
 8002688:	e07d      	b.n	8002786 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800268a:	f7fe fd63 	bl	8001154 <HAL_GetTick>
 800268e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002692:	e00b      	b.n	80026ac <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002694:	f7fe fd5e 	bl	8001154 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d901      	bls.n	80026ac <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e2b2      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
 80026ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80026b4:	2202      	movs	r2, #2
 80026b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026bc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	fa93 f2a3 	rbit	r2, r3
 80026c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80026d8:	2202      	movs	r2, #2
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	fa93 f2a3 	rbit	r2, r3
 80026ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80026f2:	601a      	str	r2, [r3, #0]
  return result;
 80026f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80026fc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fe:	fab3 f383 	clz	r3, r3
 8002702:	b2db      	uxtb	r3, r3
 8002704:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d102      	bne.n	8002714 <HAL_RCC_OscConfig+0xb10>
 800270e:	4b58      	ldr	r3, [pc, #352]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	e013      	b.n	800273c <HAL_RCC_OscConfig+0xb38>
 8002714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002718:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800271c:	2202      	movs	r2, #2
 800271e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002720:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002724:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	fa93 f2a3 	rbit	r2, r3
 800272e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002732:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	4b4d      	ldr	r3, [pc, #308]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 800273a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002740:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002744:	2102      	movs	r1, #2
 8002746:	6011      	str	r1, [r2, #0]
 8002748:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800274c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	fa92 f1a2 	rbit	r1, r2
 8002756:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800275a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800275e:	6011      	str	r1, [r2, #0]
  return result;
 8002760:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002764:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002768:	6812      	ldr	r2, [r2, #0]
 800276a:	fab2 f282 	clz	r2, r2
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	f002 021f 	and.w	r2, r2, #31
 800277a:	2101      	movs	r1, #1
 800277c:	fa01 f202 	lsl.w	r2, r1, r2
 8002780:	4013      	ands	r3, r2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d186      	bne.n	8002694 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002786:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800278a:	2b01      	cmp	r3, #1
 800278c:	d105      	bne.n	800279a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800278e:	4b38      	ldr	r3, [pc, #224]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	4a37      	ldr	r2, [pc, #220]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 8002794:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002798:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800279a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 8232 	beq.w	8002c10 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027ac:	4b30      	ldr	r3, [pc, #192]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 030c 	and.w	r3, r3, #12
 80027b4:	2b08      	cmp	r3, #8
 80027b6:	f000 8201 	beq.w	8002bbc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	f040 8157 	bne.w	8002a7a <HAL_RCC_OscConfig+0xe76>
 80027cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80027d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80027d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027de:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	fa93 f2a3 	rbit	r2, r3
 80027e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80027f0:	601a      	str	r2, [r3, #0]
  return result;
 80027f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80027fa:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027fc:	fab3 f383 	clz	r3, r3
 8002800:	b2db      	uxtb	r3, r3
 8002802:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002806:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	461a      	mov	r2, r3
 800280e:	2300      	movs	r3, #0
 8002810:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7fe fc9f 	bl	8001154 <HAL_GetTick>
 8002816:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800281a:	e009      	b.n	8002830 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800281c:	f7fe fc9a 	bl	8001154 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e1f0      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
 8002830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002834:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002838:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800283c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002842:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	fa93 f2a3 	rbit	r2, r3
 800284c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002850:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002854:	601a      	str	r2, [r3, #0]
  return result;
 8002856:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800285a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800285e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002860:	fab3 f383 	clz	r3, r3
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b3f      	cmp	r3, #63	@ 0x3f
 8002868:	d804      	bhi.n	8002874 <HAL_RCC_OscConfig+0xc70>
 800286a:	4b01      	ldr	r3, [pc, #4]	@ (8002870 <HAL_RCC_OscConfig+0xc6c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	e029      	b.n	80028c4 <HAL_RCC_OscConfig+0xcc0>
 8002870:	40021000 	.word	0x40021000
 8002874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002878:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800287c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002880:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002886:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	fa93 f2a3 	rbit	r2, r3
 8002890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002894:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80028a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ac:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	fa93 f2a3 	rbit	r2, r3
 80028b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ba:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	4bc3      	ldr	r3, [pc, #780]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 80028c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028c8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80028cc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80028d0:	6011      	str	r1, [r2, #0]
 80028d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028d6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80028da:	6812      	ldr	r2, [r2, #0]
 80028dc:	fa92 f1a2 	rbit	r1, r2
 80028e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028e4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80028e8:	6011      	str	r1, [r2, #0]
  return result;
 80028ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80028ee:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	fab2 f282 	clz	r2, r2
 80028f8:	b2d2      	uxtb	r2, r2
 80028fa:	f042 0220 	orr.w	r2, r2, #32
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	f002 021f 	and.w	r2, r2, #31
 8002904:	2101      	movs	r1, #1
 8002906:	fa01 f202 	lsl.w	r2, r1, r2
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d185      	bne.n	800281c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002910:	4baf      	ldr	r3, [pc, #700]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002928:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	430b      	orrs	r3, r1
 8002932:	49a7      	ldr	r1, [pc, #668]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 8002934:	4313      	orrs	r3, r2
 8002936:	604b      	str	r3, [r1, #4]
 8002938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800293c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002940:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002944:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002946:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800294a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	fa93 f2a3 	rbit	r2, r3
 8002954:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002958:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800295c:	601a      	str	r2, [r3, #0]
  return result;
 800295e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002962:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002966:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002968:	fab3 f383 	clz	r3, r3
 800296c:	b2db      	uxtb	r3, r3
 800296e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002972:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	461a      	mov	r2, r3
 800297a:	2301      	movs	r3, #1
 800297c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297e:	f7fe fbe9 	bl	8001154 <HAL_GetTick>
 8002982:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002986:	e009      	b.n	800299c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002988:	f7fe fbe4 	bl	8001154 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e13a      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
 800299c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80029a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	fa93 f2a3 	rbit	r2, r3
 80029b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029bc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80029c0:	601a      	str	r2, [r3, #0]
  return result;
 80029c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80029ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029cc:	fab3 f383 	clz	r3, r3
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80029d4:	d802      	bhi.n	80029dc <HAL_RCC_OscConfig+0xdd8>
 80029d6:	4b7e      	ldr	r3, [pc, #504]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	e027      	b.n	8002a2c <HAL_RCC_OscConfig+0xe28>
 80029dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80029e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029ee:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	fa93 f2a3 	rbit	r2, r3
 80029f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a06:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002a0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a14:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	fa93 f2a3 	rbit	r2, r3
 8002a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a22:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	4b69      	ldr	r3, [pc, #420]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a30:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002a34:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a38:	6011      	str	r1, [r2, #0]
 8002a3a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a3e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	fa92 f1a2 	rbit	r1, r2
 8002a48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a4c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002a50:	6011      	str	r1, [r2, #0]
  return result;
 8002a52:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a56:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	fab2 f282 	clz	r2, r2
 8002a60:	b2d2      	uxtb	r2, r2
 8002a62:	f042 0220 	orr.w	r2, r2, #32
 8002a66:	b2d2      	uxtb	r2, r2
 8002a68:	f002 021f 	and.w	r2, r2, #31
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d087      	beq.n	8002988 <HAL_RCC_OscConfig+0xd84>
 8002a78:	e0ca      	b.n	8002c10 <HAL_RCC_OscConfig+0x100c>
 8002a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002a82:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a8c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	fa93 f2a3 	rbit	r2, r3
 8002a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002a9e:	601a      	str	r2, [r3, #0]
  return result;
 8002aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002aa8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aaa:	fab3 f383 	clz	r3, r3
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ab4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	461a      	mov	r2, r3
 8002abc:	2300      	movs	r3, #0
 8002abe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7fe fb48 	bl	8001154 <HAL_GetTick>
 8002ac4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac8:	e009      	b.n	8002ade <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aca:	f7fe fb43 	bl	8001154 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e099      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
 8002ade:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ae6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002aea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	fa93 f2a3 	rbit	r2, r3
 8002afa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002b02:	601a      	str	r2, [r3, #0]
  return result;
 8002b04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b08:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002b0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0e:	fab3 f383 	clz	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b16:	d802      	bhi.n	8002b1e <HAL_RCC_OscConfig+0xf1a>
 8002b18:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	e027      	b.n	8002b6e <HAL_RCC_OscConfig+0xf6a>
 8002b1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b22:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b26:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b30:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	fa93 f2a3 	rbit	r2, r3
 8002b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b48:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002b4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b56:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	fa93 f2a3 	rbit	r2, r3
 8002b60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b64:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <HAL_RCC_OscConfig+0xfcc>)
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b72:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002b76:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b7a:	6011      	str	r1, [r2, #0]
 8002b7c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b80:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	fa92 f1a2 	rbit	r1, r2
 8002b8a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b8e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002b92:	6011      	str	r1, [r2, #0]
  return result;
 8002b94:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b98:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	fab2 f282 	clz	r2, r2
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	f042 0220 	orr.w	r2, r2, #32
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	f002 021f 	and.w	r2, r2, #31
 8002bae:	2101      	movs	r1, #1
 8002bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d187      	bne.n	8002aca <HAL_RCC_OscConfig+0xec6>
 8002bba:	e029      	b.n	8002c10 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d103      	bne.n	8002bd4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e020      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
 8002bd0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bd4:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <HAL_RCC_OscConfig+0x1018>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002bdc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002be0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d10b      	bne.n	8002c0c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002bf4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002bf8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002bfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d001      	beq.n	8002c10 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40021000 	.word	0x40021000

08002c20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b09e      	sub	sp, #120	@ 0x78
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e154      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c38:	4b89      	ldr	r3, [pc, #548]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0307 	and.w	r3, r3, #7
 8002c40:	683a      	ldr	r2, [r7, #0]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d910      	bls.n	8002c68 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c46:	4b86      	ldr	r3, [pc, #536]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f023 0207 	bic.w	r2, r3, #7
 8002c4e:	4984      	ldr	r1, [pc, #528]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c56:	4b82      	ldr	r3, [pc, #520]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d001      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e13c      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d008      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c74:	4b7b      	ldr	r3, [pc, #492]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4978      	ldr	r1, [pc, #480]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 80cd 	beq.w	8002e2e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d137      	bne.n	8002d0c <HAL_RCC_ClockConfig+0xec>
 8002c9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ca0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ca4:	fa93 f3a3 	rbit	r3, r3
 8002ca8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002caa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cac:	fab3 f383 	clz	r3, r3
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cb4:	d802      	bhi.n	8002cbc <HAL_RCC_ClockConfig+0x9c>
 8002cb6:	4b6b      	ldr	r3, [pc, #428]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	e00f      	b.n	8002cdc <HAL_RCC_ClockConfig+0xbc>
 8002cbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002cca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cce:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cd2:	fa93 f3a3 	rbit	r3, r3
 8002cd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cd8:	4b62      	ldr	r3, [pc, #392]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ce0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ce2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ce4:	fa92 f2a2 	rbit	r2, r2
 8002ce8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002cea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002cec:	fab2 f282 	clz	r2, r2
 8002cf0:	b2d2      	uxtb	r2, r2
 8002cf2:	f042 0220 	orr.w	r2, r2, #32
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	f002 021f 	and.w	r2, r2, #31
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d171      	bne.n	8002dec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0ea      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d137      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x164>
 8002d14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d18:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d1c:	fa93 f3a3 	rbit	r3, r3
 8002d20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d24:	fab3 f383 	clz	r3, r3
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d2c:	d802      	bhi.n	8002d34 <HAL_RCC_ClockConfig+0x114>
 8002d2e:	4b4d      	ldr	r3, [pc, #308]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	e00f      	b.n	8002d54 <HAL_RCC_ClockConfig+0x134>
 8002d34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d38:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d46:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d4a:	fa93 f3a3 	rbit	r3, r3
 8002d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d50:	4b44      	ldr	r3, [pc, #272]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d58:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002d5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d5c:	fa92 f2a2 	rbit	r2, r2
 8002d60:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002d62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002d64:	fab2 f282 	clz	r2, r2
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	f042 0220 	orr.w	r2, r2, #32
 8002d6e:	b2d2      	uxtb	r2, r2
 8002d70:	f002 021f 	and.w	r2, r2, #31
 8002d74:	2101      	movs	r1, #1
 8002d76:	fa01 f202 	lsl.w	r2, r1, r2
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d135      	bne.n	8002dec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0ae      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
 8002d84:	2302      	movs	r3, #2
 8002d86:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8a:	fa93 f3a3 	rbit	r3, r3
 8002d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d92:	fab3 f383 	clz	r3, r3
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d9a:	d802      	bhi.n	8002da2 <HAL_RCC_ClockConfig+0x182>
 8002d9c:	4b31      	ldr	r3, [pc, #196]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	e00d      	b.n	8002dbe <HAL_RCC_ClockConfig+0x19e>
 8002da2:	2302      	movs	r3, #2
 8002da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da8:	fa93 f3a3 	rbit	r3, r3
 8002dac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dae:	2302      	movs	r3, #2
 8002db0:	623b      	str	r3, [r7, #32]
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	61fb      	str	r3, [r7, #28]
 8002dba:	4b2a      	ldr	r3, [pc, #168]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	61ba      	str	r2, [r7, #24]
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	fa92 f2a2 	rbit	r2, r2
 8002dc8:	617a      	str	r2, [r7, #20]
  return result;
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	fab2 f282 	clz	r2, r2
 8002dd0:	b2d2      	uxtb	r2, r2
 8002dd2:	f042 0220 	orr.w	r2, r2, #32
 8002dd6:	b2d2      	uxtb	r2, r2
 8002dd8:	f002 021f 	and.w	r2, r2, #31
 8002ddc:	2101      	movs	r1, #1
 8002dde:	fa01 f202 	lsl.w	r2, r1, r2
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d101      	bne.n	8002dec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e07a      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dec:	4b1d      	ldr	r3, [pc, #116]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f023 0203 	bic.w	r2, r3, #3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	491a      	ldr	r1, [pc, #104]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dfe:	f7fe f9a9 	bl	8001154 <HAL_GetTick>
 8002e02:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e04:	e00a      	b.n	8002e1c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e06:	f7fe f9a5 	bl	8001154 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d901      	bls.n	8002e1c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e062      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1c:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <HAL_RCC_ClockConfig+0x244>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 020c 	and.w	r2, r3, #12
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d1eb      	bne.n	8002e06 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d215      	bcs.n	8002e68 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e3c:	4b08      	ldr	r3, [pc, #32]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f023 0207 	bic.w	r2, r3, #7
 8002e44:	4906      	ldr	r1, [pc, #24]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e4c:	4b04      	ldr	r3, [pc, #16]	@ (8002e60 <HAL_RCC_ClockConfig+0x240>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0307 	and.w	r3, r3, #7
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d006      	beq.n	8002e68 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e041      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x2c2>
 8002e5e:	bf00      	nop
 8002e60:	40022000 	.word	0x40022000
 8002e64:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d008      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e74:	4b1d      	ldr	r3, [pc, #116]	@ (8002eec <HAL_RCC_ClockConfig+0x2cc>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	491a      	ldr	r1, [pc, #104]	@ (8002eec <HAL_RCC_ClockConfig+0x2cc>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0308 	and.w	r3, r3, #8
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d009      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e92:	4b16      	ldr	r3, [pc, #88]	@ (8002eec <HAL_RCC_ClockConfig+0x2cc>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	4912      	ldr	r1, [pc, #72]	@ (8002eec <HAL_RCC_ClockConfig+0x2cc>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ea6:	f000 f829 	bl	8002efc <HAL_RCC_GetSysClockFreq>
 8002eaa:	4601      	mov	r1, r0
 8002eac:	4b0f      	ldr	r3, [pc, #60]	@ (8002eec <HAL_RCC_ClockConfig+0x2cc>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002eb4:	22f0      	movs	r2, #240	@ 0xf0
 8002eb6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	fa92 f2a2 	rbit	r2, r2
 8002ebe:	60fa      	str	r2, [r7, #12]
  return result;
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	fab2 f282 	clz	r2, r2
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	40d3      	lsrs	r3, r2
 8002eca:	4a09      	ldr	r2, [pc, #36]	@ (8002ef0 <HAL_RCC_ClockConfig+0x2d0>)
 8002ecc:	5cd3      	ldrb	r3, [r2, r3]
 8002ece:	fa21 f303 	lsr.w	r3, r1, r3
 8002ed2:	4a08      	ldr	r2, [pc, #32]	@ (8002ef4 <HAL_RCC_ClockConfig+0x2d4>)
 8002ed4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002ed6:	4b08      	ldr	r3, [pc, #32]	@ (8002ef8 <HAL_RCC_ClockConfig+0x2d8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7fe f8f6 	bl	80010cc <HAL_InitTick>
  
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3778      	adds	r7, #120	@ 0x78
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	08004630 	.word	0x08004630
 8002ef4:	20000000 	.word	0x20000000
 8002ef8:	20000004 	.word	0x20000004

08002efc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	2300      	movs	r3, #0
 8002f08:	60bb      	str	r3, [r7, #8]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002f16:	4b1e      	ldr	r3, [pc, #120]	@ (8002f90 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d002      	beq.n	8002f2c <HAL_RCC_GetSysClockFreq+0x30>
 8002f26:	2b08      	cmp	r3, #8
 8002f28:	d003      	beq.n	8002f32 <HAL_RCC_GetSysClockFreq+0x36>
 8002f2a:	e026      	b.n	8002f7a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f2c:	4b19      	ldr	r3, [pc, #100]	@ (8002f94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f2e:	613b      	str	r3, [r7, #16]
      break;
 8002f30:	e026      	b.n	8002f80 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	0c9b      	lsrs	r3, r3, #18
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	4a17      	ldr	r2, [pc, #92]	@ (8002f98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f3c:	5cd3      	ldrb	r3, [r2, r3]
 8002f3e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002f40:	4b13      	ldr	r3, [pc, #76]	@ (8002f90 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f44:	f003 030f 	and.w	r3, r3, #15
 8002f48:	4a14      	ldr	r2, [pc, #80]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f4a:	5cd3      	ldrb	r3, [r2, r3]
 8002f4c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d008      	beq.n	8002f6a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f58:	4a0e      	ldr	r2, [pc, #56]	@ (8002f94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	fb02 f303 	mul.w	r3, r2, r3
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	e004      	b.n	8002f74 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f6e:	fb02 f303 	mul.w	r3, r2, r3
 8002f72:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	613b      	str	r3, [r7, #16]
      break;
 8002f78:	e002      	b.n	8002f80 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f7a:	4b06      	ldr	r3, [pc, #24]	@ (8002f94 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f7c:	613b      	str	r3, [r7, #16]
      break;
 8002f7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f80:	693b      	ldr	r3, [r7, #16]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	371c      	adds	r7, #28
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	40021000 	.word	0x40021000
 8002f94:	007a1200 	.word	0x007a1200
 8002f98:	08004640 	.word	0x08004640
 8002f9c:	08004650 	.word	0x08004650
 8002fa0:	003d0900 	.word	0x003d0900

08002fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e049      	b.n	800304a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d106      	bne.n	8002fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fe f820 	bl	8001010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3304      	adds	r3, #4
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	f000 f94c 	bl	8003280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
	...

08003054 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b01      	cmp	r3, #1
 8003066:	d001      	beq.n	800306c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e033      	b.n	80030d4 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2202      	movs	r2, #2
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a19      	ldr	r2, [pc, #100]	@ (80030e0 <HAL_TIM_Base_Start+0x8c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d009      	beq.n	8003092 <HAL_TIM_Base_Start+0x3e>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003086:	d004      	beq.n	8003092 <HAL_TIM_Base_Start+0x3e>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a15      	ldr	r2, [pc, #84]	@ (80030e4 <HAL_TIM_Base_Start+0x90>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d115      	bne.n	80030be <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	4b13      	ldr	r3, [pc, #76]	@ (80030e8 <HAL_TIM_Base_Start+0x94>)
 800309a:	4013      	ands	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2b06      	cmp	r3, #6
 80030a2:	d015      	beq.n	80030d0 <HAL_TIM_Base_Start+0x7c>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030aa:	d011      	beq.n	80030d0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030bc:	e008      	b.n	80030d0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f042 0201 	orr.w	r2, r2, #1
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	e000      	b.n	80030d2 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	40012c00 	.word	0x40012c00
 80030e4:	40014000 	.word	0x40014000
 80030e8:	00010007 	.word	0x00010007

080030ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003100:	2b01      	cmp	r3, #1
 8003102:	d101      	bne.n	8003108 <HAL_TIM_ConfigClockSource+0x1c>
 8003104:	2302      	movs	r3, #2
 8003106:	e0b6      	b.n	8003276 <HAL_TIM_ConfigClockSource+0x18a>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003126:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800312a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003132:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003144:	d03e      	beq.n	80031c4 <HAL_TIM_ConfigClockSource+0xd8>
 8003146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800314a:	f200 8087 	bhi.w	800325c <HAL_TIM_ConfigClockSource+0x170>
 800314e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003152:	f000 8086 	beq.w	8003262 <HAL_TIM_ConfigClockSource+0x176>
 8003156:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800315a:	d87f      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 800315c:	2b70      	cmp	r3, #112	@ 0x70
 800315e:	d01a      	beq.n	8003196 <HAL_TIM_ConfigClockSource+0xaa>
 8003160:	2b70      	cmp	r3, #112	@ 0x70
 8003162:	d87b      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 8003164:	2b60      	cmp	r3, #96	@ 0x60
 8003166:	d050      	beq.n	800320a <HAL_TIM_ConfigClockSource+0x11e>
 8003168:	2b60      	cmp	r3, #96	@ 0x60
 800316a:	d877      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 800316c:	2b50      	cmp	r3, #80	@ 0x50
 800316e:	d03c      	beq.n	80031ea <HAL_TIM_ConfigClockSource+0xfe>
 8003170:	2b50      	cmp	r3, #80	@ 0x50
 8003172:	d873      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 8003174:	2b40      	cmp	r3, #64	@ 0x40
 8003176:	d058      	beq.n	800322a <HAL_TIM_ConfigClockSource+0x13e>
 8003178:	2b40      	cmp	r3, #64	@ 0x40
 800317a:	d86f      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 800317c:	2b30      	cmp	r3, #48	@ 0x30
 800317e:	d064      	beq.n	800324a <HAL_TIM_ConfigClockSource+0x15e>
 8003180:	2b30      	cmp	r3, #48	@ 0x30
 8003182:	d86b      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 8003184:	2b20      	cmp	r3, #32
 8003186:	d060      	beq.n	800324a <HAL_TIM_ConfigClockSource+0x15e>
 8003188:	2b20      	cmp	r3, #32
 800318a:	d867      	bhi.n	800325c <HAL_TIM_ConfigClockSource+0x170>
 800318c:	2b00      	cmp	r3, #0
 800318e:	d05c      	beq.n	800324a <HAL_TIM_ConfigClockSource+0x15e>
 8003190:	2b10      	cmp	r3, #16
 8003192:	d05a      	beq.n	800324a <HAL_TIM_ConfigClockSource+0x15e>
 8003194:	e062      	b.n	800325c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031a6:	f000 f95f 	bl	8003468 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80031b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	609a      	str	r2, [r3, #8]
      break;
 80031c2:	e04f      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031d4:	f000 f948 	bl	8003468 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031e6:	609a      	str	r2, [r3, #8]
      break;
 80031e8:	e03c      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031f6:	461a      	mov	r2, r3
 80031f8:	f000 f8bc 	bl	8003374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2150      	movs	r1, #80	@ 0x50
 8003202:	4618      	mov	r0, r3
 8003204:	f000 f915 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8003208:	e02c      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003216:	461a      	mov	r2, r3
 8003218:	f000 f8db 	bl	80033d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2160      	movs	r1, #96	@ 0x60
 8003222:	4618      	mov	r0, r3
 8003224:	f000 f905 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8003228:	e01c      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003236:	461a      	mov	r2, r3
 8003238:	f000 f89c 	bl	8003374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2140      	movs	r1, #64	@ 0x40
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f8f5 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 8003248:	e00c      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4619      	mov	r1, r3
 8003254:	4610      	mov	r0, r2
 8003256:	f000 f8ec 	bl	8003432 <TIM_ITRx_SetConfig>
      break;
 800325a:	e003      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
      break;
 8003260:	e000      	b.n	8003264 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003262:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003274:	7bfb      	ldrb	r3, [r7, #15]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a34      	ldr	r2, [pc, #208]	@ (8003364 <TIM_Base_SetConfig+0xe4>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d003      	beq.n	80032a0 <TIM_Base_SetConfig+0x20>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800329e:	d108      	bne.n	80032b2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a2b      	ldr	r2, [pc, #172]	@ (8003364 <TIM_Base_SetConfig+0xe4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d00f      	beq.n	80032da <TIM_Base_SetConfig+0x5a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032c0:	d00b      	beq.n	80032da <TIM_Base_SetConfig+0x5a>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a28      	ldr	r2, [pc, #160]	@ (8003368 <TIM_Base_SetConfig+0xe8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d007      	beq.n	80032da <TIM_Base_SetConfig+0x5a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a27      	ldr	r2, [pc, #156]	@ (800336c <TIM_Base_SetConfig+0xec>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d003      	beq.n	80032da <TIM_Base_SetConfig+0x5a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a26      	ldr	r2, [pc, #152]	@ (8003370 <TIM_Base_SetConfig+0xf0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d108      	bne.n	80032ec <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a14      	ldr	r2, [pc, #80]	@ (8003364 <TIM_Base_SetConfig+0xe4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d00b      	beq.n	8003330 <TIM_Base_SetConfig+0xb0>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a13      	ldr	r2, [pc, #76]	@ (8003368 <TIM_Base_SetConfig+0xe8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d007      	beq.n	8003330 <TIM_Base_SetConfig+0xb0>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a12      	ldr	r2, [pc, #72]	@ (800336c <TIM_Base_SetConfig+0xec>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d003      	beq.n	8003330 <TIM_Base_SetConfig+0xb0>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a11      	ldr	r2, [pc, #68]	@ (8003370 <TIM_Base_SetConfig+0xf0>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d103      	bne.n	8003338 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d105      	bne.n	8003356 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	f023 0201 	bic.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	611a      	str	r2, [r3, #16]
  }
}
 8003356:	bf00      	nop
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40012c00 	.word	0x40012c00
 8003368:	40014000 	.word	0x40014000
 800336c:	40014400 	.word	0x40014400
 8003370:	40014800 	.word	0x40014800

08003374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003374:	b480      	push	{r7}
 8003376:	b087      	sub	sp, #28
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	f023 0201 	bic.w	r2, r3, #1
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800339e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f023 030a 	bic.w	r3, r3, #10
 80033b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	621a      	str	r2, [r3, #32]
}
 80033c6:	bf00      	nop
 80033c8:	371c      	adds	r7, #28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b087      	sub	sp, #28
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	f023 0210 	bic.w	r2, r3, #16
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	031b      	lsls	r3, r3, #12
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800340e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	011b      	lsls	r3, r3, #4
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	4313      	orrs	r3, r2
 8003418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	621a      	str	r2, [r3, #32]
}
 8003426:	bf00      	nop
 8003428:	371c      	adds	r7, #28
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003432:	b480      	push	{r7}
 8003434:	b085      	sub	sp, #20
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003448:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4313      	orrs	r3, r2
 8003450:	f043 0307 	orr.w	r3, r3, #7
 8003454:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68fa      	ldr	r2, [r7, #12]
 800345a:	609a      	str	r2, [r3, #8]
}
 800345c:	bf00      	nop
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003468:	b480      	push	{r7}
 800346a:	b087      	sub	sp, #28
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	607a      	str	r2, [r7, #4]
 8003474:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003482:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	021a      	lsls	r2, r3, #8
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	431a      	orrs	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4313      	orrs	r3, r2
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	609a      	str	r2, [r3, #8]
}
 800349c:	bf00      	nop
 800349e:	371c      	adds	r7, #28
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034bc:	2302      	movs	r3, #2
 80034be:	e04f      	b.n	8003560 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a21      	ldr	r2, [pc, #132]	@ (800356c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d108      	bne.n	80034fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80034f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003502:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	4313      	orrs	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a14      	ldr	r2, [pc, #80]	@ (800356c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d009      	beq.n	8003534 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003528:	d004      	beq.n	8003534 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a10      	ldr	r2, [pc, #64]	@ (8003570 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d10c      	bne.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800353a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	4313      	orrs	r3, r2
 8003544:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3714      	adds	r7, #20
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	40012c00 	.word	0x40012c00
 8003570:	40014000 	.word	0x40014000

08003574 <memset>:
 8003574:	4402      	add	r2, r0
 8003576:	4603      	mov	r3, r0
 8003578:	4293      	cmp	r3, r2
 800357a:	d100      	bne.n	800357e <memset+0xa>
 800357c:	4770      	bx	lr
 800357e:	f803 1b01 	strb.w	r1, [r3], #1
 8003582:	e7f9      	b.n	8003578 <memset+0x4>

08003584 <__libc_init_array>:
 8003584:	b570      	push	{r4, r5, r6, lr}
 8003586:	4d0d      	ldr	r5, [pc, #52]	@ (80035bc <__libc_init_array+0x38>)
 8003588:	4c0d      	ldr	r4, [pc, #52]	@ (80035c0 <__libc_init_array+0x3c>)
 800358a:	1b64      	subs	r4, r4, r5
 800358c:	10a4      	asrs	r4, r4, #2
 800358e:	2600      	movs	r6, #0
 8003590:	42a6      	cmp	r6, r4
 8003592:	d109      	bne.n	80035a8 <__libc_init_array+0x24>
 8003594:	4d0b      	ldr	r5, [pc, #44]	@ (80035c4 <__libc_init_array+0x40>)
 8003596:	4c0c      	ldr	r4, [pc, #48]	@ (80035c8 <__libc_init_array+0x44>)
 8003598:	f001 f83e 	bl	8004618 <_init>
 800359c:	1b64      	subs	r4, r4, r5
 800359e:	10a4      	asrs	r4, r4, #2
 80035a0:	2600      	movs	r6, #0
 80035a2:	42a6      	cmp	r6, r4
 80035a4:	d105      	bne.n	80035b2 <__libc_init_array+0x2e>
 80035a6:	bd70      	pop	{r4, r5, r6, pc}
 80035a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80035ac:	4798      	blx	r3
 80035ae:	3601      	adds	r6, #1
 80035b0:	e7ee      	b.n	8003590 <__libc_init_array+0xc>
 80035b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b6:	4798      	blx	r3
 80035b8:	3601      	adds	r6, #1
 80035ba:	e7f2      	b.n	80035a2 <__libc_init_array+0x1e>
 80035bc:	08004838 	.word	0x08004838
 80035c0:	08004838 	.word	0x08004838
 80035c4:	08004838 	.word	0x08004838
 80035c8:	0800483c 	.word	0x0800483c
 80035cc:	00000000 	.word	0x00000000

080035d0 <sin>:
 80035d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80035d2:	ec53 2b10 	vmov	r2, r3, d0
 80035d6:	4826      	ldr	r0, [pc, #152]	@ (8003670 <sin+0xa0>)
 80035d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80035dc:	4281      	cmp	r1, r0
 80035de:	d807      	bhi.n	80035f0 <sin+0x20>
 80035e0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003668 <sin+0x98>
 80035e4:	2000      	movs	r0, #0
 80035e6:	b005      	add	sp, #20
 80035e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80035ec:	f000 b90c 	b.w	8003808 <__kernel_sin>
 80035f0:	4820      	ldr	r0, [pc, #128]	@ (8003674 <sin+0xa4>)
 80035f2:	4281      	cmp	r1, r0
 80035f4:	d908      	bls.n	8003608 <sin+0x38>
 80035f6:	4610      	mov	r0, r2
 80035f8:	4619      	mov	r1, r3
 80035fa:	f7fc fde9 	bl	80001d0 <__aeabi_dsub>
 80035fe:	ec41 0b10 	vmov	d0, r0, r1
 8003602:	b005      	add	sp, #20
 8003604:	f85d fb04 	ldr.w	pc, [sp], #4
 8003608:	4668      	mov	r0, sp
 800360a:	f000 f9b9 	bl	8003980 <__ieee754_rem_pio2>
 800360e:	f000 0003 	and.w	r0, r0, #3
 8003612:	2801      	cmp	r0, #1
 8003614:	d00c      	beq.n	8003630 <sin+0x60>
 8003616:	2802      	cmp	r0, #2
 8003618:	d011      	beq.n	800363e <sin+0x6e>
 800361a:	b9e8      	cbnz	r0, 8003658 <sin+0x88>
 800361c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003620:	ed9d 0b00 	vldr	d0, [sp]
 8003624:	2001      	movs	r0, #1
 8003626:	f000 f8ef 	bl	8003808 <__kernel_sin>
 800362a:	ec51 0b10 	vmov	r0, r1, d0
 800362e:	e7e6      	b.n	80035fe <sin+0x2e>
 8003630:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003634:	ed9d 0b00 	vldr	d0, [sp]
 8003638:	f000 f81e 	bl	8003678 <__kernel_cos>
 800363c:	e7f5      	b.n	800362a <sin+0x5a>
 800363e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003642:	ed9d 0b00 	vldr	d0, [sp]
 8003646:	2001      	movs	r0, #1
 8003648:	f000 f8de 	bl	8003808 <__kernel_sin>
 800364c:	ec53 2b10 	vmov	r2, r3, d0
 8003650:	4610      	mov	r0, r2
 8003652:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003656:	e7d2      	b.n	80035fe <sin+0x2e>
 8003658:	ed9d 1b02 	vldr	d1, [sp, #8]
 800365c:	ed9d 0b00 	vldr	d0, [sp]
 8003660:	f000 f80a 	bl	8003678 <__kernel_cos>
 8003664:	e7f2      	b.n	800364c <sin+0x7c>
 8003666:	bf00      	nop
	...
 8003670:	3fe921fb 	.word	0x3fe921fb
 8003674:	7fefffff 	.word	0x7fefffff

08003678 <__kernel_cos>:
 8003678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800367c:	ec57 6b10 	vmov	r6, r7, d0
 8003680:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003684:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003688:	ed8d 1b00 	vstr	d1, [sp]
 800368c:	d206      	bcs.n	800369c <__kernel_cos+0x24>
 800368e:	4630      	mov	r0, r6
 8003690:	4639      	mov	r1, r7
 8003692:	f7fd f9ef 	bl	8000a74 <__aeabi_d2iz>
 8003696:	2800      	cmp	r0, #0
 8003698:	f000 8088 	beq.w	80037ac <__kernel_cos+0x134>
 800369c:	4632      	mov	r2, r6
 800369e:	463b      	mov	r3, r7
 80036a0:	4630      	mov	r0, r6
 80036a2:	4639      	mov	r1, r7
 80036a4:	f7fc ff4c 	bl	8000540 <__aeabi_dmul>
 80036a8:	4b51      	ldr	r3, [pc, #324]	@ (80037f0 <__kernel_cos+0x178>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	4604      	mov	r4, r0
 80036ae:	460d      	mov	r5, r1
 80036b0:	f7fc ff46 	bl	8000540 <__aeabi_dmul>
 80036b4:	a340      	add	r3, pc, #256	@ (adr r3, 80037b8 <__kernel_cos+0x140>)
 80036b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ba:	4682      	mov	sl, r0
 80036bc:	468b      	mov	fp, r1
 80036be:	4620      	mov	r0, r4
 80036c0:	4629      	mov	r1, r5
 80036c2:	f7fc ff3d 	bl	8000540 <__aeabi_dmul>
 80036c6:	a33e      	add	r3, pc, #248	@ (adr r3, 80037c0 <__kernel_cos+0x148>)
 80036c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036cc:	f7fc fd82 	bl	80001d4 <__adddf3>
 80036d0:	4622      	mov	r2, r4
 80036d2:	462b      	mov	r3, r5
 80036d4:	f7fc ff34 	bl	8000540 <__aeabi_dmul>
 80036d8:	a33b      	add	r3, pc, #236	@ (adr r3, 80037c8 <__kernel_cos+0x150>)
 80036da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036de:	f7fc fd77 	bl	80001d0 <__aeabi_dsub>
 80036e2:	4622      	mov	r2, r4
 80036e4:	462b      	mov	r3, r5
 80036e6:	f7fc ff2b 	bl	8000540 <__aeabi_dmul>
 80036ea:	a339      	add	r3, pc, #228	@ (adr r3, 80037d0 <__kernel_cos+0x158>)
 80036ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f0:	f7fc fd70 	bl	80001d4 <__adddf3>
 80036f4:	4622      	mov	r2, r4
 80036f6:	462b      	mov	r3, r5
 80036f8:	f7fc ff22 	bl	8000540 <__aeabi_dmul>
 80036fc:	a336      	add	r3, pc, #216	@ (adr r3, 80037d8 <__kernel_cos+0x160>)
 80036fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003702:	f7fc fd65 	bl	80001d0 <__aeabi_dsub>
 8003706:	4622      	mov	r2, r4
 8003708:	462b      	mov	r3, r5
 800370a:	f7fc ff19 	bl	8000540 <__aeabi_dmul>
 800370e:	a334      	add	r3, pc, #208	@ (adr r3, 80037e0 <__kernel_cos+0x168>)
 8003710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003714:	f7fc fd5e 	bl	80001d4 <__adddf3>
 8003718:	4622      	mov	r2, r4
 800371a:	462b      	mov	r3, r5
 800371c:	f7fc ff10 	bl	8000540 <__aeabi_dmul>
 8003720:	4622      	mov	r2, r4
 8003722:	462b      	mov	r3, r5
 8003724:	f7fc ff0c 	bl	8000540 <__aeabi_dmul>
 8003728:	e9dd 2300 	ldrd	r2, r3, [sp]
 800372c:	4604      	mov	r4, r0
 800372e:	460d      	mov	r5, r1
 8003730:	4630      	mov	r0, r6
 8003732:	4639      	mov	r1, r7
 8003734:	f7fc ff04 	bl	8000540 <__aeabi_dmul>
 8003738:	460b      	mov	r3, r1
 800373a:	4602      	mov	r2, r0
 800373c:	4629      	mov	r1, r5
 800373e:	4620      	mov	r0, r4
 8003740:	f7fc fd46 	bl	80001d0 <__aeabi_dsub>
 8003744:	4b2b      	ldr	r3, [pc, #172]	@ (80037f4 <__kernel_cos+0x17c>)
 8003746:	4598      	cmp	r8, r3
 8003748:	4606      	mov	r6, r0
 800374a:	460f      	mov	r7, r1
 800374c:	d810      	bhi.n	8003770 <__kernel_cos+0xf8>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4650      	mov	r0, sl
 8003754:	4659      	mov	r1, fp
 8003756:	f7fc fd3b 	bl	80001d0 <__aeabi_dsub>
 800375a:	460b      	mov	r3, r1
 800375c:	4926      	ldr	r1, [pc, #152]	@ (80037f8 <__kernel_cos+0x180>)
 800375e:	4602      	mov	r2, r0
 8003760:	2000      	movs	r0, #0
 8003762:	f7fc fd35 	bl	80001d0 <__aeabi_dsub>
 8003766:	ec41 0b10 	vmov	d0, r0, r1
 800376a:	b003      	add	sp, #12
 800376c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003770:	4b22      	ldr	r3, [pc, #136]	@ (80037fc <__kernel_cos+0x184>)
 8003772:	4921      	ldr	r1, [pc, #132]	@ (80037f8 <__kernel_cos+0x180>)
 8003774:	4598      	cmp	r8, r3
 8003776:	bf8c      	ite	hi
 8003778:	4d21      	ldrhi	r5, [pc, #132]	@ (8003800 <__kernel_cos+0x188>)
 800377a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800377e:	2400      	movs	r4, #0
 8003780:	4622      	mov	r2, r4
 8003782:	462b      	mov	r3, r5
 8003784:	2000      	movs	r0, #0
 8003786:	f7fc fd23 	bl	80001d0 <__aeabi_dsub>
 800378a:	4622      	mov	r2, r4
 800378c:	4680      	mov	r8, r0
 800378e:	4689      	mov	r9, r1
 8003790:	462b      	mov	r3, r5
 8003792:	4650      	mov	r0, sl
 8003794:	4659      	mov	r1, fp
 8003796:	f7fc fd1b 	bl	80001d0 <__aeabi_dsub>
 800379a:	4632      	mov	r2, r6
 800379c:	463b      	mov	r3, r7
 800379e:	f7fc fd17 	bl	80001d0 <__aeabi_dsub>
 80037a2:	4602      	mov	r2, r0
 80037a4:	460b      	mov	r3, r1
 80037a6:	4640      	mov	r0, r8
 80037a8:	4649      	mov	r1, r9
 80037aa:	e7da      	b.n	8003762 <__kernel_cos+0xea>
 80037ac:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80037e8 <__kernel_cos+0x170>
 80037b0:	e7db      	b.n	800376a <__kernel_cos+0xf2>
 80037b2:	bf00      	nop
 80037b4:	f3af 8000 	nop.w
 80037b8:	be8838d4 	.word	0xbe8838d4
 80037bc:	bda8fae9 	.word	0xbda8fae9
 80037c0:	bdb4b1c4 	.word	0xbdb4b1c4
 80037c4:	3e21ee9e 	.word	0x3e21ee9e
 80037c8:	809c52ad 	.word	0x809c52ad
 80037cc:	3e927e4f 	.word	0x3e927e4f
 80037d0:	19cb1590 	.word	0x19cb1590
 80037d4:	3efa01a0 	.word	0x3efa01a0
 80037d8:	16c15177 	.word	0x16c15177
 80037dc:	3f56c16c 	.word	0x3f56c16c
 80037e0:	5555554c 	.word	0x5555554c
 80037e4:	3fa55555 	.word	0x3fa55555
 80037e8:	00000000 	.word	0x00000000
 80037ec:	3ff00000 	.word	0x3ff00000
 80037f0:	3fe00000 	.word	0x3fe00000
 80037f4:	3fd33332 	.word	0x3fd33332
 80037f8:	3ff00000 	.word	0x3ff00000
 80037fc:	3fe90000 	.word	0x3fe90000
 8003800:	3fd20000 	.word	0x3fd20000
 8003804:	00000000 	.word	0x00000000

08003808 <__kernel_sin>:
 8003808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800380c:	ec55 4b10 	vmov	r4, r5, d0
 8003810:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003814:	b085      	sub	sp, #20
 8003816:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800381a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800381e:	4680      	mov	r8, r0
 8003820:	d205      	bcs.n	800382e <__kernel_sin+0x26>
 8003822:	4620      	mov	r0, r4
 8003824:	4629      	mov	r1, r5
 8003826:	f7fd f925 	bl	8000a74 <__aeabi_d2iz>
 800382a:	2800      	cmp	r0, #0
 800382c:	d052      	beq.n	80038d4 <__kernel_sin+0xcc>
 800382e:	4622      	mov	r2, r4
 8003830:	462b      	mov	r3, r5
 8003832:	4620      	mov	r0, r4
 8003834:	4629      	mov	r1, r5
 8003836:	f7fc fe83 	bl	8000540 <__aeabi_dmul>
 800383a:	4682      	mov	sl, r0
 800383c:	468b      	mov	fp, r1
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	4620      	mov	r0, r4
 8003844:	4629      	mov	r1, r5
 8003846:	f7fc fe7b 	bl	8000540 <__aeabi_dmul>
 800384a:	a342      	add	r3, pc, #264	@ (adr r3, 8003954 <__kernel_sin+0x14c>)
 800384c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003850:	e9cd 0100 	strd	r0, r1, [sp]
 8003854:	4650      	mov	r0, sl
 8003856:	4659      	mov	r1, fp
 8003858:	f7fc fe72 	bl	8000540 <__aeabi_dmul>
 800385c:	a33f      	add	r3, pc, #252	@ (adr r3, 800395c <__kernel_sin+0x154>)
 800385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003862:	f7fc fcb5 	bl	80001d0 <__aeabi_dsub>
 8003866:	4652      	mov	r2, sl
 8003868:	465b      	mov	r3, fp
 800386a:	f7fc fe69 	bl	8000540 <__aeabi_dmul>
 800386e:	a33d      	add	r3, pc, #244	@ (adr r3, 8003964 <__kernel_sin+0x15c>)
 8003870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003874:	f7fc fcae 	bl	80001d4 <__adddf3>
 8003878:	4652      	mov	r2, sl
 800387a:	465b      	mov	r3, fp
 800387c:	f7fc fe60 	bl	8000540 <__aeabi_dmul>
 8003880:	a33a      	add	r3, pc, #232	@ (adr r3, 800396c <__kernel_sin+0x164>)
 8003882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003886:	f7fc fca3 	bl	80001d0 <__aeabi_dsub>
 800388a:	4652      	mov	r2, sl
 800388c:	465b      	mov	r3, fp
 800388e:	f7fc fe57 	bl	8000540 <__aeabi_dmul>
 8003892:	a338      	add	r3, pc, #224	@ (adr r3, 8003974 <__kernel_sin+0x16c>)
 8003894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003898:	f7fc fc9c 	bl	80001d4 <__adddf3>
 800389c:	4606      	mov	r6, r0
 800389e:	460f      	mov	r7, r1
 80038a0:	f1b8 0f00 	cmp.w	r8, #0
 80038a4:	d11b      	bne.n	80038de <__kernel_sin+0xd6>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4650      	mov	r0, sl
 80038ac:	4659      	mov	r1, fp
 80038ae:	f7fc fe47 	bl	8000540 <__aeabi_dmul>
 80038b2:	a325      	add	r3, pc, #148	@ (adr r3, 8003948 <__kernel_sin+0x140>)
 80038b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b8:	f7fc fc8a 	bl	80001d0 <__aeabi_dsub>
 80038bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038c0:	f7fc fe3e 	bl	8000540 <__aeabi_dmul>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4620      	mov	r0, r4
 80038ca:	4629      	mov	r1, r5
 80038cc:	f7fc fc82 	bl	80001d4 <__adddf3>
 80038d0:	4604      	mov	r4, r0
 80038d2:	460d      	mov	r5, r1
 80038d4:	ec45 4b10 	vmov	d0, r4, r5
 80038d8:	b005      	add	sp, #20
 80038da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80038e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003950 <__kernel_sin+0x148>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	f7fc fe2b 	bl	8000540 <__aeabi_dmul>
 80038ea:	4632      	mov	r2, r6
 80038ec:	4680      	mov	r8, r0
 80038ee:	4689      	mov	r9, r1
 80038f0:	463b      	mov	r3, r7
 80038f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038f6:	f7fc fe23 	bl	8000540 <__aeabi_dmul>
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4640      	mov	r0, r8
 8003900:	4649      	mov	r1, r9
 8003902:	f7fc fc65 	bl	80001d0 <__aeabi_dsub>
 8003906:	4652      	mov	r2, sl
 8003908:	465b      	mov	r3, fp
 800390a:	f7fc fe19 	bl	8000540 <__aeabi_dmul>
 800390e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003912:	f7fc fc5d 	bl	80001d0 <__aeabi_dsub>
 8003916:	a30c      	add	r3, pc, #48	@ (adr r3, 8003948 <__kernel_sin+0x140>)
 8003918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391c:	4606      	mov	r6, r0
 800391e:	460f      	mov	r7, r1
 8003920:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003924:	f7fc fe0c 	bl	8000540 <__aeabi_dmul>
 8003928:	4602      	mov	r2, r0
 800392a:	460b      	mov	r3, r1
 800392c:	4630      	mov	r0, r6
 800392e:	4639      	mov	r1, r7
 8003930:	f7fc fc50 	bl	80001d4 <__adddf3>
 8003934:	4602      	mov	r2, r0
 8003936:	460b      	mov	r3, r1
 8003938:	4620      	mov	r0, r4
 800393a:	4629      	mov	r1, r5
 800393c:	f7fc fc48 	bl	80001d0 <__aeabi_dsub>
 8003940:	e7c6      	b.n	80038d0 <__kernel_sin+0xc8>
 8003942:	bf00      	nop
 8003944:	f3af 8000 	nop.w
 8003948:	55555549 	.word	0x55555549
 800394c:	3fc55555 	.word	0x3fc55555
 8003950:	3fe00000 	.word	0x3fe00000
 8003954:	5acfd57c 	.word	0x5acfd57c
 8003958:	3de5d93a 	.word	0x3de5d93a
 800395c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003960:	3e5ae5e6 	.word	0x3e5ae5e6
 8003964:	57b1fe7d 	.word	0x57b1fe7d
 8003968:	3ec71de3 	.word	0x3ec71de3
 800396c:	19c161d5 	.word	0x19c161d5
 8003970:	3f2a01a0 	.word	0x3f2a01a0
 8003974:	1110f8a6 	.word	0x1110f8a6
 8003978:	3f811111 	.word	0x3f811111
 800397c:	00000000 	.word	0x00000000

08003980 <__ieee754_rem_pio2>:
 8003980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003984:	ec57 6b10 	vmov	r6, r7, d0
 8003988:	4bc5      	ldr	r3, [pc, #788]	@ (8003ca0 <__ieee754_rem_pio2+0x320>)
 800398a:	b08d      	sub	sp, #52	@ 0x34
 800398c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003990:	4598      	cmp	r8, r3
 8003992:	4604      	mov	r4, r0
 8003994:	9704      	str	r7, [sp, #16]
 8003996:	d807      	bhi.n	80039a8 <__ieee754_rem_pio2+0x28>
 8003998:	2200      	movs	r2, #0
 800399a:	2300      	movs	r3, #0
 800399c:	ed80 0b00 	vstr	d0, [r0]
 80039a0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80039a4:	2500      	movs	r5, #0
 80039a6:	e028      	b.n	80039fa <__ieee754_rem_pio2+0x7a>
 80039a8:	4bbe      	ldr	r3, [pc, #760]	@ (8003ca4 <__ieee754_rem_pio2+0x324>)
 80039aa:	4598      	cmp	r8, r3
 80039ac:	d878      	bhi.n	8003aa0 <__ieee754_rem_pio2+0x120>
 80039ae:	9b04      	ldr	r3, [sp, #16]
 80039b0:	4dbd      	ldr	r5, [pc, #756]	@ (8003ca8 <__ieee754_rem_pio2+0x328>)
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	4630      	mov	r0, r6
 80039b6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003c68 <__ieee754_rem_pio2+0x2e8>)
 80039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039bc:	4639      	mov	r1, r7
 80039be:	dd38      	ble.n	8003a32 <__ieee754_rem_pio2+0xb2>
 80039c0:	f7fc fc06 	bl	80001d0 <__aeabi_dsub>
 80039c4:	45a8      	cmp	r8, r5
 80039c6:	4606      	mov	r6, r0
 80039c8:	460f      	mov	r7, r1
 80039ca:	d01a      	beq.n	8003a02 <__ieee754_rem_pio2+0x82>
 80039cc:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003c70 <__ieee754_rem_pio2+0x2f0>)
 80039ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d2:	f7fc fbfd 	bl	80001d0 <__aeabi_dsub>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4680      	mov	r8, r0
 80039dc:	4689      	mov	r9, r1
 80039de:	4630      	mov	r0, r6
 80039e0:	4639      	mov	r1, r7
 80039e2:	f7fc fbf5 	bl	80001d0 <__aeabi_dsub>
 80039e6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003c70 <__ieee754_rem_pio2+0x2f0>)
 80039e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ec:	f7fc fbf0 	bl	80001d0 <__aeabi_dsub>
 80039f0:	e9c4 8900 	strd	r8, r9, [r4]
 80039f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80039f8:	2501      	movs	r5, #1
 80039fa:	4628      	mov	r0, r5
 80039fc:	b00d      	add	sp, #52	@ 0x34
 80039fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a02:	a39d      	add	r3, pc, #628	@ (adr r3, 8003c78 <__ieee754_rem_pio2+0x2f8>)
 8003a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a08:	f7fc fbe2 	bl	80001d0 <__aeabi_dsub>
 8003a0c:	a39c      	add	r3, pc, #624	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x300>)
 8003a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a12:	4606      	mov	r6, r0
 8003a14:	460f      	mov	r7, r1
 8003a16:	f7fc fbdb 	bl	80001d0 <__aeabi_dsub>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4680      	mov	r8, r0
 8003a20:	4689      	mov	r9, r1
 8003a22:	4630      	mov	r0, r6
 8003a24:	4639      	mov	r1, r7
 8003a26:	f7fc fbd3 	bl	80001d0 <__aeabi_dsub>
 8003a2a:	a395      	add	r3, pc, #596	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x300>)
 8003a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a30:	e7dc      	b.n	80039ec <__ieee754_rem_pio2+0x6c>
 8003a32:	f7fc fbcf 	bl	80001d4 <__adddf3>
 8003a36:	45a8      	cmp	r8, r5
 8003a38:	4606      	mov	r6, r0
 8003a3a:	460f      	mov	r7, r1
 8003a3c:	d018      	beq.n	8003a70 <__ieee754_rem_pio2+0xf0>
 8003a3e:	a38c      	add	r3, pc, #560	@ (adr r3, 8003c70 <__ieee754_rem_pio2+0x2f0>)
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f7fc fbc6 	bl	80001d4 <__adddf3>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4680      	mov	r8, r0
 8003a4e:	4689      	mov	r9, r1
 8003a50:	4630      	mov	r0, r6
 8003a52:	4639      	mov	r1, r7
 8003a54:	f7fc fbbc 	bl	80001d0 <__aeabi_dsub>
 8003a58:	a385      	add	r3, pc, #532	@ (adr r3, 8003c70 <__ieee754_rem_pio2+0x2f0>)
 8003a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a5e:	f7fc fbb9 	bl	80001d4 <__adddf3>
 8003a62:	f04f 35ff 	mov.w	r5, #4294967295
 8003a66:	e9c4 8900 	strd	r8, r9, [r4]
 8003a6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003a6e:	e7c4      	b.n	80039fa <__ieee754_rem_pio2+0x7a>
 8003a70:	a381      	add	r3, pc, #516	@ (adr r3, 8003c78 <__ieee754_rem_pio2+0x2f8>)
 8003a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a76:	f7fc fbad 	bl	80001d4 <__adddf3>
 8003a7a:	a381      	add	r3, pc, #516	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x300>)
 8003a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a80:	4606      	mov	r6, r0
 8003a82:	460f      	mov	r7, r1
 8003a84:	f7fc fba6 	bl	80001d4 <__adddf3>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4680      	mov	r8, r0
 8003a8e:	4689      	mov	r9, r1
 8003a90:	4630      	mov	r0, r6
 8003a92:	4639      	mov	r1, r7
 8003a94:	f7fc fb9c 	bl	80001d0 <__aeabi_dsub>
 8003a98:	a379      	add	r3, pc, #484	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x300>)
 8003a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9e:	e7de      	b.n	8003a5e <__ieee754_rem_pio2+0xde>
 8003aa0:	4b82      	ldr	r3, [pc, #520]	@ (8003cac <__ieee754_rem_pio2+0x32c>)
 8003aa2:	4598      	cmp	r8, r3
 8003aa4:	f200 80d1 	bhi.w	8003c4a <__ieee754_rem_pio2+0x2ca>
 8003aa8:	f000 f966 	bl	8003d78 <fabs>
 8003aac:	ec57 6b10 	vmov	r6, r7, d0
 8003ab0:	a375      	add	r3, pc, #468	@ (adr r3, 8003c88 <__ieee754_rem_pio2+0x308>)
 8003ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	4639      	mov	r1, r7
 8003aba:	f7fc fd41 	bl	8000540 <__aeabi_dmul>
 8003abe:	4b7c      	ldr	r3, [pc, #496]	@ (8003cb0 <__ieee754_rem_pio2+0x330>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f7fc fb87 	bl	80001d4 <__adddf3>
 8003ac6:	f7fc ffd5 	bl	8000a74 <__aeabi_d2iz>
 8003aca:	4605      	mov	r5, r0
 8003acc:	f7fc fcce 	bl	800046c <__aeabi_i2d>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ad8:	a363      	add	r3, pc, #396	@ (adr r3, 8003c68 <__ieee754_rem_pio2+0x2e8>)
 8003ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ade:	f7fc fd2f 	bl	8000540 <__aeabi_dmul>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4630      	mov	r0, r6
 8003ae8:	4639      	mov	r1, r7
 8003aea:	f7fc fb71 	bl	80001d0 <__aeabi_dsub>
 8003aee:	a360      	add	r3, pc, #384	@ (adr r3, 8003c70 <__ieee754_rem_pio2+0x2f0>)
 8003af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af4:	4682      	mov	sl, r0
 8003af6:	468b      	mov	fp, r1
 8003af8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003afc:	f7fc fd20 	bl	8000540 <__aeabi_dmul>
 8003b00:	2d1f      	cmp	r5, #31
 8003b02:	4606      	mov	r6, r0
 8003b04:	460f      	mov	r7, r1
 8003b06:	dc0c      	bgt.n	8003b22 <__ieee754_rem_pio2+0x1a2>
 8003b08:	4b6a      	ldr	r3, [pc, #424]	@ (8003cb4 <__ieee754_rem_pio2+0x334>)
 8003b0a:	1e6a      	subs	r2, r5, #1
 8003b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b10:	4543      	cmp	r3, r8
 8003b12:	d006      	beq.n	8003b22 <__ieee754_rem_pio2+0x1a2>
 8003b14:	4632      	mov	r2, r6
 8003b16:	463b      	mov	r3, r7
 8003b18:	4650      	mov	r0, sl
 8003b1a:	4659      	mov	r1, fp
 8003b1c:	f7fc fb58 	bl	80001d0 <__aeabi_dsub>
 8003b20:	e00e      	b.n	8003b40 <__ieee754_rem_pio2+0x1c0>
 8003b22:	463b      	mov	r3, r7
 8003b24:	4632      	mov	r2, r6
 8003b26:	4650      	mov	r0, sl
 8003b28:	4659      	mov	r1, fp
 8003b2a:	f7fc fb51 	bl	80001d0 <__aeabi_dsub>
 8003b2e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003b32:	9305      	str	r3, [sp, #20]
 8003b34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b38:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003b3c:	2b10      	cmp	r3, #16
 8003b3e:	dc02      	bgt.n	8003b46 <__ieee754_rem_pio2+0x1c6>
 8003b40:	e9c4 0100 	strd	r0, r1, [r4]
 8003b44:	e039      	b.n	8003bba <__ieee754_rem_pio2+0x23a>
 8003b46:	a34c      	add	r3, pc, #304	@ (adr r3, 8003c78 <__ieee754_rem_pio2+0x2f8>)
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b50:	f7fc fcf6 	bl	8000540 <__aeabi_dmul>
 8003b54:	4606      	mov	r6, r0
 8003b56:	460f      	mov	r7, r1
 8003b58:	4602      	mov	r2, r0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4650      	mov	r0, sl
 8003b5e:	4659      	mov	r1, fp
 8003b60:	f7fc fb36 	bl	80001d0 <__aeabi_dsub>
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	4680      	mov	r8, r0
 8003b6a:	4689      	mov	r9, r1
 8003b6c:	4650      	mov	r0, sl
 8003b6e:	4659      	mov	r1, fp
 8003b70:	f7fc fb2e 	bl	80001d0 <__aeabi_dsub>
 8003b74:	4632      	mov	r2, r6
 8003b76:	463b      	mov	r3, r7
 8003b78:	f7fc fb2a 	bl	80001d0 <__aeabi_dsub>
 8003b7c:	a340      	add	r3, pc, #256	@ (adr r3, 8003c80 <__ieee754_rem_pio2+0x300>)
 8003b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b82:	4606      	mov	r6, r0
 8003b84:	460f      	mov	r7, r1
 8003b86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b8a:	f7fc fcd9 	bl	8000540 <__aeabi_dmul>
 8003b8e:	4632      	mov	r2, r6
 8003b90:	463b      	mov	r3, r7
 8003b92:	f7fc fb1d 	bl	80001d0 <__aeabi_dsub>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4606      	mov	r6, r0
 8003b9c:	460f      	mov	r7, r1
 8003b9e:	4640      	mov	r0, r8
 8003ba0:	4649      	mov	r1, r9
 8003ba2:	f7fc fb15 	bl	80001d0 <__aeabi_dsub>
 8003ba6:	9a05      	ldr	r2, [sp, #20]
 8003ba8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	2b31      	cmp	r3, #49	@ 0x31
 8003bb0:	dc20      	bgt.n	8003bf4 <__ieee754_rem_pio2+0x274>
 8003bb2:	e9c4 0100 	strd	r0, r1, [r4]
 8003bb6:	46c2      	mov	sl, r8
 8003bb8:	46cb      	mov	fp, r9
 8003bba:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003bbe:	4650      	mov	r0, sl
 8003bc0:	4642      	mov	r2, r8
 8003bc2:	464b      	mov	r3, r9
 8003bc4:	4659      	mov	r1, fp
 8003bc6:	f7fc fb03 	bl	80001d0 <__aeabi_dsub>
 8003bca:	463b      	mov	r3, r7
 8003bcc:	4632      	mov	r2, r6
 8003bce:	f7fc faff 	bl	80001d0 <__aeabi_dsub>
 8003bd2:	9b04      	ldr	r3, [sp, #16]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003bda:	f6bf af0e 	bge.w	80039fa <__ieee754_rem_pio2+0x7a>
 8003bde:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003be2:	6063      	str	r3, [r4, #4]
 8003be4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003be8:	f8c4 8000 	str.w	r8, [r4]
 8003bec:	60a0      	str	r0, [r4, #8]
 8003bee:	60e3      	str	r3, [r4, #12]
 8003bf0:	426d      	negs	r5, r5
 8003bf2:	e702      	b.n	80039fa <__ieee754_rem_pio2+0x7a>
 8003bf4:	a326      	add	r3, pc, #152	@ (adr r3, 8003c90 <__ieee754_rem_pio2+0x310>)
 8003bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bfe:	f7fc fc9f 	bl	8000540 <__aeabi_dmul>
 8003c02:	4606      	mov	r6, r0
 8003c04:	460f      	mov	r7, r1
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	4640      	mov	r0, r8
 8003c0c:	4649      	mov	r1, r9
 8003c0e:	f7fc fadf 	bl	80001d0 <__aeabi_dsub>
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	4682      	mov	sl, r0
 8003c18:	468b      	mov	fp, r1
 8003c1a:	4640      	mov	r0, r8
 8003c1c:	4649      	mov	r1, r9
 8003c1e:	f7fc fad7 	bl	80001d0 <__aeabi_dsub>
 8003c22:	4632      	mov	r2, r6
 8003c24:	463b      	mov	r3, r7
 8003c26:	f7fc fad3 	bl	80001d0 <__aeabi_dsub>
 8003c2a:	a31b      	add	r3, pc, #108	@ (adr r3, 8003c98 <__ieee754_rem_pio2+0x318>)
 8003c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c30:	4606      	mov	r6, r0
 8003c32:	460f      	mov	r7, r1
 8003c34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c38:	f7fc fc82 	bl	8000540 <__aeabi_dmul>
 8003c3c:	4632      	mov	r2, r6
 8003c3e:	463b      	mov	r3, r7
 8003c40:	f7fc fac6 	bl	80001d0 <__aeabi_dsub>
 8003c44:	4606      	mov	r6, r0
 8003c46:	460f      	mov	r7, r1
 8003c48:	e764      	b.n	8003b14 <__ieee754_rem_pio2+0x194>
 8003c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cb8 <__ieee754_rem_pio2+0x338>)
 8003c4c:	4598      	cmp	r8, r3
 8003c4e:	d935      	bls.n	8003cbc <__ieee754_rem_pio2+0x33c>
 8003c50:	4632      	mov	r2, r6
 8003c52:	463b      	mov	r3, r7
 8003c54:	4630      	mov	r0, r6
 8003c56:	4639      	mov	r1, r7
 8003c58:	f7fc faba 	bl	80001d0 <__aeabi_dsub>
 8003c5c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003c60:	e9c4 0100 	strd	r0, r1, [r4]
 8003c64:	e69e      	b.n	80039a4 <__ieee754_rem_pio2+0x24>
 8003c66:	bf00      	nop
 8003c68:	54400000 	.word	0x54400000
 8003c6c:	3ff921fb 	.word	0x3ff921fb
 8003c70:	1a626331 	.word	0x1a626331
 8003c74:	3dd0b461 	.word	0x3dd0b461
 8003c78:	1a600000 	.word	0x1a600000
 8003c7c:	3dd0b461 	.word	0x3dd0b461
 8003c80:	2e037073 	.word	0x2e037073
 8003c84:	3ba3198a 	.word	0x3ba3198a
 8003c88:	6dc9c883 	.word	0x6dc9c883
 8003c8c:	3fe45f30 	.word	0x3fe45f30
 8003c90:	2e000000 	.word	0x2e000000
 8003c94:	3ba3198a 	.word	0x3ba3198a
 8003c98:	252049c1 	.word	0x252049c1
 8003c9c:	397b839a 	.word	0x397b839a
 8003ca0:	3fe921fb 	.word	0x3fe921fb
 8003ca4:	4002d97b 	.word	0x4002d97b
 8003ca8:	3ff921fb 	.word	0x3ff921fb
 8003cac:	413921fb 	.word	0x413921fb
 8003cb0:	3fe00000 	.word	0x3fe00000
 8003cb4:	08004660 	.word	0x08004660
 8003cb8:	7fefffff 	.word	0x7fefffff
 8003cbc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003cc0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003cc4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003cc8:	4630      	mov	r0, r6
 8003cca:	460f      	mov	r7, r1
 8003ccc:	f7fc fed2 	bl	8000a74 <__aeabi_d2iz>
 8003cd0:	f7fc fbcc 	bl	800046c <__aeabi_i2d>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	4630      	mov	r0, r6
 8003cda:	4639      	mov	r1, r7
 8003cdc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003ce0:	f7fc fa76 	bl	80001d0 <__aeabi_dsub>
 8003ce4:	4b22      	ldr	r3, [pc, #136]	@ (8003d70 <__ieee754_rem_pio2+0x3f0>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f7fc fc2a 	bl	8000540 <__aeabi_dmul>
 8003cec:	460f      	mov	r7, r1
 8003cee:	4606      	mov	r6, r0
 8003cf0:	f7fc fec0 	bl	8000a74 <__aeabi_d2iz>
 8003cf4:	f7fc fbba 	bl	800046c <__aeabi_i2d>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4630      	mov	r0, r6
 8003cfe:	4639      	mov	r1, r7
 8003d00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003d04:	f7fc fa64 	bl	80001d0 <__aeabi_dsub>
 8003d08:	4b19      	ldr	r3, [pc, #100]	@ (8003d70 <__ieee754_rem_pio2+0x3f0>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f7fc fc18 	bl	8000540 <__aeabi_dmul>
 8003d10:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003d14:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003d18:	f04f 0803 	mov.w	r8, #3
 8003d1c:	2600      	movs	r6, #0
 8003d1e:	2700      	movs	r7, #0
 8003d20:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003d24:	4632      	mov	r2, r6
 8003d26:	463b      	mov	r3, r7
 8003d28:	46c2      	mov	sl, r8
 8003d2a:	f108 38ff 	add.w	r8, r8, #4294967295
 8003d2e:	f7fc fe6f 	bl	8000a10 <__aeabi_dcmpeq>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	d1f4      	bne.n	8003d20 <__ieee754_rem_pio2+0x3a0>
 8003d36:	4b0f      	ldr	r3, [pc, #60]	@ (8003d74 <__ieee754_rem_pio2+0x3f4>)
 8003d38:	9301      	str	r3, [sp, #4]
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	462a      	mov	r2, r5
 8003d40:	4653      	mov	r3, sl
 8003d42:	4621      	mov	r1, r4
 8003d44:	a806      	add	r0, sp, #24
 8003d46:	f000 f81f 	bl	8003d88 <__kernel_rem_pio2>
 8003d4a:	9b04      	ldr	r3, [sp, #16]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	4605      	mov	r5, r0
 8003d50:	f6bf ae53 	bge.w	80039fa <__ieee754_rem_pio2+0x7a>
 8003d54:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003d58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003d5c:	e9c4 2300 	strd	r2, r3, [r4]
 8003d60:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003d64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003d68:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003d6c:	e740      	b.n	8003bf0 <__ieee754_rem_pio2+0x270>
 8003d6e:	bf00      	nop
 8003d70:	41700000 	.word	0x41700000
 8003d74:	080046e0 	.word	0x080046e0

08003d78 <fabs>:
 8003d78:	ec51 0b10 	vmov	r0, r1, d0
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d82:	ec43 2b10 	vmov	d0, r2, r3
 8003d86:	4770      	bx	lr

08003d88 <__kernel_rem_pio2>:
 8003d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d8c:	ed2d 8b02 	vpush	{d8}
 8003d90:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003d94:	f112 0f14 	cmn.w	r2, #20
 8003d98:	9306      	str	r3, [sp, #24]
 8003d9a:	9104      	str	r1, [sp, #16]
 8003d9c:	4bc2      	ldr	r3, [pc, #776]	@ (80040a8 <__kernel_rem_pio2+0x320>)
 8003d9e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8003da0:	9008      	str	r0, [sp, #32]
 8003da2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003da6:	9300      	str	r3, [sp, #0]
 8003da8:	9b06      	ldr	r3, [sp, #24]
 8003daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8003dae:	bfa8      	it	ge
 8003db0:	1ed4      	subge	r4, r2, #3
 8003db2:	9305      	str	r3, [sp, #20]
 8003db4:	bfb2      	itee	lt
 8003db6:	2400      	movlt	r4, #0
 8003db8:	2318      	movge	r3, #24
 8003dba:	fb94 f4f3 	sdivge	r4, r4, r3
 8003dbe:	f06f 0317 	mvn.w	r3, #23
 8003dc2:	fb04 3303 	mla	r3, r4, r3, r3
 8003dc6:	eb03 0b02 	add.w	fp, r3, r2
 8003dca:	9b00      	ldr	r3, [sp, #0]
 8003dcc:	9a05      	ldr	r2, [sp, #20]
 8003dce:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8004098 <__kernel_rem_pio2+0x310>
 8003dd2:	eb03 0802 	add.w	r8, r3, r2
 8003dd6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003dd8:	1aa7      	subs	r7, r4, r2
 8003dda:	ae20      	add	r6, sp, #128	@ 0x80
 8003ddc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003de0:	2500      	movs	r5, #0
 8003de2:	4545      	cmp	r5, r8
 8003de4:	dd12      	ble.n	8003e0c <__kernel_rem_pio2+0x84>
 8003de6:	9b06      	ldr	r3, [sp, #24]
 8003de8:	aa20      	add	r2, sp, #128	@ 0x80
 8003dea:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003dee:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8003df2:	2700      	movs	r7, #0
 8003df4:	9b00      	ldr	r3, [sp, #0]
 8003df6:	429f      	cmp	r7, r3
 8003df8:	dc2e      	bgt.n	8003e58 <__kernel_rem_pio2+0xd0>
 8003dfa:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8004098 <__kernel_rem_pio2+0x310>
 8003dfe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e02:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e06:	46a8      	mov	r8, r5
 8003e08:	2600      	movs	r6, #0
 8003e0a:	e01b      	b.n	8003e44 <__kernel_rem_pio2+0xbc>
 8003e0c:	42ef      	cmn	r7, r5
 8003e0e:	d407      	bmi.n	8003e20 <__kernel_rem_pio2+0x98>
 8003e10:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003e14:	f7fc fb2a 	bl	800046c <__aeabi_i2d>
 8003e18:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003e1c:	3501      	adds	r5, #1
 8003e1e:	e7e0      	b.n	8003de2 <__kernel_rem_pio2+0x5a>
 8003e20:	ec51 0b18 	vmov	r0, r1, d8
 8003e24:	e7f8      	b.n	8003e18 <__kernel_rem_pio2+0x90>
 8003e26:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003e2a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003e2e:	f7fc fb87 	bl	8000540 <__aeabi_dmul>
 8003e32:	4602      	mov	r2, r0
 8003e34:	460b      	mov	r3, r1
 8003e36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e3a:	f7fc f9cb 	bl	80001d4 <__adddf3>
 8003e3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e42:	3601      	adds	r6, #1
 8003e44:	9b05      	ldr	r3, [sp, #20]
 8003e46:	429e      	cmp	r6, r3
 8003e48:	dded      	ble.n	8003e26 <__kernel_rem_pio2+0x9e>
 8003e4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003e4e:	3701      	adds	r7, #1
 8003e50:	ecaa 7b02 	vstmia	sl!, {d7}
 8003e54:	3508      	adds	r5, #8
 8003e56:	e7cd      	b.n	8003df4 <__kernel_rem_pio2+0x6c>
 8003e58:	9b00      	ldr	r3, [sp, #0]
 8003e5a:	f8dd 8000 	ldr.w	r8, [sp]
 8003e5e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003e60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003e64:	930a      	str	r3, [sp, #40]	@ 0x28
 8003e66:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003e68:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e6e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003e72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e74:	ab98      	add	r3, sp, #608	@ 0x260
 8003e76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003e7a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8003e7e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e82:	ac0c      	add	r4, sp, #48	@ 0x30
 8003e84:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003e86:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8003e8a:	46a1      	mov	r9, r4
 8003e8c:	46c2      	mov	sl, r8
 8003e8e:	f1ba 0f00 	cmp.w	sl, #0
 8003e92:	dc77      	bgt.n	8003f84 <__kernel_rem_pio2+0x1fc>
 8003e94:	4658      	mov	r0, fp
 8003e96:	ed9d 0b02 	vldr	d0, [sp, #8]
 8003e9a:	f000 fac5 	bl	8004428 <scalbn>
 8003e9e:	ec57 6b10 	vmov	r6, r7, d0
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003ea8:	4630      	mov	r0, r6
 8003eaa:	4639      	mov	r1, r7
 8003eac:	f7fc fb48 	bl	8000540 <__aeabi_dmul>
 8003eb0:	ec41 0b10 	vmov	d0, r0, r1
 8003eb4:	f000 fb34 	bl	8004520 <floor>
 8003eb8:	4b7c      	ldr	r3, [pc, #496]	@ (80040ac <__kernel_rem_pio2+0x324>)
 8003eba:	ec51 0b10 	vmov	r0, r1, d0
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f7fc fb3e 	bl	8000540 <__aeabi_dmul>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4630      	mov	r0, r6
 8003eca:	4639      	mov	r1, r7
 8003ecc:	f7fc f980 	bl	80001d0 <__aeabi_dsub>
 8003ed0:	460f      	mov	r7, r1
 8003ed2:	4606      	mov	r6, r0
 8003ed4:	f7fc fdce 	bl	8000a74 <__aeabi_d2iz>
 8003ed8:	9002      	str	r0, [sp, #8]
 8003eda:	f7fc fac7 	bl	800046c <__aeabi_i2d>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	4630      	mov	r0, r6
 8003ee4:	4639      	mov	r1, r7
 8003ee6:	f7fc f973 	bl	80001d0 <__aeabi_dsub>
 8003eea:	f1bb 0f00 	cmp.w	fp, #0
 8003eee:	4606      	mov	r6, r0
 8003ef0:	460f      	mov	r7, r1
 8003ef2:	dd6c      	ble.n	8003fce <__kernel_rem_pio2+0x246>
 8003ef4:	f108 31ff 	add.w	r1, r8, #4294967295
 8003ef8:	ab0c      	add	r3, sp, #48	@ 0x30
 8003efa:	9d02      	ldr	r5, [sp, #8]
 8003efc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003f00:	f1cb 0018 	rsb	r0, fp, #24
 8003f04:	fa43 f200 	asr.w	r2, r3, r0
 8003f08:	4415      	add	r5, r2
 8003f0a:	4082      	lsls	r2, r0
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003f10:	9502      	str	r5, [sp, #8]
 8003f12:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003f16:	f1cb 0217 	rsb	r2, fp, #23
 8003f1a:	fa43 f902 	asr.w	r9, r3, r2
 8003f1e:	f1b9 0f00 	cmp.w	r9, #0
 8003f22:	dd64      	ble.n	8003fee <__kernel_rem_pio2+0x266>
 8003f24:	9b02      	ldr	r3, [sp, #8]
 8003f26:	2200      	movs	r2, #0
 8003f28:	3301      	adds	r3, #1
 8003f2a:	9302      	str	r3, [sp, #8]
 8003f2c:	4615      	mov	r5, r2
 8003f2e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003f32:	4590      	cmp	r8, r2
 8003f34:	f300 80a1 	bgt.w	800407a <__kernel_rem_pio2+0x2f2>
 8003f38:	f1bb 0f00 	cmp.w	fp, #0
 8003f3c:	dd07      	ble.n	8003f4e <__kernel_rem_pio2+0x1c6>
 8003f3e:	f1bb 0f01 	cmp.w	fp, #1
 8003f42:	f000 80c1 	beq.w	80040c8 <__kernel_rem_pio2+0x340>
 8003f46:	f1bb 0f02 	cmp.w	fp, #2
 8003f4a:	f000 80c8 	beq.w	80040de <__kernel_rem_pio2+0x356>
 8003f4e:	f1b9 0f02 	cmp.w	r9, #2
 8003f52:	d14c      	bne.n	8003fee <__kernel_rem_pio2+0x266>
 8003f54:	4632      	mov	r2, r6
 8003f56:	463b      	mov	r3, r7
 8003f58:	4955      	ldr	r1, [pc, #340]	@ (80040b0 <__kernel_rem_pio2+0x328>)
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	f7fc f938 	bl	80001d0 <__aeabi_dsub>
 8003f60:	4606      	mov	r6, r0
 8003f62:	460f      	mov	r7, r1
 8003f64:	2d00      	cmp	r5, #0
 8003f66:	d042      	beq.n	8003fee <__kernel_rem_pio2+0x266>
 8003f68:	4658      	mov	r0, fp
 8003f6a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80040a0 <__kernel_rem_pio2+0x318>
 8003f6e:	f000 fa5b 	bl	8004428 <scalbn>
 8003f72:	4630      	mov	r0, r6
 8003f74:	4639      	mov	r1, r7
 8003f76:	ec53 2b10 	vmov	r2, r3, d0
 8003f7a:	f7fc f929 	bl	80001d0 <__aeabi_dsub>
 8003f7e:	4606      	mov	r6, r0
 8003f80:	460f      	mov	r7, r1
 8003f82:	e034      	b.n	8003fee <__kernel_rem_pio2+0x266>
 8003f84:	4b4b      	ldr	r3, [pc, #300]	@ (80040b4 <__kernel_rem_pio2+0x32c>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f8c:	f7fc fad8 	bl	8000540 <__aeabi_dmul>
 8003f90:	f7fc fd70 	bl	8000a74 <__aeabi_d2iz>
 8003f94:	f7fc fa6a 	bl	800046c <__aeabi_i2d>
 8003f98:	4b47      	ldr	r3, [pc, #284]	@ (80040b8 <__kernel_rem_pio2+0x330>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	460f      	mov	r7, r1
 8003fa0:	f7fc face 	bl	8000540 <__aeabi_dmul>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003fac:	f7fc f910 	bl	80001d0 <__aeabi_dsub>
 8003fb0:	f7fc fd60 	bl	8000a74 <__aeabi_d2iz>
 8003fb4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003fb8:	f849 0b04 	str.w	r0, [r9], #4
 8003fbc:	4639      	mov	r1, r7
 8003fbe:	4630      	mov	r0, r6
 8003fc0:	f7fc f908 	bl	80001d4 <__adddf3>
 8003fc4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003fc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003fcc:	e75f      	b.n	8003e8e <__kernel_rem_pio2+0x106>
 8003fce:	d107      	bne.n	8003fe0 <__kernel_rem_pio2+0x258>
 8003fd0:	f108 33ff 	add.w	r3, r8, #4294967295
 8003fd4:	aa0c      	add	r2, sp, #48	@ 0x30
 8003fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fda:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8003fde:	e79e      	b.n	8003f1e <__kernel_rem_pio2+0x196>
 8003fe0:	4b36      	ldr	r3, [pc, #216]	@ (80040bc <__kernel_rem_pio2+0x334>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f7fc fd32 	bl	8000a4c <__aeabi_dcmpge>
 8003fe8:	2800      	cmp	r0, #0
 8003fea:	d143      	bne.n	8004074 <__kernel_rem_pio2+0x2ec>
 8003fec:	4681      	mov	r9, r0
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	4630      	mov	r0, r6
 8003ff4:	4639      	mov	r1, r7
 8003ff6:	f7fc fd0b 	bl	8000a10 <__aeabi_dcmpeq>
 8003ffa:	2800      	cmp	r0, #0
 8003ffc:	f000 80c1 	beq.w	8004182 <__kernel_rem_pio2+0x3fa>
 8004000:	f108 33ff 	add.w	r3, r8, #4294967295
 8004004:	2200      	movs	r2, #0
 8004006:	9900      	ldr	r1, [sp, #0]
 8004008:	428b      	cmp	r3, r1
 800400a:	da70      	bge.n	80040ee <__kernel_rem_pio2+0x366>
 800400c:	2a00      	cmp	r2, #0
 800400e:	f000 808b 	beq.w	8004128 <__kernel_rem_pio2+0x3a0>
 8004012:	f108 38ff 	add.w	r8, r8, #4294967295
 8004016:	ab0c      	add	r3, sp, #48	@ 0x30
 8004018:	f1ab 0b18 	sub.w	fp, fp, #24
 800401c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f6      	beq.n	8004012 <__kernel_rem_pio2+0x28a>
 8004024:	4658      	mov	r0, fp
 8004026:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80040a0 <__kernel_rem_pio2+0x318>
 800402a:	f000 f9fd 	bl	8004428 <scalbn>
 800402e:	f108 0301 	add.w	r3, r8, #1
 8004032:	00da      	lsls	r2, r3, #3
 8004034:	9205      	str	r2, [sp, #20]
 8004036:	ec55 4b10 	vmov	r4, r5, d0
 800403a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800403c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80040b4 <__kernel_rem_pio2+0x32c>
 8004040:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8004044:	4646      	mov	r6, r8
 8004046:	f04f 0a00 	mov.w	sl, #0
 800404a:	2e00      	cmp	r6, #0
 800404c:	f280 80d1 	bge.w	80041f2 <__kernel_rem_pio2+0x46a>
 8004050:	4644      	mov	r4, r8
 8004052:	2c00      	cmp	r4, #0
 8004054:	f2c0 80ff 	blt.w	8004256 <__kernel_rem_pio2+0x4ce>
 8004058:	4b19      	ldr	r3, [pc, #100]	@ (80040c0 <__kernel_rem_pio2+0x338>)
 800405a:	461f      	mov	r7, r3
 800405c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800405e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004062:	9306      	str	r3, [sp, #24]
 8004064:	f04f 0a00 	mov.w	sl, #0
 8004068:	f04f 0b00 	mov.w	fp, #0
 800406c:	2600      	movs	r6, #0
 800406e:	eba8 0504 	sub.w	r5, r8, r4
 8004072:	e0e4      	b.n	800423e <__kernel_rem_pio2+0x4b6>
 8004074:	f04f 0902 	mov.w	r9, #2
 8004078:	e754      	b.n	8003f24 <__kernel_rem_pio2+0x19c>
 800407a:	f854 3b04 	ldr.w	r3, [r4], #4
 800407e:	bb0d      	cbnz	r5, 80040c4 <__kernel_rem_pio2+0x33c>
 8004080:	b123      	cbz	r3, 800408c <__kernel_rem_pio2+0x304>
 8004082:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004086:	f844 3c04 	str.w	r3, [r4, #-4]
 800408a:	2301      	movs	r3, #1
 800408c:	3201      	adds	r2, #1
 800408e:	461d      	mov	r5, r3
 8004090:	e74f      	b.n	8003f32 <__kernel_rem_pio2+0x1aa>
 8004092:	bf00      	nop
 8004094:	f3af 8000 	nop.w
	...
 80040a4:	3ff00000 	.word	0x3ff00000
 80040a8:	08004828 	.word	0x08004828
 80040ac:	40200000 	.word	0x40200000
 80040b0:	3ff00000 	.word	0x3ff00000
 80040b4:	3e700000 	.word	0x3e700000
 80040b8:	41700000 	.word	0x41700000
 80040bc:	3fe00000 	.word	0x3fe00000
 80040c0:	080047e8 	.word	0x080047e8
 80040c4:	1acb      	subs	r3, r1, r3
 80040c6:	e7de      	b.n	8004086 <__kernel_rem_pio2+0x2fe>
 80040c8:	f108 32ff 	add.w	r2, r8, #4294967295
 80040cc:	ab0c      	add	r3, sp, #48	@ 0x30
 80040ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80040d6:	a90c      	add	r1, sp, #48	@ 0x30
 80040d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80040dc:	e737      	b.n	8003f4e <__kernel_rem_pio2+0x1c6>
 80040de:	f108 32ff 	add.w	r2, r8, #4294967295
 80040e2:	ab0c      	add	r3, sp, #48	@ 0x30
 80040e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80040ec:	e7f3      	b.n	80040d6 <__kernel_rem_pio2+0x34e>
 80040ee:	a90c      	add	r1, sp, #48	@ 0x30
 80040f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80040f4:	3b01      	subs	r3, #1
 80040f6:	430a      	orrs	r2, r1
 80040f8:	e785      	b.n	8004006 <__kernel_rem_pio2+0x27e>
 80040fa:	3401      	adds	r4, #1
 80040fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004100:	2a00      	cmp	r2, #0
 8004102:	d0fa      	beq.n	80040fa <__kernel_rem_pio2+0x372>
 8004104:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004106:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800410a:	eb0d 0503 	add.w	r5, sp, r3
 800410e:	9b06      	ldr	r3, [sp, #24]
 8004110:	aa20      	add	r2, sp, #128	@ 0x80
 8004112:	4443      	add	r3, r8
 8004114:	f108 0701 	add.w	r7, r8, #1
 8004118:	3d98      	subs	r5, #152	@ 0x98
 800411a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800411e:	4444      	add	r4, r8
 8004120:	42bc      	cmp	r4, r7
 8004122:	da04      	bge.n	800412e <__kernel_rem_pio2+0x3a6>
 8004124:	46a0      	mov	r8, r4
 8004126:	e6a2      	b.n	8003e6e <__kernel_rem_pio2+0xe6>
 8004128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800412a:	2401      	movs	r4, #1
 800412c:	e7e6      	b.n	80040fc <__kernel_rem_pio2+0x374>
 800412e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004130:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8004134:	f7fc f99a 	bl	800046c <__aeabi_i2d>
 8004138:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 80043f8 <__kernel_rem_pio2+0x670>
 800413c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004140:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004144:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004148:	46b2      	mov	sl, r6
 800414a:	f04f 0800 	mov.w	r8, #0
 800414e:	9b05      	ldr	r3, [sp, #20]
 8004150:	4598      	cmp	r8, r3
 8004152:	dd05      	ble.n	8004160 <__kernel_rem_pio2+0x3d8>
 8004154:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004158:	3701      	adds	r7, #1
 800415a:	eca5 7b02 	vstmia	r5!, {d7}
 800415e:	e7df      	b.n	8004120 <__kernel_rem_pio2+0x398>
 8004160:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8004164:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004168:	f7fc f9ea 	bl	8000540 <__aeabi_dmul>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004174:	f7fc f82e 	bl	80001d4 <__adddf3>
 8004178:	f108 0801 	add.w	r8, r8, #1
 800417c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004180:	e7e5      	b.n	800414e <__kernel_rem_pio2+0x3c6>
 8004182:	f1cb 0000 	rsb	r0, fp, #0
 8004186:	ec47 6b10 	vmov	d0, r6, r7
 800418a:	f000 f94d 	bl	8004428 <scalbn>
 800418e:	ec55 4b10 	vmov	r4, r5, d0
 8004192:	4b9b      	ldr	r3, [pc, #620]	@ (8004400 <__kernel_rem_pio2+0x678>)
 8004194:	2200      	movs	r2, #0
 8004196:	4620      	mov	r0, r4
 8004198:	4629      	mov	r1, r5
 800419a:	f7fc fc57 	bl	8000a4c <__aeabi_dcmpge>
 800419e:	b300      	cbz	r0, 80041e2 <__kernel_rem_pio2+0x45a>
 80041a0:	4b98      	ldr	r3, [pc, #608]	@ (8004404 <__kernel_rem_pio2+0x67c>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	4620      	mov	r0, r4
 80041a6:	4629      	mov	r1, r5
 80041a8:	f7fc f9ca 	bl	8000540 <__aeabi_dmul>
 80041ac:	f7fc fc62 	bl	8000a74 <__aeabi_d2iz>
 80041b0:	4606      	mov	r6, r0
 80041b2:	f7fc f95b 	bl	800046c <__aeabi_i2d>
 80041b6:	4b92      	ldr	r3, [pc, #584]	@ (8004400 <__kernel_rem_pio2+0x678>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	f7fc f9c1 	bl	8000540 <__aeabi_dmul>
 80041be:	460b      	mov	r3, r1
 80041c0:	4602      	mov	r2, r0
 80041c2:	4629      	mov	r1, r5
 80041c4:	4620      	mov	r0, r4
 80041c6:	f7fc f803 	bl	80001d0 <__aeabi_dsub>
 80041ca:	f7fc fc53 	bl	8000a74 <__aeabi_d2iz>
 80041ce:	ab0c      	add	r3, sp, #48	@ 0x30
 80041d0:	f10b 0b18 	add.w	fp, fp, #24
 80041d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80041d8:	f108 0801 	add.w	r8, r8, #1
 80041dc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80041e0:	e720      	b.n	8004024 <__kernel_rem_pio2+0x29c>
 80041e2:	4620      	mov	r0, r4
 80041e4:	4629      	mov	r1, r5
 80041e6:	f7fc fc45 	bl	8000a74 <__aeabi_d2iz>
 80041ea:	ab0c      	add	r3, sp, #48	@ 0x30
 80041ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80041f0:	e718      	b.n	8004024 <__kernel_rem_pio2+0x29c>
 80041f2:	ab0c      	add	r3, sp, #48	@ 0x30
 80041f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80041f8:	f7fc f938 	bl	800046c <__aeabi_i2d>
 80041fc:	4622      	mov	r2, r4
 80041fe:	462b      	mov	r3, r5
 8004200:	f7fc f99e 	bl	8000540 <__aeabi_dmul>
 8004204:	4652      	mov	r2, sl
 8004206:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800420a:	465b      	mov	r3, fp
 800420c:	4620      	mov	r0, r4
 800420e:	4629      	mov	r1, r5
 8004210:	f7fc f996 	bl	8000540 <__aeabi_dmul>
 8004214:	3e01      	subs	r6, #1
 8004216:	4604      	mov	r4, r0
 8004218:	460d      	mov	r5, r1
 800421a:	e716      	b.n	800404a <__kernel_rem_pio2+0x2c2>
 800421c:	9906      	ldr	r1, [sp, #24]
 800421e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004222:	9106      	str	r1, [sp, #24]
 8004224:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004228:	f7fc f98a 	bl	8000540 <__aeabi_dmul>
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	4650      	mov	r0, sl
 8004232:	4659      	mov	r1, fp
 8004234:	f7fb ffce 	bl	80001d4 <__adddf3>
 8004238:	3601      	adds	r6, #1
 800423a:	4682      	mov	sl, r0
 800423c:	468b      	mov	fp, r1
 800423e:	9b00      	ldr	r3, [sp, #0]
 8004240:	429e      	cmp	r6, r3
 8004242:	dc01      	bgt.n	8004248 <__kernel_rem_pio2+0x4c0>
 8004244:	42ae      	cmp	r6, r5
 8004246:	dde9      	ble.n	800421c <__kernel_rem_pio2+0x494>
 8004248:	ab48      	add	r3, sp, #288	@ 0x120
 800424a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800424e:	e9c5 ab00 	strd	sl, fp, [r5]
 8004252:	3c01      	subs	r4, #1
 8004254:	e6fd      	b.n	8004052 <__kernel_rem_pio2+0x2ca>
 8004256:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004258:	2b02      	cmp	r3, #2
 800425a:	dc0b      	bgt.n	8004274 <__kernel_rem_pio2+0x4ec>
 800425c:	2b00      	cmp	r3, #0
 800425e:	dc35      	bgt.n	80042cc <__kernel_rem_pio2+0x544>
 8004260:	d059      	beq.n	8004316 <__kernel_rem_pio2+0x58e>
 8004262:	9b02      	ldr	r3, [sp, #8]
 8004264:	f003 0007 	and.w	r0, r3, #7
 8004268:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800426c:	ecbd 8b02 	vpop	{d8}
 8004270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004274:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004276:	2b03      	cmp	r3, #3
 8004278:	d1f3      	bne.n	8004262 <__kernel_rem_pio2+0x4da>
 800427a:	9b05      	ldr	r3, [sp, #20]
 800427c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004280:	eb0d 0403 	add.w	r4, sp, r3
 8004284:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8004288:	4625      	mov	r5, r4
 800428a:	46c2      	mov	sl, r8
 800428c:	f1ba 0f00 	cmp.w	sl, #0
 8004290:	dc69      	bgt.n	8004366 <__kernel_rem_pio2+0x5de>
 8004292:	4645      	mov	r5, r8
 8004294:	2d01      	cmp	r5, #1
 8004296:	f300 8087 	bgt.w	80043a8 <__kernel_rem_pio2+0x620>
 800429a:	9c05      	ldr	r4, [sp, #20]
 800429c:	ab48      	add	r3, sp, #288	@ 0x120
 800429e:	441c      	add	r4, r3
 80042a0:	2000      	movs	r0, #0
 80042a2:	2100      	movs	r1, #0
 80042a4:	f1b8 0f01 	cmp.w	r8, #1
 80042a8:	f300 809c 	bgt.w	80043e4 <__kernel_rem_pio2+0x65c>
 80042ac:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80042b0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80042b4:	f1b9 0f00 	cmp.w	r9, #0
 80042b8:	f040 80a6 	bne.w	8004408 <__kernel_rem_pio2+0x680>
 80042bc:	9b04      	ldr	r3, [sp, #16]
 80042be:	e9c3 5600 	strd	r5, r6, [r3]
 80042c2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80042c6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80042ca:	e7ca      	b.n	8004262 <__kernel_rem_pio2+0x4da>
 80042cc:	9d05      	ldr	r5, [sp, #20]
 80042ce:	ab48      	add	r3, sp, #288	@ 0x120
 80042d0:	441d      	add	r5, r3
 80042d2:	4644      	mov	r4, r8
 80042d4:	2000      	movs	r0, #0
 80042d6:	2100      	movs	r1, #0
 80042d8:	2c00      	cmp	r4, #0
 80042da:	da35      	bge.n	8004348 <__kernel_rem_pio2+0x5c0>
 80042dc:	f1b9 0f00 	cmp.w	r9, #0
 80042e0:	d038      	beq.n	8004354 <__kernel_rem_pio2+0x5cc>
 80042e2:	4602      	mov	r2, r0
 80042e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042e8:	9c04      	ldr	r4, [sp, #16]
 80042ea:	e9c4 2300 	strd	r2, r3, [r4]
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80042f6:	f7fb ff6b 	bl	80001d0 <__aeabi_dsub>
 80042fa:	ad4a      	add	r5, sp, #296	@ 0x128
 80042fc:	2401      	movs	r4, #1
 80042fe:	45a0      	cmp	r8, r4
 8004300:	da2b      	bge.n	800435a <__kernel_rem_pio2+0x5d2>
 8004302:	f1b9 0f00 	cmp.w	r9, #0
 8004306:	d002      	beq.n	800430e <__kernel_rem_pio2+0x586>
 8004308:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800430c:	4619      	mov	r1, r3
 800430e:	9b04      	ldr	r3, [sp, #16]
 8004310:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004314:	e7a5      	b.n	8004262 <__kernel_rem_pio2+0x4da>
 8004316:	9c05      	ldr	r4, [sp, #20]
 8004318:	ab48      	add	r3, sp, #288	@ 0x120
 800431a:	441c      	add	r4, r3
 800431c:	2000      	movs	r0, #0
 800431e:	2100      	movs	r1, #0
 8004320:	f1b8 0f00 	cmp.w	r8, #0
 8004324:	da09      	bge.n	800433a <__kernel_rem_pio2+0x5b2>
 8004326:	f1b9 0f00 	cmp.w	r9, #0
 800432a:	d002      	beq.n	8004332 <__kernel_rem_pio2+0x5aa>
 800432c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004330:	4619      	mov	r1, r3
 8004332:	9b04      	ldr	r3, [sp, #16]
 8004334:	e9c3 0100 	strd	r0, r1, [r3]
 8004338:	e793      	b.n	8004262 <__kernel_rem_pio2+0x4da>
 800433a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800433e:	f7fb ff49 	bl	80001d4 <__adddf3>
 8004342:	f108 38ff 	add.w	r8, r8, #4294967295
 8004346:	e7eb      	b.n	8004320 <__kernel_rem_pio2+0x598>
 8004348:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800434c:	f7fb ff42 	bl	80001d4 <__adddf3>
 8004350:	3c01      	subs	r4, #1
 8004352:	e7c1      	b.n	80042d8 <__kernel_rem_pio2+0x550>
 8004354:	4602      	mov	r2, r0
 8004356:	460b      	mov	r3, r1
 8004358:	e7c6      	b.n	80042e8 <__kernel_rem_pio2+0x560>
 800435a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800435e:	f7fb ff39 	bl	80001d4 <__adddf3>
 8004362:	3401      	adds	r4, #1
 8004364:	e7cb      	b.n	80042fe <__kernel_rem_pio2+0x576>
 8004366:	ed35 7b02 	vldmdb	r5!, {d7}
 800436a:	ed8d 7b00 	vstr	d7, [sp]
 800436e:	ed95 7b02 	vldr	d7, [r5, #8]
 8004372:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004376:	ec53 2b17 	vmov	r2, r3, d7
 800437a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800437e:	f7fb ff29 	bl	80001d4 <__adddf3>
 8004382:	4602      	mov	r2, r0
 8004384:	460b      	mov	r3, r1
 8004386:	4606      	mov	r6, r0
 8004388:	460f      	mov	r7, r1
 800438a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800438e:	f7fb ff1f 	bl	80001d0 <__aeabi_dsub>
 8004392:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004396:	f7fb ff1d 	bl	80001d4 <__adddf3>
 800439a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800439e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80043a2:	e9c5 6700 	strd	r6, r7, [r5]
 80043a6:	e771      	b.n	800428c <__kernel_rem_pio2+0x504>
 80043a8:	ed34 7b02 	vldmdb	r4!, {d7}
 80043ac:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80043b0:	ec51 0b17 	vmov	r0, r1, d7
 80043b4:	4652      	mov	r2, sl
 80043b6:	465b      	mov	r3, fp
 80043b8:	ed8d 7b00 	vstr	d7, [sp]
 80043bc:	f7fb ff0a 	bl	80001d4 <__adddf3>
 80043c0:	4602      	mov	r2, r0
 80043c2:	460b      	mov	r3, r1
 80043c4:	4606      	mov	r6, r0
 80043c6:	460f      	mov	r7, r1
 80043c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043cc:	f7fb ff00 	bl	80001d0 <__aeabi_dsub>
 80043d0:	4652      	mov	r2, sl
 80043d2:	465b      	mov	r3, fp
 80043d4:	f7fb fefe 	bl	80001d4 <__adddf3>
 80043d8:	3d01      	subs	r5, #1
 80043da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80043de:	e9c4 6700 	strd	r6, r7, [r4]
 80043e2:	e757      	b.n	8004294 <__kernel_rem_pio2+0x50c>
 80043e4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80043e8:	f7fb fef4 	bl	80001d4 <__adddf3>
 80043ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80043f0:	e758      	b.n	80042a4 <__kernel_rem_pio2+0x51c>
 80043f2:	bf00      	nop
 80043f4:	f3af 8000 	nop.w
	...
 8004400:	41700000 	.word	0x41700000
 8004404:	3e700000 	.word	0x3e700000
 8004408:	9b04      	ldr	r3, [sp, #16]
 800440a:	9a04      	ldr	r2, [sp, #16]
 800440c:	601d      	str	r5, [r3, #0]
 800440e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8004412:	605c      	str	r4, [r3, #4]
 8004414:	609f      	str	r7, [r3, #8]
 8004416:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800441a:	60d3      	str	r3, [r2, #12]
 800441c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004420:	6110      	str	r0, [r2, #16]
 8004422:	6153      	str	r3, [r2, #20]
 8004424:	e71d      	b.n	8004262 <__kernel_rem_pio2+0x4da>
 8004426:	bf00      	nop

08004428 <scalbn>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	ec55 4b10 	vmov	r4, r5, d0
 800442e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004432:	4606      	mov	r6, r0
 8004434:	462b      	mov	r3, r5
 8004436:	b991      	cbnz	r1, 800445e <scalbn+0x36>
 8004438:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800443c:	4323      	orrs	r3, r4
 800443e:	d03b      	beq.n	80044b8 <scalbn+0x90>
 8004440:	4b33      	ldr	r3, [pc, #204]	@ (8004510 <scalbn+0xe8>)
 8004442:	4620      	mov	r0, r4
 8004444:	4629      	mov	r1, r5
 8004446:	2200      	movs	r2, #0
 8004448:	f7fc f87a 	bl	8000540 <__aeabi_dmul>
 800444c:	4b31      	ldr	r3, [pc, #196]	@ (8004514 <scalbn+0xec>)
 800444e:	429e      	cmp	r6, r3
 8004450:	4604      	mov	r4, r0
 8004452:	460d      	mov	r5, r1
 8004454:	da0f      	bge.n	8004476 <scalbn+0x4e>
 8004456:	a326      	add	r3, pc, #152	@ (adr r3, 80044f0 <scalbn+0xc8>)
 8004458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445c:	e01e      	b.n	800449c <scalbn+0x74>
 800445e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004462:	4291      	cmp	r1, r2
 8004464:	d10b      	bne.n	800447e <scalbn+0x56>
 8004466:	4622      	mov	r2, r4
 8004468:	4620      	mov	r0, r4
 800446a:	4629      	mov	r1, r5
 800446c:	f7fb feb2 	bl	80001d4 <__adddf3>
 8004470:	4604      	mov	r4, r0
 8004472:	460d      	mov	r5, r1
 8004474:	e020      	b.n	80044b8 <scalbn+0x90>
 8004476:	460b      	mov	r3, r1
 8004478:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800447c:	3936      	subs	r1, #54	@ 0x36
 800447e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004482:	4296      	cmp	r6, r2
 8004484:	dd0d      	ble.n	80044a2 <scalbn+0x7a>
 8004486:	2d00      	cmp	r5, #0
 8004488:	a11b      	add	r1, pc, #108	@ (adr r1, 80044f8 <scalbn+0xd0>)
 800448a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800448e:	da02      	bge.n	8004496 <scalbn+0x6e>
 8004490:	a11b      	add	r1, pc, #108	@ (adr r1, 8004500 <scalbn+0xd8>)
 8004492:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004496:	a318      	add	r3, pc, #96	@ (adr r3, 80044f8 <scalbn+0xd0>)
 8004498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449c:	f7fc f850 	bl	8000540 <__aeabi_dmul>
 80044a0:	e7e6      	b.n	8004470 <scalbn+0x48>
 80044a2:	1872      	adds	r2, r6, r1
 80044a4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80044a8:	428a      	cmp	r2, r1
 80044aa:	dcec      	bgt.n	8004486 <scalbn+0x5e>
 80044ac:	2a00      	cmp	r2, #0
 80044ae:	dd06      	ble.n	80044be <scalbn+0x96>
 80044b0:	f36f 531e 	bfc	r3, #20, #11
 80044b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044b8:	ec45 4b10 	vmov	d0, r4, r5
 80044bc:	bd70      	pop	{r4, r5, r6, pc}
 80044be:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80044c2:	da08      	bge.n	80044d6 <scalbn+0xae>
 80044c4:	2d00      	cmp	r5, #0
 80044c6:	a10a      	add	r1, pc, #40	@ (adr r1, 80044f0 <scalbn+0xc8>)
 80044c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044cc:	dac3      	bge.n	8004456 <scalbn+0x2e>
 80044ce:	a10e      	add	r1, pc, #56	@ (adr r1, 8004508 <scalbn+0xe0>)
 80044d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044d4:	e7bf      	b.n	8004456 <scalbn+0x2e>
 80044d6:	3236      	adds	r2, #54	@ 0x36
 80044d8:	f36f 531e 	bfc	r3, #20, #11
 80044dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044e0:	4620      	mov	r0, r4
 80044e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004518 <scalbn+0xf0>)
 80044e4:	4629      	mov	r1, r5
 80044e6:	2200      	movs	r2, #0
 80044e8:	e7d8      	b.n	800449c <scalbn+0x74>
 80044ea:	bf00      	nop
 80044ec:	f3af 8000 	nop.w
 80044f0:	c2f8f359 	.word	0xc2f8f359
 80044f4:	01a56e1f 	.word	0x01a56e1f
 80044f8:	8800759c 	.word	0x8800759c
 80044fc:	7e37e43c 	.word	0x7e37e43c
 8004500:	8800759c 	.word	0x8800759c
 8004504:	fe37e43c 	.word	0xfe37e43c
 8004508:	c2f8f359 	.word	0xc2f8f359
 800450c:	81a56e1f 	.word	0x81a56e1f
 8004510:	43500000 	.word	0x43500000
 8004514:	ffff3cb0 	.word	0xffff3cb0
 8004518:	3c900000 	.word	0x3c900000
 800451c:	00000000 	.word	0x00000000

08004520 <floor>:
 8004520:	ec51 0b10 	vmov	r0, r1, d0
 8004524:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800452c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004530:	2e13      	cmp	r6, #19
 8004532:	460c      	mov	r4, r1
 8004534:	4605      	mov	r5, r0
 8004536:	4680      	mov	r8, r0
 8004538:	dc34      	bgt.n	80045a4 <floor+0x84>
 800453a:	2e00      	cmp	r6, #0
 800453c:	da17      	bge.n	800456e <floor+0x4e>
 800453e:	a332      	add	r3, pc, #200	@ (adr r3, 8004608 <floor+0xe8>)
 8004540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004544:	f7fb fe46 	bl	80001d4 <__adddf3>
 8004548:	2200      	movs	r2, #0
 800454a:	2300      	movs	r3, #0
 800454c:	f7fc fa88 	bl	8000a60 <__aeabi_dcmpgt>
 8004550:	b150      	cbz	r0, 8004568 <floor+0x48>
 8004552:	2c00      	cmp	r4, #0
 8004554:	da55      	bge.n	8004602 <floor+0xe2>
 8004556:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800455a:	432c      	orrs	r4, r5
 800455c:	2500      	movs	r5, #0
 800455e:	42ac      	cmp	r4, r5
 8004560:	4c2b      	ldr	r4, [pc, #172]	@ (8004610 <floor+0xf0>)
 8004562:	bf08      	it	eq
 8004564:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004568:	4621      	mov	r1, r4
 800456a:	4628      	mov	r0, r5
 800456c:	e023      	b.n	80045b6 <floor+0x96>
 800456e:	4f29      	ldr	r7, [pc, #164]	@ (8004614 <floor+0xf4>)
 8004570:	4137      	asrs	r7, r6
 8004572:	ea01 0307 	and.w	r3, r1, r7
 8004576:	4303      	orrs	r3, r0
 8004578:	d01d      	beq.n	80045b6 <floor+0x96>
 800457a:	a323      	add	r3, pc, #140	@ (adr r3, 8004608 <floor+0xe8>)
 800457c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004580:	f7fb fe28 	bl	80001d4 <__adddf3>
 8004584:	2200      	movs	r2, #0
 8004586:	2300      	movs	r3, #0
 8004588:	f7fc fa6a 	bl	8000a60 <__aeabi_dcmpgt>
 800458c:	2800      	cmp	r0, #0
 800458e:	d0eb      	beq.n	8004568 <floor+0x48>
 8004590:	2c00      	cmp	r4, #0
 8004592:	bfbe      	ittt	lt
 8004594:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004598:	4133      	asrlt	r3, r6
 800459a:	18e4      	addlt	r4, r4, r3
 800459c:	ea24 0407 	bic.w	r4, r4, r7
 80045a0:	2500      	movs	r5, #0
 80045a2:	e7e1      	b.n	8004568 <floor+0x48>
 80045a4:	2e33      	cmp	r6, #51	@ 0x33
 80045a6:	dd0a      	ble.n	80045be <floor+0x9e>
 80045a8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80045ac:	d103      	bne.n	80045b6 <floor+0x96>
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	f7fb fe0f 	bl	80001d4 <__adddf3>
 80045b6:	ec41 0b10 	vmov	d0, r0, r1
 80045ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045be:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80045c2:	f04f 37ff 	mov.w	r7, #4294967295
 80045c6:	40df      	lsrs	r7, r3
 80045c8:	4207      	tst	r7, r0
 80045ca:	d0f4      	beq.n	80045b6 <floor+0x96>
 80045cc:	a30e      	add	r3, pc, #56	@ (adr r3, 8004608 <floor+0xe8>)
 80045ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d2:	f7fb fdff 	bl	80001d4 <__adddf3>
 80045d6:	2200      	movs	r2, #0
 80045d8:	2300      	movs	r3, #0
 80045da:	f7fc fa41 	bl	8000a60 <__aeabi_dcmpgt>
 80045de:	2800      	cmp	r0, #0
 80045e0:	d0c2      	beq.n	8004568 <floor+0x48>
 80045e2:	2c00      	cmp	r4, #0
 80045e4:	da0a      	bge.n	80045fc <floor+0xdc>
 80045e6:	2e14      	cmp	r6, #20
 80045e8:	d101      	bne.n	80045ee <floor+0xce>
 80045ea:	3401      	adds	r4, #1
 80045ec:	e006      	b.n	80045fc <floor+0xdc>
 80045ee:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80045f2:	2301      	movs	r3, #1
 80045f4:	40b3      	lsls	r3, r6
 80045f6:	441d      	add	r5, r3
 80045f8:	4545      	cmp	r5, r8
 80045fa:	d3f6      	bcc.n	80045ea <floor+0xca>
 80045fc:	ea25 0507 	bic.w	r5, r5, r7
 8004600:	e7b2      	b.n	8004568 <floor+0x48>
 8004602:	2500      	movs	r5, #0
 8004604:	462c      	mov	r4, r5
 8004606:	e7af      	b.n	8004568 <floor+0x48>
 8004608:	8800759c 	.word	0x8800759c
 800460c:	7e37e43c 	.word	0x7e37e43c
 8004610:	bff00000 	.word	0xbff00000
 8004614:	000fffff 	.word	0x000fffff

08004618 <_init>:
 8004618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461a:	bf00      	nop
 800461c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800461e:	bc08      	pop	{r3}
 8004620:	469e      	mov	lr, r3
 8004622:	4770      	bx	lr

08004624 <_fini>:
 8004624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004626:	bf00      	nop
 8004628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800462a:	bc08      	pop	{r3}
 800462c:	469e      	mov	lr, r3
 800462e:	4770      	bx	lr
