# /*
# * Copyright 2022 Xilinx Inc.
# *
# * Licensed under the Apache License, Version 2.0 (the "License");
# * you may not use this file except in compliance with the License.
# * You may obtain a copy of the License at
# *
# *    http://www.apache.org/licenses/LICENSE-2.0
# *
# * Unless required by applicable law or agreed to in writing, software
# * distributed under the License is distributed on an "AS IS" BASIS,
# * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# * See the License for the specific language governing permissions and
# * limitations under the License.
# */


[clock]

freqHz=300000000:DPUCZDX8G_1.aclk
freqHz=600000000:DPUCZDX8G_1.ap_clk_2
freqHz=300000000:DPUCZDX8G_2.aclk
freqHz=600000000:DPUCZDX8G_2.ap_clk_2
freqHz=300000000:v_multi_scaler_1.ap_clk

[connectivity]

sp=DPUCZDX8G_1.M_AXI_GP0:LPD
sp=DPUCZDX8G_1.M_AXI_HP0:HP0
sp=DPUCZDX8G_1.M_AXI_HP2:HP2
sp=DPUCZDX8G_2.M_AXI_GP0:LPD
sp=DPUCZDX8G_2.M_AXI_HP0:HP3
sp=DPUCZDX8G_2.M_AXI_HP2:HPC1
sp=v_multi_scaler_1.m_axi_mm_video:HPC1

nk=DPUCZDX8G:2

[advanced]
misc=:solution_name=link

param=compiler.addOutputTypes=sd_card
#Following switch will ignore the timing violations during xclbin creation
param=compiler.skipTimingCheckAndFrequencyScaling=1

[vivado]
prop=run.impl_1.STEPS.PLACE_DESIGN.TCL.PRE=prj_conf/preplace.tcl
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore 
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore

