{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458505899334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458505899334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 16:31:39 2016 " "Processing started: Sun Mar 20 16:31:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458505899334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458505899334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_4tap -c fir_4tap " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_4tap -c fir_4tap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458505899334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458505899743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dfflocal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dfflocal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFFlocal-Behavioral " "Found design unit 1: DFFlocal-Behavioral" {  } { { "DFFlocal.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/DFFlocal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505900213 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFFlocal " "Found entity 1: DFFlocal" {  } { { "DFFlocal.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/DFFlocal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505900213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505900213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_4tap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_4tap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_4tap-Behavioral " "Found design unit 1: fir_4tap-Behavioral" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505900213 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_4tap " "Found entity 1: fir_4tap" {  } { { "fir_4tap.vhd" "" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458505900213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458505900213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir_4tap " "Elaborating entity \"fir_4tap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[0\] DFF dff1 " "Port \"Q\[0\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[1\] DFF dff1 " "Port \"Q\[1\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[2\] DFF dff1 " "Port \"Q\[2\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[3\] DFF dff1 " "Port \"Q\[3\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[4\] DFF dff1 " "Port \"Q\[4\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[5\] DFF dff1 " "Port \"Q\[5\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[6\] DFF dff1 " "Port \"Q\[6\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[7\] DFF dff1 " "Port \"Q\[7\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[8\] DFF dff1 " "Port \"Q\[8\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[9\] DFF dff1 " "Port \"Q\[9\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[10\] DFF dff1 " "Port \"Q\[10\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[11\] DFF dff1 " "Port \"Q\[11\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[12\] DFF dff1 " "Port \"Q\[12\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[13\] DFF dff1 " "Port \"Q\[13\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[14\] DFF dff1 " "Port \"Q\[14\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "Q\[15\] DFF dff1 " "Port \"Q\[15\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[0\] DFF dff1 " "Port \"D\[0\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[1\] DFF dff1 " "Port \"D\[1\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[2\] DFF dff1 " "Port \"D\[2\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[3\] DFF dff1 " "Port \"D\[3\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[4\] DFF dff1 " "Port \"D\[4\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[5\] DFF dff1 " "Port \"D\[5\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[6\] DFF dff1 " "Port \"D\[6\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[7\] DFF dff1 " "Port \"D\[7\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[8\] DFF dff1 " "Port \"D\[8\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[9\] DFF dff1 " "Port \"D\[9\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[10\] DFF dff1 " "Port \"D\[10\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[11\] DFF dff1 " "Port \"D\[11\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[12\] DFF dff1 " "Port \"D\[12\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[13\] DFF dff1 " "Port \"D\[13\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[14\] DFF dff1 " "Port \"D\[14\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "D\[15\] DFF dff1 " "Port \"D\[15\]\" does not exist in primitive \"DFF\" of instance \"dff1\"" {  } { { "fir_4tap.vhd" "dff1" { Text "G:/Rapid Prototyping/DSPFPGA/SemesterProject/fir4tap/fir_4tap.vhd" 47 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1458505900244 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 33 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 33 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458505900359 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 20 16:31:40 2016 " "Processing ended: Sun Mar 20 16:31:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458505900359 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458505900359 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458505900359 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458505900359 ""}
