
**** 04/21/23 10:27:39 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ D:\Polytech\MA1 2022-2023 ULB\Q2\ELEC-H402 -- Analog Electronics\Labs\Labo 4 - projets\miroir\miroi


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "D:/Polytech/MA1 2022-2023 ULB/Q2/ELEC-H402 -- Analog Electronics/Labs/Libraries for ELEC-H402/Libraries for ELEC-H402/ALD.lib"
+ "" 
.LIB "D:/Polytech/MA1 2022-2023 ULB/Q2/ELEC-H402 -- Analog Electronics/Labs/Libraries for ELEC-H402/Libraries for ELEC-H402/SMALL_S"
+ "IGNAL.lib" 
.LIB "D:/Polytech/MA1 2022-2023 ULB/Q2/ELEC-H402 -- Analog Electronics/Labs/Libraries for ELEC-H402/Libraries for ELEC-H402/SEDRA_L"
+ "IB.lib" 
.LIB "D:/Polytech/MA1 2022-2023 ULB/Q2/ELEC-H402 -- Analog Electronics/Labs/Libraries for ELEC-H402/Libraries for ELEC-H402/ELEC-H4"
+ "02.lib" 
* From [PSPICE NETLIST] section of C:\Users\thoma\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.DC LIN PARAM RD1 1k 20k 100 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source MIROIR
V_VDD         VDD 0 5
V_VSS         0 VSS 5
R_R1         N00263 VDD  {RD1} TC=0,0 
V_VD2         N00555 0 5
M_M1         N00555 N00263 VSS VSS ncg  
+ L=7.8E-6  
+ W=0.069E-3  
+ AD=0.161E-8  
+ AS=0.603E-8   
+ PS=0.478E-3  
+ NRD=0.3  
+ NRS=1  
+ NRG=25  
+ NRB=35 
M_M2         N00263 N00263 VSS VSS ncg  
+ L=7.8E-6  
+ W=0.069E-3  
+ AD=0.161E-8  
+ AS=0.603E-8   
+ PS=0.478E-3  
+ NRD=0.3  
+ NRS=1  
+ NRG=25  
+ NRB=35 
.PARAM  rd1=15k

**** RESUMING bias.cir ****
.END

**** 04/21/23 10:27:39 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ D:\Polytech\MA1 2022-2023 ULB\Q2\ELEC-H402 -- Analog Electronics\Labs\Labo 4 - projets\miroir\miroi


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               ncg             
               NMOS            
       LEVEL    2            
           L  100.000000E-06 
           W  100.000000E-06 
          LD    1.600000E-06 
          WD    1.050000E-06 
         VTO     .75         
          KP   40.809880E-06 
       GAMMA    1.09         
         PHI     .7          
      LAMBDA    0            
         RSH   10            
          IS   10.000000E-15 
          JS   20.000000E-06 
          PB     .9          
        PBSW     .9          
          CJ  390.000000E-06 
        CJSW  264.000000E-12 
        MJSW     .18         
        CGSO  940.000000E-12 
        CGDO  590.000000E-12 
        CGBO  138.000000E-12 
        NSUB   10.000000E+15 
         NSS   70.000000E+09 
         NFS  117.000000E+09 
         TOX   55.000000E-09 
          XJ    2.000000E-06 
          UO  650            
       UCRIT    7.000000E+03 
        UEXP     .1          
        VMAX  160.000000E+03 
        NEFF   10            
         XQC     .42         
          KF   75.000000E-30 
      DIOMOD    1            
         VFB    0            
        LETA    0            
        WETA    0            
          U0    0            
        TEMP    0            
         VDD    5            
       XPART    0            



          JOB CONCLUDED

**** 04/21/23 10:27:39 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ D:\Polytech\MA1 2022-2023 ULB\Q2\ELEC-H402 -- Analog Electronics\Labs\Labo 4 - projets\miroir\miroi


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .03
