
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Tue Mar  3 03:52:00 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\FFT_Transform_test\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                       Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------
0 -       FFT_Transform_test|PCLK     193.9 MHz     5.158         inferred     Autoconstr_clkgroup_0     345  
==============================================================================================================


Clock Load Summary
******************

                            Clock     Source         Clock Pin                                         Non-clock Pin     Non-clock Pin
Clock                       Load      Pin            Seq Example                                       Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------
FFT_Transform_test|PCLK     345       PCLK(port)     FFT_Transformer_0.bf0_twiddle_cos_real[8:0].C     -                 -            
======================================================================================================================================
