[
    {
        "doi": "10.1109/ISSCC.2000.839675",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "2000 IEEE International Solid-State Circuits Conference [Front Matter and Table of Contents]",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 1,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents the front matter and table of contents from the proceedings.",
        "article_number": 839675,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839675",
        "html_url": "https://ieeexplore.ieee.org/document/839675/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 1,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {},
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " ",
        "end_page": " "
    },
    {
        "doi": "10.1109/ISSCC.2000.839676",
        "cat_title": "Plenary Session",
        "cat_num": 1,
        "title": "21st century cars and ICs",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 2,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toyota Motor Corp., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087432829",
                    "id": 37087432829,
                    "full_name": "N. Noda",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes where cars are headed for the next five to ten years, focusing on three movements: environmental stewardship, integration of intelligence, information-oriented technology, and the perspective of electronics and semiconductor technologies leading these movements.",
        "article_number": 839676,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839676",
        "html_url": "https://ieeexplore.ieee.org/document/839676/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 12,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Automobiles",
                    "Consumer electronics",
                    "Automotive engineering",
                    "Internal combustion engines",
                    "Production",
                    "Vehicle safety",
                    "Automotive electronics",
                    "Motion control",
                    "Microcomputers",
                    "Control systems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839676/",
        "end_page": 17.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839677",
        "cat_title": "Plenary Session",
        "cat_num": 1,
        "title": "The new millennium: wireless technologies for a truly mobile society",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 3,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol., Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087433039",
                    "id": 37087433039,
                    "full_name": "G. Weinberger",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Universal access to a wide range of telecommunication services, from speech over multimedia to navigation and mobile computing, must be provided for the mobile society of the next millennium. The backbone of this scenario is a worldwide high-bandwidth wireless system. The wireless terminals of the next millennium, comprising all conceivable services in small size with long operating time require significant improvements in all underlying technologies as well as new architectures and new development strategies and design tools. The computing power needed from several tens of millions transistors at high clock rates requires new approaches simultaneously to allow maximum performance and minimum leakage current. Revived conversion principles like direct downconversion start to be seen in volume production. These concepts put most selection into baseband, avoiding a SAW filter and drastically reducing the number of RF blocks. Power amplifiers still use expensive GaAs HBTs. New concepts will improve power-added efficiency and give GaAs a push. For low-transmit-power applications, silicon PAs with higher performance and lower cost soon will be feasible. MEMS technologies will allow integration of mechanical antenna switches as well as other discrete RF circuitry. The remaining discretes will be integrated by advanced packaging technologies such as subsystem assembly, multi-chip or system module packages. With present growth rates, the sales of wireless terminals will exceed those of computers and internet nodes. These terminals will drive CMOS technology.",
        "article_number": 839677,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839677",
        "html_url": "https://ieeexplore.ieee.org/document/839677/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 20,
        "citing_paper_count": 8,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Integrated circuit technology",
                    "CMOS technology",
                    "Mobile computing",
                    "Radio frequency",
                    "Gallium arsenide",
                    "Packaging",
                    "Telecommunication services",
                    "Speech",
                    "Multimedia computing",
                    "Navigation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839677/",
        "end_page": 24.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839678",
        "cat_title": "Plenary Session",
        "cat_num": 1,
        "title": "Atoms to applets: building systems ICs in the 21/sup st/ century",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 4,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microelectron. Group, Lucent Technol., Allentown, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354334500",
                    "id": 37354334500,
                    "full_name": "M.R. Pinto",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Enabled by the seemingly never-ending progress of silicon technology, the scope of the task of developing an IC has been broadening-orders of magnitude beyond that which worried industry leaders in the early sixties. As we enter the new millennium, devices are being fabricated using processes managed at atomic levels while IC design involves detailed systems engineering, including direct consideration or even incorporation of application content. By attempting to leverage that entire chain of associated technologies, ever more powerful end-user functionality is enabled, e.g., mobile information access at the most practical costs, power levels, and form factors. Underlying this revolution is that on-chip interconnect is cheaper than going off-chip and the cost of nearly any component on a chip has been consistently reduced 20-30% per year. Additionally, the corresponding improvements in overall system power dissipation, miniaturization, and I/O bandwidth have driven integration of what once were considered distinct technologies, e.g., logic, analog, memory, and RF. While the vision of completely monolithic systems is practical, a level of analysis much more complex than that for the homogeneous CMOS IC is required to justify appropriate directions. Looking further forward, exponential improvements clearly cannot continue forever, and limitations may arise from a variety of interrelated sources-physics, economics, complexity of the task, or lack of applications.",
        "article_number": 839678,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839678",
        "html_url": "https://ieeexplore.ieee.org/document/839678/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 26,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon",
                    "Content management",
                    "Power system management",
                    "Engineering management",
                    "Application specific integrated circuits",
                    "Design engineering",
                    "Power engineering and energy",
                    "Systems engineering and theory",
                    "Cost function",
                    "Power system interconnection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839678/",
        "end_page": 30.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839679",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "A 14b 100MSample/s 3-stage A/D converter",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 5,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices Inc., Greensboro, NC, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282441600",
                    "id": 37282441600,
                    "full_name": "C. Moreland",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275712400",
                    "id": 37275712400,
                    "full_name": "M. Elliott",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275710100",
                    "id": 37275710100,
                    "full_name": "F. Murden",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274335800",
                    "id": 37274335800,
                    "full_name": "J. Young",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282436100",
                    "id": 37282436100,
                    "full_name": "M. Hensley",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282434800",
                    "id": 37282434800,
                    "full_name": "R. Stop",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 14b three-stage ADC uses a complementary bipolar process to achieve a 100MSample/s encode rate with a SFDR of >90 dB and an SNR of 75 dB. While the design is based on a traditional multi-stage architecture, the three encoder stages use serial-ripple converters. Unlike the typical N-bit flash converter which requires 2-/sup N-1/ comparators, the serial-ripple converter has only N comparators. The result is a smaller die area and lower power dissipation than flash. This design uses a total of 16 comparators, and at the full sample rate consumes 1250 mW. It is fabricated in a 0.8 /spl mu/m double-poly complementary bipolar process.",
        "article_number": 839679,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839679",
        "html_url": "https://ieeexplore.ieee.org/document/839679/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 34,
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Resistors",
                    "Linearity",
                    "Signal generators",
                    "Circuit noise",
                    "Error correction",
                    "Hydrogen",
                    "Pipelines",
                    "Delay",
                    "Noise reduction",
                    "Power dissipation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839679/",
        "end_page": 35.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839680",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "A 13 b 40 MSample/s CMOS pipelined folding ADC with background offset trimming",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 6,
        "authors": {
            "authors": [
                {
                    "affiliation": "Illinois Univ., Urbana, IL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087297986",
                    "id": 37087297986,
                    "full_name": "Myung-Jun Choe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088184164",
                    "id": 37088184164,
                    "full_name": "Bang-Sun Song",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272987500",
                    "id": 37272987500,
                    "full_name": "K. Bacrania",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The folding/interpolating ADC exhibits a distinct trait attributed by folder zero-crossing error and gain mismatch, which appear in general as an INL error. It is of paramount interest to control the zero-crossings accurately so that they can be spaced evenly to cover the whole conversion range. The folder zero-crossing errors collectively result from folder offset, reference error, tail-current mismatch, interpolation error, etc. In CMOS, the poor offset of the differential pair as well as other process uncertainty have resulted in the performance much poorer than the bipolar counterpart. This CMOS folding/interpolating ADC operates with 13 b linearity at bipolar folder speed.",
        "article_number": 839680,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839680",
        "html_url": "https://ieeexplore.ieee.org/document/839680/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 36,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pipeline processing",
                    "Interpolation",
                    "Bandwidth",
                    "Clocks",
                    "Art",
                    "CMOS process",
                    "Uncertainty",
                    "Linearity",
                    "Logic",
                    "Prototypes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839680/",
        "end_page": 37.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839681",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 7,
        "authors": {
            "authors": [
                {
                    "affiliation": "Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352812800",
                    "id": 37352812800,
                    "full_name": "L. Singer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335486300",
                    "id": 37335486300,
                    "full_name": "S. Ho",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325347600",
                    "id": 37325347600,
                    "full_name": "M. Timko",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275159500",
                    "id": 37275159500,
                    "full_name": "D. Kelly",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A recent trend in cellular basestation design is to digitize multiple channels with a single ADC, often at the intermediate frequency (IF). This requires an ADC with wide dynamic range, particularly SFDR above 80 dB and SNR better than 70 dB, even when sampling input frequencies above 70 MHz. This 12b, 65MSample/s (MSPS) ADC incorporates a wide-bandwidth, low-distortion input stage coupled with a digitally-calibrated, multibit pipeline architecture optimized for low power consumption.",
        "article_number": 839681,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839681",
        "html_url": "https://ieeexplore.ieee.org/document/839681/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 38,
        "citing_paper_count": 47,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Frequency",
                    "Pipelines",
                    "Capacitors",
                    "Broadband amplifiers",
                    "Sampling methods",
                    "Switches",
                    "Noise reduction",
                    "Linearity",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839681/",
        "end_page": 39.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839682",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "A 3.3 V, 12b, 50MSample/s A/D converter in 0.6 /spl mu/m CMOS with over 80 dB SFDR",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 8,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087303820",
                    "id": 37087303820,
                    "full_name": "Hui Pan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449717400",
                    "id": 37449717400,
                    "full_name": "M. Segami",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37593940900",
                    "id": 37593940900,
                    "full_name": "M. Choi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087164262",
                    "id": 37087164262,
                    "full_name": "Jing Cao",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087400190",
                    "id": 37087400190,
                    "full_name": "F. Hatori",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Modern wireless base stations digitize the entire received frequency band, and separate individual channels with digital filters. This requires an A/D converter (ADC) with an effective resolution bandwidth of 20 MHz or more, and a spurious-free dynamic range (SFDR) greater than 85 dB to avoid confusion of a weak received channel with spurious tones. To date, only bipolar ADCs have met these specifications. This high-SFDR wideband ADC implemented in 0.6 /spl mu/m CMOS on a 3M1P epi substrate requires no trimming, calibration or dithering.",
        "article_number": 839682,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839682",
        "html_url": "https://ieeexplore.ieee.org/document/839682/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 40,
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Frequency",
                    "Capacitors",
                    "Voltage",
                    "Bandwidth",
                    "Nonlinear distortion",
                    "Operational amplifiers",
                    "Circuits",
                    "Quantization",
                    "MOS devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839682/",
        "end_page": 41.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839683",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "An 8b 80MSample/s pipelined ADC with background calibration",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 9,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Davis, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087957484",
                    "id": 37087957484,
                    "full_name": "Jun Ming",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272083300",
                    "id": 37272083300,
                    "full_name": "S.H. Lewis",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Conventional pipelined ADCs with redundancy and digital correction have linearity limited by the gain accuracy of the interstage amplifiers or the linearity of the D/A subconversions. With a fully differential 1.5 b/stage architecture, the D/A subconverters can in principle be inherently linear, and the main limitation stems from the interstage gain accuracy. Besides the error caused by finite-op-amp gain and capacitor mismatch, the linear portion of the incomplete op-amp settling can also be modeled as an interstage gain error. One way to compensate for interstage gain errors is to adjust the reference voltage from each stage to the next so that the ratio of the reference in one stage to the corresponding value in the previous stage is equal to 1+/spl epsi/, where /spl epsi/ is the gain error between the stages. This pipelined ADC uses monolithic calibration to adjust the reference voltages of the first two stages in the background during normal ADC operation to compensate for gain errors in the first two interstage amplifiers. Calibration is potentially useful even at an 8b level because it allows the use of small capacitors and low op-amp gain, reducing power dissipation and the minimum required supply voltage and increasing the maximum speed in a given technology. The key contributions here are the use of background calibration to improve the linearity of a pipelined ADC and the implementation of these techniques with the ADC on one CMOS IC.",
        "article_number": 839683,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839683",
        "html_url": "https://ieeexplore.ieee.org/document/839683/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 42,
        "citing_paper_count": 11,
        "citing_patent_count": 8,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Voltage",
                    "Linearity",
                    "Operational amplifiers",
                    "Redundancy",
                    "Capacitors",
                    "Power dissipation",
                    "CMOS technology",
                    "CMOS process",
                    "CMOS integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839683/",
        "end_page": 43.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839684",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "A self-trimming 14b 100MSample/s CMOS DAC",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 10,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273048800",
                    "id": 37273048800,
                    "full_name": "A.R. Bugeja",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171477",
                    "id": 37087171477,
                    "full_name": "Bang-Sup Song",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 14b 100MSample/s CMOS DAC in 0.35 /spl mu/m CMOS achieves high static and dynamic linearity. The static linearity is obtained by a background self-trimming circuit which guarantees 14b INL/DNL. The dynamic linearity is obtained by the use of a track/attenuate stage at the DAC output. Maximum dynamic linearity is attained up to 100MSample/s update rate, but functionality is retained up to 200MSample/s. Power consumption from 3.3 V is 180 mW at 100MSample/s and 210 mW at 200MSample/s.",
        "article_number": 839684,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839684",
        "html_url": "https://ieeexplore.ieee.org/document/839684/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 44,
        "citing_paper_count": 13,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Calibration",
                    "Switches",
                    "Linearity",
                    "Circuits",
                    "Current measurement",
                    "Rails",
                    "Resistors",
                    "Voltage control",
                    "Instruments",
                    "Energy consumption"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839684/",
        "end_page": 45.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839685",
        "cat_title": "Nyquist-Rate Data Converters",
        "cat_num": 2,
        "title": "A 14 b 20 MSample/s CMOS pipelined ADC",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 11,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intersil Corp., Melbourne, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087219977",
                    "id": 37087219977,
                    "full_name": "Hsin-Shu Chen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272987500",
                    "id": 37272987500,
                    "full_name": "K. Bacrania",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171477",
                    "id": 37087171477,
                    "full_name": "Bang-Sup Song",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The performance of high-resolution pipelined ADCs is limited by the residue amplifier gain and settling accuracy. In typical implementations, error sources are capacitor ratio mismatch, op-amp gain, and residue settling. All these affect ADC performance adversely, specifically in high-speed ADCs. Capacitor matching improves as capacitor size increases, but the trend is towards shrinking capacitor size for high-speed conversion. Many innovations to overcome this such as ratio-independent techniques are reported. Among them, capacitor error-averaging offers an advantage of achieving both INL and DNL improvements over that achievable by capacitor matching, but it requires three clock phases-one extra clock phase for averaging capacitor errors. In this work, the one extra clock phase is used advantageously for comparison.",
        "article_number": 839685,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839685",
        "html_url": "https://ieeexplore.ieee.org/document/839685/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 46,
        "citing_paper_count": 6,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Capacitors",
                    "Operational amplifiers",
                    "Sampling methods",
                    "Pipelines",
                    "Performance gain",
                    "Technological innovation",
                    "Latches",
                    "Metastasis",
                    "Phase noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839685/",
        "end_page": 47.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839686",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "A 10 Gb/s eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 12,
        "authors": {
            "authors": [
                {
                    "affiliation": "Ruhr-Univ., Bochum, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37402909400",
                    "id": 37402909400,
                    "full_name": "T. Ellermeyer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325919700",
                    "id": 37325919700,
                    "full_name": "U. Langmann",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284058000",
                    "id": 37284058000,
                    "full_name": "B. Wedding",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371286800",
                    "id": 37371286800,
                    "full_name": "W. Pohlmann",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The use of high bit rates for TDM transmissions on long haul fiber links is not only limited by the speed of electronic components but also by problems like fiber dispersion, polarization mode dispersion and fiber nonlinearities, especially if an installed standard fiber is used. An approach to alleviate these problems is the use of electronic signal-processing functions and advanced modulation schemes. This single chip eye opening monitor (EOM) is for use as part of such a signal processing unit. Apart from the data signal, a regenerated clock of arbitrary phase is needed to generate a dc output voltage proportional to the horizontal eye opening with a response time of <1 ms. The IC, in 50 GHz-f/sub T/ SiGe bipolar technology, covers bit rates from 2 to 12.5 Gb/s and dissipates 4.95 W from -5 V.",
        "article_number": 839686,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839686",
        "html_url": "https://ieeexplore.ieee.org/document/839686/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 50,
        "citing_paper_count": 10,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Monitoring",
                    "Optical fiber polarization",
                    "Bit rate",
                    "Polarization mode dispersion",
                    "Time division multiplexing",
                    "Electronic components",
                    "Signal processing",
                    "Clocks",
                    "DC generators",
                    "Signal generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839686/",
        "end_page": 51.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839687",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "A fully integrated SiGe receiver IC for 10 Gb/s data rate",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 13,
        "authors": {
            "authors": [
                {
                    "affiliation": "Nortel Networks, Ottawa, Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353239200",
                    "id": 37353239200,
                    "full_name": "Y.M. Greshishchev",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294298200",
                    "id": 37294298200,
                    "full_name": "P. Schvan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449719100",
                    "id": 37449719100,
                    "full_name": "J.L. Showell",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087219351",
                    "id": 37087219351,
                    "full_name": "Mu-Liang Xu",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37389407600",
                    "id": 37389407600,
                    "full_name": "J.J. Ojha",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37067757800",
                    "id": 37067757800,
                    "full_name": "J.E. Rogers",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A silicon germanium (SiGe) receiver IC integrates most of the 10 Gb/s SONET receiver functions previously implemented using GaAs HBT components. The receiver combines an AGC, clock and data recovery circuit (CDR) with a binary type PLL, 1:8 demultiplexer, and a 2/sup 7/-1 PRBS generator for self-testing. Compared to other silicon designs, this work demonstrates a higher level of integration as well as a CDR with SONET-compliant jitter characteristics.",
        "article_number": 839687,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839687",
        "html_url": "https://ieeexplore.ieee.org/document/839687/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 52,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "SONET",
                    "Gallium arsenide",
                    "Heterojunction bipolar transistors",
                    "Clocks",
                    "Circuits",
                    "Phase locked loops",
                    "Built-in self-test",
                    "Jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839687/",
        "end_page": 53.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839688",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "A 0.6 W 10 Gb/s SONET/SDH bit-error-monitoring LSI",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 14,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT Network Innovation Labs., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37363788300",
                    "id": 37363788300,
                    "full_name": "K. Kawai",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329558400",
                    "id": 37329558400,
                    "full_name": "H. Ichino",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A low-power 10 Gb/s SONET/SDH monitoring LSI uses Si bipolar process. This is the first monitoring LSI operating at 10 Gb/s. The LSI monitors the bit errors in 10 Gb/s SONET/SDH frames using a parity byte B1. The LSI architecture is optimized for monitoring. The descrambler, which restores the incoming scrambled signal, is omitted to reduce power dissipation. The LSI can cope with 10 Gb/s and 2.5 Gb/s frame formats by using a multi-frame-format counter/decoder. The framer/demultiplexer is composed of a byte-aligning demultiplexer and a frame detector.",
        "article_number": 839688,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839688",
        "html_url": "https://ieeexplore.ieee.org/document/839688/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 54,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SONET",
                    "Synchronous digital hierarchy",
                    "Large scale integration",
                    "Clocks",
                    "Circuit faults",
                    "Monitoring",
                    "Detectors",
                    "Power dissipation",
                    "Timing",
                    "Technological innovation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839688/",
        "end_page": 55.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839689",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "SiGe BiCMOS 3.3 V clock and data recovery circuits for 10 Gb/s serial transmission systems",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 15,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275578800",
                    "id": 37275578800,
                    "full_name": "M. Meghelli",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269621100",
                    "id": 37269621100,
                    "full_name": "B. Parker",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297556600",
                    "id": 37297556600,
                    "full_name": "H. Ainspan",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301311200",
                    "id": 37301311200,
                    "full_name": "M. Soyuer",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 9.95 Gb/s and a 12.5 Gb/s fully-monolithic 3.3 V clock and data recovery (CDR) circuit, are targeted at SONET OC-192 and 10GBE applications, respectively. The ICs are implemented in a production level SiGe BiCMOS with 45 GHz cut-off frequency. Compared to other technologies for high-speed ICs, such as GaAs HBT technology, SiGe BiCMOS technology has advantages. It provides a much higher integration density and enables the combination of very complex digital functions with multi-gigabit digital/analog functions on the same chip, providing cost-effective and smart solutions for complex communication systems. Several CDR circuits at 10 Gb/s using SiGe and Si technology are recently reported.",
        "article_number": 839689,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839689",
        "html_url": "https://ieeexplore.ieee.org/document/839689/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 56,
        "citing_paper_count": 11,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "BiCMOS integrated circuits",
                    "Clocks",
                    "Voltage-controlled oscillators",
                    "Frequency",
                    "Delay",
                    "Detectors",
                    "Filters",
                    "SONET"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839689/",
        "end_page": 57.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839690",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "A single-chip 3.5 Gb/s CMOS/SIMOX transceiver with automatic-gain-control and automatic-power-control circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 16,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT Telecommun. Energy Labs., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269835400",
                    "id": 37269835400,
                    "full_name": "Y. Ohtomo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277977700",
                    "id": 37277977700,
                    "full_name": "T. Yoshida",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37375372100",
                    "id": 37375372100,
                    "full_name": "M. Nishisaka",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281287000",
                    "id": 37281287000,
                    "full_name": "K. Nishimura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341732400",
                    "id": 37341732400,
                    "full_name": "M. Shimaya",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This chip enables an optical transceiver module that has only three main components: the CMOS chip, a CAN package housing a laser diode (LD) and a monitor photo-detector (PD), and a CAN package housing a photo-detector and a pre-amplifier. Noise-sensitive circuits, an automatic-gain-control (AGC) amplifier and automatic-power control (APC) circuit of a laser diode, are on the same die with digital logic. The chip also accommodates a phase-locked loop (PLL)/clock recovery circuit with a PLL (CRC), a laser driver (DRV), a multiplexer (MUX)/demultiplexer (DEMUX), a word aligner (WAN), a 16B/20B encoder (ENC)/decoder (DEC) and function selectors (SEL). This total integration reduces module area and power consumption and simplifies high-speed module design.",
        "article_number": 839690,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839690",
        "html_url": "https://ieeexplore.ieee.org/document/839690/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 58,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Phase locked loops",
                    "Packaging",
                    "Diode lasers",
                    "High speed optical techniques",
                    "Stimulated emission",
                    "Optical devices",
                    "Monitoring",
                    "Circuit noise",
                    "Optical noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839690/",
        "end_page": 59.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839691",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "45 GHz transimpedance 32 dB limiting amplifier and 40 Gb/s 1:4 high-sensitivity demultiplexer with decision circuit using SiGe HBTs for 40 Gb/s optical receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 17,
        "authors": {
            "authors": [
                {
                    "affiliation": "Central Res. Lab., Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275953300",
                    "id": 37275953300,
                    "full_name": "T. Masuda",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283937200",
                    "id": 37283937200,
                    "full_name": "K.-I. Ohhata",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446833800",
                    "id": 37446833800,
                    "full_name": "F. Arakawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301340600",
                    "id": 37301340600,
                    "full_name": "N. Shiramizu",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323065000",
                    "id": 37323065000,
                    "full_name": "E. Ohue",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340151000",
                    "id": 37340151000,
                    "full_name": "K. Oda",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284955700",
                    "id": 37284955700,
                    "full_name": "R. Hayami",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276913800",
                    "id": 37276913800,
                    "full_name": "M. Tanabe",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284990500",
                    "id": 37284990500,
                    "full_name": "H. Shimamoto",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343649800",
                    "id": 37343649800,
                    "full_name": "M. Kondo",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274148800",
                    "id": 37274148800,
                    "full_name": "T. Harada",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284956900",
                    "id": 37284956900,
                    "full_name": "K. Washio",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A preamplifier with 45 GHz bandwidth and 50.2 dB/spl Omega/ transimpedance gain, a limiting amplifier with 32 dB gain and 49 GHz bandwidth, and a 40 Gb/s 1:4 high-sensitivity demultiplexer (HS-DEMUX) combined with a decision circuit are for use in a 40 Gb/s optical receiver. The bandwidth in the preamplifier and the maximum gain at 40 GHz in the limiting amplifier are the best reported for any semiconductor technology. The 1:4 HS-DEMUX uses bit-rotation for byte-synchronization.",
        "article_number": 839691,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839691",
        "html_url": "https://ieeexplore.ieee.org/document/839691/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 60,
        "citing_paper_count": 18,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Bandwidth",
                    "Optical amplifiers",
                    "Preamplifiers",
                    "Circuits",
                    "Semiconductor optical amplifiers",
                    "Capacitance",
                    "Photodiodes",
                    "Optical receivers",
                    "Silicon germanium",
                    "Germanium silicon alloys"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839691/",
        "end_page": 61.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839692",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "A 10 Gb/s demultiplexer IC in 0.18 /spl mu/m CMOS using current mode logic with tolerance to the threshold voltage fluctuation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 18,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sendai Res. Center, Telecommun. Adv. Organ. of Japan, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342702900",
                    "id": 37342702900,
                    "full_name": "A. Tanabe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447688400",
                    "id": 37447688400,
                    "full_name": "M. Umetani",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432038800",
                    "id": 37432038800,
                    "full_name": "I. Fujiwara",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37441275500",
                    "id": 37441275500,
                    "full_name": "T. Ogura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431415900",
                    "id": 37431415900,
                    "full_name": "K. Kataoka",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37062250600",
                    "id": 37062250600,
                    "full_name": "M. Okihara",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37322623900",
                    "id": 37322623900,
                    "full_name": "H. Sakuraba",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37319060700",
                    "id": 37319060700,
                    "full_name": "T. Endoh",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37322625100",
                    "id": 37322625100,
                    "full_name": "F. Masuoka",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 10 Gb/s 1:8 Demultiplexer (DEMUX) IC for optical-fiber-link systems uses a 0.18 /spl mu/m CMOS process for the first time. A differential logic like MOS current mode logic (MCML) is suitable for 10 Gb/s systems because of its switching speed and power consumption. The maximum operating frequency of MCML is, however, reduced by fluctuation of the threshold voltages (V/sub TH/) of the differential pair transistors. This V/sub TH/ fluctuation is a serious problem for deep submicron MOSFETs. The present circuit uses feedback MCML which is more tolerant to V/sub TH/ fluctuation than conventional MCML technology.",
        "article_number": 839692,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839692",
        "html_url": "https://ieeexplore.ieee.org/document/839692/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 62,
        "citing_paper_count": 7,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS integrated circuits",
                    "Fluctuations",
                    "CMOS logic circuits",
                    "MOSFETs",
                    "Photonic integrated circuits",
                    "Optical feedback",
                    "CMOS process",
                    "Energy consumption",
                    "Frequency",
                    "Threshold voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839692/",
        "end_page": 63.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839693",
        "cat_title": "Gigabit-Rate Communications",
        "cat_num": 3,
        "title": "A 1:4 demultiplexer for 40 Gb/s fiber-optic applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 19,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37313276400",
                    "id": 37313276400,
                    "full_name": "J.P. Mattia",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275583600",
                    "id": 37275583600,
                    "full_name": "R. Pullela",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269986000",
                    "id": 37269986000,
                    "full_name": "Y. Baeyens",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087222032",
                    "id": 37087222032,
                    "full_name": "Young-Kai Chen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089121353",
                    "id": 37089121353,
                    "full_name": "Huan-Shang Tsai",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284107500",
                    "id": 37284107500,
                    "full_name": "G. Georgiou",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331996200",
                    "id": 37331996200,
                    "full_name": "T.W. von Mohrenfels",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331995000",
                    "id": 37331995000,
                    "full_name": "M. Reinhold",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088781733",
                    "id": 37088781733,
                    "full_name": "C. Groepper",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331994400",
                    "id": 37331994400,
                    "full_name": "C. Dorschky",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37316987600",
                    "id": 37316987600,
                    "full_name": "C. Schulien",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The demultiplexer (DEMUX) is a critical component of a fiber communication system. In order to satisfy increasing demands for data, fiber systems will employ several wavelengths carrying 40 Gb/s data in the near future. The requirements for such systems dictate that the DEMUX handle at least 4 channels of 10 Gb/s SONET/SDH data. The challenge is to build a 1:4 DEMUX that is both manufacturable and cost-effective to be integrated onto a receiver board. The authors describe a monolithic four-channel DEMUX for 40 Gb/s applications which uses an AlInAs/InGaAs HBT technology from a commercial foundry. Measurements demonstrate 40 Gb/s operation for 0.3 Vpp single-ended data input and 0.6 Vpp differential clock input.",
        "article_number": 839693,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839693",
        "html_url": "https://ieeexplore.ieee.org/document/839693/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 64,
        "citing_paper_count": 11,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Delay",
                    "Latches",
                    "Heterojunction bipolar transistors",
                    "Optical fiber networks",
                    "Circuits",
                    "Optical fiber communication",
                    "SONET",
                    "Synchronous digital hierarchy",
                    "Manufacturing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839693/",
        "end_page": 65.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839694",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 20,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089058011",
                    "id": 37089058011,
                    "full_name": "H. Zhang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37437676600",
                    "id": 37437676600,
                    "full_name": "V. Prabhu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368602200",
                    "id": 37368602200,
                    "full_name": "V. George",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37362958600",
                    "id": 37362958600,
                    "full_name": "M. Wan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448566000",
                    "id": 37448566000,
                    "full_name": "M. Benes",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355414900",
                    "id": 37355414900,
                    "full_name": "A. Abnous",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276611300",
                    "id": 37276611300,
                    "full_name": "J.M. Rabaey",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The Pleiades processor approach combines an on-chip microprocessor with an array of heterogeneous programmable computational units of different granularities (called satellite processors) connected by a reconfigurable interconnect network. The microprocessor supports the control-intensive components of the applications as well as the reconfiguration, while repetitive and regular data-intensive loops (called kernels) are directly mapped on the array of satellites by configuring the satellite parameters and the interconnections between them. Synchronization between the satellite processors is by a data-driven communication protocol in accordance with the data-flow nature of the computations performed in the kernels. A generalized interface wrapper is placed around each satellite processor to comply with the communication protocol. This spatial programming approach results in energy efficiency levels of 50-100 MIPS/mW, at least an order of magnitude better than what can be accomplished in comparable DSP processors, by exploiting the locality of the computations and the correlations within data streams, and by distributing the control.",
        "article_number": 839694,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839694",
        "html_url": "https://ieeexplore.ieee.org/document/839694/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 68,
        "citing_paper_count": 20,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "Microprocessors",
                    "Communication system control",
                    "Kernel",
                    "Artificial satellites",
                    "Protocols",
                    "Network-on-a-chip",
                    "Computer networks",
                    "Energy efficiency",
                    "Digital signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839694/",
        "end_page": 69.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839695",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A 3.2 GOPS multiprocessor DSP for communication applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 21,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Bell Labs., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440070800",
                    "id": 37440070800,
                    "full_name": "J. Williams",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364575900",
                    "id": 37364575900,
                    "full_name": "K.J. Singh",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269126300",
                    "id": 37269126300,
                    "full_name": "C. Nicol",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38523199600",
                    "id": 38523199600,
                    "full_name": "E. Sackinger",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355166200",
                    "id": 37355166200,
                    "full_name": "S. Daubert",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448366500",
                    "id": 37448366500,
                    "full_name": "E. Micca",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448344300",
                    "id": 37448344300,
                    "full_name": "M. Moturi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432195600",
                    "id": 37432195600,
                    "full_name": "J. Knobloch",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37390436300",
                    "id": 37390436300,
                    "full_name": "D. Brinthaupt",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349490400",
                    "id": 37349490400,
                    "full_name": "B. Ackland",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This programmable DSP is the first implementation of the scaleable-bus-based platform, Daytona for communication infrastructure equipment and broadband access terminals. An aggressive memory hierarchy minimizes bus traffic and meets the performance requirements for large multi-channel signal processing applications with the smallest possible memory footprint. The chip was implemented with full custom memories with 0.35 /spl mu/m features and the remaining logic is implemented with standard cells. The 207 mm/sup 2/ 0.25 /spl mu/m CMOS chip achieves 100 MHz and dissipates 4 W at 3.3 V.",
        "article_number": 839695,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839695",
        "html_url": "https://ieeexplore.ieee.org/document/839695/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 70,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Reduced instruction set computing",
                    "Protocols",
                    "Memory management",
                    "Pipelines",
                    "Coprocessors",
                    "Buffer storage",
                    "Delay",
                    "Communication system traffic control",
                    "Signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839695/",
        "end_page": 71.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839696",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A dynamically configurable multiformat PSK demodulator for digital HDTV using broadcasting-satellite",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 22,
        "authors": {
            "authors": [
                {
                    "affiliation": "Inf. Technol. R&D Center, Mitsubishi Electr. Co., Kyoto, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300549800",
                    "id": 37300549800,
                    "full_name": "E. Arita",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440087100",
                    "id": 37440087100,
                    "full_name": "T. Fujiwara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776660",
                    "id": 37088776660,
                    "full_name": "K. Nishiyama",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088775642",
                    "id": 37088775642,
                    "full_name": "A. Maeno",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785644",
                    "id": 37088785644,
                    "full_name": "Y. Matsunami",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088787697",
                    "id": 37088787697,
                    "full_name": "M. Nakamura",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089120301",
                    "id": 37089120301,
                    "full_name": "H. Machida",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334072700",
                    "id": 37334072700,
                    "full_name": "S. Murakami",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333725400",
                    "id": 37333725400,
                    "full_name": "S. Takeuchi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290055800",
                    "id": 37290055800,
                    "full_name": "H. Nakayama",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089123792",
                    "id": 37089123792,
                    "full_name": "M. Yoshimoto",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In Japan, a new digital broadcasting service using the broadcasting satellite (BS digital) starts in the year 2000. The Japanese BS digital system has one of three different modulation formats (binary phase shift keying (BPSK), quadrature PSK (QPSK), and 8PSK), dynamically selected according to transmission and multiplexing configuration control (TMCC) data transmitted with the audio and video data. The TMCC data also include the inner code (convolutional code) rate. Thus, a demodulator LSI that automatically controls the modulation format and inner code is required for consumer receivers. The poor group-delay characteristic and the inaccurate quadrature down conversion of the analog front-end are critical to demodulator design for low bit-error rate (BER). The authors describe an LSI which employs a flexible carrier-recovery system achieving dynamically configurable multi-format demodulation, and a clock phase compensator and carrier phase shifter cancelling the poor performance of the analog front-end circuit.",
        "article_number": 839696,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839696",
        "html_url": "https://ieeexplore.ieee.org/document/839696/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 72,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase shift keying",
                    "Demodulation",
                    "Satellite broadcasting",
                    "Digital audio broadcasting",
                    "Modulation",
                    "Binary phase shift keying",
                    "Automatic control",
                    "Large scale integration",
                    "Bit error rate",
                    "Digital video broadcasting"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839696/",
        "end_page": 73.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839697",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A digital 80 Mb/s OFDM transceiver IC for wireless LAN in the 5 GHz band",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 23,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270928400",
                    "id": 37270928400,
                    "full_name": "W. Eberle",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274343700",
                    "id": 37274343700,
                    "full_name": "M. Badaroglu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295330500",
                    "id": 37295330500,
                    "full_name": "V. Derudder",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266665100",
                    "id": 37266665100,
                    "full_name": "S. Thoen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371803600",
                    "id": 37371803600,
                    "full_name": "P. Vandenameele",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271995400",
                    "id": 37271995400,
                    "full_name": "L. Van der Perre",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368934400",
                    "id": 37368934400,
                    "full_name": "M. Vergara",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296241400",
                    "id": 37296241400,
                    "full_name": "B. Gyselinckx",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287673700",
                    "id": 37287673700,
                    "full_name": "M. Engels",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344745100",
                    "id": 37344745100,
                    "full_name": "I. Bolsens",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Emerging standards for broadband wireless LANs (WLANs) such as IEEE802.11a, Hiperlan-II and MMAC require orthogonal frequency division multiplex (OFDM) modulation for the physical layer (PHY) interface. OFDM modems were previously realized in the context of very high speed digital subscriber lines (VDSL) and digital audio broadcast (DAB). However, the WLAN application puts different constraints on the OFDM transceiver presented here because the terminals are portable. Therefore, an adaptive frequency domain equalizer is integrated to mitigate the variations of the indoor wireless channel. Fast programmable on-chip acquisition hardware supports burst mode communications.",
        "article_number": 839697,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839697",
        "html_url": "https://ieeexplore.ieee.org/document/839697/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 74,
        "citing_paper_count": 13,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Digital integrated circuits",
                    "Wireless LAN",
                    "Physical layer",
                    "Frequency division multiplexing",
                    "OFDM modulation",
                    "Modems",
                    "DSL",
                    "Digital audio broadcasting",
                    "Frequency domain analysis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839697/",
        "end_page": 75.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839698",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "0.35 /spl mu/m CMOS COFDM receiver chip for terrestrial digital video broadcasting",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 24,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol. Design Centers, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447705500",
                    "id": 37447705500,
                    "full_name": "C. Mandl",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087432079",
                    "id": 37087432079,
                    "full_name": "M. Bacher",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330086700",
                    "id": 37330086700,
                    "full_name": "G. Krampl",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268759100",
                    "id": 37268759100,
                    "full_name": "F. Kuttner",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Currently the first fully European DVB-T compliant single-chip COFDM receiver in a 0.35 /spl mu/m CMOS technology (with embedded DRAM) is a joint cooperation of Nokia and Infineon Technologies (formerly Siemens Semiconductors). Compared to other solutions, this receiver supports 2k, 8k demodulation standards for 6, 7 and 8MHz channels in a single mixed-signal chip device including all analog and digital data processing and error correction functions.",
        "article_number": 839698,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839698",
        "html_url": "https://ieeexplore.ieee.org/document/839698/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 76,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multimedia communication",
                    "Interpolation",
                    "OFDM",
                    "CMOS technology",
                    "Frequency synchronization",
                    "Frequency estimation",
                    "Clocks",
                    "Signal processing",
                    "Digital video broadcasting",
                    "Sampling methods"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839698/",
        "end_page": 77.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839699",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A 500 Mb/s disk drive read channel in 0.25 /spl mu/m CMOS incorporating programmable noise predictive Viterbi detection and trellis coding",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 25,
        "authors": {
            "authors": [
                {
                    "affiliation": "Marvell Semicond. Inc., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347662800",
                    "id": 37347662800,
                    "full_name": "N. Nazari",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The hard disk drive (HDD) market continues its growth of more than 60% per year in area density. Use of higher spindle rotational speeds is also a HDD market trend over recent years. A combination of these two factors require read channel speed increases in excess of 40% annually to keep up with the HDD requirements. To keep pace with areal density curve, read channel speed alone is not enough. Besides data transfer rate, the effective number of user bits per magnetic transition is also increased. Therefore, more sophisticated signal processing and coding schemes are necessary. In fact, 3.5dB signal processing gain over the previous generation extended class IV partial response (EPR4) is measured at user bit density (UBD) of 3.0. The signal processing features of the 500Mb/s device are described.",
        "article_number": 839699,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839699",
        "html_url": "https://ieeexplore.ieee.org/document/839699/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 78,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Disk drives",
                    "Finite impulse response filter",
                    "Detectors",
                    "Viterbi algorithm",
                    "Signal processing",
                    "Magnetic separation",
                    "Adaptive filters",
                    "Polynomials",
                    "Adders",
                    "Semiconductor device noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839699/",
        "end_page": 79.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839700",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A 550 MSample/s 8-tap FIR digital filter for magnetic recording read channels",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 26,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Dallas, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088035831",
                    "id": 37088035831,
                    "full_name": "R. Slaszewski",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275679000",
                    "id": 37275679000,
                    "full_name": "K. Muhammad",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275564800",
                    "id": 37275564800,
                    "full_name": "P. Balsara",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With the advent of partial response maximum likelihood (PRML) equalization of magnetic recording channels, spectral shaping of read back signal is typically performed by combination of a continuous time and a digital FIR filter. Digital FIR filters are scalable with technology and can be adapted to provide a desired channel response typically using the least mean square (LMS) algorithm in commercial read channels. For these reasons, use of continuous time filters for this application is gradually diminishing. Efficient timing recovery in a read channel is critical for fast phase and frequency acquisition in addition to acceptable bit error rate (BER) performance. Therefore, it is also critical that these filters are implemented with as little latency as possible since their output is used to extract timing information.",
        "article_number": 839700,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839700",
        "html_url": "https://ieeexplore.ieee.org/document/839700/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 80,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Finite impulse response filter",
                    "Digital filters",
                    "Magnetic recording",
                    "Timing",
                    "Bit error rate",
                    "Least squares approximation",
                    "Frequency",
                    "Information filtering",
                    "Information filters",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839700/",
        "end_page": 81.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839701",
        "cat_title": "Signal Processing for Communications",
        "cat_num": 4,
        "title": "A configurable 5-D packet classification engine with 4Mpacket/s throughput for high-speed data networking",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 27,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Bell Labs., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089104423",
                    "id": 37089104423,
                    "full_name": "K. Singh",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Packet classification is critical in data networking. The object is to identify the highest priority rule that applies to an incoming packet. The rules are typically defined as arbitrary ranges over multiple fields of the packet header (e.g., destination/source address, dest/src port, etc.) and each rule specifies operations to be performed on a particular category of packets (assigning quality of service, route-pinning, firewall functions etc.). Matching algorithms implemented in software cannot keep up with ever-increasing data rates. Brute force comparison hardware is infeasible. To support 500 five-dimensional rules, at 4Mpackets/s throughput, 20B comparisons/s are needed. A processor is described which implements the proposed range-matching algorithm, exploiting the fact that N ranges can create at most 2N+1 non-overlapping intervals. For each such interval the rules that cover it are ordered by priority and stored in a bitmap array. The processor is realised in a 4-layer 0.25 /spl mu/m CMOS process and operates at a clock frequency of 66 MHz using a 3.3 V supply.",
        "article_number": 839701,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839701",
        "html_url": "https://ieeexplore.ieee.org/document/839701/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 82,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Engines",
                    "Throughput",
                    "Random access memory",
                    "Clocks",
                    "Quality of service",
                    "Software algorithms",
                    "Hardware",
                    "Cams",
                    "Computer aided manufacturing",
                    "CADCAM"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839701/",
        "end_page": 83.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839702",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "A 1 GHz Alpha microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 28,
        "authors": {
            "authors": [
                {
                    "affiliation": "Compaq Comput. Corp., Shrewsbury, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354332700",
                    "id": 37354332700,
                    "full_name": "B.J. Benschneider",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087660361",
                    "id": 37087660361,
                    "full_name": "Sungho Park",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352863600",
                    "id": 37352863600,
                    "full_name": "R. Allmon",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37365467000",
                    "id": 37365467000,
                    "full_name": "W. Anderson",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449763100",
                    "id": 37449763100,
                    "full_name": "M. Arneborn",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786642",
                    "id": 37088786642,
                    "full_name": "Jangho Cho",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776336",
                    "id": 37088776336,
                    "full_name": "Changjun Ghoi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371693000",
                    "id": 37371693000,
                    "full_name": "J. Clouser",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088783390",
                    "id": 37088783390,
                    "full_name": "Sangok Han",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449761400",
                    "id": 37449761400,
                    "full_name": "R. Hokinson",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088778456",
                    "id": 37088778456,
                    "full_name": "Gyoocheol Hwang",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784875",
                    "id": 37088784875,
                    "full_name": "Daesuk Jung",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088046434",
                    "id": 37088046434,
                    "full_name": "Jaeyoon Kim",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446769700",
                    "id": 37446769700,
                    "full_name": "J. Krause",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088778273",
                    "id": 37088778273,
                    "full_name": "J. Kwack",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37380447000",
                    "id": 37380447000,
                    "full_name": "S. Meier",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087555779",
                    "id": 37087555779,
                    "full_name": "Yongsik Seok",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784303",
                    "id": 37088784303,
                    "full_name": "S. Thierauf",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088775378",
                    "id": 37088775378,
                    "full_name": "C. Zhou",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 6-way out-of-order issue custom VLSI implementation of the Alpha architecture runs at >1 GHz. The 13.1/spl times/14.7 mm/sup 2/ die contains 15.2 M transistors and utilizes 0.18 /spl mu/m CMOS which includes 7 aluminum interconnect layers and flip-chip packaging. The design of this chip is highly leveraged from an existing 0.35 /spl mu/m, 6-way issue, 6 metal layer implementation with wire-bond packaging technology. The chip contains two on-chip cache arrays; a 64 kB 2-way set associative instruction cache and 64 kB 2-way set associative dual-ported data cache.",
        "article_number": 839702,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839702",
        "html_url": "https://ieeexplore.ieee.org/document/839702/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 86,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Voltage",
                    "Circuits",
                    "Frequency estimation",
                    "Diodes",
                    "Electrostatic discharge",
                    "Electronics packaging",
                    "Logic",
                    "Routing",
                    "Variable structure systems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839702/",
        "end_page": 87.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839703",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "A 660 MHz 64b SOI processor with Cu interconnects",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 29,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Rochester, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293739200",
                    "id": 37293739200,
                    "full_name": "T.C. Buchholtz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087760758",
                    "id": 37087760758,
                    "full_name": "G. Aipperspach",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37365542200",
                    "id": 37365542200,
                    "full_name": "D.T. Cox",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37362010100",
                    "id": 37362010100,
                    "full_name": "N.V. Phan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374157900",
                    "id": 37374157900,
                    "full_name": "S.N. Storino",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266981900",
                    "id": 37266981900,
                    "full_name": "J.D. Strom",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37438439000",
                    "id": 37438439000,
                    "full_name": "R.R. Williams",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 64b PowerPC RISC microprocessor previously described is migrated from a 0.22 /spl mu/m SOI technology to a 0.18 /spl mu/m SOI technology. Key features of the 0.77 scaled 1.5 V technology are 0.08 /spl mu/m NFET channel lengths, 7 layer Cu metallization with low-/spl epsiv/ dielectric, low dose SOI substrate for improved material quality and productivity, and local interconnect. Dual gate oxide provides high I/O voltage compatibility. As this chip is a migration only 6 levels of metal and stacked devices for high voltage I/O were used.",
        "article_number": 839703,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839703",
        "html_url": "https://ieeexplore.ieee.org/document/839703/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 88,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Delay",
                    "Voltage",
                    "Timing",
                    "Frequency",
                    "Capacitance",
                    "Circuit noise",
                    "Coupling circuits",
                    "Integrated circuit interconnections",
                    "Dielectric substrates"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839703/",
        "end_page": 89.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839704",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "A 780 MHz PowerPC/sup TM/ microprocessor with integrated L2 cache",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 30,
        "authors": {
            "authors": [
                {
                    "affiliation": "Motorola Somerset Design Center, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326374100",
                    "id": 37326374100,
                    "full_name": "D.R. Bearden",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087982882",
                    "id": 37087982882,
                    "full_name": "D.G. Caffo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089120228",
                    "id": 37089120228,
                    "full_name": "P. Anderson",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352758700",
                    "id": 37352758700,
                    "full_name": "P. Rossbach",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087986035",
                    "id": 37087986035,
                    "full_name": "N. Iyengar",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087899898",
                    "id": 37087899898,
                    "full_name": "T.A. Petersen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087366194",
                    "id": 37087366194,
                    "full_name": "Jen-Tien Yen",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This microprocessor implements the PowerPC/sup TM/ architecture and incorporates AltiVec/sup TM/ technology. Features include processor pipeline depth changes and memory subsystem enhancements for total system performance improvements through frequency scaling and sustained IPC. The processor is in 0.18 /spl mu/m 1.5V twin-well CMOS with local interconnect and 6 layers of copper interconnect. Using semi-custom flow, the chip includes a mixture of custom circuit macros for high-performance and high-density, and off-the-shelf datapath elements with standard cell control logic to enhance designer productivity. Circuits are static or 2-phase domino precharged, both footed and unfooted. The 2-phase clocking is augmented by delayed-reset clocks for unfooted circuits and by local delays in array macros. Each clock rising edge or self-timed delay has programmable adjustments for debug. Caches include fuse programmable row and column redundancy.",
        "article_number": 839704,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839704",
        "html_url": "https://ieeexplore.ieee.org/document/839704/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 90,
        "citing_paper_count": 14,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Delay",
                    "Integrated circuit interconnections",
                    "Microprocessors",
                    "CMOS technology",
                    "Pipelines",
                    "System performance",
                    "Frequency",
                    "CMOS process",
                    "Power system interconnection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839704/",
        "end_page": 91.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839705",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "A 1 GHz single-issue 64 b PowerPC processor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 31,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Austin Res. Lab., TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38558054300",
                    "id": 38558054300,
                    "full_name": "P. Hofstee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364291700",
                    "id": 37364291700,
                    "full_name": "N. Aoki",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282779800",
                    "id": 37282779800,
                    "full_name": "D. Boerstler",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373805800",
                    "id": 37373805800,
                    "full_name": "P. Coulman",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294186400",
                    "id": 37294186400,
                    "full_name": "S. Dhong",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294184800",
                    "id": 37294184800,
                    "full_name": "B. Flachs",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38557860600",
                    "id": 38557860600,
                    "full_name": "N. Kojima",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37077160900",
                    "id": 37077160900,
                    "full_name": "O. Kwon",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38185602100",
                    "id": 38185602100,
                    "full_name": "K. Lee",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370234100",
                    "id": 37370234100,
                    "full_name": "D. Meltzer",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267237400",
                    "id": 37267237400,
                    "full_name": "K. Nowka",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37367638600",
                    "id": 37367638600,
                    "full_name": "J. Park",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267949300",
                    "id": 37267949300,
                    "full_name": "J. Peter",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370235200",
                    "id": 37370235200,
                    "full_name": "S. Posluszny",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274240700",
                    "id": 37274240700,
                    "full_name": "M. Shapiro",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37361572400",
                    "id": 37361572400,
                    "full_name": "J. Silberman",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282645300",
                    "id": 37282645300,
                    "full_name": "O. Takahashi",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088775005",
                    "id": 37088775005,
                    "full_name": "B. Weinberger",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 64 b single-issue PowerPC processor contains 19M transistors and is fabricated in 0.12 /spl mu/m L/sub eff/ six-layer copper interconnect CMOS. Nominal processor clock frequency is 1.0 GHz. At the fast end of the process distribution the processor reaches 1.15 GHz (1.87 V, 101/spl deg/C, 112 W). As in a previous design, nearly the entire processor is implemented using delayed-reset and self-resetting dynamic circuit macros. New contributions include: (1) a fully pipelined, four execution-stage IEEE double-precision floating-point unit (FPU) with fused multiply-add. 2) Sum-addressed memory management units (MMUs) and 64 kB 2-cycle caches. (3) Support for the full 64 b PowerPC instruction set. (4) Dynamic PLA-based control. (5) A microarchitecture and floorplan that balances critical paths. (6) Delayed-reset dynamic circuits that support stress testing (burn-in). 7) Improved clock generation and distribution.",
        "article_number": 839705,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839705",
        "html_url": "https://ieeexplore.ieee.org/document/839705/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 92,
        "citing_paper_count": 21,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Delay",
                    "Circuit testing",
                    "Copper",
                    "Integrated circuit interconnections",
                    "CMOS process",
                    "Frequency",
                    "Memory management",
                    "Energy management",
                    "Stress control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839705/",
        "end_page": 93.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839706",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "A 600 MHz 64 b PA-RISC microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 32,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hewlett-Packard Co., Fort Collins, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447703100",
                    "id": 37447703100,
                    "full_name": "K.A. Hurd",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 64 b processor is a leveraged design based on the previous generation with the goal of a 1.2X performance increase on a short schedule in the same 5 metal layer, 0.25 /spl mu/m CMOS process. Speed path and clock tuning techniques increase the operating frequency. To reduce the cache miss rate, a quasi-least recently used (LRU) replacement algorithm is implemented using a LRU cache. The data cache on the quad issue processor is a 1 MB, dual ported, four way set associative design implemented on the die using 64 B per cache line.",
        "article_number": 839706,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839706",
        "html_url": "https://ieeexplore.ieee.org/document/839706/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 94,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Clocks",
                    "Cache storage",
                    "Frequency",
                    "Noise cancellation",
                    "Logic",
                    "Capacitance",
                    "System buses",
                    "Circuits",
                    "Processor scheduling"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839706/",
        "end_page": 95.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839707",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "760 MHz G6 S/390 microprocessor exploiting multiple Vt and copper interconnects",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 33,
        "authors": {
            "authors": [
                {
                    "affiliation": "Div. of Server Dev., IBM Corp., Poughkeepsie, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371048500",
                    "id": 37371048500,
                    "full_name": "T. McPherson",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364346500",
                    "id": 37364346500,
                    "full_name": "R. Averill",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990271",
                    "id": 37086990271,
                    "full_name": "D. Balazich",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37441399800",
                    "id": 37441399800,
                    "full_name": "K. Barkley",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442529200",
                    "id": 37442529200,
                    "full_name": "S. Carey",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274996800",
                    "id": 37274996800,
                    "full_name": "Y. Chan",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37437445600",
                    "id": 37437445600,
                    "full_name": "Y.H. Chan",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449740200",
                    "id": 37449740200,
                    "full_name": "R. Crea",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353108000",
                    "id": 37353108000,
                    "full_name": "A. Dansky",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088775724",
                    "id": 37088775724,
                    "full_name": "R. Dwyer",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355068300",
                    "id": 37355068300,
                    "full_name": "A. Haen",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37359796700",
                    "id": 37359796700,
                    "full_name": "D. Hoffman",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449744000",
                    "id": 37449744000,
                    "full_name": "A. Jatkowski",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446742500",
                    "id": 37446742500,
                    "full_name": "M. Mayo",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088778139",
                    "id": 37088778139,
                    "full_name": "D. Merrill",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371718700",
                    "id": 37371718700,
                    "full_name": "T. McNamara",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325853900",
                    "id": 37325853900,
                    "full_name": "G. Northrop",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351886200",
                    "id": 37351886200,
                    "full_name": "J. Rawlins",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358883900",
                    "id": 37358883900,
                    "full_name": "L. Sigal",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371043400",
                    "id": 37371043400,
                    "full_name": "T. Slegel",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37375385600",
                    "id": 37375385600,
                    "full_name": "D. Webber",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349381000",
                    "id": 37349381000,
                    "full_name": "P. Williams",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782791",
                    "id": 37088782791,
                    "full_name": "F. Yee",
                    "author_order": 23
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The G6 system is a sixth generation CMOS server for the S/390 line of products featuring a 12+2 SMP size and significant frequency improvements obtained through the use of low-Vt devices and copper interconnects. The microprocessor operates at 760 MHz at the fast end of the process distribution. The system ships at 637 MHz in a 12+2 chilled SMP configuration. Measured system performance on the 12 way is 1600 S/390 MIPs, providing over 50% more performance than the G5. This microprocessor uses CMOS7S technology, which has a 0.2 /spl mu/m process. The chip uses 6 levels of copper metal plus an additional layer of local interconnect on a 14.6/spl times/14.7 mm/sup 2/ die with 25M transistors (7M logic/18M array). The power supply is 1.9 V and the chip power is 33 W at 637 MHz.",
        "article_number": 839707,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839707",
        "html_url": "https://ieeexplore.ieee.org/document/839707/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 96,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Copper",
                    "Logic arrays",
                    "Frequency",
                    "Marine vehicles",
                    "Semiconductor device measurement",
                    "System performance",
                    "CMOS technology",
                    "Power system interconnection",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839707/",
        "end_page": 97.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839708",
        "cat_title": "High-Frequency Microprocessors",
        "cat_num": 5,
        "title": "A GHz IA-32 architecture microprocessor implemented on 0.18 /spl mu/m technology with aluminum interconnect",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 34,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Hillsboro, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087985616",
                    "id": 37087985616,
                    "full_name": "P.K. Green",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 28M transistor 0.18 /spl mu/m CMOS microprocessor uses aluminum interconnect to defer the cost of copper technology conversion by one process generation with little design-effort impact. The implementation is an architectural superset of a previous Pentium (R) III Processor implemented in 0.25 /spl mu/m CMOS. Feature additions include: placement of 256 k L2 advanced transfer cache on die with re-optimized data width and latency. Speed step dual-voltage VCC support for enhanced mobile products. The bandwidth to L2 cache is increased to 16 GB/s at 1.0 GHz utilizing a 256 bit data bus with >4x reduction in latency. The L2 architecture is easily scalable to enable variations of the design with different cache sizes. Advanced system buffering in the memory subsystem increases utilization of system bus bandwidth. System bus bandwidth is 1.066 GB/s utilizing a 64 b data bus operating at 133 MHz. The chip runs at 1 GHz core frequency at room temperature and nominal voltage. This performance milestone is achieved by enabling full utilization of 0.18 /spl mu/m transistor performance with rigorous attention to wire engineering. This did not require the use of either copper interconnect or dual Vt.",
        "article_number": 839708,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839708",
        "html_url": "https://ieeexplore.ieee.org/document/839708/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 98,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Bandwidth",
                    "CMOS process",
                    "Copper",
                    "Delay",
                    "System buses",
                    "Transistors",
                    "Aluminum",
                    "Costs",
                    "CMOS technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839708/",
        "end_page": 99.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839709",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A CMOS image sensor with a simple FPN-reduction technology and a hole accumulated diode",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 35,
        "authors": {
            "authors": [
                {
                    "affiliation": "Camera Syst. Dept., Sony Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372301500",
                    "id": 37372301500,
                    "full_name": "K. Yonemoto",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275548900",
                    "id": 37275548900,
                    "full_name": "H. Sumi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279992000",
                    "id": 37279992000,
                    "full_name": "R. Suzuki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449727500",
                    "id": 37449727500,
                    "full_name": "T. Ueno",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "CMOS image sensors are generally characterized by their low power consumption, single power supply and capability for on-chip system integration in contrast with CCD image sensors. Even though CMOS image sensors have these advantages, they are not yet widely used in image capture applications because of their insufficient image quality due to the difficulty in FPN cancellation. This FPN-reduction technology and a hole accumulated diode (HAD) for sensing elements is applied to the CMOS image sensor. The CMOS image sensor consists of a 640/spl times/480 pixel array in 1/3 inch image format, a current-to-voltage converter, a correlated double sampling circuit and a timing generator. This image sensor uses a 0.35 /spl mu/m CMOS logic process with specialized add-on steps for HAD. The power supply is 3.3 V and maximum frame rate is 30 frames/s.",
        "article_number": 839709,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839709",
        "html_url": "https://ieeexplore.ieee.org/document/839709/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 102,
        "citing_paper_count": 21,
        "citing_patent_count": 24,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "CMOS technology",
                    "Power supplies",
                    "Sensor arrays",
                    "Energy consumption",
                    "System-on-a-chip",
                    "Charge-coupled image sensors",
                    "Image quality",
                    "Diodes",
                    "Pixel"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839709/",
        "end_page": 103.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839710",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A CMOS image sensor for high-speed imaging",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 36,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fraunhofer-Inst. of Microelectron. Circuits & Syst., Duisburg, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426030300",
                    "id": 37426030300,
                    "full_name": "N. Stevanovic",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425930200",
                    "id": 37425930200,
                    "full_name": "M. Hillebrand",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275079700",
                    "id": 37275079700,
                    "full_name": "B.J. Hosticka",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284707500",
                    "id": 37284707500,
                    "full_name": "A. Teuner",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Acquisition of the images of fast-moving objects requires imagers with high photoresponsivity at short integration times, synchronous exposure, and high-speed parallel readout. Previous CMOS implementations yield frame rates around 500 frames/s at integration times ranging from 75 to 200 ps, and some use rolling shutter only. This CMOS imager achieves more than 1000 frames/s with integration time in synchronous exposure variable between 1 /spl mu/s and 150 /spl mu/s. The 256/spl times/256 pixel imager is realized in a single-poly double-metal n-well 1 /spl mu/m CMOS technology.",
        "article_number": 839710,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839710",
        "html_url": "https://ieeexplore.ieee.org/document/839710/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 104,
        "citing_paper_count": 34,
        "citing_patent_count": 34,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "CMOS technology",
                    "Diodes",
                    "Operational amplifiers",
                    "Capacitors",
                    "Voltage",
                    "Pixel",
                    "Timing",
                    "Circuits",
                    "Readout electronics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839710/",
        "end_page": 105.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839711",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A 256/spl times/256 CMOS differential passive pixel imager with FPN reduction techniques",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 37,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446174200",
                    "id": 37446174200,
                    "full_name": "I.L. Fujimori",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087367826",
                    "id": 37087367826,
                    "full_name": "Ching-Chun Wang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37281757300",
                    "id": 37281757300,
                    "full_name": "C.G. Sodini",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Passive pixel sensors provide an alternative to the conventional active pixel sensor (APS) for high-density CMOS imaging arrays. Similar to the history of the single-transistor DRAM cell, this one-transistor pixel cell has one main advantage over the APS. It has high fill-factor in a smaller area, leading to a high-density array of pixels with high quantum efficiency. Experiments reveal a major weakness in passive pixels is a signal-dependent parasitic current that can contaminate charge signals in different parts of the array. The origin of this parasitic current is explained here. A correlated double sampling (CDS) circuit in a differential architecture removes its effects.",
        "article_number": 839711,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839711",
        "html_url": "https://ieeexplore.ieee.org/document/839711/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 106,
        "citing_paper_count": 8,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "Circuits",
                    "Capacitors",
                    "CMOS image sensors",
                    "Sensor arrays",
                    "Photodiodes",
                    "Feedback",
                    "Pulse amplifiers",
                    "Voltage",
                    "Switches"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839711/",
        "end_page": 107.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839712",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 38,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294851800",
                    "id": 37294851800,
                    "full_name": "T. Sugiki",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356519900",
                    "id": 37356519900,
                    "full_name": "S. Ohsawa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447006400",
                    "id": 37447006400,
                    "full_name": "H. Miura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37384752100",
                    "id": 37384752100,
                    "full_name": "M. Sasaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275538600",
                    "id": 37275538600,
                    "full_name": "N. Nakamura",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439338200",
                    "id": 37439338200,
                    "full_name": "I. Inoue",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087983338",
                    "id": 37087983338,
                    "full_name": "M. Hoshino",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087982565",
                    "id": 37087982565,
                    "full_name": "Y. Tomizawa",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087983388",
                    "id": 37087983388,
                    "full_name": "T. Arakawa",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 60 mW 10b 660(H)/spl times/490(v) pixel digital CMOS image sensor with column-to-column FPN reduction introduces the double inverting amplifier with double clamp circuit for reduction of column-to-column fixed pattern noise (dark FPN and light FPN). It operates with a 3.3 V power supply and has 60 mW power consumption. This sensor is uses 0.6 /spl mu/m, triple-poly-silicon, double-metal CMOS technology.",
        "article_number": 839712,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839712",
        "html_url": "https://ieeexplore.ieee.org/document/839712/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 108,
        "citing_paper_count": 30,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS image sensors",
                    "Clamps",
                    "Threshold voltage",
                    "Timing",
                    "Circuits",
                    "Latches",
                    "Pixel",
                    "Energy consumption",
                    "Signal processing",
                    "Delay"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839712/",
        "end_page": 109.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839713",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A progressive scan CCD imager for DSC applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 39,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fuji Film Micro Devices Co. Ltd., Miyagi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440403600",
                    "id": 37440403600,
                    "full_name": "T. Yamada",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782461",
                    "id": 37088782461,
                    "full_name": "Yong-Gwan Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088777021",
                    "id": 37088777021,
                    "full_name": "H. Wakoh",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788623",
                    "id": 37088788623,
                    "full_name": "T. Toma",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088330324",
                    "id": 37088330324,
                    "full_name": "T. Sakamoto",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786913",
                    "id": 37088786913,
                    "full_name": "K. Ogawa",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088787180",
                    "id": 37088787180,
                    "full_name": "E. Okamoto",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784489",
                    "id": 37088784489,
                    "full_name": "K. Masukane",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088330700",
                    "id": 37088330700,
                    "full_name": "K. Oda",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088781342",
                    "id": 37088781342,
                    "full_name": "M. Inuiya",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A progressive scan CCD imager implemented in standard double layer polysilicon CCD for digital still camera (DSC) application, is designed on the pixel interleaved array (PIA) CCD architecture. It arranges the pixels spatial phase alternation by line. It has over 1.4 M pixels integrated zigzag with 3.2 /spl mu/m pitch horizontally and vertically. The unit pixel is diamond shape and is 4.52/spl times/4.52 /spl mu/m/sup 2/. Typical example of color filter arrangement is also shown. Green filter covers the pixel located on square lattice point. Red and Blue filters alternatively cover the spatial phase shifted pixels. Diamond-shaped micro lens is formed on top of each pixel.",
        "article_number": 839713,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839713",
        "html_url": "https://ieeexplore.ieee.org/document/839713/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 110,
        "citing_paper_count": 0,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Charge coupled devices",
                    "Wiring",
                    "Electrodes",
                    "Photodiodes",
                    "Voltage",
                    "Filters",
                    "Clocks",
                    "Monitoring",
                    "Charge transfer",
                    "Fabrication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839713/",
        "end_page": 111.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839714",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A 1/3-inch 1.3M pixel single-layer electrode CCD with a high-frame-rate skip mode",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 40,
        "authors": {
            "authors": [
                {
                    "affiliation": "ULSI Device Dev. Lab., NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342813700",
                    "id": 37342813700,
                    "full_name": "K. Hatano",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087492386",
                    "id": 37087492386,
                    "full_name": "M. Fummiya",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432273700",
                    "id": 37432273700,
                    "full_name": "I. Murakami",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439521900",
                    "id": 37439521900,
                    "full_name": "T. Kawasaki",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448067700",
                    "id": 37448067700,
                    "full_name": "C. Ogawa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351891600",
                    "id": 37351891600,
                    "full_name": "Y. Nakashiba",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1/3-inch 1.3M pixel interline-transfer charge-coupled-device (IT-CCD) image sensor is described for digital camera applications. A 0.25 /spl mu/m-gap single-layer poly-Si is used for the CCD electrodes. The vertical CCD (V-CCD) of the image sensor has ten-phase metal wiring to enable various charge-transfer modes. We have now developed and tested a high-frame-rate skip mode (75 frame/s) and an advanced 3:1 interlaced-scan mode. We developed a method of separately implanting boron ions for the V-CCD and horizontal CCD (H-CCD) in single-layer electrode CCDs with small pixels, to maintain a high charge-transfer efficiency. Furthermore, reducing the pixel size degrades the light-gathering capability of the on-chip microlenses, reducing the sensitivity for a given camera-iris aperture (f number). A new thin-flattened-layer microlens improved the sensitivity of the device. At an f number of 1.4, for example, there was an 18% increase in sensitivity.",
        "article_number": 839714,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839714",
        "html_url": "https://ieeexplore.ieee.org/document/839714/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 112,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Electrodes",
                    "Charge coupled devices",
                    "Image sensors",
                    "Lenses",
                    "Microoptics",
                    "Pixel",
                    "Digital cameras",
                    "Wiring",
                    "Testing",
                    "Boron"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839714/",
        "end_page": 113.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839715",
        "cat_title": "lmaoe Sensors",
        "cat_num": 6,
        "title": "A 1.2 V micropower CMOS active pixel image sensor for portable applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 41,
        "authors": {
            "authors": [
                {
                    "affiliation": "Univ. of Southern California, Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086972053",
                    "id": 37086972053,
                    "full_name": "Kwang-Bo Cho",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447699400",
                    "id": 37447699400,
                    "full_name": "A. Krymski",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326789400",
                    "id": 37326789400,
                    "full_name": "E.R. Fossum",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Low-power image sensors are desirable for portable applications, including cellular phones, portable digital assistants (PDAs), and wireless security systems. Scaled CMOS technology has bright prospects for both high performance and low power image sensor systems. This image sensor for 1.2 V operation dissipates one-to-two orders of magnitude less power than the current state of the art CMOS active pixel sensors.",
        "article_number": 839715,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839715",
        "html_url": "https://ieeexplore.ieee.org/document/839715/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 114,
        "citing_paper_count": 29,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pixel",
                    "Image sensors",
                    "Solid state circuits",
                    "Photodiodes",
                    "Clocks",
                    "Timing",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839715/",
        "end_page": 115.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839716",
        "cat_title": "Technology Directions: Emerging Memory & Device Technologies",
        "cat_num": 7,
        "title": "Millipede-a highly-parallel dense scanning-probe-based data-storage system",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 42,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Zurich Res. Lab., Ruschlikon, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37320662300",
                    "id": 37320662300,
                    "full_name": "M.I. Lutwyche",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323916300",
                    "id": 37323916300,
                    "full_name": "G. Cross",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267355500",
                    "id": 37267355500,
                    "full_name": "M. Despont",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267355100",
                    "id": 37267355100,
                    "full_name": "U. Drechsler",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315781400",
                    "id": 37315781400,
                    "full_name": "U. Durig",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266684700",
                    "id": 37266684700,
                    "full_name": "W. Haberle",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294421800",
                    "id": 37294421800,
                    "full_name": "H. Rothuizen",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323925800",
                    "id": 37323925800,
                    "full_name": "R. Stutz",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38241913200",
                    "id": 38241913200,
                    "full_name": "R. Widmer",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323923000",
                    "id": 37323923000,
                    "full_name": "G.K. Binnig",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267357300",
                    "id": 37267357300,
                    "full_name": "P. Vettiger",
                    "author_order": 11
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The magnetic hard disk drive (HDD) has become the most important form of data storage. This paper discusses an alternative storage approach using scanning probe techniques (SPT) and a polymethylmethacrylate (PMMA) storage medium. Five parameters are important for a data storage system: areal density, data rate, access time, error rate, and reliability. Research results indicate that SPT-based storage systems could compete with HDD technology in these areas especially in the emerging field of small-form-factor devices for mobile applications.",
        "article_number": 839716,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839716",
        "html_url": "https://ieeexplore.ieee.org/document/839716/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 126,
        "citing_paper_count": 4,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Silicon",
                    "Resistors",
                    "Polymers",
                    "Substrates",
                    "Temperature sensors",
                    "Semiconductor device measurement",
                    "Laboratories",
                    "Hard disks",
                    "Memory",
                    "Probes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839716/",
        "end_page": 127.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839717",
        "cat_title": "Technology Directions: Emerging Memory & Device Technologies",
        "cat_num": 7,
        "title": "A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 43,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Almaden Res. Center, San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326350900",
                    "id": 37326350900,
                    "full_name": "R. Scheuerlein",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283569400",
                    "id": 37283569400,
                    "full_name": "W. Gallagher",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315508900",
                    "id": 37315508900,
                    "full_name": "S. Parkin",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087493510",
                    "id": 37087493510,
                    "full_name": "A. Lee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087491944",
                    "id": 37087491944,
                    "full_name": "S. Ray",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324791600",
                    "id": 37324791600,
                    "full_name": "R. Robertazzi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332793400",
                    "id": 37332793400,
                    "full_name": "W. Reohr",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Magnetic random access memory (MRAM) offers an alternative approach to fast low-power non-volatile VLSI memory. MRAM has been pursued for more than 10 years as a robust non-volatile memory for space applications. The magnetic tunnel junction (MTJ) MRAM is dramatically different and achieves four orders of magnitude better bandwidth to sense power ratio by utilizing a high resistance and high magneto-resistance (MR) MTJ and including a FET switch in each cell. Non-volatile storage and 10 ns performance are demonstrated in 1 kb arrays. Read and write on-chip power at 2.5 V and 100 MHz are 5 mW and 40 mW respectively.",
        "article_number": 839717,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839717",
        "html_url": "https://ieeexplore.ieee.org/document/839717/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 128,
        "citing_paper_count": 34,
        "citing_patent_count": 296,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Nonvolatile memory",
                    "Magnetic tunneling",
                    "FETs",
                    "Magnetic switching",
                    "Circuits",
                    "Capacitance",
                    "Random access memory",
                    "CMOS technology",
                    "Magnetic fields"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839717/",
        "end_page": 129.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839718",
        "cat_title": "Technology Directions: Emerging Memory & Device Technologies",
        "cat_num": 7,
        "title": "Nonvolatile RAM based on magnetic tunnel junction elements",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 44,
        "authors": {
            "authors": [
                {
                    "affiliation": "Phys. Sci. Res. Labs., Motorola Labs., Tempe, AZ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268475500",
                    "id": 37268475500,
                    "full_name": "M. Durlam",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331566000",
                    "id": 37331566000,
                    "full_name": "P. Naji",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268472700",
                    "id": 37268472700,
                    "full_name": "M. DeHerrera",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268448500",
                    "id": 37268448500,
                    "full_name": "S. Tehrani",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37303010600",
                    "id": 37303010600,
                    "full_name": "G. Kerszykowski",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268435800",
                    "id": 37268435800,
                    "full_name": "K. Kyler",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Magnetoresistive random access memory (MRAM), is based on magnetic memory elements integrated with CMOS. Key attributes of MRAM technology are nonvolatility and unlimited read and write endurance. Recent advances in magnetic tunnel junction (MTJ) materials give MRAM the potential for high speed, low operating voltage, and high density.",
        "article_number": 839718,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839718",
        "html_url": "https://ieeexplore.ieee.org/document/839718/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 130,
        "citing_paper_count": 30,
        "citing_patent_count": 187,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Magnetic tunneling",
                    "Nonvolatile memory",
                    "Read-write memory",
                    "Magnetoresistance",
                    "Memory architecture",
                    "Contracts",
                    "Solid state circuits",
                    "Switching circuits",
                    "Magnetic switching"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839718/",
        "end_page": 131.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839719",
        "cat_title": "Technology Directions: Emerging Memory & Device Technologies",
        "cat_num": 7,
        "title": "Phase-state low electron-number drive random access memory (PLEDM)",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 45,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hitachi Eur. Ltd., Cambridge, UK",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265145000",
                    "id": 37265145000,
                    "full_name": "K. Nakazato",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278077600",
                    "id": 37278077600,
                    "full_name": "K. Itoh",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278318400",
                    "id": 37278318400,
                    "full_name": "H. Ahmed",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301032200",
                    "id": 37301032200,
                    "full_name": "H. Mizuta",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351939800",
                    "id": 37351939800,
                    "full_name": "T. Kisu",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344810800",
                    "id": 37344810800,
                    "full_name": "M. Kato",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270064900",
                    "id": 37270064900,
                    "full_name": "T. Sakata",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Dynamic random access memories (DRAMs) based on a transistor/capacitor cell are used as main memories in computers because of their high capacity and high speed. Since there is no gain in the present DRAM cell, it requires a large cell-capacitor to produce an adequate sense signal. In each new memory generation, structure and fabrication have become more complicated to maintain a large capacitor while miniaturizing the cell. This phase-state low electron-number drive memory (PLEDM) gain cell uses a stacked tunnel transistor (PLEDTR). Since this cell has gain, a large capacitor is not necessary. The cell size is 5F/sup 2/ where F is the minimum feature size. Its read and write times are simulated as 20ns and 5ns, respectively. In principle, it is possible with PLEDM to have a retention time longer than 10 years, enabling a nonvolatile memory to be realised.",
        "article_number": 839719,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839719",
        "html_url": "https://ieeexplore.ieee.org/document/839719/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 132,
        "citing_paper_count": 8,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Capacitors",
                    "Threshold voltage",
                    "Electrons",
                    "MOSFET circuits",
                    "Semiconductor impurities",
                    "Leakage current",
                    "Silicon compounds",
                    "Europe",
                    "Ultra large scale integration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839719/",
        "end_page": 133.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839720",
        "cat_title": "Technology Directions: Emerging Memory & Device Technologies",
        "cat_num": 7,
        "title": "The vertical replacement-gate (VRG) process for scalable general-purpose complementary logic",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 46,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333188300",
                    "id": 37333188300,
                    "full_name": "D. Monroe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330932100",
                    "id": 37330932100,
                    "full_name": "J. Hergenrother",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A major challenge in scaling metal-oxide-semiconductor field-effect transistors (MOSFETs) is controlling the gate length, L/sub G/. Variable L/sub G/ leads to variable current drive, requiring conservative digital designs, and to device mismatch that makes the fastest transistors unusable in precision analog designs. The vertical, replacement-gate (VRG) process uses the thickness of a deposited film to precisely define the gate length, while preserving the small gate overlap capacitances and shallow, self-aligned source/drain extensions that are critical to modern MOSFETs. In brief, a silicon device pillar is grown through a multilayer sandwich, whose center layer is later removed and replaced by the gate, and whose upper and lower layers provide dopants for the source/drain extensions. The gate dielectric can be thin, high-quality, thermal SiO/sub 2/ grown on [100]-oriented single-crystal silicon. Previous vertical MOSFET schemes inherently result in poor gate length control, high gate overlap capacitances, or low-quality gate oxides. The first VRG-MOSFETs are competitive with optimized short-channel planar MOSFETs. L/sub G/=200 nm (L/sub ch//spl Gt/190 nm) VRG-n MOSFETs have I/sub on/=1.1 mA//spl mu/m with I/sub off/=11 pA//spl mu/m (and subthreshold swing s=76 mV/dec).",
        "article_number": 839720,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839720",
        "html_url": "https://ieeexplore.ieee.org/document/839720/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 134,
        "citing_paper_count": 7,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Reluctance generators",
                    "MOSFETs",
                    "Capacitance",
                    "Silicon",
                    "CMOS process",
                    "CMOS logic circuits",
                    "Immune system",
                    "Electrodes",
                    "Doping profiles",
                    "Ion implantation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839720/",
        "end_page": 135.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839721",
        "cat_title": "Wireless RX I TX",
        "cat_num": 8,
        "title": "A fully-integrated zero-IF DECT transceiver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 47,
        "authors": {
            "authors": [
                {
                    "affiliation": "Alcatel Microelectron., Zaventem, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087982571",
                    "id": 37087982571,
                    "full_name": "F. Op 't Eynde",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268745200",
                    "id": 37268745200,
                    "full_name": "J. Craninckx",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447684000",
                    "id": 37447684000,
                    "full_name": "P. Goetschalckx",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This single-chip RF-transceiver for DECT provides a complete transmission and reception radio interface between the antenna and the baseband digital bitstream. Integrated synthesizer, zero-intermediate frequency (zero-IF) receiver topology and digital modulation and demodulation, minimizes the number of external components: only an antenna filter and switch, a power amplifier, and decoupling. The local oscillator (LO) synthesizer uses a double-frequency voltage-controlled oscillator (VCO) with integrated spiral coils and digital self-calibration for process variations. The integrated phase-locked loop (PLL) synthesizer has a fast settling and stays closed-loop for the direct-upconversion transmitter. This allows non-blind-slot operation in high-end base stations and multislot operation for high-speed asymmetrical data links.",
        "article_number": 839721,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839721",
        "html_url": "https://ieeexplore.ieee.org/document/839721/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 138,
        "citing_paper_count": 5,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Switches",
                    "Voltage-controlled oscillators",
                    "Phase locked loops",
                    "Transmitting antennas",
                    "Baseband",
                    "Frequency synthesizers",
                    "Receivers",
                    "Topology",
                    "Digital modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839721/",
        "end_page": 139.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839722",
        "cat_title": "Wireless RX I TX",
        "cat_num": 8,
        "title": "A fully integrated broadband direct-conversion receiver for DBS applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 48,
        "authors": {
            "authors": [
                {
                    "affiliation": "Div. of Digital Infotainment, Conexant Syst. Inc., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088026732",
                    "id": 37088026732,
                    "full_name": "A. Jayaraman",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088025188",
                    "id": 37088025188,
                    "full_name": "B. Terry",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426482100",
                    "id": 37426482100,
                    "full_name": "B. Fransis",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088024279",
                    "id": 37088024279,
                    "full_name": "P. Sullivan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088023611",
                    "id": 37088023611,
                    "full_name": "M. Lindstrom",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086973396",
                    "id": 37086973396,
                    "full_name": "J. O'Connor",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The key obstacle to successful integration of broadband receivers is that the wide-tuning range (C/sub H//C/sub L/>5) varactors required are not available in a standard process. In addition, when external hyper-abrupt varactors are used, a separate high-voltage supply (e.g. 30 V) is required to cover the entire frequency band. More recently, integrated wideband tuners have been reported using multiple wideband RC oscillators, but they require a complicated multi-loop architecture to achieve desired phase-noise performance. Using multiple integrated LC voltage-controlled oscillators (VCO) (including resonators) a fully-integrated single-loop frequency synthesizer is possible which allows the development of a single-chip solution for broadband applications. This results in a significant cost reduction and ease of system-board design.",
        "article_number": 839722,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839722",
        "html_url": "https://ieeexplore.ieee.org/document/839722/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 140,
        "citing_paper_count": 25,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Satellite broadcasting",
                    "Voltage-controlled oscillators",
                    "Baseband",
                    "Varactors",
                    "Signal generators",
                    "Phase locked loops",
                    "Attenuation",
                    "Frequency synthesizers",
                    "Radio frequency",
                    "Filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839722/",
        "end_page": 141.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839723",
        "cat_title": "Wireless RX I TX",
        "cat_num": 8,
        "title": "A 2 V CMOS cellular transceiver front-end",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 49,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337717600",
                    "id": 37337717600,
                    "full_name": "J. Janssens",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330769600",
                    "id": 37330769600,
                    "full_name": "B. De Muer",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37395642400",
                    "id": 37395642400,
                    "full_name": "M. Borremans",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37301349400",
                    "id": 37301349400,
                    "full_name": "N. Itoh",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The low-IF receiver (RX) consists of an LNA connected to two (I&Q) down-conversion mixers followed by a variable gain amplifier-filter. The front-end converts the RF signal into a differential I and Q signal, centered at an 100 kHz IF. The cascode LNA is input-matched using an on-chip spiral inductor. The measured S11 is <-11.5 dB between 1.725 GHz and 1.975 GHz, satisfying the antenna filter requirement (S11 <-10 dB). The lower input impedance improves the LNA gain by about 1.5 dB compared to an exact 50 /spl Omega/ match. An on-chip load inductor centers the gain at 1.84 GHz. Each down-conversion mixer uses a cascoded, current-folding switching mixer. This permits low voltage operation while enabling the insertion of a cascode transistor to improve LO leakage and mixer linearity. The noise contribution of the top current source is reduced by the pMOS bleeder. The VGA consists of a two-stage fully differential OTA with a bank of highly matched, RC elements. Its gain can progressively be decreased by 6 dB by switching them in parallel. A/D conversion, channel selection, mirror suppression and additional AGC is assigned to a digital CMOS base-band chip.",
        "article_number": 839723,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839723",
        "html_url": "https://ieeexplore.ieee.org/document/839723/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 142,
        "citing_paper_count": 13,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Inductors",
                    "Gain",
                    "Radiofrequency amplifiers",
                    "RF signals",
                    "Spirals",
                    "Antenna measurements",
                    "Filters",
                    "Impedance",
                    "Low voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839723/",
        "end_page": 143.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839724",
        "cat_title": "Wireless RX I TX",
        "cat_num": 8,
        "title": "An RF transceiver for digital wireless communication in a 25 GHz Si bipolar technology",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 50,
        "authors": {
            "authors": [
                {
                    "affiliation": "Design Center, Infineon Technol., Dusseldorf, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268559500",
                    "id": 37268559500,
                    "full_name": "G.L. Puma",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38556545500",
                    "id": 38556545500,
                    "full_name": "K. Hadjizada",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268591700",
                    "id": 37268591700,
                    "full_name": "S. van Waasen",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268561500",
                    "id": 37268561500,
                    "full_name": "C. Grewing",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442529500",
                    "id": 37442529500,
                    "full_name": "P. Schrader",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355480100",
                    "id": 37355480100,
                    "full_name": "W. Geppert",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325918200",
                    "id": 37325918200,
                    "full_name": "A. Hanke",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087792983",
                    "id": 37087792983,
                    "full_name": "M. Seth",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269356200",
                    "id": 37269356200,
                    "full_name": "S. Heinen",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The transceiver chip targets the digital enhanced cordless telecommunication (DECT) standard. Integration level and cost are driven by competition in the wireless market. The transceiver IC is realized on the 25 GHz bipolar process. It is primarily suitable for FSK digital mobile radio portable and base stations. The transceiver IC integrates the complete synthesizer including PLL and fully-integrated VCOs for transmit and receive. The receiver is a single-conversion heterodyne architecture with an image-reject frontend. For demodulation of the FSK modulated signal a coincidence demodulator requiring no external adjustment is used. The IC is packaged in a low-cost TSSOP 38 package. The complete transceiver operates from 3.1 V to 5.1 V and needs no external tuning or trimming.",
        "article_number": 839724,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839724",
        "html_url": "https://ieeexplore.ieee.org/document/839724/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 144,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Transceivers",
                    "Wireless communication",
                    "Frequency shift keying",
                    "Demodulation",
                    "Integrated circuit packaging",
                    "Communication standards",
                    "Telecommunication standards",
                    "Costs",
                    "Bipolar integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839724/",
        "end_page": 145.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839725",
        "cat_title": "Wireless RX I TX",
        "cat_num": 8,
        "title": "An adaptive 2.4 GHz low-IF receiver in 0.6 /spl mu/m CMOS for wideband wireless LAN",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 51,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Circuits & Syst. Lab., California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344545800",
                    "id": 37344545800,
                    "full_name": "F. Behbahani",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374646000",
                    "id": 37374646000,
                    "full_name": "J. Leete",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088204208",
                    "id": 37088204208,
                    "full_name": "Weeguan Tan",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37728250100",
                    "id": 37728250100,
                    "full_name": "Y. Kishigami",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38276567800",
                    "id": 38276567800,
                    "full_name": "A. Karimi-Sanjaani",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267752000",
                    "id": 37267752000,
                    "full_name": "A. Roithmeier",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37730909300",
                    "id": 37730909300,
                    "full_name": "K. Hoshino",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275349700",
                    "id": 37275349700,
                    "full_name": "A. Abidi",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "High bit-rate communications require wideband channels and complex modulation schemes, such as QAM, to convey multiple bits per symbol. Available bandwidth (BW) and desired user density per cell together determine the BW allocated per channel. In short-range applications like indoor wireless LAN where transmitted power is limited to 1 mW, FCC rules allow channel BW higher than 1 MHz. This system adapts to channel bandwidths ranging from 0.625 MHz to 10 MHz, and modulations spanning 4-QAM to 64-QAM. The carrier frequency is slowly hopped across the 2.4 GHz ISM band.",
        "article_number": 839725,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839725",
        "html_url": "https://ieeexplore.ieee.org/document/839725/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 146,
        "citing_paper_count": 12,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wideband",
                    "Wireless LAN",
                    "Radio frequency",
                    "Solid state circuits",
                    "Noise measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839725/",
        "end_page": 147.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839726",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "30-100 MHz npn-only variable-gain class AB companding-based filters for 1.2 V applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 52,
        "authors": {
            "authors": [
                {
                    "affiliation": "McGill Univ., Montreal, Que., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270004800",
                    "id": 37270004800,
                    "full_name": "M.N. El-Gamal",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270005500",
                    "id": 37270005500,
                    "full_name": "R.A. Baki",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273744000",
                    "id": 38273744000,
                    "full_name": "A. Bar-Dor",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Companding can be used to maintain reasonable dynamic range (DR) in integrated analog signal processors where the allowable voltage swings are limited by the low-voltage supply requirements of modern low-power applications. The input signal is compressed before being processed, which ensures signal integrity over a large range of signal levels. At the output, the signal is expanded to restore its dynamic range. This results in a higher output signal-to-noise ratio (SNR) compared to conventional analog signal processors. Unlike the latter, the higher SNR does not come at the expense of increased power dissipation or chip area for a given bandwidth. The dynamic range of low-voltage companding analog circuits can be significantly extended using class AB current mode based signal processors.",
        "article_number": 839726,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839726",
        "html_url": "https://ieeexplore.ieee.org/document/839726/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 150,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Solid state circuits",
                    "Distortion",
                    "Circuit noise",
                    "Noise figure",
                    "Frequency",
                    "Gain control",
                    "Data preprocessing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839726/",
        "end_page": 151.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839727",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "A 10.7 MHz CMOS SC radio IF filter with variable gain and a Q of 55",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 53,
        "authors": {
            "authors": [
                {
                    "affiliation": "Delft Univ. of Technol., Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325848000",
                    "id": 37325848000,
                    "full_name": "K. van Hartingsveldt",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368481400",
                    "id": 37368481400,
                    "full_name": "P. Quinn",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275492800",
                    "id": 37275492800,
                    "full_name": "A. van Roermund",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Low-cost low-power fully-integrated receivers are desirable for portable radio applications. CMOS offers integration of both receiver and digital processing circuitry on a single chip, if an extremely accurate and fully integrated CMOS IF filter is available. As the RF gain control range is limited in CMOS designs, an IF filter that can provide some of this gain control is preferred. A general simplified FM receiver chain is shown as well as application of the switched-capacitor (SC) IF filter. This high-Q 10.7 MHz SC filter exceeds the accuracy of ceramic filters for radio applications. It also provides a 36 dB IF gain control.",
        "article_number": 839727,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839727",
        "html_url": "https://ieeexplore.ieee.org/document/839727/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 152,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Band pass filters",
                    "Capacitors",
                    "Clocks",
                    "Switches",
                    "Receivers",
                    "CMOS process",
                    "Gain control",
                    "Frequency",
                    "CMOS technology",
                    "Integrated circuit technology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839727/",
        "end_page": 153.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839728",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "A 1 V CMOS switched-opamp switched-capacitor pseudo-2-path filter",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 54,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., Clear Water Bay, China",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282806700",
                    "id": 37282806700,
                    "full_name": "V. Cheung",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272174900",
                    "id": 37272174900,
                    "full_name": "H. Luong",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087148478",
                    "id": 37087148478,
                    "full_name": "Wing-Hung Ki",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Switched-opamp (SO) techniques are explored to operate switched capacitor (SC) circuits in 1 V supply without on-chip voltage multiplier or low V/sub T/ devices. However, the existing SO techniques require isolating the opamp from the signal path by turning off completely either the entire opamp or its output stages after the integration phase. As a result, these SO techniques cannot be applied to realize the useful SC pseudo-N-path filters, which require an idle phase in the system for further signal processing. A modified SO technique implements an additional switchable opamp in parallel with the original switchable opamp but working in an alternative clock phase. As such, for every clock phase, there exists an opamp that is fully functional in the SC system. With the two switchable opamps both realized in a two-stage approach, it is sufficient to turn off only the output stages to isolate the signal path. The two switchable opamps are further combined to realize a single two-switchable-output-pair opamp to save power and area and to minimize the mismatch. To demonstrate the idea, a 1 V fully differential two-switchable-output-pair opamp is realized in a 0.5 /spl mu/m CMOS process with nMOS and nMOS threshold voltages 0.66 V and /spl sim/0.85 V respectively.",
        "article_number": 839728,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839728",
        "html_url": "https://ieeexplore.ieee.org/document/839728/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 154,
        "citing_paper_count": 3,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Filters",
                    "Switching circuits",
                    "Clocks",
                    "MOS devices",
                    "Switched capacitor circuits",
                    "Low voltage",
                    "Turning",
                    "Signal processing",
                    "CMOS process",
                    "Threshold voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839728/",
        "end_page": 155.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839729",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "A CMOS nested chopper instrumentation amplifier with 100 nV offset",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 55,
        "authors": {
            "authors": [
                {
                    "affiliation": "Delft Univ. of Technol., Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328465900",
                    "id": 37328465900,
                    "full_name": "A. Bakker",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447352400",
                    "id": 37447352400,
                    "full_name": "K. Thiele",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268708600",
                    "id": 37268708600,
                    "full_name": "J. Huijsing",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Offset and 1/f noise have been major enemies for analog IC designers since the enormous increase of the market for digital applications forced them to develop analog front ends in standard CMOS technology. Because static techniques like trimming cannot reduce 1/f noise, solutions had to be found in dynamic offset cancellation. The current work presents an improvement of the chopper amplifier concept, called the nested chopper amplifier. It is shown that with this architecture the residual offset is reduced to <100 nV, while retaining minimal thermal noise in the signal band.",
        "article_number": 839729,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839729",
        "html_url": "https://ieeexplore.ieee.org/document/839729/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 156,
        "citing_paper_count": 9,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Choppers",
                    "Instruments",
                    "Integrated circuit noise",
                    "Noise cancellation",
                    "CMOS technology",
                    "Noise reduction",
                    "Analog integrated circuits",
                    "CMOS analog integrated circuits",
                    "Application specific integrated circuits",
                    "CMOS integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839729/",
        "end_page": 157.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839730",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "A 3 GHz, 32 dB CMOS limiting amplifier for SONET OC-48 receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 56,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., AT&T Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38523199600",
                    "id": 38523199600,
                    "full_name": "E. Sackinger",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37357088400",
                    "id": 37357088400,
                    "full_name": "W.C. Fischer",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An optical receiver front-end for SONET OC-48 (2.5 Gb/s) is shown. The limiting amplifier (LA) receives a small-non-return to zero (NRZ) voltage signal (e.g., 8 mV/sub pp/) from the transimpedance amplifier (TIA) and amplifies it to a level (e.g. 250 mV/sub pp/) sufficient for the reliable operation of the clock and data recovery circuit. The noise contribution of the LA must be small compared to that of the TIA so that the overall bit error rate and sensitivity are not affected adversely. Currently, commercial 2.5 Gb/s SONET systems are composed of several discrete chips implemented in GaAs and more recently silicon bipolar technology. The future trend, however, is to integrate most of the front-end together with the digital framer on a single CMOS chip. Furthermore, the integration of multiple 2.5 Gb/s channels on a single CMOS chip is desirable for wavelength division multiplexing (WDM) application. CMOS amplifiers for optical receivers and related applications with bandwidths up to 2.1 GHz are recently reported. This CMOS limiting amplifier with improved bandwidth (3 GHz) and noise figure (16 dB) is suitable for 2.5 Gb/s SONET receivers. Power dissipation is 53 mW and the chip is fabricated in a standard 2.5 V, 0.25 /spl mu/m CMOS technology. This result is achieved with: (i) Inverse scaling to increase gain-bandwidth and reduce power dissipation while keeping noise and offset voltage low and (ii) active inductors to increase gain-bandwidth and improve gain stability. The active area of the amplifier is 0.03 mm/sup 2/, less than 10% that of a comparable design with spiral inductors.",
        "article_number": 839730,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839730",
        "html_url": "https://ieeexplore.ieee.org/document/839730/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 158,
        "citing_paper_count": 10,
        "citing_patent_count": 14,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SONET",
                    "Optical amplifiers",
                    "Optical receivers",
                    "CMOS technology",
                    "Operational amplifiers",
                    "Wavelength division multiplexing",
                    "Bandwidth",
                    "Power dissipation",
                    "Active inductors",
                    "Optical signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839730/",
        "end_page": 159.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839731",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "A 12 GHz 30 dB modular BiCMOS limiting amplifier for 10 Gb SONET receiver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 57,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bell Lab., Lucent Technol., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088617669",
                    "id": 37088617669,
                    "full_name": "H. Kim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439225700",
                    "id": 37439225700,
                    "full_name": "J. Bauman",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In SONET, a limiting amplifier amplifies the voltage output of the transimpedance amplifier to a level high enough for a decision circuit to determine correct 1s and 0s from incoming bit streams. In OC-192, the data rate is 9953.28 Mb/s. The overall receiver must have a bandwidth of 6.5 GHz to avoid intersymbol interference (ISI) but must meet the minimum sensitivity requirement which ranges from -12 dBm for short-haul communication to -24 dBm for long-haul communication at BER of 10/sup -12/. For long-haul communication, the minimum photocurrent is approximately 40 /spl mu/A/sub p-p/ if an avalanche photodiode with 0.5 A/W responsivity and a gain of 10 are assumed. Then, the rms noise current referred to the input of the receiver should be less than 2.85 /spl mu/A for BER of 10/sup -12/. This includes a noise contribution from the photodiode, transimpedance amplifier, and limiting amplifier. Typically, the photodiode and transimpedance amplifier dominate the receiver noise. Thus, the rms noise voltage contributed by the limiting amplifier should be much less than 2.85 mV if the transimpedance amplifier has 1 k/spl Omega/ gain. The bandwidth of the overall receiver is determined mostly by the transimpedance amplifier (usually a transimpedance amplifier followed by a first-order low pass filter to limit the noise contribution). The bandwidth of the limiting amplifier must be >10 GHz to cause no ISI.",
        "article_number": 839731,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839731",
        "html_url": "https://ieeexplore.ieee.org/document/839731/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 160,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "SONET",
                    "Bandwidth",
                    "Intersymbol interference",
                    "Voltage",
                    "Bit error rate",
                    "Low-noise amplifiers",
                    "Photoconductivity",
                    "Avalanche photodiodes",
                    "Low pass filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839731/",
        "end_page": 161.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839732",
        "cat_title": "Filters and Amplifiers",
        "cat_num": 9,
        "title": "A 622 Mb/s 4.5 pA//spl radic/Hz CMOS transimpedance amplifier [for optical receiver front-end]",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 58,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Los Angeles, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275476000",
                    "id": 37275476000,
                    "full_name": "B. Razavi",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "High-speed transimpedance amplifiers (TIAs) used at the front end of optical fiber receivers present design challenges in the form of trade-offs between input noise current, speed, transimpedance gain, power dissipation, and supply voltage. This transimpedance amplifier in 0.6 /spl mu/m CMOS exhibits 4.5 pA//spl radic/Hz average input noise current, 622 Mb/s data rate, and 8.7 k/spl Omega/ transimpedance gain while dissipating 30 mW from a 3 V supply.",
        "article_number": 839732,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839732",
        "html_url": "https://ieeexplore.ieee.org/document/839732/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 162,
        "citing_paper_count": 28,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Optical amplifiers",
                    "Optical noise",
                    "Optical fiber amplifiers",
                    "Semiconductor optical amplifiers",
                    "High power amplifiers",
                    "Optical fibers",
                    "Optical receivers",
                    "Optical design",
                    "Power dissipation",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839732/",
        "end_page": 163.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839733",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 10,
        "title": "A 1.3 cycle lock time, non-PLL/DLL jitter suppression clock multiplier based on direct clock cycle interpolation for \"clock on demand\"",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 59,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371094900",
                    "id": 37371094900,
                    "full_name": "T. Saeki",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37421398700",
                    "id": 37421398700,
                    "full_name": "M. Mitsuishi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355696200",
                    "id": 37355696200,
                    "full_name": "H. Iwaki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449741700",
                    "id": 37449741700,
                    "full_name": "M. Tagishi",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.3-cycle lock time, jitter suppression clock multiplier based on direct clock cycle interpolation uses an array of short-circuit-current-suppression interpolators. The circuits are verified in 622 MHz clock and data recovery satisfying the ITU-T G.958 jitter tolerance specification.",
        "article_number": 839733,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839733",
        "html_url": "https://ieeexplore.ieee.org/document/839733/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 166,
        "citing_paper_count": 10,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Jitter",
                    "Circuits",
                    "Interpolation",
                    "Delay",
                    "Timing",
                    "Error correction",
                    "Detectors",
                    "Frequency",
                    "Capacitors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839733/",
        "end_page": 167.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839734",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 10,
        "title": "A digitally controlled phase-locked loop with fast locking scheme for clock synthesis application",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 60,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Univ., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087864430",
                    "id": 37087864430,
                    "full_name": "Inchul Hwang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087984842",
                    "id": 37087984842,
                    "full_name": "Soonsub Lee",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087381416",
                    "id": 37087381416,
                    "full_name": "Sangwon Lee",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087391127",
                    "id": 37087391127,
                    "full_name": "Soowon Kim",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "For clock generation and clock recovery, charge pump phase-locked loops (CPPLLs) are widely employed inside ICs since they can be integrated on a standard CMOS process and have the ability to remove DC phase offset with just a passive loop filter. However, owing to complex loop characteristic and precision required for analog blocks, the design is not simple. All digital phase-locked loop (ADPLL) achieved 50-cycle acquisition time by sweeping the whole tuning range through a modified binary search. Due to a fixed sweeping algorithm, acquisition time is independent of VCO free-running frequency. Also, adaptive gear-shifting phase-locked loop (AGPLL) brings acquisition time within 40 cycles by adjusting the loop bandwidth proportional to the input phase differences. In spite of poor jitter performance, digital implementations have started to draw more attention since they yield better testability, programmability, stability, and transplantation over various processes. In this work the authors present a digitally controlled phase-locked loop (DCPLL) which reduces acquisition time by utilizing a digital frequency-difference detector (DFDD). Whereas the arbiter of the ADPLL generates only binary results of 'fast' or 'slow', the DFDD supports the functions of measuring frequency difference and an arbiter. Thereby, the DCPLL acquisition time is reduced compared to that of the ADPLL, while its locking performance remains independent of free-running frequency. A prototype DCPLL has been implemented in a 0.6 /spl mu/m triple metal CMOS process.",
        "article_number": 839734,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839734",
        "html_url": "https://ieeexplore.ieee.org/document/839734/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 168,
        "citing_paper_count": 6,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital control",
                    "Phase locked loops",
                    "Frequency",
                    "Clocks",
                    "CMOS process",
                    "DC generators",
                    "Charge pumps",
                    "Passive filters",
                    "Tuning",
                    "Voltage-controlled oscillators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839734/",
        "end_page": 169.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839735",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 10,
        "title": "An eight channel 35 GSample/s CMOS timing analyzer",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 61,
        "authors": {
            "authors": [
                {
                    "affiliation": "Center for Integrated Syst., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294464900",
                    "id": 37294464900,
                    "full_name": "D. Weinlader",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087476850",
                    "id": 37087476850,
                    "full_name": "Ron Ho",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087983409",
                    "id": 37087983409,
                    "full_name": "Chih-Kong Keng Yang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M. Horowitz",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "While today's test systems measure inputs at a single time point each cycle, measuring when the inputs arrive is often more useful for understanding timing and jitter problems. An eight channel system is used to explore the feasibility of such a time measuring tester front-end. This system achieves 27.8 ps timing resolution in a 0.25 /spl mu/m CMOS technology using an oversampled architecture with 40 phase-shifted clocks that span a 900 MHz cycle. The chip contains two clock generators, eight input channels, on-chip memory and histogram hardware.",
        "article_number": 839735,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839735",
        "html_url": "https://ieeexplore.ieee.org/document/839735/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 170,
        "citing_paper_count": 18,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Semiconductor device measurement",
                    "Histograms",
                    "Phased arrays",
                    "Timing jitter",
                    "Time measurement",
                    "Delay",
                    "Phase locked loops",
                    "Counting circuits",
                    "System testing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839735/",
        "end_page": 171.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839736",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 10,
        "title": "On-chip inductance modeling of VLSI interconnects",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 62,
        "authors": {
            "authors": [
                {
                    "affiliation": "Center for Integrated Syst., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087215049",
                    "id": 37087215049,
                    "full_name": "Xiaoning Qi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295181300",
                    "id": 37295181300,
                    "full_name": "B. Kleveland",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087066156",
                    "id": 37087066156,
                    "full_name": "Zhiping Yu",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276111400",
                    "id": 37276111400,
                    "full_name": "S. Wong",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272814600",
                    "id": 37272814600,
                    "full_name": "R. Dutton",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338482800",
                    "id": 37338482800,
                    "full_name": "T. Young",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "At gigahertz frequencies, long interconnect wires exhibit transmission line behavior. Using copper and wider wires for major signal and power/ground lines, inductive impedance (j/spl omega/L) could become comparable to the resistive component of the wire (R). Due to the inductance, delay increases, over-shoot occurs, and inductive crosstalk can no longer be ignored. Inductive effects were recently demonstrated in 4 mm-long lines in a 0.25 /spl mu/m process. The extracted delays of a typical clock line from this test chip are shown. While the delay is a linear function of line length, the RC delay increases with the square of the line length. As a result, the inductive effects are actually more prominent for lines with intermediate lengths. The inductive effects for the intermediate length buses as well as local clocks must be considered. As technology is scaled, the gate delay time will continue to be reduced while the delay of short, low-resistive clock lines will remain constant. The inductive effects will therefore become prominent for progressively short lines. The article shows simulated inductance effects on crosstalk. Larger coupling and ringing effects are observed when inductive coupling is included in the simulation. Currently, the inductive effects are only considered for a few global clocks and buses, which is insufficient for future designs. Although 3D electromagnetic full wave solvers are available, they cannot manage the complexity of today's integrated circuits. To model the inductive effects of intermediate-length buses as well as local clocks, a fast automated inductance extraction and verification tool is necessary.",
        "article_number": 839736,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839736",
        "html_url": "https://ieeexplore.ieee.org/document/839736/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 172,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Inductance",
                    "Very large scale integration",
                    "Clocks",
                    "Integrated circuit interconnections",
                    "Wires",
                    "Crosstalk",
                    "Delay effects",
                    "Coupling circuits",
                    "Frequency",
                    "Power transmission lines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839736/",
        "end_page": 173.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839737",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 10,
        "title": "Active GHz clock network using distributed PLLs",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 63,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microsystems Technol. Lab., MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089101906",
                    "id": 37089101906,
                    "full_name": "V. Gutnik",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A. Chandrakasan",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Most modern microprocessors use a balanced tree to distribute the clock. However, at gigahertz clock speeds an increasing fraction of skew and jitter comes from random variations in gate and interconnect delay. The majority of jitter in a clock tree is introduced by buffers and inter-line coupling to the clock wires. A relatively small amount comes from noise in the source oscillator. This distributed clock network generates the clock signal with phase locked loops (PLLs) at multiple points (nodes) across a chip, and distributes each only to a small section of the chip (tile). Phase detectors (PD) at the boundaries between tiles produce error signals that are summed by an amplifier in each tile and used to adjust the frequency of the node oscillator.",
        "article_number": 839737,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839737",
        "html_url": "https://ieeexplore.ieee.org/document/839737/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 174,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Tiles",
                    "Jitter",
                    "Oscillators",
                    "Microprocessors",
                    "Delay",
                    "Wires",
                    "Signal generators",
                    "Phase locked loops",
                    "Phase detection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839737/",
        "end_page": 175.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839738",
        "cat_title": "Clock Generation and Distribution",
        "cat_num": 10,
        "title": "Clock generation and distribution for the first IA-64 microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 64,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270384700",
                    "id": 37270384700,
                    "full_name": "S. Rusu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270388100",
                    "id": 37270388100,
                    "full_name": "S. Tam",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Increased functionality and performance in today's microprocessors has resulted in a trend toward larger die sizes and higher operating frequencies. These factors, coupled with larger on-die variations at reduced device geometries, call for special management of the clock distribution skew. The clock generation and distribution for the first IA-64 microprocessor achieves a low skew by using distributed programmable deskew units. Local skew control compensates for load mismatches and within-die process variations, as well as temperature and voltage gradients. In addition, this design supports debug features including on-die clock shrink and test access port (TAP) control of the deskew settings.",
        "article_number": 839738,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839738",
        "html_url": "https://ieeexplore.ieee.org/document/839738/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 176,
        "citing_paper_count": 25,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Microprocessors",
                    "Frequency",
                    "Phase locked loops",
                    "Phase detection",
                    "Detectors",
                    "Timing",
                    "Digital control",
                    "Delay lines",
                    "Circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839738/",
        "end_page": 177.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839739",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "A CMOS ultrasound range finder microsystem",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 65,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352446500",
                    "id": 37352446500,
                    "full_name": "C. Kuratli",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086990557",
                    "id": 37086990557,
                    "full_name": "Qiuting Huang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Ultrasound (US) range finders are used for contact-less distance measurements in many industrial applications. They can be used to determine liquid levels or the position of objects. The use of US for the measurement has the advantage over other methods (light) of being insensitive to dusty environment and almost independent of the object material. Existing range finders are based on piezoceramic US transducers, which tend to be bulky and expensive. For those applications where space is limited and the measurement of short distances is limited by the blind space of existing sensors, a miniaturized short range distance sensor is desirable. This fully-integrated monolithic range finder microsystem has the advantage of both size and cost, especially because the microsystem fabrication is based on a standard CMOS technology. This paper shows the schematic of the US range finder microsystem, which consists of two microtransducers (transmitter/receiver) enclosed in a dedicated sensor package.",
        "article_number": 839739,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839739",
        "html_url": "https://ieeexplore.ieee.org/document/839739/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 180,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ultrasonic imaging",
                    "Space technology",
                    "CMOS technology",
                    "Distance measurement",
                    "Ultrasonic variables measurement",
                    "Piezoelectric materials",
                    "Transducers",
                    "Extraterrestrial measurements",
                    "Costs",
                    "Fabrication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839739/",
        "end_page": 181.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839740",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "An opto-electronic 18 b/revolution absolute angle and torque sensor for automotive steering applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 66,
        "authors": {
            "authors": [
                {
                    "affiliation": "Centre Suisse d'Electron. et de Microtech. SA, Neuchatel, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089136596",
                    "id": 37089136596,
                    "full_name": "A. Mortara",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37434476400",
                    "id": 37434476400,
                    "full_name": "P. Heim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563256",
                    "id": 37087563256,
                    "full_name": "P. Masa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449765400",
                    "id": 37449765400,
                    "full_name": "E. Franzi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351810200",
                    "id": 37351810200,
                    "full_name": "P.-F. Ruedi",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351647200",
                    "id": 37351647200,
                    "full_name": "F. Heitger",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087562788",
                    "id": 37087562788,
                    "full_name": "J. Baxter",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This application-specific integrated circuit (ASIC) computes two optically encoded positions, each engraved in a pattern onto one of a two-cylinder assembly. The cylinders are coupled by a torsion bar of known stiffness so that the difference between the two extracted positions provides a torque measurement to be used in next-generation automobile electrical power assisted steering (EPAS) systems. The cylinder positions are defined by 11b absolute-position encoders plus 7 additional bits of interpolated (relative) position between adjacent codes. The circuit is controlled and accessed via a serial peripheral interface (SPI).",
        "article_number": 839740,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839740",
        "html_url": "https://ieeexplore.ieee.org/document/839740/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 182,
        "citing_paper_count": 1,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Automotive engineering",
                    "Application specific integrated circuits",
                    "Pixel",
                    "CMOS technology",
                    "Solid state circuits",
                    "Torque measurement",
                    "Semiconductor device measurement",
                    "Integrated circuit measurements",
                    "Decoding",
                    "Image resolution"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839740/",
        "end_page": 183.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839741",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "Integrated circuits for particle physics experiments",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 67,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microelectron. Group, CERN, Geneva, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296527100",
                    "id": 37296527100,
                    "full_name": "W. Snoeys",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272971500",
                    "id": 37272971500,
                    "full_name": "M. Campbell",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268858400",
                    "id": 37268858400,
                    "full_name": "E.H.M. Heijne",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277530600",
                    "id": 37277530600,
                    "full_name": "A. Marchioro",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The Large Hadron Collider (LHC) under construction at CERN (Geneva, Switzerland) will be operational in the year 2005. The LHC will host four detectors, ATLAS, ALICE, CMS and LHCb. They each will have tens of millions of sensor channels and will be the \"electronic eyes\" looking at the intersection regions where collisions of protons of 7 TeV energy will take place at a frequency of 40 MHz, each producing a spray of several thousand particles. As the newly created particles fly away from the collision point, they traverse several detector layers: the tracker, the calorimeter and finally the muon detector. The authors discuss the electronics required for such detectors in high-energy physics experiments. They conclude that modern commercial deep submicron CMOS technology offers the required density and performance for the electronics, and provides through special layout techniques the radiation tolerance essential for the experiments at LHC.",
        "article_number": 839741,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839741",
        "html_url": "https://ieeexplore.ieee.org/document/839741/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 184,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Large Hadron Collider",
                    "Detectors",
                    "CMOS technology",
                    "Collision mitigation",
                    "Protons",
                    "Frequency",
                    "Spraying",
                    "Particle tracking",
                    "Mesons",
                    "Physics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839741/",
        "end_page": 185.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839742",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "Remote CMOS pressure sensor chip with wireless power and data transmission",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 68,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fraunhofer Inst. of Microelectron Circuits & Syst., Duisburg, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087560958",
                    "id": 37087560958,
                    "full_name": "van den Boom",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38242972900",
                    "id": 38242972900,
                    "full_name": "D. Tessmann",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300064500",
                    "id": 37300064500,
                    "full_name": "R. Lerch",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085571380",
                    "id": 37085571380,
                    "full_name": "G. Vom Bogel",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37296164900",
                    "id": 37296164900,
                    "full_name": "D. Hammerschmidt",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426913300",
                    "id": 37426913300,
                    "full_name": "J. Amelung",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275079700",
                    "id": 37275079700,
                    "full_name": "B. Hosticka",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087560473",
                    "id": 37087560473,
                    "full_name": "P. Mahdavi",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This remote CMOS pressure sensor chip, with wireless power and data transmission, can also be used as an RF identification tag. It extracts operating power from the RF carrier transmitted by an outside reader station. The chip is activated when it receives power transmitted by the station. After power-on, the chip automatically starts measurements and transmits the data back to the station using a multi-tag protocol, which avoids collisions when several tags are activated simultaneously.",
        "article_number": 839742,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839742",
        "html_url": "https://ieeexplore.ieee.org/document/839742/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 186,
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Wireless sensor networks",
                    "Data communication",
                    "Sensor arrays",
                    "Radio frequency",
                    "Calibration",
                    "Capacitors",
                    "Clocks",
                    "Transponders",
                    "Sampling methods",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839742/",
        "end_page": 187.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839743",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "A 3.8 inch QVGA reflective color LCD with integrated 3 b DAC driver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 69,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sony Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563160",
                    "id": 37087563160,
                    "full_name": "Y. Nakajima",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563316",
                    "id": 37087563316,
                    "full_name": "N. Goto",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563769",
                    "id": 37087563769,
                    "full_name": "H. Kataoka",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087561037",
                    "id": 37087561037,
                    "full_name": "T. Maekawa",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "It is believed that it is valuable to develop the application of low temperature (LT) poly-Si TFT-LCD to personal digital assistant (PDA) display. It is important to develop a circuit suitable for an LT poly-Si TFT. This 3.8-inch diagonal, and QVGA formatted, reflective color LCD with integrated 3 b DAC driver uses LT poly-Si TFTs. The LCD panel has a narrow frame and low power consumption of 15 mW.",
        "article_number": 839743,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839743",
        "html_url": "https://ieeexplore.ieee.org/document/839743/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 188,
        "citing_paper_count": 2,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Latches",
                    "Driver circuits",
                    "Personal digital assistants",
                    "Sampling methods",
                    "Liquid crystal displays",
                    "Thin film transistors",
                    "Energy consumption",
                    "Shift registers",
                    "Turning",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839743/",
        "end_page": 189.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839744",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "A CMOS analog front-end chip-set for mega pixel camcorders",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 70,
        "authors": {
            "authors": [
                {
                    "affiliation": "High-Speed Converter Group, Analog Devices Inc., Wilmington, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347184300",
                    "id": 37347184300,
                    "full_name": "K. Nakamura",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37369311600",
                    "id": 37369311600,
                    "full_name": "S. Decker",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275159500",
                    "id": 37275159500,
                    "full_name": "D. Kelly",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784578",
                    "id": 37088784578,
                    "full_name": "D. Das",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782858",
                    "id": 37088782858,
                    "full_name": "L. St. Onge",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331534700",
                    "id": 37331534700,
                    "full_name": "I. Mehr",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782286",
                    "id": 37088782286,
                    "full_name": "M. Walsh",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088780674",
                    "id": 37088780674,
                    "full_name": "E. Swanson",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786729",
                    "id": 37088786729,
                    "full_name": "P. Picano",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328523000",
                    "id": 37328523000,
                    "full_name": "C. Mangelsdorf",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089123325",
                    "id": 37089123325,
                    "full_name": "H. Yamaguchi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086973087",
                    "id": 37086973087,
                    "full_name": "K. Nishio",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779576",
                    "id": 37088779576,
                    "full_name": "T. Senda",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In modern CCD video camera systems, packaging and optical requirements constrain the CCD to be mounted close to the camera lens, often on a board separate from the main signal processing. In this configuration, the analog signal from the CCD must be driven across a flexible cable to the main board, where analog pre-processing is performed. In previous camera generations, the challenge was simply to integrate all of the analog functions onto a single CMOS chip compatible with low voltage supplies. This results in low-cost low-power system partitioning now widely used for consumer CCD camera systems. As consumer CCD sensors move toward higher resolution, however, this conventional integration has weaknesses. This paper shows a modified analog front-end integration for high-speed CCD interface to overcome the problems of conventional partitioning.",
        "article_number": 839744,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839744",
        "html_url": "https://ieeexplore.ieee.org/document/839744/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 190,
        "citing_paper_count": 13,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Video equipment",
                    "Charge coupled devices",
                    "Charge-coupled image sensors",
                    "Optical signal processing",
                    "Packaging",
                    "High speed optical techniques",
                    "Optical sensors",
                    "Lenses",
                    "Video signal processing",
                    "CMOS image sensors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839744/",
        "end_page": 191.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839745",
        "cat_title": "Integrated Sensors and Display Circuits",
        "cat_num": 11,
        "title": "An embeddable low power SIMD processor bank",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 71,
        "authors": {
            "authors": [
                {
                    "affiliation": "Harvard Univ., Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087547392",
                    "id": 37087547392,
                    "full_name": "Sang Hoon Hong",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257695",
                    "id": 37087257695,
                    "full_name": "Woodward Yang",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Existing digital imaging systems have high computational requirements for real-time image processing and/or real-time video compression. A parallel SIMD processor architecture is capable of performing several types of image processing tasks such as image filtering, image correlation and a modified vector quantization (VQ) image processing algorithm. The SIMD processor is suited for embedding with a digital CMOS imager by pitch matching 16 CMOS pixel columns to a multiplexed 128/spl times/8b streaming data buffer (SDB) and processing element (PE) with 13b data path. A prototype SIMD processor with 8 PEs in 0.6 /spl mu/m CMOS technology demonstrates performance for real-time video compression of raw 640/spl times/480 color images at 30 fps to <1 b/pixel while consuming <40 mW at 10 MHz and 2.5 V. A full-scale embedded SIMD processor requires /spl sim/50% additional area compared to 640/spl times/480 for digital CMOS imager alone.",
        "article_number": 839745,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839745",
        "html_url": "https://ieeexplore.ieee.org/document/839745/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 192,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Image processing",
                    "Real time systems",
                    "Video compression",
                    "Pixel",
                    "CMOS technology",
                    "Digital images",
                    "Computer architecture",
                    "Filtering",
                    "Vector quantization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839745/",
        "end_page": 193.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839746",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "A 1.8 V 3 mW 16.8 GHz frequency divider in 0.25 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 72,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., AT&T Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563384",
                    "id": 37087563384,
                    "full_name": "HongMo Wang",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "High-speed frequency dividers, as typically needed in optical and satellite communication systems, are often used as showcases for new high-speed technologies. The development in broadband networks such as the 10 Gb/s ethernet, however, has raised the question of whether it is possible to realize the required circuits including these most demanding ones in a low-cost mainstream digital CMOS process. Recent studies suggest that it is difficult to design, in standard 0.25 /spl mu/m digital CMOS and using known circuit topologies, a 1.8 V static 1/2 frequency divider for operation beyond 5 GHz. The work described here demonstrates a circuit topology which overcomes a problem in high-speed divider designs and, therefore, can be used to design such a divider for input frequencies up to 10 GHz and beyond with relative ease.",
        "article_number": 839746,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839746",
        "html_url": "https://ieeexplore.ieee.org/document/839746/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 196,
        "citing_paper_count": 27,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Optical frequency conversion",
                    "Circuit topology",
                    "High speed optical techniques",
                    "Satellite communication",
                    "CMOS technology",
                    "Broadband communication",
                    "Ethernet networks",
                    "CMOS process",
                    "CMOS digital integrated circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839746/",
        "end_page": 197.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839747",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order /spl Delta//spl Sigma/ modulator",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 73,
        "authors": {
            "authors": [
                {
                    "affiliation": "Conexant Syst., Newport Beach, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087214500",
                    "id": 37087214500,
                    "full_name": "Woogeun Rhee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37271714600",
                    "id": 37271714600,
                    "full_name": "A. Ali",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087171477",
                    "id": 37087171477,
                    "full_name": "Bang-Sup Song",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Fractional-N frequency synthesis based on /spl Delta//spl Sigma/ modulators offers wide bandwidth with narrow channel spacing and alleviates PLL design constraints for phase noise and reference spur. However, the synthesizer phase noise performance is significantly affected by the high-frequency out-of-band noise, which is difficult to suppress with the finite number of PLL loop filter poles. This work uses a 3b 3rd-order modulator that generates less high-frequency noise and makes the system less sensitive to the phase detector nonlinearity.",
        "article_number": 839747,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839747",
        "html_url": "https://ieeexplore.ieee.org/document/839747/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 198,
        "citing_paper_count": 6,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency synthesizers",
                    "Phase noise",
                    "Phase modulation",
                    "Phase locked loops",
                    "Delta modulation",
                    "Bandwidth",
                    "Channel spacing",
                    "Filters",
                    "Noise generators",
                    "Phase detection"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839747/",
        "end_page": 199.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839748",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "An integrated 2.5 GHz /spl Sigma//spl Delta/ frequency synthesizer with 5 /spl mu/s settling and 2 Mb/s closed loop modulation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 74,
        "authors": {
            "authors": [
                {
                    "affiliation": "Agilent Technol., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087558942",
                    "id": 37087558942,
                    "full_name": "S. Wilingham",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266556600",
                    "id": 37266556600,
                    "full_name": "M. Perrott",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449791500",
                    "id": 37449791500,
                    "full_name": "B. Setterberg",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449792000",
                    "id": 37449792000,
                    "full_name": "A. Grzegorek",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087563097",
                    "id": 37087563097,
                    "full_name": "B. McFarland",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Three radio communication standards that share common performance requirements are gaining momentum. The 802.11 wireless LAN standard, the Bluetooth radio connectivity protocol, and the HomeRF SWAP home networking protocol all specify frequency hopping radios in the 2.4 GHz band using FSK modulation in a 1 MHz bandwidth. These standards require modest radio performance (compared to cellular systems), but demand small size and low cost. This paper describes a CMOS /spl Sigma//spl Delta/ fractional-N (/spl Sigma//spl Delta/FN) frequency synthesizer. In contrast to prior art, its 700 kHz bandwidth type-1 phase-locked loop (PLL) enables sub-5 /spl mu/s frequency hops plus 2- and 4-level digital Gaussian frequency shift keying (GFSK) modulation at 1 or 2 Mb/s.",
        "article_number": 839748,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839748",
        "html_url": "https://ieeexplore.ieee.org/document/839748/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 200,
        "citing_paper_count": 18,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency synthesizers",
                    "Frequency shift keying",
                    "Wireless application protocol",
                    "Bandwidth",
                    "Phase locked loops",
                    "Radio communication",
                    "Communication standards",
                    "Wireless LAN",
                    "Bluetooth",
                    "Spread spectrum communication"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839748/",
        "end_page": 201.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839749",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "A 900 MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 75,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352019000",
                    "id": 37352019000,
                    "full_name": "G. Chien",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341216300",
                    "id": 37341216300,
                    "full_name": "P.R. Gray",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "One approach to implementation of low-phase-noise integrated fixed-frequency local oscillators (LOs) for use as the RF LO in a blockdown-convert receiver architecture for PCS wireless communications down-converts the entire RF band to a lower frequency using a fixed-frequency LO. This allows new approaches to the implementation of low-phase-noise oscillators with low-Q components. The technique uses a DLL-based frequency multiplier to synthesize a RF LO whose phase noise is closely related to that of the reference crystal and not dependent on the phase noise of a VCO. An experimental prototype generates a 900 MHz signal and is designed to meet the requirements of the IS-137 standard. The device achieves a phase noise of -123dBc/Hz at a 60 kHz offset frequency with 39 mA overall current consumption from a 3.3 V supply. This prototype was fabricated in 0.35 /spl mu/m double-poly five-metal CMOS.",
        "article_number": 839749,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839749",
        "html_url": "https://ieeexplore.ieee.org/document/839749/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 202,
        "citing_paper_count": 21,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Local oscillators",
                    "Radio frequency",
                    "Phase noise",
                    "Prototypes",
                    "Personal communication networks",
                    "Wireless communication",
                    "Frequency synthesizers",
                    "Signal synthesis",
                    "Voltage-controlled oscillators",
                    "Signal generators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839749/",
        "end_page": 203.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839750",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "A 1.4 GHz differential low-noise CMOS frequency synthesizer using a wideband PLL architecture",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 76,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087297701",
                    "id": 37087297701,
                    "full_name": "Li Lin",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374804100",
                    "id": 37374804100,
                    "full_name": "L. Tee",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341216300",
                    "id": 37341216300,
                    "full_name": "P.R. Gray",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The growing importance of wireless media for voice and data communications is driving a need for higher integration in personal communications transceivers to achieve lower cost, smaller form factor, and lower power dissipation. One approach to this problem is to integrate the RF functionality in low-cost CMOS technology together with the baseband transceiver functions. This in turn requires integration of the frequency synthesizer with enough isolation from supply noise to allow it to coexist with other on-chip transceiver circuitry and still meet the phase noise performance requirements of the application. This differential synthesizer for block-down-convert receivers achieves improved levels of phase noise and supply rejection performance through the use of fully-differential architecture and a wide-bandwidth PLL.",
        "article_number": 839750,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839750",
        "html_url": "https://ieeexplore.ieee.org/document/839750/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 204,
        "citing_paper_count": 41,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency synthesizers",
                    "Transceivers",
                    "Phase noise",
                    "CMOS technology",
                    "Data communication",
                    "Costs",
                    "Power dissipation",
                    "Radio frequency",
                    "Isolation technology",
                    "Baseband"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839750/",
        "end_page": 205.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839751",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "53 GHz static frequency divider in a Si/SiGe bipolar technology",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 77,
        "authors": {
            "authors": [
                {
                    "affiliation": "Corp. Res., Infineon Technol. AG, Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285069100",
                    "id": 37285069100,
                    "full_name": "M. Wurzer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284139300",
                    "id": 37284139300,
                    "full_name": "T.F. Meister",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284138500",
                    "id": 37284138500,
                    "full_name": "H. Knapp",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284137300",
                    "id": 37284137300,
                    "full_name": "K. Aufinger",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285070700",
                    "id": 37285070700,
                    "full_name": "R. Schreiter",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285074300",
                    "id": 37285074300,
                    "full_name": "S. Boguth",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37299796700",
                    "id": 37299796700,
                    "full_name": "L. Treitinger",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "High-speed static frequency divider ICs are critical functional blocks in a variety of applications, ranging from RF instrumentation to broadband optical fiber communication systems. For these systems maximum speed is mandatory, while power consumption is not a limiting factor. To date, impressive results have been achieved with realizations in different technologies: 66 GHz with InAlAs/InGaAs transferred-substrate HBTs and 50 GHz with SiGe bipolar HBTs. These measurements have been been performed on-wafer. The best published value for a mounted static frequency divider, fabricated in an InAlAs/InGaAs/InP HEMT technology, is 45.2 GHz. On-wafer measurements of frequency dividers are considered as a benchmark for evaluating the speed performance of IC technologies, while measurement results on mounted chips are interesting from the application point of view. Both types of results are presented here.",
        "article_number": 839751,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839751",
        "html_url": "https://ieeexplore.ieee.org/document/839751/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 206,
        "citing_paper_count": 5,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Optical frequency conversion",
                    "Indium compounds",
                    "Indium gallium arsenide",
                    "Frequency measurement",
                    "Velocity measurement",
                    "Semiconductor device measurement",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839751/",
        "end_page": 207.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839752",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "A 79 GHz dynamic frequency divider in SiGe bipolar technology",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 78,
        "authors": {
            "authors": [
                {
                    "affiliation": "Corp. Res., Infineon Technol. AG, Munich, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284138500",
                    "id": 37284138500,
                    "full_name": "H. Knapp",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284139300",
                    "id": 37284139300,
                    "full_name": "T.F. Meister",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285069100",
                    "id": 37285069100,
                    "full_name": "M. Wurzer",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293992100",
                    "id": 37293992100,
                    "full_name": "D. Zoschg",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284137300",
                    "id": 37284137300,
                    "full_name": "K. Aufinger",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087432104",
                    "id": 37087432104,
                    "full_name": "L. Treitlinger",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Conventional static frequency dividers use master-slave flipflops to achieve frequency division. They allow broadband operation down to DC as long as the slew rate of the input signal is high enough. Their upper frequency, however, is Limited by the gate delay /spl tau//sub D/ to a value of approximately 1/(2 /spl tau//sub D/). Significantly higher operating frequencies can be achieved by dynamic frequency dividers. The limited bandwidth of dynamic dividers is a drawback but poses no problem in many applications which require divider operation only in a specific frequency range. Dynamic dividers manufactured in III-V-technologies and, recently, in SiGe technology achieve maximum operating frequencies of 60 GHz to 75 GHz. However, most of these circuits operate over relatively narrow bandwidths of less than one octave. This regenerative frequency divider exploits the high-speed potential of SiGe technologies to combine high maximum frequency with operation over wide frequency range.",
        "article_number": 839752,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839752",
        "html_url": "https://ieeexplore.ieee.org/document/839752/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 208,
        "citing_paper_count": 18,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Circuits",
                    "Low pass filters",
                    "Frequency response",
                    "Bandwidth",
                    "Manufacturing",
                    "Feedback loop",
                    "Cutoff frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839752/",
        "end_page": 209.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839753",
        "cat_title": "Frequency Synthesizers and Dividers",
        "cat_num": 12,
        "title": "82 GHz dynamic frequency divider in 5.5 ps ECL SiGe HBTs",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 79,
        "authors": {
            "authors": [
                {
                    "affiliation": "Central Res. Lab., Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284956900",
                    "id": 37284956900,
                    "full_name": "K. Washio",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323065000",
                    "id": 37323065000,
                    "full_name": "E. Ohue",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340151000",
                    "id": 37340151000,
                    "full_name": "K. Oda",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284955700",
                    "id": 37284955700,
                    "full_name": "R. Hayami",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276913800",
                    "id": 37276913800,
                    "full_name": "M. Tanabe",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284990500",
                    "id": 37284990500,
                    "full_name": "H. Shimamoto",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274148800",
                    "id": 37274148800,
                    "full_name": "T. Harada",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37343649800",
                    "id": 37343649800,
                    "full_name": "M. Kondo",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A dynamic frequency divider with 82.4 GHz maximum operating frequency, the fastest reported in any semiconductor technology, and a static frequency divider with 60 GHz maximum operating frequency, the fastest reported in Si, are intended for future millimeter-wave systems. These frequency dividers are fabricated in self-aligned selective-epitaxial-growth (SEG) SiGe heterojunction bipolar transistors (HBTs). These SiGe HBTs provide a 122 GHz cutoff frequency, a 163 GHz maximum oscillation frequency, and 5.5 ps ECL gate delay, the fastest reported in Si.",
        "article_number": 839753,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839753",
        "html_url": "https://ieeexplore.ieee.org/document/839753/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 210,
        "citing_paper_count": 17,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency conversion",
                    "Silicon germanium",
                    "Germanium silicon alloys",
                    "Heterojunction bipolar transistors",
                    "Cutoff frequency",
                    "Vehicle dynamics",
                    "Millimeter wave technology",
                    "Millimeter wave radar",
                    "Millimeter wave transistors",
                    "Radio spectrum management"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839753/",
        "end_page": 211.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839754",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "CMOS circuit technology for sub-ambient temperature operation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 80,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Entwicklung GmbH, Boebingen, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268436300",
                    "id": 37268436300,
                    "full_name": "I. Aller",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337893100",
                    "id": 37337893100,
                    "full_name": "K. Bernstein",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37321137800",
                    "id": 37321137800,
                    "full_name": "U. Ghoshal",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328624600",
                    "id": 37328624600,
                    "full_name": "H. Schettler",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334837400",
                    "id": 37334837400,
                    "full_name": "S. Schuster",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284261200",
                    "id": 37284261200,
                    "full_name": "Y. Taur",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447693400",
                    "id": 37447693400,
                    "full_name": "O. Torreiter",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Sub-ambient-temperature operation can remove important device scaling and circuit performance bottlenecks in sub-100 nm CMOS technologies. It permits scaling of supply voltages of high-speed circuits to sub-1 V by reducing the subthreshold currents and increasing the carrier mobility in the channels, lowers interconnection resistances significantly, and eliminates electromigration-related failure mechanisms. This paper analyzes the advantages of reduced temperature operation at the circuit level for server applications, while the accompanying paper describes refrigeration techniques for sub-ambient temperature operation.",
        "article_number": 839754,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839754",
        "html_url": "https://ieeexplore.ieee.org/document/839754/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 214,
        "citing_paper_count": 12,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS technology",
                    "Temperature",
                    "Threshold voltage",
                    "Delay",
                    "Silicon on insulator technology",
                    "Inverters",
                    "Immune system",
                    "Leakage current",
                    "Integrated circuit interconnections",
                    "Hardware"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839754/",
        "end_page": 215.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839755",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "Refrigeration technologies for sub-ambient temperature operation of computing systems",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 81,
        "authors": {
            "authors": [
                {
                    "affiliation": "Austin Res. Lab, IBM Res., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37321137800",
                    "id": 37321137800,
                    "full_name": "U. Ghoshal",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087573376",
                    "id": 37087573376,
                    "full_name": "R. Schmidt",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Thermal management issues are central to development of computing systems in the next millennium. In light of performance and reliability limitations facing scaling of CMOS devices below 100 nm channel lengths at typical operating temperatures (60-100/spl deg/C), many system designers are seriously considering low temperature operation of high performance processors. Two different refrigeration technologies being developed for server applications are described here.",
        "article_number": 839755,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839755",
        "html_url": "https://ieeexplore.ieee.org/document/839755/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 216,
        "citing_paper_count": 4,
        "citing_patent_count": 7,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Refrigeration",
                    "Temperature",
                    "Thermal conductivity",
                    "Thermoelectricity",
                    "CMOS technology",
                    "CMOS process",
                    "Cooling",
                    "Thermal management",
                    "CMOS logic circuits",
                    "Lead compounds"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839755/",
        "end_page": 217.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839756",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "Threshold cancelling logic (TCL): a post-CMOS logic family scalable down to 0.02 /spl mu/m",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 82,
        "authors": {
            "authors": [
                {
                    "affiliation": "Central Res. Lab., Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087570742",
                    "id": 37087570742,
                    "full_name": "I. Kohno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273988700",
                    "id": 37273988700,
                    "full_name": "T. Sano",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445819600",
                    "id": 37445819600,
                    "full_name": "N. Katoh",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276520600",
                    "id": 37276520600,
                    "full_name": "K. Yano",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Simple refrigeration of room-temperature-optimized CMOS devices does not enable low-voltage operation, because threshold voltage is higher at low temperatures. It might be possible to optimize threshold voltage for low-temperatures, but low-temperature-optimized CMOS suffers from a high leakage current at room temperature. This makes testing of the LSIs difficult. Burn-in testing with high temperature acceleration of feature modes would be particularly difficult because of the thermal runaway characteristics of the subthreshold current. This post-CMOS circuit family, threshold cancelling logic (TCL), can be scaled down to 0.02 /spl mu/m, corresponding to three generations smaller than conventional CMOS circuits.",
        "article_number": 839756,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839756",
        "html_url": "https://ieeexplore.ieee.org/document/839756/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 218,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Temperature",
                    "Circuit testing",
                    "Leakage current",
                    "Threshold voltage",
                    "Delay",
                    "MOSFETs",
                    "Circuit simulation",
                    "CMOS logic circuits",
                    "Adders",
                    "Electron devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839756/",
        "end_page": 219.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839757",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "Optical probing of flip-chip-packaged microprocessors",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 83,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microprocessor Products Group, Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370480600",
                    "id": 37370480600,
                    "full_name": "T. Eiles",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37423266200",
                    "id": 37423266200,
                    "full_name": "G. Woods",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288617800",
                    "id": 37288617800,
                    "full_name": "V. Rao",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With the growing number of IC interconnect layers and flip chip packaging, node access for signal probing from the frontside of the chip becomes practically impossible. Optical probing make it possible to directly probe p-n junctions that form the drains of MOS transistors in a CMOS IC, from the silicon side of the chip. The probe consists of a focused infrared laser that reaches the diffusions by propagating through the silicon substrate. The reflected beam acts as an optical carrier whose amplitude and phase is modulated by the waveform on the node being probed. Although the optical modulation is small, it can be recovered with a combination of low noise signal recovery and stroboscopic techniques. From the chip backside, there is no metallization in the way to obscure the transistor drains. Hence, every signal in the chip can be probed.",
        "article_number": 839757,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839757",
        "html_url": "https://ieeexplore.ieee.org/document/839757/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 220,
        "citing_paper_count": 18,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Optical modulation",
                    "Optical interconnections",
                    "Probes",
                    "Silicon",
                    "Optical noise",
                    "Flip chip",
                    "Integrated circuit packaging",
                    "P-n junctions",
                    "MOSFETs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839757/",
        "end_page": 221.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839758",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "Non-invasive timing analysis of IBM G6 microprocessor L1 cache using backside time-resolved hot electron luminescence",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 84,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38241541400",
                    "id": 38241541400,
                    "full_name": "S. Polonsky",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267040300",
                    "id": 37267040300,
                    "full_name": "D. Knebel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370480700",
                    "id": 37370480700,
                    "full_name": "P. Sanda",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268166600",
                    "id": 37268166600,
                    "full_name": "M. McManus",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351882800",
                    "id": 37351882800,
                    "full_name": "W. Huott",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351883100",
                    "id": 37351883100,
                    "full_name": "A. Pelella",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38181097600",
                    "id": 38181097600,
                    "full_name": "D. Manzer",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268908600",
                    "id": 37268908600,
                    "full_name": "S. Steen",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37326837100",
                    "id": 37326837100,
                    "full_name": "S. Wilson",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087346091",
                    "id": 37087346091,
                    "full_name": "Yuen Chan",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Picosecond imaging circuit analysis (PICA) is recently demonstrated to be a practical measurement technique of internal timing of ICs. This paper describes application of PICA to analysis of individual MOSFET switching times in the L1 cache write control circuits of the S/390 G6 microprocessor chip.",
        "article_number": 839758,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839758",
        "html_url": "https://ieeexplore.ieee.org/document/839758/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 222,
        "citing_paper_count": 8,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Timing",
                    "Microprocessors",
                    "Optical distortion",
                    "Nonlinear optics",
                    "MOSFET circuits",
                    "Switching circuits",
                    "Stimulated emission",
                    "Shape",
                    "Semiconductor device measurement",
                    "Optical devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839758/",
        "end_page": 223.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839759",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "Reduced substrate noise digital design for improving embedded analog performance",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 85,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fac. of Eng., Hiroshima Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267253800",
                    "id": 37267253800,
                    "full_name": "M. Nagata",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440607900",
                    "id": 37440607900,
                    "full_name": "K. Hijikata",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087570975",
                    "id": 37087570975,
                    "full_name": "Jin Nagai",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270770500",
                    "id": 37270770500,
                    "full_name": "T. Morie",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278103700",
                    "id": 37278103700,
                    "full_name": "A. Iwata",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Substrate crosstalk reduction is necessary for reliable high performance mixed signal LSI design. The paper demonstrates more than 67% reduction as a consequence of supply bounce suppression.",
        "article_number": 839759,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839759",
        "html_url": "https://ieeexplore.ieee.org/document/839759/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 224,
        "citing_paper_count": 22,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise reduction",
                    "CMOS logic circuits",
                    "Parasitic capacitance",
                    "Crosstalk",
                    "Wiring",
                    "Current supplies",
                    "Noise figure",
                    "Signal design",
                    "Wires",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839759/",
        "end_page": 225.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839760",
        "cat_title": "Technology Directions: Low-Temperature Circuits and Diagnostic Techniques for Microprocessors",
        "cat_num": 13,
        "title": "Accurate in-situ measurement of peak noise and signal delay induced by interconnect coupling",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 86,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279019000",
                    "id": 37279019000,
                    "full_name": "T. Sato",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274874600",
                    "id": 37274874600,
                    "full_name": "D. Sylvester",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087174357",
                    "id": 37087174357,
                    "full_name": "Yu Cao",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087074328",
                    "id": 37087074328,
                    "full_name": "Chenming Hu",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In deep submicron processes, inaccuracy of interconnect models can lead to serious design errors. New circuit performance measurement schemes are necessary to verify and calibrate the interconnect models. An accurate in-situ noise and delay measurement technique is developed and a test chip is fabricated to demonstrate its efficacy. The proposed technique can experimentally characterize the noise peak height and the timing skew due to noise. It is intended for generating circuit design guidelines and verifying CAD models and tools.",
        "article_number": 839760,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839760",
        "html_url": "https://ieeexplore.ieee.org/document/839760/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 226,
        "citing_paper_count": 4,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise measurement",
                    "Delay",
                    "Circuit noise",
                    "Semiconductor device measurement",
                    "Integrated circuit interconnections",
                    "Circuit optimization",
                    "Measurement techniques",
                    "Circuit testing",
                    "Timing",
                    "Circuit synthesis"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839760/",
        "end_page": 227.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839762",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 87,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37361354900",
                    "id": 37361354900,
                    "full_name": "T. Nishikawa",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347175900",
                    "id": 37347175900,
                    "full_name": "M. Takahashi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286985900",
                    "id": 37286985900,
                    "full_name": "M. Hamada",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272539000",
                    "id": 37272539000,
                    "full_name": "T. Takayanagi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370305900",
                    "id": 37370305900,
                    "full_name": "H. Arakida",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447642700",
                    "id": 37447642700,
                    "full_name": "N. Machida",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38666292500",
                    "id": 38666292500,
                    "full_name": "H. Yamamoto",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443994300",
                    "id": 37443994300,
                    "full_name": "T. Fujiyoshi",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086998829",
                    "id": 37086998829,
                    "full_name": "Y. Maisumoto",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443350200",
                    "id": 37443350200,
                    "full_name": "O. Yamagishi",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443351200",
                    "id": 37443351200,
                    "full_name": "T. Samata",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302018100",
                    "id": 37302018100,
                    "full_name": "A. Asano",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370303900",
                    "id": 37370303900,
                    "full_name": "T. Terazawa",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431751200",
                    "id": 37431751200,
                    "full_name": "K. Ohmori",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445966600",
                    "id": 37445966600,
                    "full_name": "J. Shirakura",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277579600",
                    "id": 37277579600,
                    "full_name": "Y. Watanabe",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335844100",
                    "id": 37335844100,
                    "full_name": "H. Nakamura",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37390498400",
                    "id": 37390498400,
                    "full_name": "S. Minami",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274599600",
                    "id": 37274599600,
                    "full_name": "T. Kuroda",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294387600",
                    "id": 37294387600,
                    "full_name": "T. Furuyama",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 240 mW single-chip MPEG-4 video-phone LSI with a 16 Mb embedded DRAM is fabricated in a 0.25 /spl mu/m CMOS, triple-well, quad-metal technology. The chip integrates a 16 Mb DRAM and three dedicated 16 b RISC processors with dedicated hardware accelerators that serve as an MPEG-4 video codec, a speech codec, and a multiplexer. It also integrates camera, display, and audio interfaces required for a video-phone system. It consumes 240 mW at 60 MHz operation, which is only 22% of the power dissipation of a conventional design. A variable threshold voltage CMOS (VTCMOS) technology is employed to reduce standby leakage current to 26 /spl mu/A, which is only 17% of the conventional CMOS design.",
        "article_number": 839762,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839762",
        "html_url": "https://ieeexplore.ieee.org/document/839762/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 230,
        "citing_paper_count": 28,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "MPEG 4 Standard",
                    "Large scale integration",
                    "Random access memory",
                    "CMOS technology",
                    "Reduced instruction set computing",
                    "Hardware",
                    "Video codecs",
                    "Speech codecs",
                    "Multiplexing",
                    "Cameras"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839762/",
        "end_page": 231.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839763",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A 30 frames/s megapixel real-time CMOS image processor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 88,
        "authors": {
            "authors": [
                {
                    "affiliation": "Integrated Syst. Lab., Eidgenossische Tech. Hochschule, Zurich, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447694600",
                    "id": 37447694600,
                    "full_name": "D. Doswald",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087574227",
                    "id": 37087574227,
                    "full_name": "B. Schreier",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330628400",
                    "id": 37330628400,
                    "full_name": "S. Oetiker",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447694400",
                    "id": 37447694400,
                    "full_name": "J. Hafliger",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447702600",
                    "id": 37447702600,
                    "full_name": "P. Blessing",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268711500",
                    "id": 37268711500,
                    "full_name": "N. Felber",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273721400",
                    "id": 37273721400,
                    "full_name": "W. Fichtner",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Real-time motion pictures providing image quality superior to that of standard video in terms of resolution and color fidelity are often required. In many applications, e.g., in biomedicine or machine vision, only cameras with a single charge-coupled device (CCD) sensor can satisfy the stringent space requirements. Reconstruction of the RGB image from the CCD with Bayer color filter array (CFA) requires an extremely high computation effort if reasonable frame rates and artifact-free interpolation quality is to be achieved. An application specific IC (ASIC) performs this task for 1024 by 1024 pixels at 30 frames per second. Pixelwise black-current and white-gain balancing, color space transformation, and focus criterion calculation in real-time are additional functions of this chip.",
        "article_number": 839763,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839763",
        "html_url": "https://ieeexplore.ieee.org/document/839763/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 232,
        "citing_paper_count": 3,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Charge coupled devices",
                    "Application specific integrated circuits",
                    "CMOS image sensors",
                    "Motion pictures",
                    "Image quality",
                    "Image resolution",
                    "Machine vision",
                    "Charge-coupled image sensors",
                    "Biosensors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839763/",
        "end_page": 233.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839764",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A parallel vector quantization processor eliminating redundant calculations for real-time motion picture compression",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 89,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., Tohoku Univ., Sendai, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266484800",
                    "id": 37266484800,
                    "full_name": "T. Nozawa",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331471800",
                    "id": 37331471800,
                    "full_name": "M. Konda",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284454200",
                    "id": 37284454200,
                    "full_name": "M. Fujibayashi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346156700",
                    "id": 37346156700,
                    "full_name": "M. Imai",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267281400",
                    "id": 37267281400,
                    "full_name": "T. Ohmi",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A technique to eliminate redundant distance calculations is used in a vector quantization (VQ) processor which handles 2048 template vectors with a single chip. A real-time motion picture compression system employing this chip can transmit five QVGA (320/spl times/240 pixels) images per second at <64 kb/s.",
        "article_number": 839764,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839764",
        "html_url": "https://ieeexplore.ieee.org/document/839764/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 234,
        "citing_paper_count": 2,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Vector quantization",
                    "Image coding",
                    "Motion pictures",
                    "Image quality",
                    "Circuits",
                    "Pixel",
                    "Microprocessors",
                    "Hardware",
                    "Image reconstruction",
                    "Bandwidth"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839764/",
        "end_page": 235.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839765",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A 200 MHz 0.25 W packet audio terminal processor for voice-over-internet protocol applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 90,
        "authors": {
            "authors": [
                {
                    "affiliation": "8/spl times/8 Inc., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087573504",
                    "id": 37087573504,
                    "full_name": "B. Martin",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776896",
                    "id": 37088776896,
                    "full_name": "I. Buckley",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776936",
                    "id": 37088776936,
                    "full_name": "P. Bednarz",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776831",
                    "id": 37088776831,
                    "full_name": "D. Chrissan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776245",
                    "id": 37088776245,
                    "full_name": "K. Amiri",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088774232",
                    "id": 37088774232,
                    "full_name": "C. Burnett",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088783162",
                    "id": 37088783162,
                    "full_name": "C. Eddington",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160024",
                    "id": 37087160024,
                    "full_name": "Wei Lin",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449776500",
                    "id": 37449776500,
                    "full_name": "G. Maturi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786828",
                    "id": 37088786828,
                    "full_name": "H. Subagio",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088781195",
                    "id": 37088781195,
                    "full_name": "G. Teng",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088777358",
                    "id": 37088777358,
                    "full_name": "J. Waite",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088781024",
                    "id": 37088781024,
                    "full_name": "Yee-Tuck Yong",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Voice-over-internet protocol (VoIP) terminals used in business phone, speakerphone and wireless applications require a low-power integrated solution suitable for the limited chassis area of these devices. This 200 MHz VoIP terminal processor is implemented in a 0.18 /spl mu/m 5-metal-layer CMOS process with 2 Mb of SRAM. The chip contains 16 M transistors in a 6.35/spl times/6.35 mm/sup 2/ die. This processor chip implements a complete VoIP terminal solution from raw digitized handset audio samples to compressed internet protocol (IP) packetized media independent interface (MII) signals.",
        "article_number": 839765,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839765",
        "html_url": "https://ieeexplore.ieee.org/document/839765/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 236,
        "citing_paper_count": 0,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Internet telephony",
                    "Central Processing Unit",
                    "Registers",
                    "Signal processing",
                    "Random access memory",
                    "Reduced instruction set computing",
                    "Read only memory",
                    "Phase locked loops",
                    "Circuit testing",
                    "Pipelines"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839765/",
        "end_page": 237.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839766",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A 720 /spl mu/W 50 MOPs 1V DSP for a hearing aid chip set",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 91,
        "authors": {
            "authors": [
                {
                    "affiliation": "Xemics SA, Neuchatel, Switzerland",
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273015700",
                    "id": 38273015700,
                    "full_name": "P. Mosch",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426917500",
                    "id": 37426917500,
                    "full_name": "G. Van Oerle",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37426954900",
                    "id": 37426954900,
                    "full_name": "S. Menzl",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38273749600",
                    "id": 38273749600,
                    "full_name": "N. Rougnon-Glasson",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088175251",
                    "id": 37088175251,
                    "full_name": "K. Van Niewenhove",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38274028700",
                    "id": 38274028700,
                    "full_name": "M. Wezelenburg",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper presents the flow and techniques used to design a digital signal processor chip used in a new hearing aid implementing multi-band compression, noise cancellation, pattern recognition and adaptive filtering. The pad-limited 20 mm/sup 2/ chip contains 1.3 M transistors and operates at 2.5 MHz at 0.9 V (1.05 V worst case). The DSP consumes 720 /spl mu/W under the nominal 1.2 V supply and performs 50 M 22 b operations per second. The DSP achieves 0.015 mW/MOP/s, 6/spl times/ better than prior results in this field. The chip uses a conventional 0.25 /spl mu/m process with normal threshold voltages.",
        "article_number": 839766,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839766",
        "html_url": "https://ieeexplore.ieee.org/document/839766/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 238,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing chips",
                    "Auditory system",
                    "Digital signal processing",
                    "Read only memory",
                    "Signal design",
                    "Signal processing",
                    "Signal processing algorithms",
                    "Distributed control",
                    "Hardware",
                    "Power supplies"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839766/",
        "end_page": 239.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839767",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A 4-way VLIW embedded multimedia processor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 92,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328191000",
                    "id": 37328191000,
                    "full_name": "A. Suga",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37387689700",
                    "id": 37387689700,
                    "full_name": "T. Sukemura",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335587900",
                    "id": 37335587900,
                    "full_name": "H. Takahashi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785326",
                    "id": 37088785326,
                    "full_name": "K. Wada",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37365948800",
                    "id": 37365948800,
                    "full_name": "H. Miyake",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37441360700",
                    "id": 37441360700,
                    "full_name": "Y. Nakamura",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444070500",
                    "id": 37444070500,
                    "full_name": "Y. Takebe",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788487",
                    "id": 37088788487,
                    "full_name": "I. Azegami",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442572700",
                    "id": 37442572700,
                    "full_name": "Y. Hirose",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37383833000",
                    "id": 37383833000,
                    "full_name": "M. Kimura",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085508971",
                    "id": 37085508971,
                    "full_name": "T. Okano",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089044221",
                    "id": 37089044221,
                    "full_name": "T. Shiota",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275142100",
                    "id": 37275142100,
                    "full_name": "M. Saito",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370248000",
                    "id": 37370248000,
                    "full_name": "S. Wakayama",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087819099",
                    "id": 37087819099,
                    "full_name": "T. Ozawa",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286379100",
                    "id": 37286379100,
                    "full_name": "T. Satoh",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431866900",
                    "id": 37431866900,
                    "full_name": "A. Sakurai",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088777599",
                    "id": 37088777599,
                    "full_name": "T. Katayama",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089097698",
                    "id": 37089097698,
                    "full_name": "K. Abe",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088778845",
                    "id": 37088778845,
                    "full_name": "K. Kuwano",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Performance requirements are soaring for embedded processors, whose demand in multimedia processing is rising now more than ever. Some DSP and media processors satisfy this by means of VLIW architecture. However, for embedded processors, less code, low power and small die are compulsory. These requirements make 4-way super-scalar embedded processor impractical. This embedded processor utilizes 4-way VLIW architecture characterized by: (1) parallel execution by VLIW. (2) generic CPU function in combination with media processing function for enhancing multimedia processing ability. (3) NOP instruction suppressing by packing flags for compatibility among different parallel levels. (4) two parallel execution mechanisms, ILP and SIMD.",
        "article_number": 839767,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839767",
        "html_url": "https://ieeexplore.ieee.org/document/839767/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 240,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "VLIW",
                    "Registers",
                    "Streaming media",
                    "Pipelines",
                    "Large scale integration",
                    "Digital signal processing",
                    "Graphics",
                    "Speech recognition",
                    "Image processing",
                    "Floating-point arithmetic"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839767/",
        "end_page": 241.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839768",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "A 7.1 GB/s low-power 3D rendering engine in 2D array-embedded memory logic CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 93,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087386357",
                    "id": 37087386357,
                    "full_name": "Yong-Ha Park",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087216519",
                    "id": 37087216519,
                    "full_name": "Seon-Ho Han",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087638678",
                    "id": 37087638678,
                    "full_name": "Jung-Su Kim",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162322",
                    "id": 37087162322,
                    "full_name": "Se-Joong Lee",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087573660",
                    "id": 37087573660,
                    "full_name": "Jeong-Hun Kook",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087574051",
                    "id": 37087574051,
                    "full_name": "Jae-Won Lim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087204154",
                    "id": 37087204154,
                    "full_name": "Ramchan Woo",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779224",
                    "id": 37088779224,
                    "full_name": "Jeong-Hwan Lee",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785153",
                    "id": 37088785153,
                    "full_name": "Jay-Hyun Lee",
                    "author_order": 10
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Embedded memory logic (EML) is already studied for a possible solution to the system on a chip. Several different architectures are reported for maximal utilization of memory bandwidth between processor and memory. The one-dimensional processor and memory array has been applied to image processing or 2D graphics. Two-dimensional array architecture, however, is well matched to 3D graphic rendering application because basic primitives of 3D graphics such as triangles or rectangles have 2-dimensional spatial locality on the screen and they can be concurrently processed using a 2-dimensional array architecture. This 3D graphic rendering engine based on the 2D array embedded memory logic has 8 edge processors (EP), 64 pixel processors (PP), 64 frame buffers (FB) and 64 serial access memories (SAM) on the same chip. Its 3D operations include the Gouraud shading, alpha blending, depth comparison and double buffering.",
        "article_number": 839768,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839768",
        "html_url": "https://ieeexplore.ieee.org/document/839768/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 242,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Logic arrays",
                    "Engines",
                    "CMOS logic circuits",
                    "Interpolation",
                    "Graphics",
                    "Random access memory",
                    "Bandwidth",
                    "Rendering (computer graphics)",
                    "CMOS technology",
                    "Research and development"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839768/",
        "end_page": 243.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839769",
        "cat_title": "Signal Processing for Multimedia",
        "cat_num": 14,
        "title": "Heterogeneous multi-processor for the management of real-time video and graphics streams",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 94,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372905600",
                    "id": 37372905600,
                    "full_name": "M. Strik",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328908800",
                    "id": 37328908800,
                    "full_name": "A. Timmer",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37295685300",
                    "id": 37295685300,
                    "full_name": "J. van Meerbergen",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447675000",
                    "id": 37447675000,
                    "full_name": "E. Waterlander",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372904200",
                    "id": 37372904200,
                    "full_name": "F. Harmsze",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283981800",
                    "id": 37283981800,
                    "full_name": "A. Vaassen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328630500",
                    "id": 37328630500,
                    "full_name": "L. Sevat",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37447687600",
                    "id": 37447687600,
                    "full_name": "M. Oosterhuis",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442743400",
                    "id": 37442743400,
                    "full_name": "G.J. van Rootselaar",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442773000",
                    "id": 37442773000,
                    "full_name": "H. van Herten",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274954100",
                    "id": 37274954100,
                    "full_name": "E. Jaspers",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37289790200",
                    "id": 37289790200,
                    "full_name": "J. Janssen",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265036700",
                    "id": 37265036700,
                    "full_name": "G. Essink",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372905200",
                    "id": 37372905200,
                    "full_name": "J. Leijten",
                    "author_order": 14
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A chip for the concurrent processing of many real time multi-media streams has three independent and uncorrelated video input channels. They are stored in and retrieved from an external SDRAM to be displayed on a TV set using PC-like multiple windows. Graphics data generated by an external CPU is read from SDRAM to be blended with the composition of the video.",
        "article_number": 839769,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839769",
        "html_url": "https://ieeexplore.ieee.org/document/839769/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 244,
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Graphics",
                    "Streaming media",
                    "SDRAM",
                    "Switches",
                    "Bandwidth",
                    "TV",
                    "Displays",
                    "Noise reduction",
                    "Ice",
                    "Costs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839769/",
        "end_page": 245.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839770",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "Dynamic termination output driver for a 600 MHz microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 95,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsyst. Inc., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449441300",
                    "id": 37449441300,
                    "full_name": "S. Vishwanthaiah",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440152200",
                    "id": 37440152200,
                    "full_name": "M. Ang",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087946445",
                    "id": 37087946445,
                    "full_name": "J. Starr",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37436940100",
                    "id": 37436940100,
                    "full_name": "A. Taylor",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Globally synchronous, multi-drop, bidirectional microprocessor system interfaces have the advantages of low latency and no synchronization penalty, and typically run at 100-120 MHz. Maximum operating frequency is limited by the time required for a signal transition initiated at the driving end to settle and reliably get sampled at the receiving end. Typical source-terminated systems (such as HSTL) require a round-trip transmission-line propagation delay to terminate the signal. With parallel terminated systems such as GTL with 2 nodes, a bus turnaround low-to-low switch with no dead-cycle needs a round-trip propagation delay to settle and be sampled reliably. The dynamic termination logic (DTL) system reduces the settling time to a one-way delay, by having the driver at the receiving end terminate the signal, and raises the signaling frequency to 150-200 MHz.",
        "article_number": 839770,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839770",
        "html_url": "https://ieeexplore.ieee.org/document/839770/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 248,
        "citing_paper_count": 5,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Impedance",
                    "Driver circuits",
                    "Switches",
                    "Propagation delay",
                    "MOSFETs",
                    "Frequency",
                    "Transmission lines",
                    "Voltage control",
                    "Sun"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839770/",
        "end_page": 249.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839771",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "Embedded low-cost 1.2 Gb/s inter-IC serial data link in 0.35 /spl mu/m CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 96,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374876500",
                    "id": 37374876500,
                    "full_name": "G.W. den Besten",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The increasing need for interconnect bandwidth between ICs on PCBs together with limited pin count demands high-speed serial interfaces. Many fast serial transceivers have been published in this field, but they are rather large, noisy and/or power hungry for embedded applications, especially in a mixed-signal environment. For short-distance communication, phase-locked clock recovery and oversampling, are quite 'expensive' techniques for data recovery and synchronization, resulting in fixed wordlengths protocols and limited flexibility. Interchip interconnect research focuses on driver techniques and throughput per pin. Serial transfer of parallel data and synchronization issues are not discussed. The solution presented in this paper is simple, robust and flexible and has low electromagnetic interference (EMI). This makes it especially suitable for data busses between AD/DA converters and a microprocessor or DSP, although it can be applied for other bus types as well. While a prototype is implemented in standard 0.35 /spl mu/m CMOS, the concept can be used in many technologies and is future-proof, regarding signaling levels and circuit techniques.",
        "article_number": 839771,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839771",
        "html_url": "https://ieeexplore.ieee.org/document/839771/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 250,
        "citing_paper_count": 5,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Integrated circuit interconnections",
                    "Synchronization",
                    "Electromagnetic interference",
                    "Bandwidth",
                    "Transceivers",
                    "Working environment noise",
                    "Clocks",
                    "Protocols",
                    "Throughput",
                    "Robustness"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839771/",
        "end_page": 251.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839772",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 97,
        "authors": {
            "authors": [
                {
                    "affiliation": "Comput. Syst. Lab., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37279703500",
                    "id": 37279703500,
                    "full_name": "M.-J.E. Lee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282485100",
                    "id": 37282485100,
                    "full_name": "W. Dally",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37397204100",
                    "id": 37397204100,
                    "full_name": "P. Chiang",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Recently-described CMOS serial links operate at multiple gigabits/s signaling rates over several meters of cable. However, these previous links require large amounts of power and chip area, making them unsuitable for applications requiring hundreds of I/Os per chip. The best previously-published power and area above 4 Gb/s in CMOS are 310 mW and 0.6 mm/sup 2/. Integration of a hundred of these I/Os would burn more than 30 W of power and consume 60 mm/sup 2/ of chip area. The 4 Gb/s transceiver described here dissipates only 90 mW and requires less than 0.1 mm/sup 2/ chip area. This transceiver achieves low-power and low area using an input-multiplexed transmitter architecture, a regulated CMOS inverter-based delay-locked loop (DLL), and receiver offset calibration.",
        "article_number": 839772,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839772",
        "html_url": "https://ieeexplore.ieee.org/document/839772/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 252,
        "citing_paper_count": 23,
        "citing_patent_count": 16,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transmitters",
                    "Clocks",
                    "Circuit testing",
                    "Transceivers",
                    "Multiplexing",
                    "Preamplifiers",
                    "Delay lines",
                    "Bandwidth",
                    "Finite impulse response filter",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839772/",
        "end_page": 253.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839773",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "A 1.25 Gb/s CMOS receiver core with plesiochronous clocking capability for asynchronous burst data acquisition",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 98,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind. Co. Ltd., Osaka, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335336700",
                    "id": 37335336700,
                    "full_name": "T. Yoshikawa",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37309214500",
                    "id": 37309214500,
                    "full_name": "T. Yoshida",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449612600",
                    "id": 37449612600,
                    "full_name": "T. Ebuchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37307813600",
                    "id": 37307813600,
                    "full_name": "H. Yamauchi",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "To realize GB/s data acquisition while suppressing EMI problems, multiport (parallel) optical interconnection is desired. In multiport optical interconnections, a CMOS receiver core in the receiver (which receives serial data from PD array and amplifier) must have (i) >1 Gb/s data acquisition capability with clock recovery for reception of long data streams, (ii) asynchronous burst data acquisition capability to avoid complicated data modulation, (iii) low power dissipation required for multiport receiver LSIs. The authors present a prototype chip, which is fabricated in a 0.25 /spl mu/m CMOS process, to implement these requirements.",
        "article_number": 839773,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839773",
        "html_url": "https://ieeexplore.ieee.org/document/839773/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 254,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Optical receivers",
                    "Data acquisition",
                    "Optical interconnections",
                    "Optical arrays",
                    "Electromagnetic interference",
                    "Semiconductor optical amplifiers",
                    "Optical amplifiers",
                    "Power dissipation",
                    "Prototypes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839773/",
        "end_page": 255.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839774",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per pin skew compensation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 99,
        "authors": {
            "authors": [
                {
                    "affiliation": "Comput. Syst. Lab., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089132087",
                    "id": 37089132087,
                    "full_name": "E. Yeung",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M. Horowitz",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 8 b-wide single-ended simultaneous bidirectional transceiver test chip in a 0.4 /spl mu/m CMOS process allows study of the major challenges in high-performance, low-cost parallel-link design. This paper shows the I/O cell and placement of I/O pads in each chip. Data pins are laid out with different signal return configurations to study cross-talk in parallel links. In the I/O cell, the open-drain output driver is broken down into 4 legs ratioed 1:2:4:4 for swing control. The line is terminated on each side with a pMOS resistor, whose gate voltage is adjusted externally for impedance control. Two externally-adjustable reference voltages (VrefH and VrefL) are multiplexed to generate the local reference voltage (Vref) to decode incoming data. The I/O design operates at a bit time equal to 4 fanout-of-4 delays (FO4=delay of an inverter driving a load of 4 identical inverters and is 193 ps at a 3.3 V supply in this run). The bidirectional links operate at 2.4 Gb/s/pin (1.2 Gb/s in each direction), with 200 mV minimum signal swing on each side for the pins with worst-ease cross-talk.",
        "article_number": 839774,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839774",
        "html_url": "https://ieeexplore.ieee.org/document/839774/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 256,
        "citing_paper_count": 10,
        "citing_patent_count": 38,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Pins",
                    "Inverters",
                    "Transceivers",
                    "Testing",
                    "CMOS process",
                    "Leg",
                    "Resistors",
                    "Impedance",
                    "Voltage control",
                    "Decoding"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839774/",
        "end_page": 257.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839775",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "A scalable 32 Gb/s parallel data transceiver with on-chip timing calibration circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 100,
        "authors": {
            "authors": [
                {
                    "affiliation": "HotRail Inc., San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087947972",
                    "id": 37087947972,
                    "full_name": "K. Yang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087944256",
                    "id": 37087944256,
                    "full_name": "T. Lin",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087946547",
                    "id": 37087946547,
                    "full_name": "Y. Ke",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Inter-chip interconnect has become increasingly important due to the recent rapid development of switch fabric data network and symmetric multi-processing (SMP) server technologies. A high-speed parallel data transceiver megacell has low power, latency, and pin count for point-to-point interconnect between chips. Each macro includes a transmitter and a receiver. The aggregate bandwidth is 32 Gb/s, or 16 Gb/s in each direction. An on-chip timing calibration circuit performs data de-skewing and timing optimization. A transport layer handles error correction through the link. Low swing differential signaling further reduces noise and error probability, and therefore relaxes restrictions of board design. The entire macro is portable and scalable, and can be integrated with standard logic process. It also works well with standard packages such as EGA or QFP. Built-in self test (BIST) logic is implemented for product testing.",
        "article_number": 839775,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839775",
        "html_url": "https://ieeexplore.ieee.org/document/839775/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 258,
        "citing_paper_count": 6,
        "citing_patent_count": 58,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Timing",
                    "Logic testing",
                    "Integrated circuit interconnections",
                    "Switches",
                    "Automatic testing",
                    "Fabrics",
                    "Network servers",
                    "Delay",
                    "Transmitters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839775/",
        "end_page": 259.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839776",
        "cat_title": "High-speed I IO",
        "cat_num": 15,
        "title": "A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 101,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328243300",
                    "id": 37328243300,
                    "full_name": "M. Fukaishi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347184400",
                    "id": 37347184400,
                    "full_name": "K. Nakamura",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354741000",
                    "id": 37354741000,
                    "full_name": "H. Heiuchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267337800",
                    "id": 37267337800,
                    "full_name": "Y. Hirota",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37430175700",
                    "id": 37430175700,
                    "full_name": "Y. Nakazawa",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444705600",
                    "id": 37444705600,
                    "full_name": "H. Ikeno",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37314027600",
                    "id": 37314027600,
                    "full_name": "H. Hayama",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373545200",
                    "id": 37373545200,
                    "full_name": "M. Yotsuyanagi",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The digital display interface for an ultra-high resolution flat panel (3200/spl times/2400-pixels) requires 16 Gb/s bandwidth; moreover, 20 Gb/s is required when using an 8B10B encoder to increase serial data transmission accuracy. Low power consumption and low cost are also essential for consumer applications. These requirements are supported by multi-channel transmission, such as four 5 Gb/s CMOS LSIs, which is an effective approach to achieving an aggregate bandwidth of 20 Gb/s. There are two system problems in developing a multi-channel transmitter (TX) and receiver (RX) LSIs. One is the phase difference between multiple chips due to the data skew caused by differences between transmission cable lengths. The other is the frequency difference between the TX and RX system clocks. In response to these problems, we have developed compensation technology featuring the use of an elastic buffer for both the phase and frequency differences. Moreover, to achieve 6 Gb/s operation, a self-alignment phase detector with parallel output for a high-speed clock and data recovery circuit (CDR) and a 500 MHz fully pipelined 8B10B encoder are developed.",
        "article_number": 839776,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839776",
        "html_url": "https://ieeexplore.ieee.org/document/839776/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 260,
        "citing_paper_count": 9,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transmitters",
                    "Bandwidth",
                    "Frequency",
                    "Clocks",
                    "Flat panel displays",
                    "Data communication",
                    "Energy consumption",
                    "Costs",
                    "Aggregates",
                    "Communication cables"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839776/",
        "end_page": 261.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839777",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "A 16 Mb 400 MHz loadless CMOS four-transistor SRAM macro",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 102,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269965800",
                    "id": 37269965800,
                    "full_name": "K. Takeda",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354732700",
                    "id": 37354732700,
                    "full_name": "Y. Aimoto",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37289748100",
                    "id": 37289748100,
                    "full_name": "N. Nakamura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329729800",
                    "id": 37329729800,
                    "full_name": "H. Toyoshima",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432412200",
                    "id": 37432412200,
                    "full_name": "T. Iwasaki",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347127300",
                    "id": 37347127300,
                    "full_name": "K. Noda",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358922700",
                    "id": 37358922700,
                    "full_name": "K. Matsui",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086667915",
                    "id": 37086667915,
                    "full_name": "S. Itoh",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354881500",
                    "id": 37354881500,
                    "full_name": "S. Masuoka",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330022800",
                    "id": 37330022800,
                    "full_name": "T. Horiuchi",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785765",
                    "id": 37088785765,
                    "full_name": "A. Nakagawa",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785744",
                    "id": 37088785744,
                    "full_name": "K. Shimogawa",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37278587100",
                    "id": 37278587100,
                    "full_name": "H. Takahashi",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "0.18 /spl mu/m logic process technologies have recently been used to develop a loadless CMOS four-transistor SRAM cell (4T-cell) whose size (1.934 /spl mu/m/sup 2/) is only 56% that of a conventional six-transistor SRAM cell (6T-cell). Using this 4T-cell technology. The authors present a 16 Mb, 400 MHz SRAM macro which features: (1) an end-point dual-pulse driver (EDD) for stable data hold and minimum cycle time, (2) word-line-voltage-level compensation (WLC) for stable static data hold, and (3) an all-adjoining twist bit-line (ATBL) to reduce bit-line coupling capacitance.",
        "article_number": 839777,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839777",
        "html_url": "https://ieeexplore.ieee.org/document/839777/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 264,
        "citing_paper_count": 7,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Capacitance",
                    "Voltage",
                    "FETs",
                    "Temperature",
                    "Coupling circuits",
                    "National electric code",
                    "CMOS technology",
                    "Monitoring",
                    "CMOS logic circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839777/",
        "end_page": 265.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839778",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "An 833 MHz 1.5 W 18 Mb CMOS SRAM with 1.67 Gb/s/pin",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 103,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Microelectron., Essex Junction, VT, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282778900",
                    "id": 37282778900,
                    "full_name": "H. Pilo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37358316700",
                    "id": 37358316700,
                    "full_name": "A. Allen",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449773000",
                    "id": 37449773000,
                    "full_name": "J. Covino",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433428300",
                    "id": 37433428300,
                    "full_name": "P. Hansen",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282771900",
                    "id": 37282771900,
                    "full_name": "S. Lamphier",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445106500",
                    "id": 37445106500,
                    "full_name": "C. Murphy",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449775400",
                    "id": 37449775400,
                    "full_name": "T. Traver",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37437340500",
                    "id": 37437340500,
                    "full_name": "P. Yee",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The authors present an 18 Mb CMOS SRAM which operates at 833 MHz with 1.67 Gb/s/pin. The 114.4 mm/sup 2/ die consumes 1.5 W and is fabricated in a 0.18 /spl mu/m CMOS process with four levels of copper interconnect. The SRAM operates in two user-selectable double-data-rate modes (DDR and DDR2). High-frequency operation is achieved by solving three frequency-limiting issues identified in previous SRAM designs: managing data timing constraints associated with high-frequency operation in a high density SRAM core; maintaining coherency between SRAM output data timings and echo clock timings; and delivering symmetric data windows for 1 s and 0 s across a wide range of output driver supply levels.",
        "article_number": 839778,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839778",
        "html_url": "https://ieeexplore.ieee.org/document/839778/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 266,
        "citing_paper_count": 4,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Timing",
                    "Clocks",
                    "Latches",
                    "Decoding",
                    "Switches",
                    "Delay",
                    "Microelectronics",
                    "CMOS process",
                    "Copper"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839778/",
        "end_page": 267.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839779",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "The future of ferroelectric memories",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 104,
        "authors": {
            "authors": [
                {
                    "affiliation": "Symetrix Corp., Colorado Springs, CO, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37620259100",
                    "id": 37620259100,
                    "full_name": "C. Paz de Araujo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37357255200",
                    "id": 37357255200,
                    "full_name": "L. McMillan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089116649",
                    "id": 37089116649,
                    "full_name": "V. Joshi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785114",
                    "id": 37088785114,
                    "full_name": "N. Solayappan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779895",
                    "id": 37088779895,
                    "full_name": "M. Lim",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442315700",
                    "id": 37442315700,
                    "full_name": "K. Arita",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351943000",
                    "id": 37351943000,
                    "full_name": "N. Moriwaki",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276458300",
                    "id": 37276458300,
                    "full_name": "H. Hirano",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37363826400",
                    "id": 37363826400,
                    "full_name": "T. Baba",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432145600",
                    "id": 37432145600,
                    "full_name": "Y. Shimada",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352856900",
                    "id": 37352856900,
                    "full_name": "T. Sumi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283516300",
                    "id": 37283516300,
                    "full_name": "E. Fujii",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37315317100",
                    "id": 37315317100,
                    "full_name": "T. Otsuki",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Since 1984, ferroelectric RAMs (FeRAMs) have been demonstrated in many applications such as smart cards and low-density memories. Prior to 1984, attempts failed because of the poor quality of thin films of complex materials. Currently, two materials compete for the large-scale integration development of FeRAMs. The first is a perovskite ceramic known as PZT (PbZr/sub 1-x/Ti/sub x/O/sub 3/). The second material is known as a layered perovskite such as SBT (SrBi/sub 2/Ta/sub 2/O/sub 9/). For low-density devices which employ thin films of either material with a thickness <300 nm operated at 3-5 V, both materials yield approximately the same results. As FeRAMs enter the deep submicron realm, the ferroelectric thin-film technology is ready to support high-density integration. SBT-based devices can be integrated as capacitors in DRAM-like 1T/1C stacked cells and flash-like FeFET cells. Experience with embedded FeRAMs is positive, so that the system-on-chip as well as stand-alone high-density devices are foreseen. The possibility of 1 V operation at a few to several tens of nanoseconds write with nonvolatility brings FeRAMs to the forefront of non-volatile memories. Scaling of capacitor areas as small as 0.04 /spl mu/m/sup 2/ is possible. With capacitor and FET technologies, FeRAMs blur the line between non-volatile memories as DRAM-like destructive read-out (DRO) devices and flash-like non-destructive read-out (NDRO) devices, which compete for the highly mobile generation of Internet devices and G-3 phones.",
        "article_number": 839779,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839779",
        "html_url": "https://ieeexplore.ieee.org/document/839779/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 268,
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ferroelectric materials",
                    "Random access memory",
                    "Nonvolatile memory",
                    "Ferroelectric films",
                    "Capacitors",
                    "Transistors",
                    "Smart cards",
                    "Large scale integration",
                    "Ceramics",
                    "Thin film devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839779/",
        "end_page": 269.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839780",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "A 128 kb FeRAM macro for a contact/contactless smart card microcontroller",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 105,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339735100",
                    "id": 37339735100,
                    "full_name": "J. Yamada",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37323660100",
                    "id": 37323660100,
                    "full_name": "T. Miwa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38018619800",
                    "id": 38018619800,
                    "full_name": "H. Koike",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329729800",
                    "id": 37329729800,
                    "full_name": "H. Toyoshima",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37321295800",
                    "id": 37321295800,
                    "full_name": "K. Amanuma",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37309134000",
                    "id": 37309134000,
                    "full_name": "S. Kobayashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37297429600",
                    "id": 37297429600,
                    "full_name": "T. Tatsumi",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340268000",
                    "id": 37340268000,
                    "full_name": "Y. Maejima",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294548900",
                    "id": 37294548900,
                    "full_name": "H. Hada",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334770400",
                    "id": 37334770400,
                    "full_name": "H. Mori",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350990200",
                    "id": 37350990200,
                    "full_name": "S. Takahashi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333497000",
                    "id": 37333497000,
                    "full_name": "H. Takeuchi",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324564400",
                    "id": 37324564400,
                    "full_name": "T. Kunio",
                    "author_order": 13
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "For contact/contactless smart-card applications, a ferroelectric RAM (FeRAM) macro must operate with supply voltages ranging from 2.7 V to 5.5 V, as standardized by ISO, and have endurance of more than 10/sup 8/ write/read cycles and memory size flexible from 32 kb to 128 kb. In addition, for contactless smart card applications, low current consumption is essential. This macro meets these requirements using: (1) 3-metal process capacitor-on-metal/via-stacked-plug (CMVP) memory cell; (2) voltage regulation architecture; (3) main/sub bit line and word line structure; and (4) dynamic-type offset sense amplifier.",
        "article_number": 839780,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839780",
        "html_url": "https://ieeexplore.ieee.org/document/839780/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 270,
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Ferroelectric films",
                    "Nonvolatile memory",
                    "Smart cards",
                    "Microcontrollers",
                    "Voltage",
                    "Capacitors",
                    "Ferroelectric materials",
                    "Wiring",
                    "Regulators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839780/",
        "end_page": 271.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839781",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "A 0.4 /spl mu/m 3.3 V 1T1C 4 Mb nonvolatile ferroelectric RAM with fixed bit-line reference voltage scheme and data protection circuit",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 106,
        "authors": {
            "authors": [
                {
                    "affiliation": "Samsung Electron. Co. Ltd., Kyunggi, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087307765",
                    "id": 37087307765,
                    "full_name": "Byung-Gil Jeon",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087308409",
                    "id": 37087308409,
                    "full_name": "Mun-Kyu Choi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087308709",
                    "id": 37087308709,
                    "full_name": "Yoonjong Song",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087362229",
                    "id": 37087362229,
                    "full_name": "Seung-Kyu Oh",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087362368",
                    "id": 37087362368,
                    "full_name": "Yeonbae Chung",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086984009",
                    "id": 37086984009,
                    "full_name": "Kang-Deog Suh",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085932160",
                    "id": 37085932160,
                    "full_name": "Kinam Kim",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The charge distribution of memory cells is an important issue in high-density ferroelectric RAM (FRAM). Using memory cells as the reference cells provides an optimum reference voltage level, which automatically tracks the main memory cell properties. However, when memory cells are used as reference cells, the reference cells experience more access cycling than normal cells. Therefore, the endurance of the FRAM devices is determined by reference cells rather than by normal cells. Another issue is that, when the memory cells are used as reference cells, reference voltage level fluctuation cannot be avoided, especially in high-density FRAM, because variations of PZT film grain size and dimensions of the capacitor become serious. A variable reference bit line voltage scheme overcomes these problems. Unfortunately, the reference bit-line voltage scheme is not useful for all memory cells, because the reference voltage level is determined by a limited number of cells, not by all memory cells. This bit-line reference scheme is optimized with all of the memory cell charge information. Data protection is also used for unintentional power-off. An optimum read pulse width is suggested for high-speed FRAM.",
        "article_number": 839781,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839781",
        "html_url": "https://ieeexplore.ieee.org/document/839781/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 272,
        "citing_paper_count": 7,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Ferroelectric films",
                    "Nonvolatile memory",
                    "Voltage",
                    "Circuits",
                    "Protection",
                    "Space vector pulse width modulation",
                    "Pulse measurements",
                    "Capacitors",
                    "Timing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839781/",
        "end_page": 273.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839782",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "A 40 mm/sup 2/ 3 V 50 MHz 64 Mb 4-level cell NOR-type flash memory",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 107,
        "authors": {
            "authors": [
                {
                    "affiliation": "Memory Product Group, STMicroelectron., Agrate Briarza, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37299162800",
                    "id": 37299162800,
                    "full_name": "G. Campardo",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266678900",
                    "id": 37266678900,
                    "full_name": "R. Micheloni",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449599500",
                    "id": 37449599500,
                    "full_name": "S. Commodaro",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445900900",
                    "id": 37445900900,
                    "full_name": "E. Yero",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786796",
                    "id": 37088786796,
                    "full_name": "M. Zammabio",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088780815",
                    "id": 37088780815,
                    "full_name": "S. Mognoni",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439168000",
                    "id": 37439168000,
                    "full_name": "A. Sacco",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449597900",
                    "id": 37449597900,
                    "full_name": "M. Picca",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782408",
                    "id": 37088782408,
                    "full_name": "A. Manstleita",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446885800",
                    "id": 37446885800,
                    "full_name": "M. Scotti",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449598400",
                    "id": 37449598400,
                    "full_name": "I. Motta",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449598000",
                    "id": 37449598000,
                    "full_name": "C. Golla",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449598300",
                    "id": 37449598300,
                    "full_name": "A. Pierin",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352590800",
                    "id": 37352590800,
                    "full_name": "A. Ohba",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788422",
                    "id": 37088788422,
                    "full_name": "T. Fulatsuya",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788156",
                    "id": 37088788156,
                    "full_name": "R. Makabe",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089133932",
                    "id": 37089133932,
                    "full_name": "S. Kawai",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782053",
                    "id": 37088782053,
                    "full_name": "Y. Kai",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089121904",
                    "id": 37089121904,
                    "full_name": "S. Shimizu",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331074300",
                    "id": 37331074300,
                    "full_name": "T. Ohnakado",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782585",
                    "id": 37088782585,
                    "full_name": "I. Sugihara",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275674400",
                    "id": 37275674400,
                    "full_name": "R. Bez",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346759100",
                    "id": 37346759100,
                    "full_name": "A. Grossi",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268204900",
                    "id": 37268204900,
                    "full_name": "A. Modelli",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784804",
                    "id": 37088784804,
                    "full_name": "P.O. Khouri",
                    "author_order": 25
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272734100",
                    "id": 37272734100,
                    "full_name": "G. Torelli",
                    "author_order": 26
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The ever increasing demand for denser flash memories leads to the multilevel (ML) storage approach, where any memory cell is programmed to one of m=2/sup n/ predetermined states and can hence store n bits. This 64 Mb 4-level cell (2b/cell) flash memory device uses a triple-metal triple-well p-bulk 0.18 /spl mu/m CMOS process featuring shallow trench isolation (STI) for denser memory array packing. The device (programming channel hot electron injection, erasing Fowler-Nordheim tunneling) is organized in 64 identical sectors (512 rows by 1024 columns) with a NOR architecture. Data input/output (I/O) can be selected (16 or 32). A dedicated pad supplies the I/O buffers to allow direct interfacing to external low voltage (i.e., 1.8 V) devices, as is required in most portable applications. The pull-up p-channel transistor in the output buffer is driven with a negative-bootstrapped voltage to provide adequate drive capability at low supply voltage (switching time is 10 ns with a 50 pF load at 1.8 V). All high voltages needed for memory operation (programming, erasing, and reading) are generated on-chip by charge-pump voltage multipliers, starting from the single 3 V supply. Reading can be both in asynchronous mode (130 ns access time) and in burst mode. For the latter, continuous and pipeline modes are provided, with up to 50 MHz data rate and different data output latency and burst size. Both sequential and interleaved data output is available. To achieve sufficiently tight threshold voltage distributions, stair-case-gate voltage programming and program and verify techniques are used.",
        "article_number": 839782,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839782",
        "html_url": "https://ieeexplore.ieee.org/document/839782/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 274,
        "citing_paper_count": 5,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flash memory",
                    "Decoding",
                    "Charge pumps",
                    "Integrated circuit modeling",
                    "Low voltage",
                    "Threshold voltage",
                    "Throughput",
                    "Writing",
                    "Error correction codes",
                    "Research and development"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839782/",
        "end_page": 275.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839783",
        "cat_title": "Non-Volatile and SRAM",
        "cat_num": 16,
        "title": "A channel-erasing 1.8 V-only 32 Mb NOR flash EEPROM with a bit-line direct-sensing scheme",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 108,
        "authors": {
            "authors": [
                {
                    "affiliation": "ULSI Device Eng. Lab., Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328511700",
                    "id": 37328511700,
                    "full_name": "S. Atsumi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330401600",
                    "id": 37330401600,
                    "full_name": "A. Umezawa",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282494200",
                    "id": 37282494200,
                    "full_name": "T. Tanzawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339671500",
                    "id": 37339671500,
                    "full_name": "T. Taura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330402600",
                    "id": 37330402600,
                    "full_name": "H. Shiga",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337650500",
                    "id": 37337650500,
                    "full_name": "Y. Takano",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330403700",
                    "id": 37330403700,
                    "full_name": "T. Miyaba",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268276100",
                    "id": 37268276100,
                    "full_name": "M. Matsui",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329681500",
                    "id": 37329681500,
                    "full_name": "H. Watanabe",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356201200",
                    "id": 37356201200,
                    "full_name": "K. Isobe",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37367234200",
                    "id": 37367234200,
                    "full_name": "S. Kitamura",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273067200",
                    "id": 37273067200,
                    "full_name": "S. Yamada",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37346925200",
                    "id": 37346925200,
                    "full_name": "M. Saito",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37325583700",
                    "id": 37325583700,
                    "full_name": "S. Mori",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089055058",
                    "id": 37089055058,
                    "full_name": "T. Watanabe",
                    "author_order": 15
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 1.8 V-only 32 Mb NOR flash EEPROM uses a channel-erasing scheme for the 0.49 /spl mu/m/sup 2/ cell in 0.25 /spl mu/m CMOS technology. The block decoder circuit with an erase-reset sequence performs channel-erase. The bit line direct sense permits sub-1.8 V operation, suitable for use in handheld systems.",
        "article_number": 839783,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839783",
        "html_url": "https://ieeexplore.ieee.org/document/839783/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 276,
        "citing_paper_count": 6,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "EPROM",
                    "Sampling methods",
                    "Solid state circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839783/",
        "end_page": 277.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839784",
        "cat_title": "Logic and Systems",
        "cat_num": 17,
        "title": "A 2nd generation 440 ps SOI 64 b adder",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 109,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Rochester, MN, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443975700",
                    "id": 37443975700,
                    "full_name": "D. Stasiak",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38276878400",
                    "id": 38276878400,
                    "full_name": "J. Tran",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086971522",
                    "id": 37086971522,
                    "full_name": "F. Mounes-Toussl",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37374157900",
                    "id": 37374157900,
                    "full_name": "S. Storino",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Silicon-on-insulator (SOI) technology allows higher performance than bulk technology. However, the floating body effect in SOI devices poses challenges via history effects, bipolar currents, and lower noise margins on dynamic circuits. This 64 b adder is used to compute the effective address in a PowerPC/sup TM/ processor. Particular emphasis is on design issues, advantages resulting from unique SOI device structures, and the techniques for controlling floating body effect in partially-depleted devices. Adder performance comparison is shown for bulk CMOS, first-generation SOI CMOS, and second generation SOI CMOS.",
        "article_number": 839784,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839784",
        "html_url": "https://ieeexplore.ieee.org/document/839784/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 288,
        "citing_paper_count": 7,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Adders",
                    "Logic",
                    "Silicon on insulator technology",
                    "Cache memory",
                    "Registers",
                    "History",
                    "Circuit noise",
                    "Microprocessors",
                    "Pulse inverters",
                    "Rails"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839784/",
        "end_page": 289.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839785",
        "cat_title": "Logic and Systems",
        "cat_num": 17,
        "title": "Conditional-capture flip-flop technique for statistical power reduction",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 110,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hyundai Electron., Seoul, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087289722",
                    "id": 37087289722,
                    "full_name": "Bai-Sun Kong",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087965859",
                    "id": 37087965859,
                    "full_name": "Sam-Soo Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087167381",
                    "id": 37087167381,
                    "full_name": "Young-Hyun Jun",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Conventional flip-flops such as hybrid latch-flip-flop (HLFF), semi-dynamic flip-flop (SDFF), and sense amplifier-based flip-flop (SAFF), which are the fastest, are inefficient as far as power consumption is concerned. This is because the internal nodes are repeatedly precharged and discharged at every clock cycle even when they are evaluating the same value. Hence, they consume a large amount of power regardless of input statistics. This flip-flop design technique eliminates unnecessary transitions to minimize power with no impact on speed.",
        "article_number": 839785,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839785",
        "html_url": "https://ieeexplore.ieee.org/document/839785/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 290,
        "citing_paper_count": 10,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Flip-flops",
                    "Clocks",
                    "Energy consumption",
                    "Strontium",
                    "Latches",
                    "Inverters",
                    "Coupling circuits",
                    "Delay",
                    "CMOS technology",
                    "Power amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839785/",
        "end_page": 291.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839786",
        "cat_title": "Logic and Systems",
        "cat_num": 17,
        "title": "Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 111,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334837400",
                    "id": 37334837400,
                    "full_name": "S. Schuster",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332793400",
                    "id": 37332793400,
                    "full_name": "W. Reohr",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37338599100",
                    "id": 37338599100,
                    "full_name": "P. Cook",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328509600",
                    "id": 37328509600,
                    "full_name": "D. Heidel",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37388881900",
                    "id": 37388881900,
                    "full_name": "M. Immediato",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272650100",
                    "id": 37272650100,
                    "full_name": "K. Jenkins",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Chip performance, power, noise, and clock synchronization are becoming formidable challenges as microprocessor performance moves into the GHz regime and beyond. Interlocked pipelined CMOS (IPCMOS), an asynchronous clocking technique, helps address these challenges. This paper shows how a typical block (e.g., Block D) is interlocked with all the blocks with which it interacts. In the forward direction, dedicated Valid signals emulate the worst-case path through each driving block and thus determine when data can be latched within the typical block. In the reverse direction, Acknowledge signals indicate that data has been received by the subsequent blocks and that new data may be processed within the typical block. In this interlocked approach local clocks are generated only when there is an operation to perform.",
        "article_number": 839786,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839786",
        "html_url": "https://ieeexplore.ieee.org/document/839786/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 292,
        "citing_paper_count": 35,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "Clocks",
                    "Latches",
                    "CMOS technology",
                    "Logic",
                    "Switching circuits",
                    "Circuit noise",
                    "Synchronization",
                    "Microprocessors",
                    "Signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839786/",
        "end_page": 293.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839787",
        "cat_title": "Logic and Systems",
        "cat_num": 17,
        "title": "A dynamic voltage scaled microprocessor system",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 112,
        "authors": {
            "authors": [
                {
                    "affiliation": "Berkeley Wireless Res. Center, California Univ., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350047200",
                    "id": 37350047200,
                    "full_name": "T. Burd",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267177000",
                    "id": 37267177000,
                    "full_name": "T. Pering",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449274600",
                    "id": 37449274600,
                    "full_name": "A. Stratakos",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280909600",
                    "id": 37280909600,
                    "full_name": "R. Brodersen",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The microprocessor system in portable electronic devices often has a time-varying computational load which is comprised of: (1) compute-intensive and low-latency processes, (2) background and high-latency processes, and (3) system idle. The key design objectives for the processor systems in these applications are providing the highest possible peak performance for the compute-intensive code (e.g., handwriting recognition, image decompression) while maximizing the battery life for the remaining low performance periods. If clock frequency and supply voltage are dynamically varied in response to computational load demands, then energy consumed per process can be reduced for the low computational periods, while retaining peak performance when required. This strategy, which achieves the highest possible energy efficiency for time-varying computational loads, is called dynamic voltage scaling (DVS).",
        "article_number": 839787,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839787",
        "html_url": "https://ieeexplore.ieee.org/document/839787/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 294,
        "citing_paper_count": 168,
        "citing_patent_count": 15,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic voltage scaling",
                    "Microprocessors",
                    "Portable computers",
                    "Time varying systems",
                    "High performance computing",
                    "Handwriting recognition",
                    "Batteries",
                    "Clocks",
                    "Frequency",
                    "Energy efficiency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839787/",
        "end_page": 295.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839788",
        "cat_title": "Logic and Systems",
        "cat_num": 17,
        "title": "Clock-powered CMOS VLSI graphics processor for embedded display controller application",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 113,
        "authors": {
            "authors": [
                {
                    "affiliation": "Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087967070",
                    "id": 37087967070,
                    "full_name": "Athas",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282968900",
                    "id": 37282968900,
                    "full_name": "N. Tzartzanis",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439316400",
                    "id": 37439316400,
                    "full_name": "W. Mao",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087969396",
                    "id": 37087969396,
                    "full_name": "R. Lai",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431432900",
                    "id": 37431432900,
                    "full_name": "K. Chong",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432899100",
                    "id": 37432899100,
                    "full_name": "L. Peterson",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349596600",
                    "id": 37349596600,
                    "full_name": "M. Bolotski",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This paper describes a 16 b clock-powered microprocessor that dissipates only 2.9 mW at 15.8 MHz from laboratory measurements. Clock-powered logic (CPL) has been developed as a new approach for designing and building low-power VLSI systems. In CPL, the clock signals serve as a source of ac power for the large on-chip capacitive loads. By exploiting adiabatic charging and an energy conserving clock driver, it is possible to build ultra-low-power CMOS processors with this approach. Previously, a CPL processor was demonstrated in a 0.5 /spl mu/m n-well CMOS process. Laboratory measurements confirmed that it was possible and practical to recover and reuse large amounts (upwards of 80%) of the on-chip capacitive energy for a 16 b pipelined general-purpose CMOS processor. The measurements and simulation data analysis also pointed out some of the shortcomings of the original design approach which limited the speed, voltage scalability, and robustness of the processor.",
        "article_number": 839788,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839788",
        "html_url": "https://ieeexplore.ieee.org/document/839788/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 296,
        "citing_paper_count": 5,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "CMOS process",
                    "Very large scale integration",
                    "Graphics",
                    "Displays",
                    "Laboratories",
                    "Microprocessors",
                    "CMOS logic circuits",
                    "Logic design",
                    "Buildings"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839788/",
        "end_page": 297.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839789",
        "cat_title": "Logic and Systems",
        "cat_num": 17,
        "title": "A variable-frequency parallel I/O interface with adaptive power supply regulation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 114,
        "authors": {
            "authors": [
                {
                    "affiliation": "Comput. Syst. Lab., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087146410",
                    "id": 37087146410,
                    "full_name": "Gu-Yeon Wei",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184077",
                    "id": 37087184077,
                    "full_name": "Jaeha Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334718200",
                    "id": 37334718200,
                    "full_name": "D. Liu",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331554300",
                    "id": 37331554300,
                    "full_name": "S. Sidiropoulos",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270364000",
                    "id": 37270364000,
                    "full_name": "M. Horowitz",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Adaptive power supply regulation reduces power dissipation in DSP and microprocessor cores. A technique extends this concept to a high-performance parallel input/output (I/O) interface. An inverter, used as the basic delay element in the core of a dual-loop delay-locked loop (DLL), has delay controlled by the supply voltage. This control voltage is replicated by a high-efficiency switching supply to power the rest of the interface and to maximize energy-efficient operation.",
        "article_number": 839789,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839789",
        "html_url": "https://ieeexplore.ieee.org/document/839789/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 298,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Power supplies",
                    "Delay",
                    "Regulators",
                    "Clocks",
                    "Transmitters",
                    "Circuit testing",
                    "Inverters",
                    "Frequency",
                    "Voltage control",
                    "Timing jitter"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839789/",
        "end_page": 299.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839790",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "A CMOS HDSL2 analog front-end",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 115,
        "authors": {
            "authors": [
                {
                    "affiliation": "Level One Commun. Inc., Sacramento, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449645600",
                    "id": 37449645600,
                    "full_name": "A. Gattani",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344212600",
                    "id": 37344212600,
                    "full_name": "D. Cline",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276290900",
                    "id": 37276290900,
                    "full_name": "P. Hurst",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449646300",
                    "id": 37449646300,
                    "full_name": "P. Mosinskis",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "HDSL2 is the second generation of High-bit-rate Digital Subscriber Line service. ANSI HDSL2 standard requires full duplex transmission with a symmetric payload of 1.544 Mb/s over the full Carrier Serving Area (9 kft, with noise) on a single twisted pair, i.e., same level of service and performance that the traditional HDSL provides over two twisted pairs. There is also tremendous interest in the industry to provide variable rate service over longer cable lengths. HDSL2 transmission spectrums provide robust performance in a mixed crosstalk environment and are spectrally compatible with other services like ADSL, HDSL, T1, etc. The Upstream (US) and Downstream (DS) spectrums overlap and deliver over 16.5 dBm transmit power to the line. This requires the HDSL2 Analog Front-End (AFE) to process a large echo signal along with a weak receive signal.",
        "article_number": 839790,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839790",
        "html_url": "https://ieeexplore.ieee.org/document/839790/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 302,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Band pass filters",
                    "Crosstalk",
                    "Passband",
                    "Bandwidth",
                    "Echo cancellers",
                    "Forward error correction",
                    "Sampling methods",
                    "Signal processing",
                    "Analog circuits",
                    "Digital signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839790/",
        "end_page": 303.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839791",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "A broadband high-voltage SLIC for a splitter- and transformer-less combined ADSL-Lite/POTS linecard",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 116,
        "authors": {
            "authors": [
                {
                    "affiliation": "Infineon Technol. Microelectron. Design Centers, Villach, Austria",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37332309000",
                    "id": 37332309000,
                    "full_name": "B. Zojer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352483700",
                    "id": 37352483700,
                    "full_name": "R. Koban",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449686800",
                    "id": 37449686800,
                    "full_name": "J. Pichler",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Today, data transmission over telephone wires requires installation of costly and bulky hardware in the central office: linedriver, codec and DSP as well as analog filters and transformers add to the plain old telephone system (POTS). This is due to the different demands of voice and data on the system. While voice line interfaces (SLICs) with integrated ringing must handle voltages up to 150 V, data transmission according to the ADSL-Lite standard requires processing of signals up to 550 kHz at harmonic distortions below -60 dB. Integration of both line interfaces into one single chip allows attractive system solutions, and so the goal is to combine the high-voltage and high-frequency demands into one IC (B-SLIC). This is the key device for realizing the compact integrated voice/data (IVD) linecard architecture, containing only four different ICs. Transformers, analog filters and relays are completely avoided.",
        "article_number": 839791,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839791",
        "html_url": "https://ieeexplore.ieee.org/document/839791/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 304,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Data communication",
                    "Telephony",
                    "Filters",
                    "Transformers",
                    "Wires",
                    "Hardware",
                    "Central office",
                    "Codecs",
                    "Digital signal processing",
                    "Signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839791/",
        "end_page": 305.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839792",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "A gigabit transceiver chip set for UTP CAT-6 cables in digital CMOS technology",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 117,
        "authors": {
            "authors": [
                {
                    "affiliation": "DSP & VLSI Syst. Res. Dept., AT&T Bell Labs., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328084700",
                    "id": 37328084700,
                    "full_name": "K. Azadet",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087146874",
                    "id": 37087146874,
                    "full_name": "Meng-Lin Yu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356118800",
                    "id": 37356118800,
                    "full_name": "P. Larsson",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356461100",
                    "id": 37356461100,
                    "full_name": "D. Inglis",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "1000BASE-T is a standard defining a 1 Gb/s Ethernet physical layer based on PAM-5 signalling, using bi-directional (full-duplex) transmission on four pairs of UTP Category 5, in order to re-use the already existing horizontal cabling infrastructure. Because of the use of full-duplex transmission over four pairs (due to CAT-5 100 MHz bandwidth limitations), this approach requires echo and near-end cross-talk (NEXT) cancellation. The monolithic integration of this system is challenging. An alternative approach is to use Category-6 cables which offer a bandwidth specified up to 250 MHz. This work is based on full-duplex 1 Gb/s transmission on 4 pairs of CAT-6 cabling, where each pair is used in uni-directional fashion (2 pairs 500 Mb/s transmit, 2 pairs 500 Mb/s receive, avoiding the need for echo cancellation. The measured frequency response of a CAT-6 cable compared to CAT-5 is shown (both are scaled to worst-case envelopes). The line code chosen here is the same as in the 1000BASE-T standard, 5-level PAM modulation, but at twice the baud-rate (250 M baud instead of 125 M baud) thus achieving 500 Mb/s on each pair instead of 250 Mb/s as in CAT-5. The paper shows the overall system block diagram. For simplicity the test-chip contains only one transmitter/receiver (2 pairs)-a complete gigabit transceiver is obtained by using two test chips.",
        "article_number": 839792,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839792",
        "html_url": "https://ieeexplore.ieee.org/document/839792/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 306,
        "citing_paper_count": 5,
        "citing_patent_count": 39,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Transceivers",
                    "Cables",
                    "Bandwidth",
                    "Testing",
                    "Ethernet networks",
                    "Physical layer",
                    "Bidirectional control",
                    "Monolithic integrated circuits",
                    "Echo cancellers",
                    "Frequency measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839792/",
        "end_page": 307.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839793",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "A 3 V low-power 0.25 /spl mu/m CMOS 100 Mb/s receiver for Fast Ethernet",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 118,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., AT&T Bell Labs., Allentown, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273887600",
                    "id": 37273887600,
                    "full_name": "O. Shoaei",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266726600",
                    "id": 37266726600,
                    "full_name": "A. Shoval",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449262900",
                    "id": 37449262900,
                    "full_name": "R. Leonowich",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A transceiver with excellent performance was recently reported. However, a higher level of integration for multi-channel transceivers for switch application and also for battery-operated laptop markets demands a device with a much lower power consumption with no performance degradation. This AGC and equalizer architecture and circuits address this demand for a low-power transceiver.",
        "article_number": 839793,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839793",
        "html_url": "https://ieeexplore.ieee.org/document/839793/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 308,
        "citing_paper_count": 2,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Ethernet networks",
                    "Resistors",
                    "Feedback loop",
                    "Parasitic capacitance",
                    "Transceivers",
                    "Frequency",
                    "Capacitors",
                    "Feedback circuits",
                    "MOSFETs",
                    "Circuit optimization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839793/",
        "end_page": 309.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839794",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "A mixed-signal DFE/FFE receiver for 100Base-TX applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 119,
        "authors": {
            "authors": [
                {
                    "affiliation": "Level One Commun. Inc., Sacramento, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087878549",
                    "id": 37087878549,
                    "full_name": "N.P. Kelly",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433689700",
                    "id": 37433689700,
                    "full_name": "D.L. Ray",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087875541",
                    "id": 37087875541,
                    "full_name": "D.W. Vogel",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Several 100Base-TX receivers have been built with DFE and FFE functions implemented in DSP. These implementations tend to be large in area and high in power. In addition, the large amount of digital logic switching at high speeds can lead to EMI issues. Finally, since a finite resolution must be chosen in a DSP implementation, noise immunity is reduced due to quantization noise. This chip uses mixed-signal techniques to implement the DFE and FFE functions of a 100BASE-TX receiver. The 100BASE-TX receiver uses a switched-capacitor, fixed coefficient FFE to cancel precursor ISI and create the timing function, a mixed-signal current-summing fully adaptive DFE to cancel post-cursor ISI, a fast offset cancellation tap to cancel baseline wander, and a coarse comparator to make decisions. Timing information, extracted from the received signal, is input to a digital signal processing (DSP) engine which emulates a second-order phase-locked loop (PLL) function. The function includes both proportional and integral representations of the timing information. A phase-interpolating PLL generates the recovered clock from the output of the DSP engine.",
        "article_number": 839794,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839794",
        "html_url": "https://ieeexplore.ieee.org/document/839794/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 310,
        "citing_paper_count": 11,
        "citing_patent_count": 32,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Timing",
                    "Phase locked loops",
                    "Noise reduction",
                    "Noise cancellation",
                    "Intersymbol interference",
                    "Engines",
                    "Logic",
                    "Electromagnetic interference",
                    "Digital signal processing chips"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839794/",
        "end_page": 311.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839795",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "CMOS 125 MHz fiber/TP media converter with auto offset cancellation post amplifier and pre-emphasis LED driver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 120,
        "authors": {
            "authors": [
                {
                    "affiliation": "Allayer Technol. Corp., San Jose, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087874183",
                    "id": 37087874183,
                    "full_name": "J.-C.S. Shieh",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087173521",
                    "id": 37087173521,
                    "full_name": "Jun Cao",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087660571",
                    "id": 37087660571,
                    "full_name": "Cheng-Chung Shih",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 125 MHz 100Base-TX/100Base-FX media converter (TFMC) in 0.5 /spl mu/m CMOS technology supports both 100SX and 100LX transfer modes with a maximum distance of 3 km. The converter has built-in redundancy that enables reliable fiber optic communication. The chip features an integrated auto-offset cancellation post amplifier and a pre-emphasis LED driver.",
        "article_number": 839795,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839795",
        "html_url": "https://ieeexplore.ieee.org/document/839795/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 312,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Light emitting diodes",
                    "Driver circuits",
                    "Optical amplifiers",
                    "CMOS technology",
                    "Signal detection",
                    "Redundancy",
                    "Optical signal processing",
                    "Delay",
                    "Low pass filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839795/",
        "end_page": 313.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839796",
        "cat_title": "Wireline Communications",
        "cat_num": 18,
        "title": "A combined 10/125 Mbaud twisted-pair line driver with programmable performance/power features",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 121,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Allentown, PA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37266726600",
                    "id": 37266726600,
                    "full_name": "A. Shoval",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273887600",
                    "id": 37273887600,
                    "full_name": "O. Shoaei",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449262900",
                    "id": 37449262900,
                    "full_name": "R. Leonowich",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With shrinking supply voltages and portable local area networks (LANs) becoming more prevalent, it is becoming essential to implement transceivers dissipating minimal power. One important aspect of a transceiver is the twisted-pair driver. For 10/100 Ethernet, a typical push-pull driver can be implemented drawing 10 mA in 100Base-TX mode and 32 mA in 10Base-T mode. However, such a driver is difficult to implement using supplies lower than 3.3 V. Here, a driver is implemented in 3.3 V with the anticipation that the architecture is applicable below 3.3 V. Mechanisms allow for lower power dissipation options as a trade-off for performance.",
        "article_number": 839796,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839796",
        "html_url": "https://ieeexplore.ieee.org/document/839796/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 314,
        "citing_paper_count": 1,
        "citing_patent_count": 24,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Finite impulse response filter",
                    "Driver circuits",
                    "Power dissipation",
                    "Linearity",
                    "Pulse shaping methods",
                    "Pulse generation",
                    "Resistors",
                    "Harmonic distortion",
                    "Physical layer",
                    "Shape"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839796/",
        "end_page": 315.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839797",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "Chip-package co-design of a 5 GHz RF front-end for WLAN",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 122,
        "authors": {
            "authors": [
                {
                    "affiliation": "IMEC, Leuven, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274342300",
                    "id": 37274342300,
                    "full_name": "P. Wambacq",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274326100",
                    "id": 37274326100,
                    "full_name": "S. Donnay",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37298184800",
                    "id": 37298184800,
                    "full_name": "P. Pieters",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282160800",
                    "id": 37282160800,
                    "full_name": "W. Diels",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293737700",
                    "id": 37293737700,
                    "full_name": "K. Vaesen",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275708200",
                    "id": 37275708200,
                    "full_name": "W. De Raedt",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275277600",
                    "id": 37275277600,
                    "full_name": "E. Beyne",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37287673700",
                    "id": 37287673700,
                    "full_name": "M. Engels",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37344745100",
                    "id": 37344745100,
                    "full_name": "I. Bolsens",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Single-package integration of complete transceivers based on a thin-film MCM technology (MCM-D) with integrated passives is demonstrated with a 6.7/spl times/6.5 mm/sup 2/ single-package front-end. This front-end includes the RF blocks and two RF bandpass filters of a 5 GHz WLAN receiver.",
        "article_number": 839797,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839797",
        "html_url": "https://ieeexplore.ieee.org/document/839797/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 318,
        "citing_paper_count": 17,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Wireless LAN",
                    "Inductors",
                    "Band pass filters",
                    "Capacitors",
                    "Dielectric substrates",
                    "Conducting materials",
                    "CMOS technology",
                    "Voltage-controlled oscillators",
                    "Transceivers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839797/",
        "end_page": 319.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839798",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "5 GHz CMOS radio transceiver front-end chipset",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 123,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bell Lab., Lucent Technol., Holmdel, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087477614",
                    "id": 37087477614,
                    "full_name": "Ting-Ping Liu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425911900",
                    "id": 37425911900,
                    "full_name": "E. Westerwick",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088118222",
                    "id": 37088118222,
                    "full_name": "N. Rohani",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087151279",
                    "id": 37087151279,
                    "full_name": "Ran-Hong Yan",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 5 GHz CMOS radio transceiver front-end chipset for wireless LAN applications incorporates the direct conversion architecture and is implemented in 0.25 /spl mu/m CMOS. The 3 V receiver and transmitter dissipate 114 mW and 120 mW, respectively. External RF band-select filters, a frequency synthesizer and a power amplifier complete the radio front-end. The differential circuit topology is employed throughout both the receiver and transmitter circuits to minimize undesired coupling, especially leakage of the local oscillator (LO) through the mixers to the antenna, as this causes DC offset which corrupts the desired low-frequency signal.",
        "article_number": 839798,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839798",
        "html_url": "https://ieeexplore.ieee.org/document/839798/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 320,
        "citing_paper_count": 17,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio transceivers",
                    "Receivers",
                    "Radio transmitters",
                    "Wireless LAN",
                    "Radio frequency",
                    "Filters",
                    "Frequency synthesizers",
                    "Power amplifiers",
                    "Radiofrequency amplifiers",
                    "Circuit topology"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839798/",
        "end_page": 321.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839799",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "A 2 V 5.1-5.8 GHz image-reject receiver with wide dynamic range",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 124,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449647000",
                    "id": 37449647000,
                    "full_name": "J. Maligeorgos",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275477100",
                    "id": 37275477100,
                    "full_name": "J. Long",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 5-6 GHz image-reject receiver IC implemented in 0.5 /spl mu/m 25 GHz silicon bipolar technology draws 20 mA from a 2 V supply. The image rejection obtainable with this IC is sufficient to eliminate the off-chip interstage RF filter in a heterodyne receiver, thereby simplifying packaging requirements and decreasing costs. The methods used here that make this design possible are: regenerative frequency doubling, I-Q phase error compensation and RF interstage coupling. Low-voltage circuit topologies are used throughout to minimize power consumption and ensure compatibility with deep sub-micron CMOS (baseband) ASICs operating from low-voltage supplies.",
        "article_number": 839799,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839799",
        "html_url": "https://ieeexplore.ieee.org/document/839799/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 322,
        "citing_paper_count": 15,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic range",
                    "Radio frequency",
                    "Bipolar integrated circuits",
                    "Silicon",
                    "Radiofrequency integrated circuits",
                    "Filters",
                    "Integrated circuit packaging",
                    "Costs",
                    "Error compensation",
                    "Coupling circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839799/",
        "end_page": 323.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839800",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "Low-cost 60 GHz-band antenna-integrated transmitter/receiver modules utilizing multi-layer low-temperature co-fired ceramic technology",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 125,
        "authors": {
            "authors": [
                {
                    "affiliation": "Kansai Electron. Res. Labs., NEC Corp., Shiga, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274852300",
                    "id": 37274852300,
                    "full_name": "K. Maruhashi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274848800",
                    "id": 37274848800,
                    "full_name": "M. Ito",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275235400",
                    "id": 37275235400,
                    "full_name": "L. Desclos",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300219800",
                    "id": 37300219800,
                    "full_name": "K. Ikuina",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088632511",
                    "id": 37088632511,
                    "full_name": "N. Senba",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37290899700",
                    "id": 37290899700,
                    "full_name": "N. Takahashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274862400",
                    "id": 37274862400,
                    "full_name": "K. Ohata",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "These millimeter-wave multi-chip modules (MCMs) carry MMICs flip-chip mounted on a low-temperature co-fired ceramic (LTCC) substrate with an integrated antenna. The LTCC technology combining thick film printing technique is widely used for low-cost, high-volume applications, but is limited to a low-frequency operation <30 GHz. This is due mainly to relatively high dielectric loss and low pattern resolution. To overcome these difficulties and to realize low-cost MCMs, the MCM includes several new concepts.",
        "article_number": 839800,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839800",
        "html_url": "https://ieeexplore.ieee.org/document/839800/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 324,
        "citing_paper_count": 25,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Receiving antennas",
                    "Transmitting antennas",
                    "Transmitters",
                    "Dielectric substrates",
                    "Dielectric losses",
                    "Millimeter wave technology",
                    "MMICs",
                    "Ceramics",
                    "Thick films",
                    "Printing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839800/",
        "end_page": 325.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839801",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "76 Hz automotive radar chipset with stabilizing method for face-down high-frequency circuits",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 126,
        "authors": {
            "authors": [
                {
                    "affiliation": "Fujitsu Labs. Ltd., Atsugi, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086974166",
                    "id": 37086974166,
                    "full_name": "Y. Watanabe",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267175800",
                    "id": 37267175800,
                    "full_name": "T. Hirose",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088120476",
                    "id": 37088120476,
                    "full_name": "H. Uchino",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285189800",
                    "id": 37285189800,
                    "full_name": "Y. Ohashi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37286993400",
                    "id": 37286993400,
                    "full_name": "S. Aoki",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086646976",
                    "id": 37086646976,
                    "full_name": "Y. Aoki",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300307700",
                    "id": 37300307700,
                    "full_name": "N. Okubo",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Intelligent transport systems (ITS) is a new field of electronics for the coming century. Automotive radar is one of the biggest challenges among them. The frequency allocated for automotive radar is 76 GHz in US, Europe, and Japan. Due to the short wavelength of the radar, several difficulties arise for commercial use. Technologies for cost reduction are required even for the high-frequency applications. A circuit design method for low cost 76 GHz radar chipsets is described here.",
        "article_number": 839801,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839801",
        "html_url": "https://ieeexplore.ieee.org/document/839801/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 326,
        "citing_paper_count": 1,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Automotive engineering",
                    "Radar",
                    "Frequency",
                    "Costs",
                    "Packaging",
                    "Power transmission lines",
                    "Proximity effect",
                    "Distributed parameter circuits",
                    "Coplanar transmission lines",
                    "Resistors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839801/",
        "end_page": 327.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839802",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "Wireless interconnection in a CMOS IC with integrated antennas",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 127,
        "authors": {
            "authors": [
                {
                    "affiliation": "Florida Univ., Gainesville, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273517300",
                    "id": 37273517300,
                    "full_name": "B. Floyd",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089063036",
                    "id": 37089063036,
                    "full_name": "K. Kim",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085913995",
                    "id": 37085913995,
                    "full_name": "O. Kenneth",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Improved RF capability and projected increase in die size for CMOS circuits lead to the concept of wireless communications within and between chips. A potential application is wireless clock distribution, proposed as an alternative interconnect system capable of distributing high frequency clock signals at the speed of light using microwaves. The wireless clock distribution system consists of a clock transmitter, located on or off chip, broadcasting a microwave global clock signal at frequencies greater than 15 GHz, and a grid of integrated clock receivers. The global clock signal is received using an integrated dipole antenna. The signal is then amplified using a low-noise amplifier (LNA), frequency divided down to the local clock frequency, buffered, and distributed to provide local clock signals. This IC operating at 7.4 GHz, which integrates antennas and necessary receiver circuits in 0.25 /spl mu/m CMOS with five metal layers on p-substrates, is a first step towards realizing such a system.",
        "article_number": 839802,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839802",
        "html_url": "https://ieeexplore.ieee.org/document/839802/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 328,
        "citing_paper_count": 29,
        "citing_patent_count": 9,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS integrated circuits",
                    "Clocks",
                    "Integrated circuit interconnections",
                    "Dipole antennas",
                    "Receiving antennas",
                    "Frequency conversion",
                    "Radio frequency",
                    "Wireless communication",
                    "Transmitters",
                    "Broadcasting"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839802/",
        "end_page": 329.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839803",
        "cat_title": "Tech. Directions: High-Frequency Wireless",
        "cat_num": 19,
        "title": "Electromagnetically shielded high-Q CMOS-compatible copper inductors",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 128,
        "authors": {
            "authors": [
                {
                    "affiliation": "Cornell Univ., Ithaca, NY, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087204068",
                    "id": 37087204068,
                    "full_name": "Hongrui Jiang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37434396500",
                    "id": 37434396500,
                    "full_name": "J.-L.A. Yeh",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087272276",
                    "id": 37087272276,
                    "full_name": "Ye Wang",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088069322",
                    "id": 37088069322,
                    "full_name": "Norman Tien",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "On-chip inductors are valuable components in radio-frequency (RF) circuits, which find widespread applications in wireless communication. The performance of current on-chip spiral inductors generally suffers from low quality factor (Q), the detrimental coupling between the device and its ambient via the silicon substrate, and the lack of a good RF ground plane because of the lossy substrate. A solution to these issues is to build a suspended spiral inductor over a cavity whose bottom plane and side-walls are metallized. The deep cavity can dramatically reduce the electromagnetic coupling and the parasitic capacitance between the inductor and the substrate, increasing Q and the self-resonant frequency.",
        "article_number": 839803,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839803",
        "html_url": "https://ieeexplore.ieee.org/document/839803/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 330,
        "citing_paper_count": 17,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Copper",
                    "Inductors",
                    "Radio frequency",
                    "Spirals",
                    "Wireless communication",
                    "Performance loss",
                    "Q factor",
                    "Coupling circuits",
                    "Silicon",
                    "Metallization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839803/",
        "end_page": 331.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839804",
        "cat_title": "Oversampling Converters",
        "cat_num": 20,
        "title": "A DC measurement IC with 130 nV/sub pp/ noise in 10 Hz",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 129,
        "authors": {
            "authors": [
                {
                    "affiliation": "Crystal Ind. & Commun. Div., Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293875900",
                    "id": 37293875900,
                    "full_name": "A. Thomsen",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087378333",
                    "id": 37087378333,
                    "full_name": "E. de Angel",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087377515",
                    "id": 37087377515,
                    "full_name": "S.X. Wu",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087378228",
                    "id": 37087378228,
                    "full_name": "A. Amar",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087209463",
                    "id": 37087209463,
                    "full_name": "Lei Wang",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087068736",
                    "id": 37087068736,
                    "full_name": "Wai Lee",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A CMOS DC measurement IC surpasses the noise performance of prior-art integrated systems. The instrumentation amplifier surpasses commercially-available stand-alone inamp solutions in 0.1 to 10 Hz noise performance. It is targeted for bridge transducer measurements where signal levels are typically of the order of a few mV. Low noise is crucial at these signal levels. In prior-art, integrated DC measurement systems the wideband noise of the instrumentation amplifier is sampled directly without anti-aliasing and thus noise performance is sacrificed for a simpler interface between amplifier and modulator. This article shows a block diagram of the IC consisting of a programmable gain instrumentation amplifier followed by a 4th-order /spl Delta//spl Sigma/ modulator, a programmable decimation filter, and a 3-wire serial interface. The inamp uses the multipath feedforward architecture that offers flexibility in low frequency applications because it separates the low frequency signal path from the high frequency path designed for stability. The architecture is modified to reduce the offset introduced by the second stage of the amplifier. It is also modified according to the reduced bandwidth requirements in the DC measurement application. Special attention is given the chopper stabilization.",
        "article_number": 839804,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839804",
        "html_url": "https://ieeexplore.ieee.org/document/839804/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 334,
        "citing_paper_count": 4,
        "citing_patent_count": 33,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Integrated circuit noise",
                    "Broadband amplifiers",
                    "Instruments",
                    "Frequency",
                    "Noise measurement",
                    "CMOS integrated circuits",
                    "Bridges",
                    "Transducers",
                    "Noise level",
                    "Delta modulation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839804/",
        "end_page": 335.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839805",
        "cat_title": "Oversampling Converters",
        "cat_num": 20,
        "title": "A 2.5 MSample/s multi-bit /spl Delta//spl Sigma/ CMOS ADC with 95 dB SNR",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 130,
        "authors": {
            "authors": [
                {
                    "affiliation": "Katholieke Univ., Leuven, Heverlee, Belgium",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37398800300",
                    "id": 37398800300,
                    "full_name": "Y. Geerts",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274261800",
                    "id": 37274261800,
                    "full_name": "M. Steyaert",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275189100",
                    "id": 37275189100,
                    "full_name": "W. Sansen",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "/spl Delta//spl Sigma/ A/D converters combine high resolution and high speed. A significant improvement in performance is achieved by employing a multi-bit quantizer. However, the linearity requirements for the DAC in the feedback loop are severe. To relax these requirements, dynamic element matching (DEM) techniques such as data weighted averaging (DWA) are used, converting noise and distortion introduced by the non-ideal DAC into a noise shaped error. These DEM techniques require an additional digital block in the feedback loop of the converter to scramble the used unity elements in each clock period. The delay introduced in the feedback loop by this block imposes a limit on the maximum clock frequency of the converter. Here, implementation of the DWA algorithm is optimized for high-speed converters, resulting in a 2.5MSample/s 16b A/D converter in a 0.65 /spl mu/m CMOS technology operating at 60 MHz clock speed.",
        "article_number": 839805,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839805",
        "html_url": "https://ieeexplore.ieee.org/document/839805/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 336,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Capacitance",
                    "Switches",
                    "Feedback loop",
                    "Delay",
                    "Multi-stage noise shaping",
                    "CMOS technology",
                    "Output feedback",
                    "Timing",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839805/",
        "end_page": 337.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839806",
        "cat_title": "Oversampling Converters",
        "cat_num": 20,
        "title": "A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 131,
        "authors": {
            "authors": [
                {
                    "affiliation": "AKM Semicond., San Diego, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300226000",
                    "id": 37300226000,
                    "full_name": "I. Fujimori",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330059100",
                    "id": 37330059100,
                    "full_name": "L. Longo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355066900",
                    "id": 37355066900,
                    "full_name": "A. Hairapetian",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38016407300",
                    "id": 38016407300,
                    "full_name": "K. Seiyama",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449653500",
                    "id": 37449653500,
                    "full_name": "S. Kosic",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088067418",
                    "id": 37088067418,
                    "full_name": "J. Cao",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088066504",
                    "id": 37088066504,
                    "full_name": "Shu-Iap Chan",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 16b, 2.5 MHz output rate ADC is intended for xDSL and high-speed instrumentation applications. A fourth-order cascaded /spl Delta//spl Sigma/ modulator (/spl Delta//spl Sigma/M) operating at 20 MHz employs multibit quantization and dynamic element matching (DEM) to make all quantization noise contributions negligible at an oversampling ratio (OSR) of eight. The ADC achieves 90 dB signal-to-noise ratio (SNR) in a 1.25 MHz bandwidth, and 102 dB spurious free dynamic range (SFDR) with 270 mW dissipation.",
        "article_number": 839806,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839806",
        "html_url": "https://ieeexplore.ieee.org/document/839806/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 338,
        "citing_paper_count": 0,
        "citing_patent_count": 6,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Noise shaping",
                    "Semiconductor device noise",
                    "Signal to noise ratio",
                    "Circuit noise",
                    "Quantization",
                    "Large Hadron Collider",
                    "Bandwidth",
                    "Dynamic range",
                    "Clocks"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839806/",
        "end_page": 339.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839807",
        "cat_title": "Oversampling Converters",
        "cat_num": 20,
        "title": "A 10.7 MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 132,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355157700",
                    "id": 37355157700,
                    "full_name": "E. van der Zwan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275489300",
                    "id": 37275489300,
                    "full_name": "K. Philips",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37408893100",
                    "id": 37408893100,
                    "full_name": "C. Bastiaansen",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This analog-to-digital converter digitizes a radio signal at a 10.7 MHz intermediate frequency (IF) using integrated quadrature mixing and /spl Sigma//spl Delta/ modulation. The paper shows a block diagram of a highly-integrated AM/FM radio receiver. The IF A/D conversion and digital filtering, demodulation and further signal processing can be integrated on a single CMOS IC. The radio front-end mixes both AM and FM signals to 10.7 MHz IF, so that the A/D conversion is shared. A single channel filter is used, selecting one 200 kHz FM channel. For AM, over 20 channels pass through this filter, resulting in high dynamic range of the IF signal. When the radio is tuned to a weak AM radio station, strong neighboring channels should not introduce disturbance of the weak signal. This multi-channel aspect for AM puts severe requirements on the automatic gain control (AGC) amplifier and A/D converter in terms of noise, intermodulation and crossmodulation distortion.",
        "article_number": 839807,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839807",
        "html_url": "https://ieeexplore.ieee.org/document/839807/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 340,
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Frequency modulation",
                    "Analog-digital conversion",
                    "RF signals",
                    "Frequency conversion",
                    "Digital modulation",
                    "Receivers",
                    "Digital filters",
                    "Filtering",
                    "Demodulation",
                    "Digital signal processing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839807/",
        "end_page": 341.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839808",
        "cat_title": "Oversampling Converters",
        "cat_num": 20,
        "title": "A two-path bandpass /spl Sigma//spl Delta/ modulator with extended noise shaping",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 133,
        "authors": {
            "authors": [
                {
                    "affiliation": "Center for Integrated Syst., Stanford Univ., CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275784400",
                    "id": 37275784400,
                    "full_name": "A. Tabatabaei",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37649331200",
                    "id": 37649331200,
                    "full_name": "K. Kaviani",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275768700",
                    "id": 37275768700,
                    "full_name": "B. Wooley",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The proliferation of communications applications stimulates interest in digitizing bandpass signals with bandwidths of several MHz at intermediate frequencies above 10 MHz. This multistage oversampling modulator combines lowpass and bandpass stages to achieve an extended dynamic range at low oversampling ratios. An experimental prototype of the architecture integrated in 0.25 /spl mu/m CMOS achieves 75 dB dynamic range for 2 MHz signal bandwidth at 16 MHz IF.",
        "article_number": 839808,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839808",
        "html_url": "https://ieeexplore.ieee.org/document/839808/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 342,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delta modulation",
                    "Noise shaping",
                    "Dynamic range",
                    "Quantization",
                    "Noise cancellation",
                    "Frequency",
                    "Bandwidth",
                    "Digital modulation",
                    "Prototypes",
                    "Noise figure"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839808/",
        "end_page": 343.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839809",
        "cat_title": "Oversampling Converters",
        "cat_num": 20,
        "title": "A 120 dB multi-bit SC audio DAC with second-order noise shaping",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 134,
        "authors": {
            "authors": [
                {
                    "affiliation": "Cirrus Logic, Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087220551",
                    "id": 37087220551,
                    "full_name": "Xue-Mei Gong",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272269600",
                    "id": 37272269600,
                    "full_name": "E. Gaalaas",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431607500",
                    "id": 37431607500,
                    "full_name": "M. Alexander",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448198000",
                    "id": 37448198000,
                    "full_name": "D. Hester",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088067206",
                    "id": 37088067206,
                    "full_name": "E. Walburger",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088063501",
                    "id": 37088063501,
                    "full_name": "J. Bian",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 24 b consumer audio formats such as DVD-A make low-cost, high-performance audio converters essential. Multi-bit /spl Sigma//spl Delta/ modulators are the preferred choice for converters achieving high performance, especially in DACs. Compared with continuous-time, current mode DACs, a SC architecture provides significantly higher clock-jitter tolerance and eliminates inter-symbol interference. The performance of conventional 1 b SC DACs is limited by severe post-filtering needs and constrained signal swings due to poor modulator stability. The relaxed filtering needs and better modulator stability of a multi-bit approach make the multi-bit DAC an attractive alternative. However, nonlinearity caused by sampling element mismatch must be overcome to produce a low-distortion device. Second-order dynamic element matching (DEM) is used to address the nonlinearity issue. The second-order DEM technique used here is an improvement on the second-order data weighted averaging (2DWA) DEM technique reported previously. The DAC using this DEM achieves 100 dB THD and -120dB integrated noise over 20 kHz band. The 9.4 mm/sup 2/ chip is fabricated in a 0.35 /spl mu/m DPTM CMOS process. The analog part operates on a 5 V supply and the digital part operates at both 3.3 V and 5 V. The chip consumes <200 mW when the digital part operates at 3.3 V.",
        "article_number": 839809,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839809",
        "html_url": "https://ieeexplore.ieee.org/document/839809/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 344,
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Noise shaping",
                    "Sampling methods",
                    "Clocks",
                    "Stability",
                    "Voltage",
                    "Low pass filters",
                    "Logic devices",
                    "Interference elimination",
                    "Interference constraints",
                    "Filtering"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839809/",
        "end_page": 345.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839810",
        "cat_title": "Mixed-Signal Techniques",
        "cat_num": 21,
        "title": "A mixed digital-analog 16 b microcontroller with 0.5 Mb flash memory, on-chip power supply, physical network interface, and 40 V I/O for automotive single-chip mechatronics",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 135,
        "authors": {
            "authors": [
                {
                    "affiliation": "Semicond. Products Sect., Motorola GmbH, Munchen, Germany",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37390593200",
                    "id": 37390593200,
                    "full_name": "J.W. Specks",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088039630",
                    "id": 37088039630,
                    "full_name": "P. Broderick",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088035172",
                    "id": 37088035172,
                    "full_name": "R. Erckert",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088039137",
                    "id": 37088039137,
                    "full_name": "H. Harb",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088035317",
                    "id": 37088035317,
                    "full_name": "J. Kruecken",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Automotive electronics are the driving force for real-time controller area networks (CAN) with up to 100 nodes in a future high-end vehicle. The mixed mechanical-electronic (mechatronic) control units in such a network require single-chip microsystems to achieve reliable cost-effective systems integration with a minimum number of components and interconnections. The mixed digital-analog microcontroller meets these mechatronic requirements. In addition to a complex 16 b flash programmable microcontroller, it includes a set of robust analog I/O peripherals such as voltage regulator, bus interface, and sensor interface with 40 V break-down, so that no external interface ICs are required.",
        "article_number": 839810,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839810",
        "html_url": "https://ieeexplore.ieee.org/document/839810/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 348,
        "citing_paper_count": 1,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital-analog conversion",
                    "Microcontrollers",
                    "Force control",
                    "Mechatronics",
                    "Automotive electronics",
                    "Vehicle driving",
                    "Control systems",
                    "Robustness",
                    "Voltage",
                    "Regulators"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839810/",
        "end_page": 349.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839811",
        "cat_title": "Mixed-Signal Techniques",
        "cat_num": 21,
        "title": "A 1 GHz portable digital delay-locked loop with infinite phase capture ranges",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 136,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089121145",
                    "id": 37089121145,
                    "full_name": "K. Minami",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433441900",
                    "id": 37433441900,
                    "full_name": "H. Yamaguchi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089103703",
                    "id": 37089103703,
                    "full_name": "T. Nakano",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088068628",
                    "id": 37088068628,
                    "full_name": "Y. Matsushima",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37448383200",
                    "id": 37448383200,
                    "full_name": "Y. Sumi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335823100",
                    "id": 37335823100,
                    "full_name": "T. Sato",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088068810",
                    "id": 37088068810,
                    "full_name": "H. Yamashida",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327285400",
                    "id": 37327285400,
                    "full_name": "M. Yamashina",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Delay-locked loops (DLLs) are widely used to align signal phases in many high-speed microprocessors and memories. Phase-locked loops (PLLs) are also used but their jitter is larger than that of DLLs, because DLLs have no jitter accumulation. However, conventional DLLs have design problems. One is that their phase capture ranges are limited, and another is that a special reset sequence is required. Dual DLL architectures are developed to overcome these problems. In these architectures, the latency from the input to the output, however, is lengthened to attain high resolution, because these architectures require a number of multiplexers between the DLL input and output ports. As a result, supply-noise induced jitter increases. To reduce the jitter, a portable digital DLL uses the following techniques: (1) a master-slave architecture, which achieves infinite phase capture ranges and eliminates the special reset requirement, (2) a wave synchronous latch circuit, which maintains high resolution, and (3) a dynamic phase detector, which improves phase comparison sensitivity.",
        "article_number": 839811,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839811",
        "html_url": "https://ieeexplore.ieee.org/document/839811/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 350,
        "citing_paper_count": 20,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delay",
                    "Jitter",
                    "Microprocessors",
                    "Phase locked loops",
                    "Multiplexing",
                    "Master-slave",
                    "Latches",
                    "Circuits",
                    "Phase detection",
                    "Detectors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839811/",
        "end_page": 351.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839812",
        "cat_title": "Mixed-Signal Techniques",
        "cat_num": 21,
        "title": "A 330 MHz low-jitter and fast-locking direct skew compensation DLL",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 137,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087142902",
                    "id": 37087142902,
                    "full_name": "Joo-Ho Lee",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087216519",
                    "id": 37087216519,
                    "full_name": "Seon-Ho Han",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087160867",
                    "id": 37087160867,
                    "full_name": "Hoi-Jun Yoo",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Modern high-speed systems operate at more than hundreds of MHz clock frequency using clock skew compensation techniques and source synchronization. In these high-speed systems, the jitter and phase difference of the DLL or PLL are critical in determining system operating frequency. The phase-locked loop (PLL) and delay-locked loop (DLL) are widely used to eliminate the clock skew in synchronous DRAM, Rambus DRAM, serial-link and high-speed interface applications. However, it is difficult to obtain both low jitter and adequate lock-on time using conventional DLL and PLL architectures because the analog DLL and PLL can generate a low-jitter clock signal with a narrow loop bandwidth at the expense of long lock-on time. The DLL and PLL still have non-negligible phase difference between reference and internal clocks. The phase difference comes from the mismatch between the charge and discharge current caused by V/sub DS/ difference in Charge Pump (CP) when the loop is locked. As an alternative, many open loop delay-line clock synchronization circuits such as SMD and RDL are used for SDRAM application because of lock-on in only 2 clock cycles. However, their phase difference (maximum phase difference=unit delay of delay line) is relatively large compared to that of the PLL or DLL.",
        "article_number": 839812,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839812",
        "html_url": "https://ieeexplore.ieee.org/document/839812/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 352,
        "citing_paper_count": 1,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Phase locked loops",
                    "Frequency synchronization",
                    "Jitter",
                    "Delay lines",
                    "Random access memory",
                    "Signal generators",
                    "Bandwidth",
                    "Charge pumps",
                    "Circuits"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839812/",
        "end_page": 353.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839813",
        "cat_title": "Mixed-Signal Techniques",
        "cat_num": 21,
        "title": "A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 138,
        "authors": {
            "authors": [
                {
                    "affiliation": "SynchroDesign Inc., Berkeley, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328729600",
                    "id": 37328729600,
                    "full_name": "D. Senderowicz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089142512",
                    "id": 37089142512,
                    "full_name": "S. Azuma",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37413971700",
                    "id": 37413971700,
                    "full_name": "H. Matsui",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280805800",
                    "id": 37280805800,
                    "full_name": "K. Hara",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300210700",
                    "id": 37300210700,
                    "full_name": "S. Kawama",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280811400",
                    "id": 37280811400,
                    "full_name": "Y. Ohta",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274543400",
                    "id": 37274543400,
                    "full_name": "M. Miyamoto",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300209500",
                    "id": 37300209500,
                    "full_name": "K. Iizuka",
                    "author_order": 8
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In direct sequence code division multiple access (DS-CDMA), matched filters calculate the cross-correlation function of a received signal spread by a pseudo-random noise (PN) sequence and a replica PN sequence. A matched filter like this can be viewed as a finite impulse response (FIR) filter with a PN sequence used as the binary tap weights, minimizing search and synchronization times in DS-CDMA receivers. This paper introduces an approach for implementing matched filters based on recycling integrator correlators (RICs) that use a sensible combination of analog and digital processing to minimize area and power consumption. The matched filter is organized by combining an array of RICs, a cyclic shift register which stores a PN sequence, and a rotary multiplexer which transfers the correlation values one by one. This implementation provides: 1) an input analog signal processing capability without the need of a fast ADC; 2) an already digitally-coded output stream; 3) small capacitor ratios for the switched-capacitor (SC) integrators; and 4) minimum die-area and current consumption for the available technology and the spreading ratio, that is, the length of the PN sequence. The fabrication process is a 0.35 /spl mu/m CMOS double-metal, double-poly process. The chip occupies 22.8 mm/sup 2/ and dissipates 23 mW with a 1.8 V power supply.",
        "article_number": 839813,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839813",
        "html_url": "https://ieeexplore.ieee.org/document/839813/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 354,
        "citing_paper_count": 14,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Quadrature phase shift keying",
                    "Matched filters",
                    "Multiaccess communication",
                    "Finite impulse response filter",
                    "Direct-sequence code-division multiple access",
                    "Recycling",
                    "Correlators",
                    "Energy consumption",
                    "Shift registers",
                    "Multiplexing"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839813/",
        "end_page": 355.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839814",
        "cat_title": "Mixed-Signal Techniques",
        "cat_num": 21,
        "title": "An analog 0.25 /spl mu/m BiCMOS tailbiting MAP decoder",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 139,
        "authors": {
            "authors": [
                {
                    "affiliation": "Bell Lab., Lucent Technol., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37444616500",
                    "id": 37444616500,
                    "full_name": "M. Moerz",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348384100",
                    "id": 37348384100,
                    "full_name": "T. Gabara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37336252400",
                    "id": 37336252400,
                    "full_name": "R. Yan",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265560400",
                    "id": 37265560400,
                    "full_name": "J. Hagenauer",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Digital decoders play a fundamental role in extracting signals from a noisy background. Mixed-signal decoders are recently employed in applications to capture the potential of smaller size, higher speed or lower power consumption when compared to an equivalent digital implementation. Developing an all-analog decoder can further improve on these parameters. Furthermore, decoders for tailbiting convolutional codes and concatenated coding schemes (e.g., turbo codes) incorporate a closed loop which allows the development of a highly-parallel analog network. The authors describe an implementation of such an analog decoder using a 0.25 /spl mu/m BiCMOS process.",
        "article_number": 839814,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839814",
        "html_url": "https://ieeexplore.ieee.org/document/839814/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 356,
        "citing_paper_count": 43,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "BiCMOS integrated circuits",
                    "Tail",
                    "Decoding",
                    "Semiconductor device measurement",
                    "Voltage",
                    "Temperature",
                    "Diodes",
                    "Integrated circuit interconnections",
                    "MOS devices",
                    "Adders"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839814/",
        "end_page": 357.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839815",
        "cat_title": "Mixed-Signal Techniques",
        "cat_num": 21,
        "title": "A 550 Mb/s GMR read/write amplifier using 0.5 /spl mu/m 5 V CMOS process",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 140,
        "authors": {
            "authors": [
                {
                    "affiliation": "Marvell Semicond. Inc., Sunnyvale, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088069258",
                    "id": 37088069258,
                    "full_name": "S. Lamb",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088068958",
                    "id": 37088068958,
                    "full_name": "L. Cheng",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088064756",
                    "id": 37088064756,
                    "full_name": "D. Young",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The read/write amplifier is one of the key components in hard disk drive (HDD) design. Traditionally, BiCMOS technology has been the main stream process for preamplifier design. However, with recent advances in CMOS processing, CMOS implementation is more cost-effective and more suitable for chip on suspension due to smaller die size, and is high-performance in terms of noise, gain accuracy, channel-to-channel matching, bandwidth, PSSR and write-current rise/fall time. The 8-channel read/write amplifier is fabricated in a 0.5 /spl mu/m 5 V double-poly, double-metal CMOS process. Coupled with an advanced write head, this high performance read/write amplifier supports >550 Mb/s data rate.",
        "article_number": 839815,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839815",
        "html_url": "https://ieeexplore.ieee.org/document/839815/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 358,
        "citing_paper_count": 3,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "CMOS process",
                    "Voltage",
                    "Bandwidth",
                    "Low-noise amplifiers",
                    "Driver circuits",
                    "Circuit noise",
                    "Temperature sensors",
                    "Parasitic capacitance",
                    "Noise level",
                    "Semiconductor optical amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839815/",
        "end_page": 359.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839816",
        "cat_title": "Technology Directions: Low-Power & Digital Techniques",
        "cat_num": 22,
        "title": "A micropower programmable DSP powered using a MEMS-based vibration-to-electric energy converter",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 141,
        "authors": {
            "authors": [
                {
                    "affiliation": "MIT, Cambridge, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294466400",
                    "id": 37294466400,
                    "full_name": "R. Amirtharajah",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37427811700",
                    "id": 37427811700,
                    "full_name": "S. Meninger",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38274619100",
                    "id": 38274619100,
                    "full_name": "J.O. Mur-Miranda",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269179400",
                    "id": 37269179400,
                    "full_name": "A. Chandrakasan",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276032100",
                    "id": 37276032100,
                    "full_name": "J. Lang",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "An ultra-low-power programmable DSP for sensor applications enables systems to be powered by ambient vibration. The three-chip system consists of a MEMS transducer that converts vibration to a voltage delivered to a conversion IC. The conversion IC creates a stable power supply that provides energy to the sensor DSP load. The system exploits ambient mechanical vibration as its energy source.",
        "article_number": 839816,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839816",
        "html_url": "https://ieeexplore.ieee.org/document/839816/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 362,
        "citing_paper_count": 23,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital signal processing",
                    "Fingers",
                    "Vibrations",
                    "Voltage",
                    "Capacitors",
                    "Filters",
                    "Filtering",
                    "Transducers",
                    "Etching",
                    "Digital signal processing chips"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839816/",
        "end_page": 363.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839817",
        "cat_title": "Technology Directions: Low-Power & Digital Techniques",
        "cat_num": 22,
        "title": "Two phase non-overlapping clock adiabatic differential cascode voltage switch logic (ADCVSL)",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 142,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089118238",
                    "id": 37089118238,
                    "full_name": "D. Suvakovic",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38559292500",
                    "id": 38559292500,
                    "full_name": "C. Salama",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Adiabatic digital circuits have the ability to recover energy once committed in computation and make it available for recycling. However, although asymptotically zero energy per computation can be achieved using adiabatic circuits, there are two general issues preventing adiabatic system implementations from outperforming conventional CMOS designs in terms of energy efficiency. First, resonant circuits that provide a clock shaped power supply required by adiabatic circuits and exhibit negligible internal dissipation, are difficult to achieve. The problem is aggravated by the fact that most proposed adiabatic circuit families require multiple-phase clocking. The second issue is related to the design of sequential adiabatic logic circuits which typically trap charge in their internal nodes making a relatively large fraction of delivered energy unavailable for recovery. Adiabatic differential cascode voltage switch logic (ADCVSL) addresses both these issues.",
        "article_number": 839817,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839817",
        "html_url": "https://ieeexplore.ieee.org/document/839817/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 364,
        "citing_paper_count": 7,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Voltage",
                    "Switches",
                    "MOS devices",
                    "Latches",
                    "Power supplies",
                    "Capacitance",
                    "Logic circuits",
                    "RLC circuits",
                    "Logic functions"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839817/",
        "end_page": 365.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839818",
        "cat_title": "Technology Directions: Low-Power & Digital Techniques",
        "cat_num": 22,
        "title": "On-chip multi-GHz clocking with transmission lines",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 143,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Sagamihara, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37265565100",
                    "id": 37265565100,
                    "full_name": "K. Anjo",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256931",
                    "id": 37087256931,
                    "full_name": "Y. Surni",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085404655",
                    "id": 37085404655,
                    "full_name": "H. Wakabayashi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264968200",
                    "id": 37264968200,
                    "full_name": "T. Mogami",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330022800",
                    "id": 37330022800,
                    "full_name": "T. Horiuchi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327285400",
                    "id": 37327285400,
                    "full_name": "M. Yamashina",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In the production of high-speed LSIs, clocking becomes a performance limiter when the clock frequency increases to one gigahertz and beyond. The major obstacles to the reduction of clock-skew are: (1) clock-skew sensitivity to variations in device parameters, supply voltages, and temperatures, (2) inductive effects, which are complicated by the resistance reduction needed for faster signal transmission in such networks as grid or fish-bone clocking networks and (3) power consumption. Taking advantage of the effect of inductance and using a 100 mm/sup 2/ 5 GHz clocking network overcomes these obstacles. The network is notable for (1) 20 ps pp clock skew due to a clock tree/grid structure that takes light speed into consideration, (2) controllability of characteristic impedance due to a multilayered and patterned ground plane microstrip structure, (3) high immunity to process and power supply variations due to use of impedance-controlled transmission line effects, and (4) 66% power reduction due to reflected wave recycling.",
        "article_number": 839818,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839818",
        "html_url": "https://ieeexplore.ieee.org/document/839818/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 366,
        "citing_paper_count": 12,
        "citing_patent_count": 3,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Transmission lines",
                    "Power transmission lines",
                    "Impedance",
                    "Production",
                    "Frequency",
                    "Voltage",
                    "Temperature sensors",
                    "Energy consumption",
                    "Inductance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839818/",
        "end_page": 367.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839819",
        "cat_title": "Technology Directions: Low-Power & Digital Techniques",
        "cat_num": 22,
        "title": "Delay variability: sources, impacts and trends",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 144,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276060600",
                    "id": 37276060600,
                    "full_name": "S. Nassif",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The electrical performance of an integrated circuit is impacted by (a) environmental factors which include variations in power supply voltage and temperature, and(b) physical factors caused by processing and mask imperfections. Only the physical sources of variability, denoted P, are dealt with. P includes device and wire model parameters such as V/sub th/, T/sub ox/ and R/sub s/.",
        "article_number": 839819,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839819",
        "html_url": "https://ieeexplore.ieee.org/document/839819/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 368,
        "citing_paper_count": 123,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delay",
                    "Wire",
                    "Circuit simulation",
                    "Environmental factors",
                    "Power supplies",
                    "Voltage",
                    "Temperature",
                    "Semiconductor device modeling",
                    "Circuit noise",
                    "Semiconductor device noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839819/",
        "end_page": 369.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839820",
        "cat_title": "Technology Directions: Low-Power & Digital Techniques",
        "cat_num": 22,
        "title": "DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 145,
        "authors": {
            "authors": [
                {
                    "affiliation": "Dept. of Electron. & Inf. Syst., Osaka Univ., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088632621",
                    "id": 37088632621,
                    "full_name": "R. Yoshimura",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087285229",
                    "id": 37087285229,
                    "full_name": "Tan Boon Keat",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334322400",
                    "id": 37334322400,
                    "full_name": "T. Ogawa",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089129944",
                    "id": 37089129944,
                    "full_name": "S. Hatanaka",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269663800",
                    "id": 37269663800,
                    "full_name": "T. Matsuoka",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270851500",
                    "id": 37270851500,
                    "full_name": "K. Taniguchi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A new bus architecture is described which is suitable for a parallel processing system without complexity of interconnection, and also drastically reduces the I/O pin count, which is highly desirable for future gigascale integrated systems. The architecture is based on the direct sequence code division multiple access (DS-CDMA) technique.",
        "article_number": 839820,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839820",
        "html_url": "https://ieeexplore.ieee.org/document/839820/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 370,
        "citing_paper_count": 22,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Multiaccess communication",
                    "Topology",
                    "Parallel processing",
                    "Large scale integration",
                    "Modulation coding",
                    "Integrated circuit interconnections",
                    "Clocks",
                    "Radio transmitters",
                    "Circuit noise",
                    "Voltage"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839820/",
        "end_page": 371.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839821",
        "cat_title": "Technology Directions: Low-Power & Digital Techniques",
        "cat_num": 22,
        "title": "IC identification circuit using device mismatch",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 146,
        "authors": {
            "authors": [
                {
                    "affiliation": "SiidTech., Beaverton, OR, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087525489",
                    "id": 37087525489,
                    "full_name": "K. Lofstrom",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38558386400",
                    "id": 38558386400,
                    "full_name": "W.R. Daasch",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087525694",
                    "id": 37087525694,
                    "full_name": "D. Taylor",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Non-alterable identification is required for tracking work in progress, detecting part rebranding, radio frequency identification (RFID), IP protection, and transaction validation. Wafer-level techniques such as laser link cutting, and circuit-level EPROM techniques, require expensive machinery or special wafer processing. Integrated circuit identification (ICID) extracts unique and repeatable information from the randomness inherent in silicon processing. No external programming or special process steps are needed, and the technique may be used with any standard submicron CMOS process.",
        "article_number": 839821,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839821",
        "html_url": "https://ieeexplore.ieee.org/document/839821/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 372,
        "citing_paper_count": 129,
        "citing_patent_count": 37,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radiofrequency identification",
                    "Voltage",
                    "MOSFETs",
                    "Databases",
                    "Transistors",
                    "Intrusion detection",
                    "Logic testing",
                    "Circuit testing",
                    "Silicon",
                    "Logic devices"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839821/",
        "end_page": 373.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839822",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "Improved mixer IIP2 through dynamic matching",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 147,
        "authors": {
            "authors": [
                {
                    "affiliation": "Motorola Inc., Plantation, FL, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442808300",
                    "id": 37442808300,
                    "full_name": "E. Bautista",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449436500",
                    "id": 37449436500,
                    "full_name": "B. Bastani",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37438368800",
                    "id": 37438368800,
                    "full_name": "J. Heck",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With the increasing demand for multi-band/multi-mode wireless device functionality, there is a need for a cost-effective receiver which circumvents the overhead associated with a traditional super-heterodyne receiver. The direct-conversion receiver (DCR) shown is one possible solution. Unfortunately, RF performance of the architecture is severely limited by second-order nonlinearities which in the past have narrowed its application to low-spec transceivers. This is due to limited selectivity preceding the downconversion mixer which allows any two signals inside of the preselector bandwidth, whose difference in frequency is less than the signal bandwidth, to generate a distortion component at baseband through a second-order nonlinearity. To resolve this issue, dynamic matching is utilized to mitigate circuit imbalances by frequency translating or frequency spreading the undesirable spectral components out of or within the frequency band of interest.",
        "article_number": 839822,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839822",
        "html_url": "https://ieeexplore.ieee.org/document/839822/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 376,
        "citing_paper_count": 6,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Switches",
                    "RF signals",
                    "1f noise",
                    "Noise measurement",
                    "Radio frequency",
                    "Bandwidth",
                    "Baseband",
                    "Noise figure",
                    "BiCMOS integrated circuits",
                    "Transceivers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839822/",
        "end_page": 377.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839823",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "0.5-1 V 2 GHz RF front-end circuits in CMOS/SIMOX",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 148,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT Telecommun. Energy Labs., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37284495300",
                    "id": 37284495300,
                    "full_name": "M. Harada",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269418500",
                    "id": 37269418500,
                    "full_name": "T. Tsukahara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339735200",
                    "id": 37339735200,
                    "full_name": "J. Yamada",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Minimizing supply voltage is one of the most effective ways to attain low-power RF circuits. These 2 GHz receiver front-end blocks operate down to 0.5 V. They are a low noise amplifier (LNA), a downconversion mixer, and a voltage-controlled oscillator (VCO) fabricated by 0.2 /spl mu/m fully-depleted CMOS/SIMOX technology, which is one of the thin-film silicon-on-insulator (SOI) technologies. The 0.5 V operation results from using two circuit techniques. One is an LC-tuned folded Gilbert cell, and the other is the use of undoped MOSFETs in the VCO core and buffers for the mixer and VCO. SOI devices have excellent RF performance even at voltages below 1V because of reduced capacitance in the drain region compared to bulk-CMOS technologies. Moreover, fully-depleted CMOS/SIMOX technology allows undoped MOSFETs with no process steps added to the normal digital CMOS/SIMOX LSI fabrication. The undoped MOSFETs are normally-on transistors and can be made simply by masking in the channel-doping process. Thus, they have the same structure as normal (doped) ones except for the impurity concentration in their channel region. They do not show punch-through current even in short-channel devices. This is because the potential of their thin-film channel region is perfectly controlled by the gate. The undoped MOSFETs are effective in designing RF circuits that operate at 0.5 V.",
        "article_number": 839823,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839823",
        "html_url": "https://ieeexplore.ieee.org/document/839823/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 378,
        "citing_paper_count": 13,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "CMOS technology",
                    "MOSFETs",
                    "Voltage-controlled oscillators",
                    "Silicon on insulator technology",
                    "Voltage",
                    "Thin film circuits",
                    "CMOS process",
                    "Circuit noise",
                    "Low-noise amplifiers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839823/",
        "end_page": 379.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839824",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "Ultra-wide dynamic range 1.75 dB noise-figure, 900 MHz CMOS LNA",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 149,
        "authors": {
            "authors": [
                {
                    "affiliation": "STMicroelectron., Catania, Italy",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285054100",
                    "id": 37285054100,
                    "full_name": "G. Gramegna",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256668",
                    "id": 37087256668,
                    "full_name": "A. Magazzu",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425532900",
                    "id": 37425532900,
                    "full_name": "C. Sclafani",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285053600",
                    "id": 37285053600,
                    "full_name": "M. Paparo",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Efforts toward single-chip transceivers for wireless communications motivate integration of the low-noise amplifier (LNA) in CMOS technology. However, LNA design for CDMA and W-CDMA/UMTS transceivers operating from 860 to 2150 MHz typically requires input IP3/spl ges/0 dBm and noise figure NF/spl les/1.8. A wide-dynamic-range 900 MHz CMOS LNA uses the CMOS part of an RF dedicated BiCMOS process with 0.35 /spl mu/m minimum channel length. The process features on-chip inductors with Q>8-10, nMOS f/sub T/>26 GHz and nMOS transistors separated from the substrate.",
        "article_number": 839824,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839824",
        "html_url": "https://ieeexplore.ieee.org/document/839824/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 380,
        "citing_paper_count": 10,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Dynamic range",
                    "Transceivers",
                    "CMOS technology",
                    "Multiaccess communication",
                    "CMOS process",
                    "Wireless communication",
                    "Low-noise amplifiers",
                    "3G mobile communication",
                    "Noise figure",
                    "Radio frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839824/",
        "end_page": 381.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839825",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "A 900 MHz SOI fully-integrated RF power amplifier for wireless transceivers",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 150,
        "authors": {
            "authors": [
                {
                    "affiliation": "Hong Kong Univ. of Sci. & Technol., Kowloon, Hong Kong",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37419222200",
                    "id": 37419222200,
                    "full_name": "M. Kumar",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087303713",
                    "id": 37087303713,
                    "full_name": "Yue Tan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257413",
                    "id": 37087257413,
                    "full_name": "Johnny Sin",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087491786",
                    "id": 37087491786,
                    "full_name": "Longxing Shi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257409",
                    "id": 37087257409,
                    "full_name": "Jack Lau",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 900 MHz fully-integrated power amplifier (IPA) for the first time uses SOI lateral double-diffused MOS transistors (LDMOSTs) and high-Q on-chip inductors. The IPA uses a 1.5 /spl mu/m LDMOS (0.35 /spl mu/m channel length 3.85 /spl mu/m drift length 4.5 GHz f/sub T/, 20 V breakdown) technology, which is compatible with CMOS and BJT for baseband and receiver functions. This makes it suitable for single-chip transceiver application. The IPA delivers +23 dBm output power with 16 dB gain and 49% power added efficiency (PAE) at 900 MHz, and is suitable for mobile phone handset application.",
        "article_number": 839825,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839825",
        "html_url": "https://ieeexplore.ieee.org/document/839825/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 382,
        "citing_paper_count": 9,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Radio frequency",
                    "Power amplifiers",
                    "Radiofrequency amplifiers",
                    "High power amplifiers",
                    "MOSFETs",
                    "Inductors",
                    "Electric breakdown",
                    "CMOS technology",
                    "Baseband",
                    "Transceivers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839825/",
        "end_page": 383.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839826",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "3 to 5 GHz quadrature modulator and demodulator using a wideband frequency-doubling phase shifter",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 151,
        "authors": {
            "authors": [
                {
                    "affiliation": "NTT Telecommun. Energy Labs., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269418500",
                    "id": 37269418500,
                    "full_name": "T. Tsukahara",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339735200",
                    "id": 37339735200,
                    "full_name": "J. Yamada",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The 5 GHz band was recently exploited globally for multimedia wireless access systems with transmission rates of many tens of Mb/s. The Japanese version, multimedia mobile access communication system (MMAC) includes wireless LAN (W-LAN) based on IEEE 802.11 standard and high-speed public wireless access systems. The 3 to 5 GHz Si-bipolar quadrature modulator and demodulator use a wideband frequency-doubling 90/spl deg/ phase shifter with self-correction of phase errors from the original 90/spl deg/ phase-shift network. At half the carrier frequency. High image rejection, and small phase and amplitude errors are obtained without trimming or tuning.",
        "article_number": 839826,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839826",
        "html_url": "https://ieeexplore.ieee.org/document/839826/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 384,
        "citing_paper_count": 8,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Demodulation",
                    "Wideband",
                    "Wireless LAN",
                    "Multimedia systems",
                    "Frequency",
                    "Multimedia communication",
                    "Communication standards",
                    "Phase modulation",
                    "Phase shifters",
                    "Tuning"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839826/",
        "end_page": 385.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839827",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "A low-power low-noise accurate linear-in-dB variable gain amplifier with 500 MHz bandwidth",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 152,
        "authors": {
            "authors": [
                {
                    "affiliation": "Corp. R&D Centre, Toshiba Corp., Kawasaki, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087284221",
                    "id": 37087284221,
                    "full_name": "O. Shoji",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087285160",
                    "id": 37087285160,
                    "full_name": "T. Gaku",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087285361",
                    "id": 37087285361,
                    "full_name": "T. Hiroshi",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "CDMA systems require variable gain amplifiers (VGAs) with wide dynamic range and wide frequency range in both transmitter (TX) and receiver (RX). A linear-in-dB variable-gain function is preferred in the VGAs, because a variable-gain range >80 dB is required. A variable-gain range <70 dB is preferable for VGAs in the IF stage in view of the desirability of realizing low noise and low distortion with reasonable power dissipation. In practice, a part of the required variable gain range (/spl sim/20 dB) is assigned to the RF stage.",
        "article_number": 839827,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839827",
        "html_url": "https://ieeexplore.ieee.org/document/839827/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 386,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Low-noise amplifiers",
                    "Bandwidth",
                    "Gain control",
                    "Temperature dependence",
                    "Power dissipation",
                    "Transfer functions",
                    "Research and development",
                    "Multiaccess communication",
                    "Semiconductor optical amplifiers",
                    "Dynamic range"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839827/",
        "end_page": 387.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839828",
        "cat_title": "Wireless Building Blocks",
        "cat_num": 23,
        "title": "Integrated adaptive channel selectivity for FM receivers",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 153,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Semicond. Syst. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37353764400",
                    "id": 37353764400,
                    "full_name": "K. Kianush",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257783",
                    "id": 37087257783,
                    "full_name": "S. Sandee",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Proposed technologies for increasing FM selectivity do not address all relevant performance parameters or manufacturing issues. Switching to a narrow ceramic filter has drawbacks. The extra narrow-band filter must be carefully selected to match the rest of the channel, taking into account tolerances of other filters and the PLL crystal reference. In the narrow state, THD is high and data on ultrasonic sub-carriers is lost. Furthermore, switching back and forth between the two states causes audible disturbances. The digital filter solution has good static selectivity, but discontinuity in bandwidth control limits its perceived dynamic selectivity. This integrated time-continuous adaptive filter has instantaneous bandwidth determined by all relevant system parameters. The combination of filter structure and bandwidth-control algorithm delivers higher dynamic selectivity, increased sensitivity and low THD at high frequency deviation without audible artifacts. The automatic alignment of center frequency eliminates IF channel tolerances and makes it suitable for global receiver applications.",
        "article_number": 839828,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839828",
        "html_url": "https://ieeexplore.ieee.org/document/839828/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 388,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Matched filters",
                    "Bandwidth",
                    "Frequency",
                    "Manufacturing",
                    "Ceramics",
                    "Narrowband",
                    "Phase locked loops",
                    "Digital filters",
                    "Automatic control",
                    "Adaptive filters"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839828/",
        "end_page": 389.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839829",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "An 8 ns random cycle embedded RAM macro with dual-port interleaved DRAM architecture (D/sup 2/ RAM)",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 154,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind. Co. Ltd., Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37413624400",
                    "id": 37413624400,
                    "full_name": "Y. Agata",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088780848",
                    "id": 37088780848,
                    "full_name": "K. Motomochi",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088774263",
                    "id": 37088774263,
                    "full_name": "Y. Kagenishi",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331123100",
                    "id": 37331123100,
                    "full_name": "Y. Fukushima",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37424629500",
                    "id": 37424629500,
                    "full_name": "M. Shirahama",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446597600",
                    "id": 37446597600,
                    "full_name": "M. Kurumada",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37428912200",
                    "id": 37428912200,
                    "full_name": "N. Kuroda",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37416241400",
                    "id": 37416241400,
                    "full_name": "H. Sadakata",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37085418860",
                    "id": 37085418860,
                    "full_name": "K. Hayashi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37336115900",
                    "id": 37336115900,
                    "full_name": "T. Yamada",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335101500",
                    "id": 37335101500,
                    "full_name": "K. Takahashi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349237700",
                    "id": 37349237700,
                    "full_name": "T. Fujita",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Recent multimedia applications and personal computers require enhanced memory systems. 3D-graphics and networking require faster random cycle and lower latency megabit-scale RAMs. However, the random cycle time of conventional DRAM is too slow and embedded SRAM area is too large to integrate high-density RAM on a chip. The fast random cycle low-latency embedded RAM macro reported here uses a dual-port interleaved DRAM architecture (D/sup 2/RAM). D/sup 2/RAM reduces random cycle time from 50 ns (20 MHz) of conventional DRAM to 8 ns (125 MHz) on a test chip with a 0.25 /spl mu/m embedded DRAM process. Key technologies are (1) interleaved open bitline operation with dual-port memory cell architecture, (2) two-stage pipelined circuit operation and (3) write before sensing (WBS).",
        "article_number": 839829,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839829",
        "html_url": "https://ieeexplore.ieee.org/document/839829/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 392,
        "citing_paper_count": 3,
        "citing_patent_count": 4,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Read-write memory",
                    "Crosstalk",
                    "Delay",
                    "Capacitance",
                    "Capacitors",
                    "Voltage",
                    "Computer architecture",
                    "Computer industry",
                    "Multimedia systems"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839829/",
        "end_page": 393.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839830",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 56.8 GB/s 0.18 /spl mu/m embedded DRAM macro with dual port sense amplifier for 3D graphics controller",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 155,
        "authors": {
            "authors": [
                {
                    "affiliation": "Mitsubishi Electr. Corp., Hyogo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37288096000",
                    "id": 37288096000,
                    "full_name": "A. Yamazaki",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37291809000",
                    "id": 37291809000,
                    "full_name": "T. Fujino",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293596800",
                    "id": 37293596800,
                    "full_name": "K. Inoue",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270819900",
                    "id": 37270819900,
                    "full_name": "I. Hayashi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269148300",
                    "id": 37269148300,
                    "full_name": "H. Noda",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37347352200",
                    "id": 37347352200,
                    "full_name": "N. Watanabe",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269135900",
                    "id": 37269135900,
                    "full_name": "F. Morishita",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784658",
                    "id": 37088784658,
                    "full_name": "J. Ootani",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349022200",
                    "id": 37349022200,
                    "full_name": "M. Kobayashi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269136200",
                    "id": 37269136200,
                    "full_name": "K. Dosaka",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339943000",
                    "id": 37339943000,
                    "full_name": "Y. Morooka",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300227200",
                    "id": 37300227200,
                    "full_name": "H. Shimano",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269134200",
                    "id": 37269134200,
                    "full_name": "S. Soeda",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269161700",
                    "id": 37269161700,
                    "full_name": "A. Hachisuka",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355635600",
                    "id": 37355635600,
                    "full_name": "Y. Okumura",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269139000",
                    "id": 37269139000,
                    "full_name": "K. Arimoto",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782345",
                    "id": 37088782345,
                    "full_name": "S. Wake",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335312300",
                    "id": 37335312300,
                    "full_name": "H. Ozaki",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Advanced 3D graphics (3DG) technology will be used in console game machines, and it is desired to develop a rendering controller chip which can handle real time 3D animation with true colors. Embedded DRAM (eDRAM) technology attracts attention of the 3DG systems, because only eDRAM can satisfy the required data rate. Four or more pipelines, 200 MHz pipeline operating frequency, and 64 b per pixel are required. With this configuration, the required data rate is 39.4 GB/s, assuming the total penalty of 35% for page miss and video refresh. Furthermore, a 120 Mb frame buffer is required for a 1280/spl times/1024-pixels screen. This 0.18 /spl mu/m 32 Mb eDRAM macro satisfies these requirements.",
        "article_number": 839830,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839830",
        "html_url": "https://ieeexplore.ieee.org/document/839830/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 394,
        "citing_paper_count": 5,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Graphics",
                    "Energy consumption",
                    "Delay",
                    "Pipelines",
                    "Frequency",
                    "Multichip modules",
                    "Circuit testing",
                    "Rendering (computer graphics)",
                    "Animation"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839830/",
        "end_page": 395.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839831",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "1 GHz fully pipelined 3.7 ns address access time 8 k/spl times/1024 embedded DRAM macro",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 156,
        "authors": {
            "authors": [
                {
                    "affiliation": "IBM Corp., Austin, TX, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282645300",
                    "id": 37282645300,
                    "full_name": "O. Takahashi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37294186400",
                    "id": 37294186400,
                    "full_name": "S. Dhong",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786581",
                    "id": 37088786581,
                    "full_name": "M. Ohkubo",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425125900",
                    "id": 37425125900,
                    "full_name": "S. Onishi",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37282969700",
                    "id": 37282969700,
                    "full_name": "R. Dennard",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293987300",
                    "id": 37293987300,
                    "full_name": "R. Hannon",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293752800",
                    "id": 37293752800,
                    "full_name": "S. Crowder",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37306990800",
                    "id": 37306990800,
                    "full_name": "S. Iyer",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37329535300",
                    "id": 37329535300,
                    "full_name": "M. Wordeman",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352087600",
                    "id": 37352087600,
                    "full_name": "B. Davari",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088780107",
                    "id": 37088780107,
                    "full_name": "W.B. Weinberger",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364291700",
                    "id": 37364291700,
                    "full_name": "N. Aoki",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This macro is designed as a DRAM cache for a future gigahertz microprocessor system based on a logic-based DRAM technology. The most notable feature of this macro is its ability to run synchronously with a gigahertz CPU clock in a fully-pipelined fashion. It operates with a 1 GHz clock signal at 85/spl deg/C, nominal process parameters, and a 10% degraded V/sub DD/. The design is fully pipelined and synchronous with 16 independent subarrays. The address access time is 3.7 ns, four cycles with a 1 GHz clock. The subarray cycle time is 12 ns.",
        "article_number": 839831,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839831",
        "html_url": "https://ieeexplore.ieee.org/document/839831/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 396,
        "citing_paper_count": 2,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "CMOS technology",
                    "Clocks",
                    "Laboratories",
                    "High definition video",
                    "Microelectronics",
                    "Microprocessors",
                    "Signal processing",
                    "Degradation",
                    "Bidirectional control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839831/",
        "end_page": 397.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839832",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 16 MB cache DRAM LSI with internal 35.8 GB/s memory bandwidth for simultaneous read and write operation",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 157,
        "authors": {
            "authors": [
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37437144500",
                    "id": 37437144500,
                    "full_name": "M. Nakayama",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449173000",
                    "id": 37449173000,
                    "full_name": "H. Sakakibara",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431217900",
                    "id": 37431217900,
                    "full_name": "M. Kusunoki",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339070100",
                    "id": 37339070100,
                    "full_name": "K. Kurita",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37368257800",
                    "id": 37368257800,
                    "full_name": "Y. Yokoyama",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337694800",
                    "id": 37337694800,
                    "full_name": "S. Miyaoka",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37356333700",
                    "id": 37356333700,
                    "full_name": "J. Koike",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373015200",
                    "id": 37373015200,
                    "full_name": "N. Tamba",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37383405600",
                    "id": 37383405600,
                    "full_name": "T. Kobayashi",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445929600",
                    "id": 37445929600,
                    "full_name": "M. Kume",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352515900",
                    "id": 37352515900,
                    "full_name": "H. Sawamoto",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776767",
                    "id": 37088776767,
                    "full_name": "A. Kawata",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350544700",
                    "id": 37350544700,
                    "full_name": "H. Tanaka",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087454838",
                    "id": 37087454838,
                    "full_name": "Y. Takada",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350638400",
                    "id": 37350638400,
                    "full_name": "M. Yamamoto",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37415053100",
                    "id": 37415053100,
                    "full_name": "M. Yagyu",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37950074300",
                    "id": 37950074300,
                    "full_name": "Y. Tsuchiya",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37616233500",
                    "id": 37616233500,
                    "full_name": "H. Yoshida",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446089700",
                    "id": 37446089700,
                    "full_name": "N. Kitamura",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37304236000",
                    "id": 37304236000,
                    "full_name": "K. Yamaguchi",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "With continuous scaling of process technology, embedded DRAM technology becomes promising for high performance cache memory systems because of its potential of large memory capacity and high bandwidth. Although several papers reported, none of them has enough memory bandwidth or capacity for high-end computer applications. This 16 MB cache DRAM LSI chip with internal 35.8 GB/s memory bandwidth and 9.0 ns DRAM random access latency uses merged logic DRAM process technology that combines leading-edge DRAM devices equivalent to that of 256 Mb conventional DRAM with high-speed 0.2 /spl mu/m CMOS logic.",
        "article_number": 839832,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839832",
        "html_url": "https://ieeexplore.ieee.org/document/839832/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 398,
        "citing_paper_count": 4,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Random access memory",
                    "Large scale integration",
                    "Bandwidth",
                    "CMOS logic circuits",
                    "Logic devices",
                    "Cache memory",
                    "Computer applications",
                    "Delay",
                    "CMOS technology",
                    "CMOS process"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839832/",
        "end_page": 399.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839833",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "New architecture for cost-efficient high-performance multiple-bank RDRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 158,
        "authors": {
            "authors": [
                {
                    "affiliation": "Microelectron. Eng. Lab., Toshiba Corp., Yokohama, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37342439200",
                    "id": 37342439200,
                    "full_name": "H. Mukai",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351121600",
                    "id": 37351121600,
                    "full_name": "T. Nagai",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37378359700",
                    "id": 37378359700,
                    "full_name": "S. Takase",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788580",
                    "id": 37088788580,
                    "full_name": "S. Imai",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37442667900",
                    "id": 37442667900,
                    "full_name": "H. Maejima",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37065169900",
                    "id": 37065169900,
                    "full_name": "M. Ito",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37677028700",
                    "id": 37677028700,
                    "full_name": "T. Yamamoto",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37441535200",
                    "id": 37441535200,
                    "full_name": "H. Waki",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324959600",
                    "id": 37324959600,
                    "full_name": "K. Sakurai",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335226700",
                    "id": 37335226700,
                    "full_name": "T. Hara",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37340322600",
                    "id": 37340322600,
                    "full_name": "M. Koyanagi",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784352",
                    "id": 37088784352,
                    "full_name": "K. Nakagawa",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This DRAM realizes multiple-bank performance with small area overhead by sharing data transmission circuitry among all banks, and minimizes the time and the cost required to produce cut-down products. To enhance cost-efficiency, 2 page sizes are offered in one chip, ensuring suitability for widespread use: 1 kB for low-end computers requiring low power consumption and 2 kB for high-end workstations. This 288 Mb RDRAM contains four 72 Mb quadrants, in the center of which row decoders (XDECs) are located horizontally. Column decoders (YDECs) are at the edge of each quadrant near the chip center. For the 2/spl times/16 split, dependent bank, bank0 through bank15 and bank16 through bank31 function the same as the dependent bank. Bank15 and bank16 are, however, independent of each other. The same bank resides in 2 quadrants positioned diagonally. Both leftand right-hand halves (36 Mb units) of each quadrant contain 16 banks which are arranged as 16 vertical strips. In each unit, sense amplifiers (SAs) are shared between adjacent strips. 34 global bank-select-lines (GBSLs) corresponding to the vertical rows of SAs and 36 Main DQ Lines (MDQs) run horizontally over the array in half of each quadrant divided by XDECs along with column-select-lines (CSLs). MDQs are connected to the second sense amplifiers (SSAs) placed vertically at the chip center and shared between the left- and right-hand halves of the chip. Beside the SSAs, the shift registers (SRs) for 8 to 1 parallel-serial conversion are arranged vertically and transfer 144b to 18 I/O pads every column access.",
        "article_number": 839833,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839833",
        "html_url": "https://ieeexplore.ieee.org/document/839833/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 400,
        "citing_paper_count": 0,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Strips",
                    "Random access memory",
                    "Microelectronics",
                    "Data communication",
                    "Circuits",
                    "Computer architecture",
                    "Decoding",
                    "Indium tin oxide",
                    "Design engineering",
                    "Laboratories"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839833/",
        "end_page": 401.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839834",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 0.18 /spl mu/m 256 Mb DDR-SDRAM with low-cost post-mold-tuning method for DLL replica",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 159,
        "authors": {
            "authors": [
                {
                    "affiliation": "ULSI Dev. Centre, Mitsubishi Electr. Corp., Itami, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354199100",
                    "id": 37354199100,
                    "full_name": "S. Kuge",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37348919400",
                    "id": 37348919400,
                    "full_name": "T. Kato",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337712900",
                    "id": 37337712900,
                    "full_name": "K. Furutani",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37395955200",
                    "id": 37395955200,
                    "full_name": "S. Kikuda",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37387009700",
                    "id": 37387009700,
                    "full_name": "K. Mitsui",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37264986700",
                    "id": 37264986700,
                    "full_name": "T. Hamamoto",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088783398",
                    "id": 37088783398,
                    "full_name": "J. Setogawa",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354339700",
                    "id": 37354339700,
                    "full_name": "K. Hamade",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37354340100",
                    "id": 37354340100,
                    "full_name": "Y. Komiya",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446322400",
                    "id": 37446322400,
                    "full_name": "S. Kawasaki",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/38580526400",
                    "id": 38580526400,
                    "full_name": "T. Kono",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37341972200",
                    "id": 37341972200,
                    "full_name": "T. Amano",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433338000",
                    "id": 37433338000,
                    "full_name": "T. Kubo",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088774629",
                    "id": 37088774629,
                    "full_name": "M. Haraguchi",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088777064",
                    "id": 37088777064,
                    "full_name": "Z. Kawaguchi",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776517",
                    "id": 37088776517,
                    "full_name": "Y. Nakaoka",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088777629",
                    "id": 37088777629,
                    "full_name": "M. Akiyama",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37276339900",
                    "id": 37276339900,
                    "full_name": "Y. Konishi",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37335312300",
                    "id": 37335312300,
                    "full_name": "H. Ozaki",
                    "author_order": 19
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A delay-locked loop (DLL) must have a large delay line to work over a wide range of frequency. This makes the layout area larger. A hierarchy delay line solves this problem. But coarse and fine delay changing at the same time causes jitter. This DLL and voltage down converter (VDC) avoids the jitter problem.",
        "article_number": 839834,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839834",
        "html_url": "https://ieeexplore.ieee.org/document/839834/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 402,
        "citing_paper_count": 1,
        "citing_patent_count": 15,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Delay lines",
                    "Circuit testing",
                    "Clocks",
                    "Voltage",
                    "Laser tuning",
                    "Jitter",
                    "Timing",
                    "Fuses",
                    "Counting circuits",
                    "Circuit optimization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839834/",
        "end_page": 403.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839835",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "A 500 Mb/s/pin quadruple data rate SDRAM interface using a skew cancellation technique",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 160,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087601945",
                    "id": 37087601945,
                    "full_name": "Jeongpyo Kim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088778404",
                    "id": 37088778404,
                    "full_name": "Sung-Ho Wan",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087206390",
                    "id": 37087206390,
                    "full_name": "Joonsuk Lee",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087732946",
                    "id": 37087732946,
                    "full_name": "Hyoung Sik Nam",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145596",
                    "id": 37087145596,
                    "full_name": "Young Gon Kim",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087203783",
                    "id": 37087203783,
                    "full_name": "Jae Hoon Shim",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087194893",
                    "id": 37087194893,
                    "full_name": "Hyung Ki Ahn",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087216443",
                    "id": 37087216443,
                    "full_name": "Seok Kang",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087634917",
                    "id": 37087634917,
                    "full_name": "Kyung Nam Park",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087736129",
                    "id": 37087736129,
                    "full_name": "Bong Hwa Jeong",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087184566",
                    "id": 37087184566,
                    "full_name": "Jin Hong Ahn",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162233",
                    "id": 37087162233,
                    "full_name": "Beomsup Kim",
                    "author_order": 12
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The operating speed of microprocessors has become faster than 500 MHz, while memory access speed has not been improved accordingly in spite of quadrupled increase in the memory density every three years. This imbalance requires memory systems to use a wide data-bus and/or a high-speed I/O interface to increase access speed. Increasing access speed with a wide data-bus is studied, but is practically limited by memory pin counts. Alternatively, Rambus DRAM (RDRAM) achieves access speed up to 800 MB/s in a well-controlled printed circuit board (PCB) environment by adopting a high-speed I/O interface. Low cost systems use synchronous DRAM (SDRAM) interface because they cannot afford a high-cost PCB. This system limits memory access speed to the system clock speed, which is commonly less than 100 MHz. Double data rate (DDR) SDRAM, is twice as fast as SDRAM memory access by taking both rising and falling edges of the system clock, while keeping the SDRAM interface. To deal with clock skew, the DDR SDRAM provides an extra strobe signal for the receiving end.",
        "article_number": 839835,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839835",
        "html_url": "https://ieeexplore.ieee.org/document/839835/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 404,
        "citing_paper_count": 0,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "SDRAM",
                    "Clocks",
                    "Random access memory",
                    "Delay",
                    "Phase locked loops",
                    "Routing",
                    "Circuits",
                    "Registers",
                    "Sampling methods",
                    "Microelectronics"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839835/",
        "end_page": 405.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839836",
        "cat_title": "DRAM",
        "cat_num": 24,
        "title": "Antifuse EPROM circuit for field programmable DRAM",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 161,
        "authors": {
            "authors": [
                {
                    "affiliation": "Memory R&D Centre, Hyundai Electron., Inchon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168724",
                    "id": 37087168724,
                    "full_name": "Joo-Sun Choi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087168397",
                    "id": 37087168397,
                    "full_name": "Jae-Kyung Wee",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087143906",
                    "id": 37087143906,
                    "full_name": "Ho-Youb Cho",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145605",
                    "id": 37087145605,
                    "full_name": "Phil-Jung Kim",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145046",
                    "id": 37087145046,
                    "full_name": "Jin-Keun Oh",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087145516",
                    "id": 37087145516,
                    "full_name": "Chang-Hyuk Lee",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087195093",
                    "id": 37087195093,
                    "full_name": "Jin-Yong Chung",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256840",
                    "id": 37087256840,
                    "full_name": "Sea-Chung Kim",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257695",
                    "id": 37087257695,
                    "full_name": "Woodward Yang",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 3 V EPROM circuit is implemented in an existing 0.22 /spl mu/m DRAM process with an antifuse based on destructive breakdown of the highly-reliable 6.5 nm oxide-nitride-oxide (ONO) storage capacitor dielectric. Using an internal high-voltage charge pump, this antifuse EPROM is programmed without external high-voltage power supplies which facilitates full pin compatibility with existing SDRAM specifications. This antifuse EPROM circuit enables field programmable DRAM functionality such as post-package memory repair, output impedance matching for system memory module calibration, user programmable memory bank architectures, data encryption, and product serial numbers. While laser programmable polysilicon fuses are used extensively to provide nonvolatile memory for repair of defective DRAM cells, they are limited to programming at wafer level and before packaging. Previous implementations of antifuse EPROM utilized external high-voltage supplies for wafer level programming only due to the incompatibility of high voltage power supplies with existing DRAM pin configurations.",
        "article_number": 839836,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839836",
        "html_url": "https://ieeexplore.ieee.org/document/839836/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 406,
        "citing_paper_count": 6,
        "citing_patent_count": 10,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "EPROM",
                    "Circuits",
                    "Random access memory",
                    "Power supplies",
                    "Dielectric breakdown",
                    "Capacitors",
                    "Charge pumps",
                    "SDRAM",
                    "Impedance matching",
                    "Calibration"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839836/",
        "end_page": 407.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839837",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "UltraSPARC-III: a 3rd generation 64 b SPARC microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 162,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsyst., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37370260900",
                    "id": 37370260900,
                    "full_name": "G. Lauterbach",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349094100",
                    "id": 37349094100,
                    "full_name": "D. Greenley",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086369705",
                    "id": 37086369705,
                    "full_name": "S. Ahmed",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788527",
                    "id": 37088788527,
                    "full_name": "M. Boffey",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449688600",
                    "id": 37449688600,
                    "full_name": "J. Chamdani",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087718328",
                    "id": 37087718328,
                    "full_name": "Si-En Chang",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37381668400",
                    "id": 37381668400,
                    "full_name": "D. Chen",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088781720",
                    "id": 37088781720,
                    "full_name": "Yu Fang",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37349116500",
                    "id": 37349116500,
                    "full_name": "K. Holdbrook",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439033100",
                    "id": 37439033100,
                    "full_name": "M. Hsieh",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088777560",
                    "id": 37088777560,
                    "full_name": "B. Keish",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267839400",
                    "id": 37267839400,
                    "full_name": "R. Melanson",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786382",
                    "id": 37088786382,
                    "full_name": "C. Narasimhaiah",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352968000",
                    "id": 37352968000,
                    "full_name": "J. Petolino",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256256",
                    "id": 37087256256,
                    "full_name": "Tung Pham",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088775483",
                    "id": 37088775483,
                    "full_name": "Le Quach",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786752",
                    "id": 37088786752,
                    "full_name": "Kit Tam",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779882",
                    "id": 37088779882,
                    "full_name": "Duong Tong",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257834",
                    "id": 37087257834,
                    "full_name": "Liuxi Yang",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088786554",
                    "id": 37088786554,
                    "full_name": "Kui Yau",
                    "author_order": 20
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "UltraSPARC-III (US-III) is a 64 b 800 MHz 4-instruction-issue superscalar microprocessor for high-performance desktop workstation, work group server, and enterprise server platforms. On-chip caches include a 64 kB 4-way associative for data, 32 kB 4-way associative for instructions, a 2 k B 4-way associative data prefetch cache, and a 2 kB 4-way associative write. A 90 kB on-chip tag array supports the off-chip 8 MB unified second-level cache. The 23 M-transistor chip in a 0.15 /spl mu/m, 7-layer metal process consumes 60 W from a 1.5 V supply.",
        "article_number": 839837,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839837",
        "html_url": "https://ieeexplore.ieee.org/document/839837/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 410,
        "citing_paper_count": 6,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Pipelines",
                    "Clocks",
                    "Delay",
                    "Scalability",
                    "Timing",
                    "Graphics",
                    "SDRAM",
                    "Switches",
                    "Sun"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839837/",
        "end_page": 411.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839838",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "Implementation of a 3rd-generation SPARC V9 64 b microprocessor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 163,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsyst., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272554400",
                    "id": 37272554400,
                    "full_name": "R. Heald",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373308400",
                    "id": 37373308400,
                    "full_name": "K. Aingaran",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373309500",
                    "id": 37373309500,
                    "full_name": "C. Amir",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440152200",
                    "id": 37440152200,
                    "full_name": "M. Ang",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784922",
                    "id": 37088784922,
                    "full_name": "M. Boland",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37367546400",
                    "id": 37367546400,
                    "full_name": "A. Das",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785764",
                    "id": 37088785764,
                    "full_name": "P. Dixit",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088775456",
                    "id": 37088775456,
                    "full_name": "G. Gouldsberry",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446877000",
                    "id": 37446877000,
                    "full_name": "J. Hart",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449440700",
                    "id": 37449440700,
                    "full_name": "T. Horel",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087159906",
                    "id": 37087159906,
                    "full_name": "Wen-Jay Hsu",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784442",
                    "id": 37088784442,
                    "full_name": "J. Kaku",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087219551",
                    "id": 37087219551,
                    "full_name": "Chin Kim",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256750",
                    "id": 37087256750,
                    "full_name": "Song Kim",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373310600",
                    "id": 37373310600,
                    "full_name": "F. Klass",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088789214",
                    "id": 37088789214,
                    "full_name": "Hang Kwan",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087610796",
                    "id": 37087610796,
                    "full_name": "Roger Lo",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272574400",
                    "id": 37272574400,
                    "full_name": "H. McIntyre",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37359242000",
                    "id": 37359242000,
                    "full_name": "A. Mehta",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433409700",
                    "id": 37433409700,
                    "full_name": "D. Murata",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779755",
                    "id": 37088779755,
                    "full_name": "S. Nguyen",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088787563",
                    "id": 37088787563,
                    "full_name": "Yet-Ping Pai",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089102431",
                    "id": 37089102431,
                    "full_name": "S. Patel",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37362641800",
                    "id": 37362641800,
                    "full_name": "K. Shin",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088788761",
                    "id": 37088788761,
                    "full_name": "Kenway Tam",
                    "author_order": 25
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449441300",
                    "id": 37449441300,
                    "full_name": "S. Vishwanthaiah",
                    "author_order": 26
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440160700",
                    "id": 37440160700,
                    "full_name": "J. Wu",
                    "author_order": 27
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087432790",
                    "id": 37087432790,
                    "full_name": "Gin Yee",
                    "author_order": 28
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088097968",
                    "id": 37088097968,
                    "full_name": "Hong You",
                    "author_order": 29
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 3rd-generation, superscalar processor, implementing the SPARC V9 64 b architecture, improves performance over previous processors by improvements in the on-chip memory system and circuit designs enhancing the speed of critical paths beyond the process entitlement. In the on-chip memory system, both bandwidth and latency are scaled. Keys to scaling memory latency are a sum-addressed memory data cache, which allows the average memory latency to scale by more than the clock ratio, and the use of a prefetch data cache. Memory bandwidth is improved by using wave-pipelined SRAM designs for on-chip caches and a write cache for store traffic. The chip operates at 800 MHz and dissipates <60 W from a 1.5 V supply. It contains 23 M transistors (12 M in RAM cells) on a 244mm/sup 2/ die. This paper contrasts this 7-metal-layer-aluminum, 0.15 /spl mu/m CMOS design with the previous generations designs. To deal with the growing microprocessor complexity, more aggressive circuit-techniques, interconnect delay optimization, crosstalk reduction, improved power and clock distribution schemes, and better thermal management are used.",
        "article_number": 839838,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839838",
        "html_url": "https://ieeexplore.ieee.org/document/839838/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 412,
        "citing_paper_count": 18,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Delay",
                    "System-on-a-chip",
                    "Bandwidth",
                    "Clocks",
                    "Random access memory",
                    "Thermal management",
                    "Circuit synthesis",
                    "Prefetching",
                    "Read-write memory"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839838/",
        "end_page": 413.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839839",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "A 450 MHz 64 b RISC processor using multiple threshold voltage CMOS",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 164,
        "authors": {
            "authors": [
                {
                    "affiliation": "Device Dev. Center, Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37438907600",
                    "id": 37438907600,
                    "full_name": "T. Yamashita",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37275263700",
                    "id": 37275263700,
                    "full_name": "N. Yoshida",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089123647",
                    "id": 37089123647,
                    "full_name": "M. Sakamoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37334946500",
                    "id": 37334946500,
                    "full_name": "T. Matsumoto",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431217900",
                    "id": 37431217900,
                    "full_name": "M. Kusunoki",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37439828400",
                    "id": 37439828400,
                    "full_name": "H. Takahashi",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37438352300",
                    "id": 37438352300,
                    "full_name": "A. Wakahara",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087922959",
                    "id": 37087922959,
                    "full_name": "T. Ito",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37351379200",
                    "id": 37351379200,
                    "full_name": "T. Shimizu",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37339070100",
                    "id": 37339070100,
                    "full_name": "K. Kurita",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37331579100",
                    "id": 37331579100,
                    "full_name": "K. Higeta",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37364990900",
                    "id": 37364990900,
                    "full_name": "K. Mori",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373015200",
                    "id": 37373015200,
                    "full_name": "N. Tamba",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087264180",
                    "id": 37087264180,
                    "full_name": "N. Kato",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431552400",
                    "id": 37431552400,
                    "full_name": "K. Miyamoto",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37425887000",
                    "id": 37425887000,
                    "full_name": "R. Yamagata",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37350544700",
                    "id": 37350544700,
                    "full_name": "H. Tanaka",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37532492500",
                    "id": 37532492500,
                    "full_name": "T. Hiyama",
                    "author_order": 18
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 450 MHz 64 b RISC processor die contains 8.3 M logic-gate transistors and 20 M RAM transistors. 0.25 /spl mu/m CMOS with 0.2 /spl mu/m Lg, 4 nm tox, 1.8 V Vdd, and 7-layer metal technology is used. Multiple-threshold-voltage design with minimum standby current is introduced. Previously-reported application of this technique is to limited to static circuits. Here it is applied not only to static circuits, but also to clock-distribution drivers, register files and dynamic circuits in RAM macros. Precise clock-skew control, PLL jitter minimization, and optimized buffer insertion on long wires are carried out in accordance with the critical path analysis.",
        "article_number": 839839,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839839",
        "html_url": "https://ieeexplore.ieee.org/document/839839/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 414,
        "citing_paper_count": 8,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Reduced instruction set computing",
                    "Threshold voltage",
                    "CMOS process",
                    "Clocks",
                    "CMOS technology",
                    "Driver circuits",
                    "Registers",
                    "Phase locked loops",
                    "Jitter",
                    "Minimization"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839839/",
        "end_page": 415.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839840",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "A 200 MHz digital communications processor",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 165,
        "authors": {
            "authors": [
                {
                    "affiliation": "C-Port Corp., North Andover, MA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256558",
                    "id": 37087256558,
                    "full_name": "G. Giacalone",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776097",
                    "id": 37088776097,
                    "full_name": "T. Brightman",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779239",
                    "id": 37088779239,
                    "full_name": "A. Brown",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089099340",
                    "id": 37089099340,
                    "full_name": "J. Brown",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37362700700",
                    "id": 37362700700,
                    "full_name": "J. Farrell",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088781740",
                    "id": 37088781740,
                    "full_name": "R. Fortino",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088787948",
                    "id": 37088787948,
                    "full_name": "T. Franco",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088779616",
                    "id": 37088779616,
                    "full_name": "A. Funk",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089043784",
                    "id": 37089043784,
                    "full_name": "K. Gillespie",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088787491",
                    "id": 37088787491,
                    "full_name": "E. Gould",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784520",
                    "id": 37088784520,
                    "full_name": "D. Husak",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37333007000",
                    "id": 37333007000,
                    "full_name": "E. McLellan",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088785996",
                    "id": 37088785996,
                    "full_name": "B. Peregoy",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37371691700",
                    "id": 37371691700,
                    "full_name": "D. Priore",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088778701",
                    "id": 37088778701,
                    "full_name": "M. Sankey",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088776361",
                    "id": 37088776361,
                    "full_name": "P. Stropparo",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089133817",
                    "id": 37089133817,
                    "full_name": "J. Wise",
                    "author_order": 17
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Digital communications switching, routing and data processing are highly parallelizable and highly dynamic tasks. This digital communications processor (DCP) is a multiple-instruction multiple-data (MIMD) general-purpose communications processor implemented in a 0.25 /spl mu/m dual-gate n-well CMOS process with 6 layers of Al metal, 5 fine, and 1 coarse. The 2.51 cm/sup 2/ die contains 56M transistors and dissipates a maximum of 24 W at 2.5V Vdd.",
        "article_number": 839840,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839840",
        "html_url": "https://ieeexplore.ieee.org/document/839840/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 416,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Digital communication",
                    "Payloads",
                    "Buffer storage",
                    "Fabrics",
                    "Communication system control",
                    "Context",
                    "Data processing",
                    "Application software",
                    "Ethernet networks",
                    "Registers"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839840/",
        "end_page": 417.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839841",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "A 1 GIPS 1 W single-chip tightly-coupled four-way multiprocessor with architecture support for multiple control flow execution",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 166,
        "authors": {
            "authors": [
                {
                    "affiliation": "NEC Corp., Kanagawa, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37283518500",
                    "id": 37283518500,
                    "full_name": "N. Nishi",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37384364500",
                    "id": 37384364500,
                    "full_name": "T. Inoue",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37274420400",
                    "id": 37274420400,
                    "full_name": "M. Nomura",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431504200",
                    "id": 37431504200,
                    "full_name": "S. Matsushita",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433887100",
                    "id": 37433887100,
                    "full_name": "S. Torii",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37435480900",
                    "id": 37435480900,
                    "full_name": "A. Shibayama",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37302166400",
                    "id": 37302166400,
                    "full_name": "J. Sakai",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37285216400",
                    "id": 37285216400,
                    "full_name": "T. Ohsawa",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089057248",
                    "id": 37089057248,
                    "full_name": "Y. Nakamura",
                    "author_order": 9
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088782552",
                    "id": 37088782552,
                    "full_name": "S. Shimada",
                    "author_order": 10
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089097524",
                    "id": 37089097524,
                    "full_name": "Y. Ito",
                    "author_order": 11
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37293871000",
                    "id": 37293871000,
                    "full_name": "M. Edahiro",
                    "author_order": 12
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270443000",
                    "id": 37270443000,
                    "full_name": "M. Mizuno",
                    "author_order": 13
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089121145",
                    "id": 37089121145,
                    "full_name": "K. Minami",
                    "author_order": 14
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449446500",
                    "id": 37449446500,
                    "full_name": "O. Matsuo",
                    "author_order": 15
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088784843",
                    "id": 37088784843,
                    "full_name": "H. Inoue",
                    "author_order": 16
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37435058400",
                    "id": 37435058400,
                    "full_name": "T. Manabe",
                    "author_order": 17
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089097810",
                    "id": 37089097810,
                    "full_name": "T. Yamazaki",
                    "author_order": 18
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37430175700",
                    "id": 37430175700,
                    "full_name": "Y. Nakazawa",
                    "author_order": 19
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37267337800",
                    "id": 37267337800,
                    "full_name": "Y. Hirota",
                    "author_order": 20
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37677190600",
                    "id": 37677190600,
                    "full_name": "Y. Yamada",
                    "author_order": 21
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37089043787",
                    "id": 37089043787,
                    "full_name": "N. Onoda",
                    "author_order": 22
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37372978100",
                    "id": 37372978100,
                    "full_name": "H. Kobinata",
                    "author_order": 23
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273904000",
                    "id": 37273904000,
                    "full_name": "M. Ikeda",
                    "author_order": 24
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37373560400",
                    "id": 37373560400,
                    "full_name": "K. Kazama",
                    "author_order": 25
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37324620800",
                    "id": 37324620800,
                    "full_name": "A. Ono",
                    "author_order": 26
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37330022800",
                    "id": 37330022800,
                    "full_name": "T. Horiuchi",
                    "author_order": 27
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272082800",
                    "id": 37272082800,
                    "full_name": "M. Motomura",
                    "author_order": 28
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37327285400",
                    "id": 37327285400,
                    "full_name": "M. Yamashina",
                    "author_order": 29
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088774505",
                    "id": 37088774505,
                    "full_name": "M. Fukuma",
                    "author_order": 30
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "A 125 MHz 1 GIPS at 1.3 V 1 W microprocessor with single-chip tightly-coupled multiprocessor architecture and low-voltage circuits is targeted to high-performance and low-power embedded systems, especially smart information terminals. This paper shows an entire chip diagram integrating four tightly-coupled processors. Each processing element (PE) is in-order two-way issue superscalar with two ALU pipelines. A power-management unit (PMU) cuts off the leakage current of each power-control domain independently using dedicated power switches.",
        "article_number": 839841,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839841",
        "html_url": "https://ieeexplore.ieee.org/document/839841/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 418,
        "citing_paper_count": 16,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Data mining",
                    "Automatic control",
                    "Registers",
                    "Pollution",
                    "Buffer storage",
                    "Control systems",
                    "National electric code",
                    "Microprocessors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839841/",
        "end_page": 419.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839842",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 167,
        "authors": {
            "authors": [
                {
                    "affiliation": "Central Res. Lab., Hitachi Ltd., Tokyo, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37280521800",
                    "id": 37280521800,
                    "full_name": "M. Miyazaki",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37268648700",
                    "id": 37268648700,
                    "full_name": "G. Ono",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37360902400",
                    "id": 37360902400,
                    "full_name": "T. Hattori",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37435593900",
                    "id": 37435593900,
                    "full_name": "K. Shiozawa",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37337661000",
                    "id": 37337661000,
                    "full_name": "K. Uchiyama",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37273508500",
                    "id": 37273508500,
                    "full_name": "K. Ishibashi",
                    "author_order": 6
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Substrate bias is continuously controlled from -1.5 V (backward bias) to 0.5 V (forward bias) to compensate for fabrication fluctuation, supply voltage variation, and operating temperature variation. A speed-adaptive threshold-voltage (SA-Vt) CMOS with forward bias is used in a 4.3M transistor microprocessor. The SA-Vt CMOS with forward bias occupies 320/spl times/400 /spl mu/m/sup 2/ and consumes 4 mA. The processor provides 400 VAX MIPS at 1.5 to 1.8 V with 320 to 380mW dissipation. It achieves >1000-MIPS/W performance.",
        "article_number": 839842,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839842",
        "html_url": "https://ieeexplore.ieee.org/document/839842/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 420,
        "citing_paper_count": 28,
        "citing_patent_count": 5,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "MOSFETs",
                    "Substrates",
                    "Delay lines",
                    "Large scale integration",
                    "Semiconductor device measurement",
                    "Threshold voltage",
                    "Ring oscillators",
                    "CMOS integrated circuits",
                    "Centralized control"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839842/",
        "end_page": 421.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839843",
        "cat_title": "Next-Generation Microprocessors",
        "cat_num": 25,
        "title": "The first IA-64 microprocessor: a design for highly-parallel execution",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 168,
        "authors": {
            "authors": [
                {
                    "affiliation": "Intel Corp., Santa Clara, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432072800",
                    "id": 37432072800,
                    "full_name": "G. Singer",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37270384700",
                    "id": 37270384700,
                    "full_name": "S. Rusu",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "The first implementation of the IA-64 architecture achieves high performance by implementing a highly parallel execution core, while maintaining binary compatibility with the IA-32 instruction set. The processor contains 25.4 M transistors. The chip is fabricated in a 0.18 /spl mu/m CMOS process with 6 metal layers and packaged in a 1012-pad organic land grid array using C4 (flip-chip) assembly technology.",
        "article_number": 839843,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839843",
        "html_url": "https://ieeexplore.ieee.org/document/839843/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 422,
        "citing_paper_count": 13,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Microprocessors",
                    "Clocks",
                    "Registers",
                    "Hardware",
                    "Crosstalk",
                    "Computer aided instruction",
                    "Concurrent computing",
                    "Circuits",
                    "Frequency",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839843/",
        "end_page": 423.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839844",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "A 700M Sample/s 6 b read channel A/D converter with 7 b servo mode",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 169,
        "authors": {
            "authors": [
                {
                    "affiliation": "Texas Instrum. Inc., Warren, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37300042700",
                    "id": 37300042700,
                    "full_name": "K. Nagaraj",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37389607400",
                    "id": 37389607400,
                    "full_name": "D.A. Martin",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37446579900",
                    "id": 37446579900,
                    "full_name": "M. Wolfe",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37443100600",
                    "id": 37443100600,
                    "full_name": "R. Chattopadhyay",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269778500",
                    "id": 37269778500,
                    "full_name": "S. Pavan",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449447200",
                    "id": 37449447200,
                    "full_name": "J. Cancio",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37298478200",
                    "id": 37298478200,
                    "full_name": "T.R. Viswanathan",
                    "author_order": 7
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This 6 b CMOS analog to digital converter (ADC) for hard disk drive (HDD) applications has a 7 b mode for servo signal processing. The top level block schematic of the ADC is shown in this paper. The input is sampled and held by the sample and hold (S/H) circuit. The output of the S/H is processed by a circuit called the 7b interface which enables operation of the 7 b mode. In the 6b mode this circuit acts as a short. The output from this circuit is fed into the comparator array which converts the input signal into a digital thermometer code which is converted to a 1 of 64 code by the bubble correction logic. This in turn is fed into a ROM type encoder that generates the final 6 b digital output.",
        "article_number": 839844,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839844",
        "html_url": "https://ieeexplore.ieee.org/document/839844/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 426,
        "citing_paper_count": 7,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Servomechanisms",
                    "Switches",
                    "Sampling methods",
                    "Clocks",
                    "Switching circuits",
                    "Capacitance",
                    "Analog-digital conversion",
                    "Logic arrays",
                    "Switched capacitor circuits",
                    "Instruments"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839844/",
        "end_page": 427.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839845",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "A 6 b 800 MSample/s CMOS A/D converter",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 170,
        "authors": {
            "authors": [
                {
                    "affiliation": "Matsushita Electr. Ind. Co. Ltd., Osaka, Japan",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449702600",
                    "id": 37449702600,
                    "full_name": "K. Sushihara",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37277572600",
                    "id": 37277572600,
                    "full_name": "H. Kimura",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37066548800",
                    "id": 37066548800,
                    "full_name": "Y. Okamoto",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37086350014",
                    "id": 37086350014,
                    "full_name": "K. Nishimura",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37328684600",
                    "id": 37328684600,
                    "full_name": "A. Matsuzawa",
                    "author_order": 5
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "In recent years, the demand for high-speed CMOS A/D converters has grown rapidly in digital read channel systems such as HDD. This 6 b CMOS ADC, attains 800 MSample/s conversion rate, the highest rate in CMOS implementation.",
        "article_number": 839845,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839845",
        "html_url": "https://ieeexplore.ieee.org/document/839845/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 428,
        "citing_paper_count": 16,
        "citing_patent_count": 1,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Clocks",
                    "Latches",
                    "Voltage",
                    "Preamplifiers",
                    "Power dissipation",
                    "Resistors",
                    "Interpolation",
                    "Differential amplifiers",
                    "Reflective binary codes",
                    "Capacitance"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839845/",
        "end_page": 429.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839846",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "A low-phase-noise CMOS LC oscillator with a ring structure",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 171,
        "authors": {
            "authors": [
                {
                    "affiliation": "Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087150430",
                    "id": 37087150430,
                    "full_name": "Jae Joon Kim",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087162233",
                    "id": 37087162233,
                    "full_name": "Beomsup Kim",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "This LC ring oscillator is an architectural experiment to reduce the phase noise of an LC oscillator even further with a ring type structure. An LC oscillator with a special ring type structure performs phase noise filtering and attenuation. To prove the concept, several LC-ring oscillators are fabricated in 0.6 /spl mu/m, single-poly, triple-metal, CMOS. The three-stage LC-ring oscillator has -132 dBc/Hz measured phase noise at 600 kHz offset frequency from a 900 MHz carrier.",
        "article_number": 839846,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839846",
        "html_url": "https://ieeexplore.ieee.org/document/839846/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 430,
        "citing_paper_count": 32,
        "citing_patent_count": 12,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Phase noise",
                    "Ring oscillators",
                    "Resonance",
                    "Voltage-controlled oscillators",
                    "Resonant frequency",
                    "Noise measurement",
                    "Phase measurement",
                    "Frequency estimation",
                    "Power supplies",
                    "Varactors"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839846/",
        "end_page": 431.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839847",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "An integrated low-phase-noise voltage controlled oscillator for base station applications",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 172,
        "authors": {
            "authors": [
                {
                    "affiliation": "Lucent Technol., Bell Labs., Murray Hill, NJ, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087065221",
                    "id": 37087065221,
                    "full_name": "Jenshan Lin",
                    "author_order": 1
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Designing voltage-controlled oscillators (VCO) for a Global System for Mobile Communications (GSM) receiver is a challenge due to the phase noise requirement. The requirement comes from the stringent in-band blocking characteristics in the GSM standard. Based on the reference sensitivity, the blocking requirement, and the assumption of C/I=9 dB, the calculated phase noise specifications are summarized in this paper. Because typical VCO phase noise roll-off around 1MHz offset has a slope of 20 dB or 30 dB per decade, the key specifications are at offsets of 600 MHz and 3 MHz for Mobile Station (MS) and 800 kHz for Base Transceiver Station (BTS). The table is sorted by the difficulty of the requirement, with the easiest (DCS 1800 MS) on the left and the most stringent (GSM 900 BTS) on the right.",
        "article_number": 839847,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839847",
        "html_url": "https://ieeexplore.ieee.org/document/839847/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 432,
        "citing_paper_count": 10,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Base stations",
                    "Inductors",
                    "Phase noise",
                    "Voltage-controlled oscillators",
                    "GSM",
                    "Electrical resistance measurement",
                    "Distributed control",
                    "Circuits",
                    "Negative feedback",
                    "Frequency"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839847/",
        "end_page": 433.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839848",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "A 3 V mixed-signal baseband processor IC for IS-95",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 173,
        "authors": {
            "authors": [
                {
                    "affiliation": "LSI Logic Corp., Milpitas, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37431653200",
                    "id": 37431653200,
                    "full_name": "E. Liu",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087258083",
                    "id": 37087258083,
                    "full_name": "M. Davis",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256593",
                    "id": 37087256593,
                    "full_name": "Caesar Wong",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37352348500",
                    "id": 37352348500,
                    "full_name": "Q. Shami",
                    "author_order": 4
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087311397",
                    "id": 37087311397,
                    "full_name": "Chiang-Sheng Yao",
                    "author_order": 5
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257968",
                    "id": 37087257968,
                    "full_name": "G. Chen",
                    "author_order": 6
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087257642",
                    "id": 37087257642,
                    "full_name": "Tae-Song Chung",
                    "author_order": 7
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087258023",
                    "id": 37087258023,
                    "full_name": "J. Rathore",
                    "author_order": 8
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37087256303",
                    "id": 37087256303,
                    "full_name": "W. Kahari",
                    "author_order": 9
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "As IS-95 gains worldwide acceptance, higher levels of integration is desirable to reduce cost, board space, and power. Previous baseband signal processors for digital cellular communications integrate only the digital functions, while the baseband data conversion functions reside in a dedicated analog CMOS IC or are merged with the IF functions in a BiCMOS IC. However, analog processes typically have feature sizes that are generations behind digital CMOS. Since even data conversion functions need a variety of digital circuits such as digital filters for voiceband processing, /spl Delta//spl Sigma/ decimation, and various random logic for decoding and register file control, the use of older analog processes leads to larger area and power in addition to the extra package cost. Moreover, chip-to-chip communication consumes power and creates unnecessary board noise. Thus, it is desirable to integrate the analog functions with the digital signal-processing elements to take advantage of the rapid advances in digital CMOS and the integrated form factor. Due to the difficulty of mixed-signal integration, there is no previous report of successful integrated mixed-signal baseband processors that have gained type-approval and gone into high-volume production. The authors report on the design of a 3 V mixed-signal baseband processor IC implemented in CMOS technology for IS-95 applications.",
        "article_number": 839848,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839848",
        "html_url": "https://ieeexplore.ieee.org/document/839848/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 434,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Baseband",
                    "CMOS process",
                    "BiCMOS integrated circuits",
                    "CMOS integrated circuits",
                    "Data conversion",
                    "Analog integrated circuits",
                    "CMOS analog integrated circuits",
                    "CMOS digital integrated circuits",
                    "CMOS technology",
                    "Costs"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839848/",
        "end_page": 435.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839849",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "A differential 160 MHz self-terminating adaptive CMOS line driver",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 174,
        "authors": {
            "authors": [
                {
                    "affiliation": "Toronto Univ., Ont., Canada",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37413779300",
                    "id": 37413779300,
                    "full_name": "R. Mahadevan",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37269341700",
                    "id": 37269341700,
                    "full_name": "D. Johns",
                    "author_order": 2
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "High-rate data communication over cable requires a line driver capable of providing the power gain necessary to transmit the modulated signal over the low characteristic impedance of the cable. For a fully-integrated transceiver, the line driver must be designed using CMOS technology. For best performance, a line driver must have a differential topology, no loss in the termination, a tunable output impedance and a voltage gain independent of process and load impedance variation. This topology is capable of driving 2 V/sub pp/ across 75 /spl Omega/ from a 3.3 V supply with <-47.5 dB total harmonic distortion and 160 MHz bandwidth. The target application is the full-duplex transmission of up to 622 Mb/s over 300 m of coax cable using a multilevel modulation scheme and hence a bandwidth requirement of 160 MHz.",
        "article_number": 839849,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839849",
        "html_url": "https://ieeexplore.ieee.org/document/839849/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 436,
        "citing_paper_count": 0,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Impedance",
                    "Communication cables",
                    "CMOS technology",
                    "Topology",
                    "Bandwidth",
                    "Data communication",
                    "Transceivers",
                    "Performance loss",
                    "Voltage",
                    "Performance gain"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839849/",
        "end_page": 437.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839850",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "An on-chip voltage regulator using switched decoupling capacitors",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 175,
        "authors": {
            "authors": [
                {
                    "affiliation": "Sun Microsyst. Inc., Palo Alto, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37440152200",
                    "id": 37440152200,
                    "full_name": "M. Ang",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37432028300",
                    "id": 37432028300,
                    "full_name": "R. Salem",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37436940100",
                    "id": 37436940100,
                    "full_name": "A. Taylor",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "On-chip decoupling capacitors are actively switched to suppress resonance in the power distribution system of a microprocessor. With this scheme, charge storage capacity is amplified, while instantaneous monitoring of rail activity and dynamic control of the switching response provide bandlimited on-chip voltage regulation.",
        "article_number": 839850,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839850",
        "html_url": "https://ieeexplore.ieee.org/document/839850/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 438,
        "citing_paper_count": 43,
        "citing_patent_count": 45,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Regulators",
                    "Capacitors",
                    "Resonance",
                    "Microprocessors",
                    "Rails",
                    "Voltage control",
                    "Impedance",
                    "Capacitance",
                    "Switches",
                    "Monitoring"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839850/",
        "end_page": 439.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839851",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "An on-chip USB-powered three-phase up/down DC/DC converter in a standard 3.3 V CMOS process",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 176,
        "authors": {
            "authors": [
                {
                    "affiliation": "Philips Res. Lab., Eindhoven, Netherlands",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37355844400",
                    "id": 37355844400,
                    "full_name": "F. Sluijs",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37449450400",
                    "id": 37449450400,
                    "full_name": "H. Neuteboom",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37088067758",
                    "id": 37088067758,
                    "full_name": "M. Breedveld",
                    "author_order": 3
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Some USB powered applications, like PC cameras, require an accurate and low-ripple 5 V supply for sensitive circuits, such as image sensor and video processing. Therefore an on-chip USB powered DC/DC converter with a regulated low-ripple 5 V output is needed for this USB application. As the USB supply voltage can range from 4.0 V to 5.5 V, the required DC/DC converter is of the up/down type. Known solutions are, e.g., the SEPIC converter, which requires a transformer, and the combination of an upconverter and a linear regulator, which results in a low efficiency. The presented on-chip DC/DC converter needs only an external coil and output capacitor. A digitally-controlled three-phase switching scheme is employed for easy implementation with high efficiency. A two-phase switching scheme would require a more complex duty cycle and up/down switching control.",
        "article_number": 839851,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839851",
        "html_url": "https://ieeexplore.ieee.org/document/839851/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 440,
        "citing_paper_count": 2,
        "citing_patent_count": 29,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "DC-DC power converters",
                    "CMOS process",
                    "Switches",
                    "Voltage",
                    "Coils",
                    "Universal Serial Bus",
                    "Clocks",
                    "Pulse width modulation",
                    "Capacitors",
                    "Semiconductor device measurement"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839851/",
        "end_page": 441.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839852",
        "cat_title": "Analag Techniques",
        "cat_num": 26,
        "title": "A CMOS bandgap reference without resistors",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 177,
        "authors": {
            "authors": [
                {
                    "affiliation": "California Univ., Davis, CA, USA",
                    "authorUrl": "https://ieeexplore.ieee.org/author/37445887100",
                    "id": 37445887100,
                    "full_name": "A. Buck",
                    "author_order": 1
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37433786300",
                    "id": 37433786300,
                    "full_name": "C. McDonald",
                    "author_order": 2
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37272083300",
                    "id": 37272083300,
                    "full_name": "S. Lewis",
                    "author_order": 3
                },
                {
                    "authorUrl": "https://ieeexplore.ieee.org/author/37298478200",
                    "id": 37298478200,
                    "full_name": "T.R. Viswanathan",
                    "author_order": 4
                }
            ]
        },
        "access_type": "LOCKED",
        "content_type": "Conferences",
        "abstract": "Bandgap references add the forward bias voltage across a pn diode with a voltage that is proportional to absolute temperature (PTAT) to produce an output that is insensitive to changes in temperature. The relative weighting of the voltages added is usually adjusted by trimming the ratio of two resistors. Although inexpensive resistors of suitable values are available in analog CMOS processes, the area of such resistors is increased in standard digital processes because silicide is often used to reduce the sheet resistance of the polysilicon and diffusion layers. As a result, the length and area of the required resistors is increased, increasing not only the cost, but also the susceptibility of the reference operation to substrate noise coupling. One way to overcome this problem is to use an extra mask to selectively block the silicide, but this mask also increases the cost. This paper presents a circuit solution to the above problem: a bandgap reference without resistors. It uses only MOS transistors biased in saturation or cutoff. The devices biased in saturation operate in strong inversion, for which accurate device models are usually available, simplifying the design process, especially in digital CMOS technologies.",
        "article_number": 839852,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839852",
        "html_url": "https://ieeexplore.ieee.org/document/839852/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 442,
        "citing_paper_count": 17,
        "citing_patent_count": 2,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Photonic band gap",
                    "Resistors",
                    "Voltage",
                    "Temperature",
                    "CMOS process",
                    "Silicides",
                    "Costs",
                    "CMOS technology",
                    "Diodes",
                    "Circuit noise"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": "https://ieeexplore.ieee.org/document/839852/",
        "end_page": 443.0
    },
    {
        "doi": "10.1109/ISSCC.2000.839853",
        "cat_title": "No category!",
        "cat_num": 0,
        "title": "Index of authors",
        "publisher": "IEEE",
        "isbn": "0-7803-5853-8",
        "issn": "0193-6530",
        "partnum": "00CH37056",
        "rank": 178,
        "authors": {
            "authors": []
        },
        "access_type": "EPHEMERA",
        "content_type": "Conferences",
        "abstract": "Presents an index of the authors whose papers are published in the conference.",
        "article_number": 839853,
        "pdf_url": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=839853",
        "html_url": "https://ieeexplore.ieee.org/document/839853/",
        "publication_title": "2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)",
        "conference_location": "San Francisco, CA, USA",
        "conference_dates": "9-9 Feb. 2000",
        "publication_number": 6780,
        "is_number": 18154,
        "publication_year": 2000,
        "publication_date": "9-9 Feb. 2000",
        "start_page": 484,
        "citing_paper_count": 0,
        "citing_patent_count": 0,
        "index_terms": {
            "ieee_terms": {
                "terms": [
                    "Indexes"
                ]
            }
        },
        "isbn_formats": {
            "isbns": [
                {
                    "format": "Print ISBN",
                    "value": "0-7803-5853-8",
                    "isbnType": "Historical"
                }
            ]
        },
        "abstract_url": " ",
        "end_page": 489.0
    }
]