{
  "creator": "Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "tt_um_felixfeierabend": {
      "attributes": {
        "hdlname": "tt_um_felixfeierabend",
        "top": "00000000000000000000000000000001",
        "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:4.1-41.10"
      },
      "ports": {
        "ui_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "uo_out": {
          "direction": "output",
          "bits": [ 10, "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_in": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ]
        },
        "uio_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "uio_oe": {
          "direction": "output",
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 21 ]
        }
      },
      "cells": {
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.32-20.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ]
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$17": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 65 ]
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$18": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.32-18.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "Y": [ 67 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$347": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 68 ],
            "Q": [ 66 ]
          }
        },
        "$flatten\\clk_scaler.$procdff$348": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 20 ],
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
            "Q": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$208": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-21.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 65 ],
            "Y": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$211": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.17-12.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 91 ],
            "Y": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.13-11.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.9-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
            "B": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
            "S": [ 19 ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$217": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.17-21.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 67 ],
            "S": [ 65 ],
            "Y": [ 103 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$220": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.17-12.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:12.13-22.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103 ],
            "B": [ "0" ],
            "S": [ 91 ],
            "Y": [ 104 ]
          }
        },
        "$flatten\\clk_scaler.$procmux$222": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.13-11.15|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:11.9-25.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 104 ],
            "S": [ 19 ],
            "Y": [ 68 ]
          }
        },
        "$flatten\\signal_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58$3": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:58.36-58.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "B": [ 117, 118, 119, 120, "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
          }
        },
        "$flatten\\signal_gen.$procdff$349": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
            "Q": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
          }
        },
        "$flatten\\signal_gen.$procdff$350": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
            "Q": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ]
          }
        },
        "$flatten\\signal_gen.$procdff$351": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 169, 170, 171, 172 ],
            "Q": [ 173, 174, 175, 176 ]
          }
        },
        "$flatten\\signal_gen.$procdff$352": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 177, 178, 179, 180 ],
            "Q": [ 181, 182, 183, 184 ]
          }
        },
        "$flatten\\signal_gen.$procdff$353": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 185, 186, 187, 188 ],
            "Q": [ 189, 190, 191, 192 ]
          }
        },
        "$flatten\\signal_gen.$procdff$354": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 193 ],
            "Q": [ 194 ]
          }
        },
        "$flatten\\signal_gen.$procdff$355": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 195 ],
            "Q": [ 196 ]
          }
        },
        "$flatten\\signal_gen.$procdff$356": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 197 ],
            "Q": [ 198 ]
          }
        },
        "$flatten\\signal_gen.$procdff$357": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 199 ],
            "Q": [ 200 ]
          }
        },
        "$flatten\\signal_gen.$procdff$358": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 201, 202, 203, 204 ],
            "Q": [ 205, 206, 207, 208 ]
          }
        },
        "$flatten\\signal_gen.$procmux$225": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.38-113.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "B": [ 7 ],
            "S": [ 209 ],
            "Y": [ 210 ]
          }
        },
        "$flatten\\signal_gen.$procmux$226_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.38-113.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 209 ]
          }
        },
        "$flatten\\signal_gen.$procmux$227": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "B": [ 210 ],
            "S": [ 2 ],
            "Y": [ 193 ]
          }
        },
        "$flatten\\signal_gen.$procmux$229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:114.68-114.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 5 ],
            "S": [ 211 ],
            "Y": [ 212 ]
          }
        },
        "$flatten\\signal_gen.$procmux$230_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:114.68-114.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 211 ]
          }
        },
        "$flatten\\signal_gen.$procmux$231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 212 ],
            "S": [ 2 ],
            "Y": [ 199 ]
          }
        },
        "$flatten\\signal_gen.$procmux$233": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:114.68-114.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205, 206, 207, 208 ],
            "B": [ 6, 7, 8, 9 ],
            "S": [ 213 ],
            "Y": [ 214, 215, 216, 217 ]
          }
        },
        "$flatten\\signal_gen.$procmux$234_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:114.68-114.68|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 213 ]
          }
        },
        "$flatten\\signal_gen.$procmux$235": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205, 206, 207, 208 ],
            "B": [ 214, 215, 216, 217 ],
            "S": [ 2 ],
            "Y": [ 201, 202, 203, 204 ]
          }
        },
        "$flatten\\signal_gen.$procmux$238": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.38-113.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198 ],
            "B": [ 5 ],
            "S": [ 218 ],
            "Y": [ 219 ]
          }
        },
        "$flatten\\signal_gen.$procmux$239_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.38-113.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 218 ]
          }
        },
        "$flatten\\signal_gen.$procmux$240": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198 ],
            "B": [ 219 ],
            "S": [ 2 ],
            "Y": [ 197 ]
          }
        },
        "$flatten\\signal_gen.$procmux$243": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.38-113.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196 ],
            "B": [ 6 ],
            "S": [ 220 ],
            "Y": [ 221 ]
          }
        },
        "$flatten\\signal_gen.$procmux$244_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:113.38-113.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 220 ]
          }
        },
        "$flatten\\signal_gen.$procmux$245": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196 ],
            "B": [ 221 ],
            "S": [ 2 ],
            "Y": [ 195 ]
          }
        },
        "$flatten\\signal_gen.$procmux$249": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190, 191, 192 ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 222 ],
            "Y": [ 223, 224, 225, 226 ]
          }
        },
        "$flatten\\signal_gen.$procmux$250_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:112.38-112.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 222 ]
          }
        },
        "$flatten\\signal_gen.$procmux$251": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 189, 190, 191, 192 ],
            "B": [ 223, 224, 225, 226 ],
            "S": [ 2 ],
            "Y": [ 185, 186, 187, 188 ]
          }
        },
        "$flatten\\signal_gen.$procmux$256": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:111.38-111.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 181, 182, 183, 184 ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 227 ],
            "Y": [ 228, 229, 230, 231 ]
          }
        },
        "$flatten\\signal_gen.$procmux$257_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:111.38-111.38|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 227 ]
          }
        },
        "$flatten\\signal_gen.$procmux$258": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 181, 182, 183, 184 ],
            "B": [ 228, 229, 230, 231 ],
            "S": [ 2 ],
            "Y": [ 177, 178, 179, 180 ]
          }
        },
        "$flatten\\signal_gen.$procmux$264": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:110.58-110.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173, 174, 175, 176 ],
            "B": [ 5, 6, 7, 8 ],
            "S": [ 232 ],
            "Y": [ 233, 234, 235, 236 ]
          }
        },
        "$flatten\\signal_gen.$procmux$265_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:110.58-110.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 232 ]
          }
        },
        "$flatten\\signal_gen.$procmux$266": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173, 174, 175, 176 ],
            "B": [ 233, 234, 235, 236 ],
            "S": [ 2 ],
            "Y": [ 169, 170, 171, 172 ]
          }
        },
        "$flatten\\signal_gen.$procmux$273": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:109.58-109.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ],
            "B": [ 5, 6, 7, 8, 9, 161, 162, 163, 164, 165, 166, 167 ],
            "S": [ 237 ],
            "Y": [ 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ]
          }
        },
        "$flatten\\signal_gen.$procmux$274_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:109.58-109.58|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 237 ]
          }
        },
        "$flatten\\signal_gen.$procmux$275": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ],
            "B": [ 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ],
            "S": [ 2 ],
            "Y": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ]
          }
        },
        "$flatten\\signal_gen.$procmux$283": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.27-108.27|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "B": [ 5, 6, 7, 8, 9, 109, 110, 111, 112, 113, 114, 115 ],
            "S": [ 250 ],
            "Y": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ]
          }
        },
        "$flatten\\signal_gen.$procmux$284_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.27-108.27|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:108.13-120.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13 ],
            "Y": [ 250 ]
          }
        },
        "$flatten\\signal_gen.$procmux$285": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.13-107.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:107.9-121.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
            "B": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
            "S": [ 2 ],
            "Y": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$53": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$58": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$50": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 399 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$54": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 400 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$59": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 401 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$55": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 402 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$60": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 403 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$51": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 404 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$331": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 405, 406, 407, 408 ],
            "Q": [ 299, 300, 301, 302 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$332": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 409, 410 ],
            "Q": [ 411, 412 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procdff$333": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 413, 414, 415, 416 ],
            "Q": [ 263, 264, 265, 266 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$100_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "0", "1" ],
            "Y": [ 417 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 267, 268, 269, 270 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 399 ],
            "Y": [ 418, 419, 420, 421 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$103_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "0" ],
            "Y": [ 422 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 411, 412 ],
            "S": [ 403 ],
            "Y": [ 423, 424 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$107": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ 423, 424 ],
            "S": [ 401 ],
            "Y": [ 425, 426 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$109": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ 425, 426, 427, 428, 429, 430, 431, 432 ],
            "S": [ 433, 434, 435, 436 ],
            "Y": [ 409, 410 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$110_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "1" ],
            "Y": [ 433 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$111": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.17-48.26|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:48.13-48.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1" ],
            "B": [ 411, 412 ],
            "S": [ 194 ],
            "Y": [ 427, 428 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$113_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "0", "1" ],
            "Y": [ 434 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$115": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ 411, 412 ],
            "S": [ 404 ],
            "Y": [ 437, 438 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$117": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ 437, 438 ],
            "S": [ 399 ],
            "Y": [ 429, 430 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$119_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "0" ],
            "Y": [ 435 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$120": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.17-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:24.13-24.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "0" ],
            "S": [ 194 ],
            "Y": [ 431, 432 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$122_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "Y": [ 436 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.17-59.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 439, 440, 441, 442 ],
            "S": [ 403 ],
            "Y": [ 443, 444, 445, 446 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$126": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 443, 444, 445, 446 ],
            "S": [ 401 ],
            "Y": [ 447, 448, 449, 450 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$128": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, "0", "0", "0", "0" ],
            "S": [ 459, 460, 461, 462 ],
            "Y": [ 405, 406, 407, 408 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$129_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "1" ],
            "Y": [ 459 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$130": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.17-46.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 463, 464, 465, 466 ],
            "S": [ 402 ],
            "Y": [ 467, 468, 469, 470 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$132": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 467, 468, 469, 470 ],
            "S": [ 400 ],
            "Y": [ 451, 452, 453, 454 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$134_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:38.12-38.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "0", "1" ],
            "Y": [ 460 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$136": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.17-36.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 303, 304, 305, 306 ],
            "S": [ 404 ],
            "Y": [ 471, 472, 473, 474 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$138": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.13-37.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ 471, 472, 473, 474 ],
            "S": [ 399 ],
            "Y": [ 455, 456, 457, 458 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$140_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:26.12-26.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "0" ],
            "Y": [ 461 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$141_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.17-22.17|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "Y": [ 462 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$94": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.13-60.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 367, 368, 369, 370 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 401 ],
            "Y": [ 475, 476, 477, 478 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$96": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 263, 264, 265, 266 ],
            "B": [ 475, 476, 477, 478, 479, 480, 481, 482, 418, 419, 420, 421 ],
            "S": [ 483, 417, 422 ],
            "Y": [ 413, 414, 415, 416 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$97_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:49.12-49.12|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:22.5-64.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411, 412 ],
            "B": [ "1", "1" ],
            "Y": [ 483 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$98": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.13-47.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 335, 336, 337, 338 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 400 ],
            "Y": [ 479, 480, 481, 482 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 463, 464, 465, 466, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511 ]
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$61": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 299, 300, 301, 302 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 439, 440, 441, 442, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$37": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 540, 541, 542, 543, 544 ],
            "B": [ 545, 546, 547, 548, 549 ],
            "Y": [ 550, 551, 552, 553, 554, 555 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$38": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 550, 551, 552, 553, 554, 555 ],
            "B": [ 556, 557, 558, 559, 560 ],
            "Y": [ 561, 562, 563, 564, 565, 566 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$31": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.27-48.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 194 ],
            "B": [ 567 ],
            "Y": [ 568 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$33": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.27-49.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196 ],
            "B": [ 569 ],
            "Y": [ 570 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$35": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.27-50.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198 ],
            "B": [ 571 ],
            "Y": [ 572 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$29": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45.26-45.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173, 174, 175, 176 ],
            "B": [ 299, 300, 301, 302 ],
            "Y": [ 573, 574, 575, 576, 577, 578, 579, 580 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$30": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46.26-46.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 181, 182, 183, 184 ],
            "B": [ 299, 300, 301, 302 ],
            "Y": [ 581, 582, 583, 584, 585, 586, 587, 588 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$337": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 589, 590, 591, 592, 593, 594, 595, 596 ],
            "Q": [ 597, 598, 599, 600, 601, 602, 603, 604 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$338": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 605, 606, 607, 608, 609, 610, 611, 612 ],
            "Q": [ 613, 614, 615, 616, 617, 618, 619, 620 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$339": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 621, 622, 623, 624, 625, 626, 627, 628 ],
            "Q": [ 629, 630, 631, 632, 633, 634, 635, 636 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$340": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 637, 638, 639, 640, 641 ],
            "Q": [ 540, 541, 542, 543, 544 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$341": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 642, 643, 644, 645, 646 ],
            "Q": [ 545, 546, 547, 548, 549 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$342": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 647, 648, 649, 650, 651 ],
            "Q": [ 556, 557, 558, 559, 560 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$343": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 652, 653, 654, 655, 656, 657 ],
            "Q": [ 658, 659, 660, 661, 662, 663 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procdff$344": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 664 ],
            "Q": [ 665 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", 658, 659, 660, 661, 662, 663 ],
            "S": [ 665 ],
            "Y": [ 666, 667, 668, 669, 670, 671, 672, 673 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 666, 667, 668, 669, 670, 671, 672, 673 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 589, 590, 591, 592, 593, 594, 595, 596 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$159": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 665 ],
            "S": [ 665 ],
            "Y": [ 675 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$162": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 675 ],
            "B": [ "0" ],
            "S": [ 674 ],
            "Y": [ 664 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$165": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 658, 659, 660, 661, 662, 663 ],
            "B": [ 561, 562, 563, 564, 565, 566 ],
            "S": [ 665 ],
            "Y": [ 676, 677, 678, 679, 680, 681 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$168": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 676, 677, 678, 679, 680, 681 ],
            "B": [ "0", "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 652, 653, 654, 655, 656, 657 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 556, 557, 558, 559, 560 ],
            "B": [ 682, 683, 684, 685, 686 ],
            "S": [ 665 ],
            "Y": [ 687, 688, 689, 690, 691 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$174": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 687, 688, 689, 690, 691 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 647, 648, 649, 650, 651 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$177": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 545, 546, 547, 548, 549 ],
            "B": [ 692, 693, 694, 695, 696 ],
            "S": [ 665 ],
            "Y": [ 697, 698, 699, 700, 701 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$180": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 697, 698, 699, 700, 701 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 642, 643, 644, 645, 646 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$183": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 540, 541, 542, 543, 544 ],
            "B": [ 702, 703, 704, 705, 706 ],
            "S": [ 665 ],
            "Y": [ 707, 708, 709, 710, 711 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$186": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 707, 708, 709, 710, 711 ],
            "B": [ "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 637, 638, 639, 640, 641 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$189": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 629, 630, 631, 632, 633, 634, 635, 636 ],
            "B": [ 581, 582, 583, 584, 585, 586, 587, 588 ],
            "S": [ 665 ],
            "Y": [ 712, 713, 714, 715, 716, 717, 718, 719 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$192": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 712, 713, 714, 715, 716, 717, 718, 719 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 621, 622, 623, 624, 625, 626, 627, 628 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$195": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.17-41.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:41.13-54.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 613, 614, 615, 616, 617, 618, 619, 620 ],
            "B": [ 573, 574, 575, 576, 577, 578, 579, 580 ],
            "S": [ 665 ],
            "Y": [ 720, 721, 722, 723, 724, 725, 726, 727 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$198": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.13-29.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:29.9-55.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 720, 721, 722, 723, 724, 725, 726, 727 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 605, 606, 607, 608, 609, 610, 611, 612 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.26-48.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 616, 617, 618, 619, 620 ],
            "S": [ 568 ],
            "Y": [ 702, 703, 704, 705, 706 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$34": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.26-49.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ 632, 633, 634, 635, 636 ],
            "S": [ 570 ],
            "Y": [ 692, 693, 694, 695, 696 ]
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.26-50.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0" ],
            "B": [ "0", 189, 190, 191, 192 ],
            "S": [ 572 ],
            "Y": [ 682, 683, 684, 685, 686 ]
          }
        },
        "$flatten\\signal_gen.\\n.$auto$opt_expr.cc:716:replace_const_cells$363": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 728 ],
            "Y": [ 729 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procdff$334": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 730 ],
            "Q": [ 571 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procdff$335": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
            "Q": [ 730, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procdff$336": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 762 ],
            "Q": [ 763 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$142": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.22-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.18-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 763 ],
            "B": [ 729 ],
            "S": [ 198 ],
            "Y": [ 764 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$145": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.13-17.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.9-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 764 ],
            "B": [ 763 ],
            "S": [ 674 ],
            "Y": [ 762 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$147": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.22-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:19.18-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 730, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761 ],
            "B": [ 763, 730, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760 ],
            "S": [ 198 ],
            "Y": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ]
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.13-17.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:17.9-24.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ],
            "B": [ "1", "0", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "1", "0", "1" ],
            "S": [ 674 ],
            "Y": [ 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ]
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$41": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 761 ],
            "B": [ 761 ],
            "Y": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812 ]
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$42": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812 ],
            "B": [ 759 ],
            "Y": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ]
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$43": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
            "B": [ 750 ],
            "Y": [ 728, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 876, 877, 878, 879, 880, 881, 882, 883 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$23": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 876, 877, 878, 879, 880, 881, 882, 883 ],
            "B": [ 597, 598, 599, 600, 601, 602, 603, 604 ],
            "Y": [ 916 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procdff$345": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 917 ],
            "Q": [ 10 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procdff$346": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 918, 919, 920, 921, 922, 923, 924, 925 ],
            "Q": [ 876, 877, 878, 879, 880, 881, 882, 883 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procmux$201": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 926 ],
            "B": [ "0" ],
            "S": [ 674 ],
            "Y": [ 917 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$procmux$204": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.13-10.16|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:10.9-16.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 884, 885, 886, 887, 888, 889, 890, 891 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 674 ],
            "Y": [ 918, 919, 920, 921, 922, 923, 924, 925 ]
          }
        },
        "$flatten\\signal_gen.\\pwm.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 916 ],
            "Y": [ 926 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$66": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ],
            "Y": [ 939 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$67": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 567 ],
            "Y": [ 940 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procdff$327": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 674 ],
            "CLK": [ 66 ],
            "D": [ 941 ],
            "Q": [ 567 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procdff$330": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 674 ],
            "CLK": [ 66 ],
            "D": [ 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953 ],
            "Q": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$83": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965 ],
            "B": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "S": [ 939 ],
            "Y": [ 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$86": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "B": [ 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977 ],
            "S": [ 194 ],
            "Y": [ 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$89": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 567 ],
            "B": [ 940 ],
            "S": [ 939 ],
            "Y": [ 978 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$92": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 978 ],
            "S": [ 194 ],
            "Y": [ 941 ]
          }
        },
        "$flatten\\signal_gen.\\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$66": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010 ],
            "Y": [ 1011 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$67": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 569 ],
            "Y": [ 1012 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procdff$327": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 674 ],
            "CLK": [ 66 ],
            "D": [ 1013 ],
            "Q": [ 569 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procdff$330": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 674 ],
            "CLK": [ 66 ],
            "D": [ 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025 ],
            "Q": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$83": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037 ],
            "B": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ],
            "S": [ 1011 ],
            "Y": [ 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$86": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ],
            "B": [ 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049 ],
            "S": [ 196 ],
            "Y": [ 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$89": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.17-24.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 569 ],
            "B": [ 1012 ],
            "S": [ 1011 ],
            "Y": [ 1050 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$92": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.17-15.24|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:15.13-25.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1050 ],
            "S": [ 196 ],
            "Y": [ 1013 ]
          }
        },
        "$flatten\\signal_gen.\\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20.20-20.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26.32-26.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21$73": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078 ],
            "B": [ "0", "1", "0", "0", "1", "1", "0", "0" ],
            "Y": [ 1147 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$77": {
          "hide_name": 1,
          "type": "$gt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1148 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$75": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ 205, 206, 207, 208 ],
            "Y": [ 1149 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$359": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 1150, 1151, 1152, 1153 ],
            "Q": [ 117, 118, 119, 120 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$360": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161 ],
            "Q": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$361": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 1162 ],
            "Q": [ 1163 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procdff$362": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 66 ],
            "D": [ 1164, 1165, 1166, 1167 ],
            "Q": [ 1111, 1112, 1113, 1114 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$287": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 1147 ],
            "Y": [ 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$290": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ],
            "S": [ 200 ],
            "Y": [ 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$293": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.21-35.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ 1176, 1177, 1178, 1179 ],
            "S": [ 1148 ],
            "Y": [ 1180, 1181, 1182, 1183 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$297": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.21-29.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ 1115, 1116, 1117, 1118 ],
            "S": [ 1149 ],
            "Y": [ 1184, 1185, 1186, 1187 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$299": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.21-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.17-36.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1184, 1185, 1186, 1187 ],
            "B": [ 1180, 1181, 1182, 1183 ],
            "S": [ 1163 ],
            "Y": [ 1188, 1189, 1190, 1191 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$301": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ 1188, 1189, 1190, 1191 ],
            "S": [ 1147 ],
            "Y": [ 1192, 1193, 1194, 1195 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$304": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 1192, 1193, 1194, 1195 ],
            "S": [ 200 ],
            "Y": [ 1164, 1165, 1166, 1167 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$307": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.21-35.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1163 ],
            "S": [ 1148 ],
            "Y": [ 1196 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$311": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.21-29.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 1163 ],
            "S": [ 1149 ],
            "Y": [ 1197 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$313": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.21-24.25|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:24.17-36.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1197 ],
            "B": [ 1196 ],
            "S": [ 1163 ],
            "Y": [ 1198 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$315": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1163 ],
            "B": [ 1198 ],
            "S": [ 1147 ],
            "Y": [ 1199 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$318": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 1199 ],
            "S": [ 200 ],
            "Y": [ 1162 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$320": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.13-40.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 117, 118, 119, 120 ],
            "B": [ 1111, 1112, 1113, 1114 ],
            "S": [ 1147 ],
            "Y": [ 1200, 1201, 1202, 1203 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$323": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.13-13.20|/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:13.9-41.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 1200, 1201, 1202, 1203 ],
            "S": [ 200 ],
            "Y": [ 1150, 1151, 1152, 1153 ]
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32.32-32.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1111, 1112, 1113, 1114 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 1176, 1177, 1178, 1179, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:22$1": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:22.10-22.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "Y": [ 91 ]
          }
        },
        "$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:34.10-34.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 21 ],
            "Y": [ 674 ]
          }
        }
      },
      "netnames": {
        "$flatten\\clk_scaler.$0\\clk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$0\\counter[10:0]": {
          "hide_name": 1,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10.5-26.8"
          }
        },
        "$flatten\\clk_scaler.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20$19_Y": {
          "hide_name": 1,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:20.32-20.43",
            "unused_bits": "11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\clk_scaler.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16$17_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:16.21-16.44"
          }
        },
        "$flatten\\clk_scaler.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18$18_Y": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:18.32-18.40"
          }
        },
        "$flatten\\clk_scaler.$procmux$208_Y": {
          "hide_name": 1,
          "bits": [ 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$211_Y": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$217_Y": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$flatten\\clk_scaler.$procmux$220_Y": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$0\\enableA[0:0]": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableB[0:0]": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableN[0:0]": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\enableVib[0:0]": {
          "hide_name": 1,
          "bits": [ 199 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodA[11:0]": {
          "hide_name": 1,
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\periodB[11:0]": {
          "hide_name": 1,
          "bits": [ 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\vib_depth[3:0]": {
          "hide_name": 1,
          "bits": [ 201, 202, 203, 204 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\volA[3:0]": {
          "hide_name": 1,
          "bits": [ 169, 170, 171, 172 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\volB[3:0]": {
          "hide_name": 1,
          "bits": [ 177, 178, 179, 180 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$0\\volN[3:0]": {
          "hide_name": 1,
          "bits": [ 185, 186, 187, 188 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106.5-122.8"
          }
        },
        "$flatten\\signal_gen.$procmux$225_Y": {
          "hide_name": 1,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$226_CMP": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$229_Y": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$230_CMP": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$233_Y": {
          "hide_name": 1,
          "bits": [ 214, 215, 216, 217 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$234_CMP": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$238_Y": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$239_CMP": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$243_Y": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$244_CMP": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$249_Y": {
          "hide_name": 1,
          "bits": [ 223, 224, 225, 226 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$250_CMP": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$256_Y": {
          "hide_name": 1,
          "bits": [ 228, 229, 230, 231 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$257_CMP": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$264_Y": {
          "hide_name": 1,
          "bits": [ 233, 234, 235, 236 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$265_CMP": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$273_Y": {
          "hide_name": 1,
          "bits": [ 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$274_CMP": {
          "hide_name": 1,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$283_Y": {
          "hide_name": 1,
          "bits": [ 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.$procmux$284_CMP": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\level_o[3:0]": {
          "hide_name": 1,
          "bits": [ 405, 406, 407, 408 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 409, 410 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$0\\timer[3:0]": {
          "hide_name": 1,
          "bits": [ 413, 414, 415, 416 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21.1-65.4"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30$49_Y": {
          "hide_name": 1,
          "bits": [ 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:30.22-30.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34$52_Y": {
          "hide_name": 1,
          "bits": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:34.32-34.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42$53_Y": {
          "hide_name": 1,
          "bits": [ 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:42.22-42.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53$58_Y": {
          "hide_name": 1,
          "bits": [ 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:53.22-53.31",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31$50_Y": {
          "hide_name": 1,
          "bits": [ 399 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:31.17-31.34"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43$54_Y": {
          "hide_name": 1,
          "bits": [ 400 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:43.17-43.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$ge$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54$59_Y": {
          "hide_name": 1,
          "bits": [ 401 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:54.17-54.35"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45$55_Y": {
          "hide_name": 1,
          "bits": [ 402 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:45.21-45.40"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56$60_Y": {
          "hide_name": 1,
          "bits": [ 403 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:56.21-56.32"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33$51_Y": {
          "hide_name": 1,
          "bits": [ 404 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:33.21-33.33"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$100_CMP": {
          "hide_name": 1,
          "bits": [ 417 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$101_Y": {
          "hide_name": 1,
          "bits": [ 418, 419, 420, 421 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$103_CMP": {
          "hide_name": 1,
          "bits": [ 422 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$105_Y": {
          "hide_name": 1,
          "bits": [ 423, 424 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$107_Y": {
          "hide_name": 1,
          "bits": [ 425, 426 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$110_CMP": {
          "hide_name": 1,
          "bits": [ 433 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$111_Y": {
          "hide_name": 1,
          "bits": [ 427, 428 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$113_CMP": {
          "hide_name": 1,
          "bits": [ 434 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$115_Y": {
          "hide_name": 1,
          "bits": [ 437, 438 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$117_Y": {
          "hide_name": 1,
          "bits": [ 429, 430 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$119_CMP": {
          "hide_name": 1,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$120_Y": {
          "hide_name": 1,
          "bits": [ 431, 432 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$122_CMP": {
          "hide_name": 1,
          "bits": [ 436 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$124_Y": {
          "hide_name": 1,
          "bits": [ 443, 444, 445, 446 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$126_Y": {
          "hide_name": 1,
          "bits": [ 447, 448, 449, 450 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$129_CMP": {
          "hide_name": 1,
          "bits": [ 459 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$130_Y": {
          "hide_name": 1,
          "bits": [ 467, 468, 469, 470 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$132_Y": {
          "hide_name": 1,
          "bits": [ 451, 452, 453, 454 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$134_CMP": {
          "hide_name": 1,
          "bits": [ 460 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$136_Y": {
          "hide_name": 1,
          "bits": [ 471, 472, 473, 474 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$138_Y": {
          "hide_name": 1,
          "bits": [ 455, 456, 457, 458 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$140_CMP": {
          "hide_name": 1,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$141_CMP": {
          "hide_name": 1,
          "bits": [ 462 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$94_Y": {
          "hide_name": 1,
          "bits": [ 475, 476, 477, 478 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$97_CMP": {
          "hide_name": 1,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$procmux$98_Y": {
          "hide_name": 1,
          "bits": [ 479, 480, 481, 482 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46$56_Y": {
          "hide_name": 1,
          "bits": [ 463, 464, 465, 466, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:46.32-46.43",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\envA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57$61_Y": {
          "hide_name": 1,
          "bits": [ 439, 440, 441, 442, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:57.32-57.42",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\a_val[4:0]": {
          "hide_name": 1,
          "bits": [ 637, 638, 639, 640, 641 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\b_val[4:0]": {
          "hide_name": 1,
          "bits": [ 642, 643, 644, 645, 646 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\mixout[7:0]": {
          "hide_name": 1,
          "bits": [ 589, 590, 591, 592, 593, 594, 595, 596 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\multA[7:0]": {
          "hide_name": 1,
          "bits": [ 605, 606, 607, 608, 609, 610, 611, 612 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\multB[7:0]": {
          "hide_name": 1,
          "bits": [ 621, 622, 623, 624, 625, 626, 627, 628 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\n_val[4:0]": {
          "hide_name": 1,
          "bits": [ 647, 648, 649, 650, 651 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\started[0:0]": {
          "hide_name": 1,
          "bits": [ 664 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$0\\sum[5:0]": {
          "hide_name": 1,
          "bits": [ 652, 653, 654, 655, 656, 657 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28.5-56.8"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$37_Y": {
          "hide_name": 1,
          "bits": [ 550, 551, 552, 553, 554, 555 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.37"
          }
        },
        "$flatten\\signal_gen.\\mix.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52$38_Y": {
          "hide_name": 1,
          "bits": [ 561, 562, 563, 564, 565, 566 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:52.24-52.45"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$31_Y": {
          "hide_name": 1,
          "bits": [ 568 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.27-48.43"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$33_Y": {
          "hide_name": 1,
          "bits": [ 570 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.27-49.43"
          }
        },
        "$flatten\\signal_gen.\\mix.$logic_and$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$35_Y": {
          "hide_name": 1,
          "bits": [ 572 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.27-50.47"
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45$29_Y": {
          "hide_name": 1,
          "bits": [ 573, 574, 575, 576, 577, 578, 579, 580 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:45.26-45.40"
          }
        },
        "$flatten\\signal_gen.\\mix.$mul$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46$30_Y": {
          "hide_name": 1,
          "bits": [ 581, 582, 583, 584, 585, 586, 587, 588 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:46.26-46.40"
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$153_Y": {
          "hide_name": 1,
          "bits": [ 666, 667, 668, 669, 670, 671, 672, 673 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$159_Y": {
          "hide_name": 1,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$165_Y": {
          "hide_name": 1,
          "bits": [ 676, 677, 678, 679, 680, 681 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$171_Y": {
          "hide_name": 1,
          "bits": [ 687, 688, 689, 690, 691 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$177_Y": {
          "hide_name": 1,
          "bits": [ 697, 698, 699, 700, 701 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$183_Y": {
          "hide_name": 1,
          "bits": [ 707, 708, 709, 710, 711 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$189_Y": {
          "hide_name": 1,
          "bits": [ 712, 713, 714, 715, 716, 717, 718, 719 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$procmux$195_Y": {
          "hide_name": 1,
          "bits": [ 720, 721, 722, 723, 724, 725, 726, 727 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48$32_Y": {
          "hide_name": 1,
          "bits": [ 702, 703, 704, 705, 706 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:48.26-48.64"
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49$34_Y": {
          "hide_name": 1,
          "bits": [ 692, 693, 694, 695, 696 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:49.26-49.64"
          }
        },
        "$flatten\\signal_gen.\\mix.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50$36_Y": {
          "hide_name": 1,
          "bits": [ 682, 683, 684, 685, 686 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:50.26-50.77"
          }
        },
        "$flatten\\signal_gen.\\n.$0\\feedback[0:0]": {
          "hide_name": 1,
          "bits": [ 762 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\n.$0\\noise_reg[15:0]": {
          "hide_name": 1,
          "bits": [ 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\n.$auto$rtlil.cc:2959:Not$364": {
          "hide_name": 1,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$142_Y": {
          "hide_name": 1,
          "bits": [ 764 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\n.$procmux$147_Y": {
          "hide_name": 1,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$41_Y": {
          "hide_name": 1,
          "bits": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.54"
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$42_Y": {
          "hide_name": 1,
          "bits": [ 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.70"
          }
        },
        "$flatten\\signal_gen.\\n.$xor$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21$43_Y": {
          "hide_name": 1,
          "bits": [ 728, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:21.25-21.85",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwm.$0\\clk_cnt[7:0]": {
          "hide_name": 1,
          "bits": [ 918, 919, 920, 921, 922, 923, 924, 925 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwm.$0\\pwm_o[0:0]": {
          "hide_name": 1,
          "bits": [ 917 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9.5-17.8"
          }
        },
        "$flatten\\signal_gen.\\pwm.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14$22_Y": {
          "hide_name": 1,
          "bits": [ 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:14.24-14.35",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\pwm.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$23_Y": {
          "hide_name": 1,
          "bits": [ 916 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.23-15.43"
          }
        },
        "$flatten\\signal_gen.\\pwm.$ternary$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15$24_Y": {
          "hide_name": 1,
          "bits": [ 926 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:15.22-15.58"
          }
        },
        "$flatten\\signal_gen.\\tA.$0\\cnt[11:0]": {
          "hide_name": 1,
          "bits": [ 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tA.$0\\wave[0:0]": {
          "hide_name": 1,
          "bits": [ 941 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tA.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$66_Y": {
          "hide_name": 1,
          "bits": [ 939 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          }
        },
        "$flatten\\signal_gen.\\tA.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$67_Y": {
          "hide_name": 1,
          "bits": [ 940 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$83_Y": {
          "hide_name": 1,
          "bits": [ 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tA.$procmux$89_Y": {
          "hide_name": 1,
          "bits": [ 978 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tA.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68_Y": {
          "hide_name": 1,
          "bits": [ 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\tB.$0\\cnt[11:0]": {
          "hide_name": 1,
          "bits": [ 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tB.$0\\wave[0:0]": {
          "hide_name": 1,
          "bits": [ 1013 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10.5-27.8"
          }
        },
        "$flatten\\signal_gen.\\tB.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19$66_Y": {
          "hide_name": 1,
          "bits": [ 1011 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:19.21-19.29"
          }
        },
        "$flatten\\signal_gen.\\tB.$not$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21$67_Y": {
          "hide_name": 1,
          "bits": [ 1012 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:21.29-21.34"
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$83_Y": {
          "hide_name": 1,
          "bits": [ 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tB.$procmux$89_Y": {
          "hide_name": 1,
          "bits": [ 1050 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\tB.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23$68_Y": {
          "hide_name": 1,
          "bits": [ 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:23.28-23.35",
            "unused_bits": "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\dir[0:0]": {
          "hide_name": 1,
          "bits": [ 1162 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\div[7:0]": {
          "hide_name": 1,
          "bits": [ 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\val[3:0]": {
          "hide_name": 1,
          "bits": [ 1164, 1165, 1166, 1167 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$0\\vibrato_o[3:0]": {
          "hide_name": 1,
          "bits": [ 1150, 1151, 1152, 1153 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12.5-42.8"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20$72_Y": {
          "hide_name": 1,
          "bits": [ 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:20.20-20.27",
            "unused_bits": "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$add$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26$76_Y": {
          "hide_name": 1,
          "bits": [ 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:26.32-26.39",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$eq$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21$73_Y": {
          "hide_name": 1,
          "bits": [ 1147 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:21.17-21.29"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$gt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31$77_Y": {
          "hide_name": 1,
          "bits": [ 1148 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:31.25-31.32"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$lt$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25$75_Y": {
          "hide_name": 1,
          "bits": [ 1149 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:25.25-25.36"
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$287_Y": {
          "hide_name": 1,
          "bits": [ 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$293_Y": {
          "hide_name": 1,
          "bits": [ 1180, 1181, 1182, 1183 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$297_Y": {
          "hide_name": 1,
          "bits": [ 1184, 1185, 1186, 1187 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$299_Y": {
          "hide_name": 1,
          "bits": [ 1188, 1189, 1190, 1191 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$301_Y": {
          "hide_name": 1,
          "bits": [ 1192, 1193, 1194, 1195 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$307_Y": {
          "hide_name": 1,
          "bits": [ 1196 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$311_Y": {
          "hide_name": 1,
          "bits": [ 1197 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$313_Y": {
          "hide_name": 1,
          "bits": [ 1198 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$315_Y": {
          "hide_name": 1,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$procmux$320_Y": {
          "hide_name": 1,
          "bits": [ 1200, 1201, 1202, 1203 ],
          "attributes": {
          }
        },
        "$flatten\\signal_gen.\\vibA_gen.$sub$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32$78_Y": {
          "hide_name": 1,
          "bits": [ 1176, 1177, 1178, 1179, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:32.32-32.39",
            "unused_bits": "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:11.23-11.26"
          }
        },
        "clk_scaled": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:15.6-15.16"
          }
        },
        "clk_scaler.counter": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "hdlname": "clk_scaler counter",
            "init": "00000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8.15-8.22"
          }
        },
        "clk_scaler.rst": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "hdlname": "clk_scaler rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:4.11-4.14"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:10.23-10.26"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:12.23-12.28"
          }
        },
        "signal_gen.enableA": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "hdlname": "signal_gen enableA",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25.9-25.16"
          }
        },
        "signal_gen.enableB": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "hdlname": "signal_gen enableB",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26.9-26.16"
          }
        },
        "signal_gen.enableN": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "hdlname": "signal_gen enableN",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27.9-27.16"
          }
        },
        "signal_gen.enableVib": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "hdlname": "signal_gen enableVib",
            "init": "1",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28.9-28.18"
          }
        },
        "signal_gen.envA": {
          "hide_name": 0,
          "bits": [ 299, 300, 301, 302 ],
          "attributes": {
            "hdlname": "signal_gen envA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:35.15-35.19"
          }
        },
        "signal_gen.envA_gen.state": {
          "hide_name": 0,
          "bits": [ 411, 412 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen state",
            "init": "00",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17.10-17.15"
          }
        },
        "signal_gen.envA_gen.timer": {
          "hide_name": 0,
          "bits": [ 263, 264, 265, 266 ],
          "attributes": {
            "hdlname": "signal_gen envA_gen timer",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19.11-19.16"
          }
        },
        "signal_gen.mix.a_val": {
          "hide_name": 0,
          "bits": [ 540, 541, 542, 543, 544 ],
          "attributes": {
            "hdlname": "signal_gen mix a_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.15-23.20"
          }
        },
        "signal_gen.mix.b_val": {
          "hide_name": 0,
          "bits": [ 545, 546, 547, 548, 549 ],
          "attributes": {
            "hdlname": "signal_gen mix b_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.22-23.27"
          }
        },
        "signal_gen.mix.mixout": {
          "hide_name": 0,
          "bits": [ 597, 598, 599, 600, 601, 602, 603, 604 ],
          "attributes": {
            "hdlname": "signal_gen mix mixout",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:19.22-19.28"
          }
        },
        "signal_gen.mix.multA": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620 ],
          "attributes": {
            "hdlname": "signal_gen mix multA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:22.15-22.20"
          }
        },
        "signal_gen.mix.multB": {
          "hide_name": 0,
          "bits": [ 629, 630, 631, 632, 633, 634, 635, 636 ],
          "attributes": {
            "hdlname": "signal_gen mix multB",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:22.22-22.27"
          }
        },
        "signal_gen.mix.n_val": {
          "hide_name": 0,
          "bits": [ 556, 557, 558, 559, 560 ],
          "attributes": {
            "hdlname": "signal_gen mix n_val",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:23.29-23.34"
          }
        },
        "signal_gen.mix.rst": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "hdlname": "signal_gen mix rst",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:3.11-3.14"
          }
        },
        "signal_gen.mix.started": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "hdlname": "signal_gen mix started",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26.9-26.16"
          }
        },
        "signal_gen.mix.sum": {
          "hide_name": 0,
          "bits": [ 658, 659, 660, 661, 662, 663 ],
          "attributes": {
            "hdlname": "signal_gen mix sum",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:24.15-24.18"
          }
        },
        "signal_gen.mix.waveA": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "hdlname": "signal_gen mix waveA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:4.11-4.16"
          }
        },
        "signal_gen.mix.waveB": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "hdlname": "signal_gen mix waveB",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:5.11-5.16"
          }
        },
        "signal_gen.n.feedback": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "hdlname": "signal_gen n feedback",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:10.9-10.17"
          }
        },
        "signal_gen.n.noise_out": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "hdlname": "signal_gen n noise_out",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:7.16-7.25"
          }
        },
        "signal_gen.n.noise_reg": {
          "hide_name": 0,
          "bits": [ 730, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761 ],
          "attributes": {
            "hdlname": "signal_gen n noise_reg",
            "init": "1010110011100001",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:9.15-9.24"
          }
        },
        "signal_gen.periodA": {
          "hide_name": 0,
          "bits": [ 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "hdlname": "signal_gen periodA",
            "init": "000011001000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19.16-19.23"
          }
        },
        "signal_gen.periodB": {
          "hide_name": 0,
          "bits": [ 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168 ],
          "attributes": {
            "hdlname": "signal_gen periodB",
            "init": "000100101100",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20.16-20.23"
          }
        },
        "signal_gen.pwm.clk_cnt": {
          "hide_name": 0,
          "bits": [ 876, 877, 878, 879, 880, 881, 882, 883 ],
          "attributes": {
            "hdlname": "signal_gen pwm clk_cnt",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7.14-7.21"
          }
        },
        "signal_gen.pwm.pwm_o": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "signal_gen pwm pwm_o",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5.16-5.21"
          }
        },
        "signal_gen.tA.cnt": {
          "hide_name": 0,
          "bits": [ 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938 ],
          "attributes": {
            "hdlname": "signal_gen tA cnt",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8.15-8.18"
          }
        },
        "signal_gen.tA.period": {
          "hide_name": 0,
          "bits": [ 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
            "hdlname": "signal_gen tA period",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:3.18-3.24"
          }
        },
        "signal_gen.tB.cnt": {
          "hide_name": 0,
          "bits": [ 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010 ],
          "attributes": {
            "hdlname": "signal_gen tB cnt",
            "init": "000000000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8.15-8.18"
          }
        },
        "signal_gen.vibA": {
          "hide_name": 0,
          "bits": [ 117, 118, 119, 120 ],
          "attributes": {
            "hdlname": "signal_gen vibA",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:38.16-38.20"
          }
        },
        "signal_gen.vibA_gen.dir": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "hdlname": "signal_gen vibA_gen dir",
            "init": "0",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9.9-9.12"
          }
        },
        "signal_gen.vibA_gen.div": {
          "hide_name": 0,
          "bits": [ 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078 ],
          "attributes": {
            "hdlname": "signal_gen vibA_gen div",
            "init": "00000000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8.14-8.17"
          }
        },
        "signal_gen.vibA_gen.val": {
          "hide_name": 0,
          "bits": [ 1111, 1112, 1113, 1114 ],
          "attributes": {
            "hdlname": "signal_gen vibA_gen val",
            "init": "0000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10.14-10.17"
          }
        },
        "signal_gen.vib_depth": {
          "hide_name": 0,
          "bits": [ 205, 206, 207, 208 ],
          "attributes": {
            "hdlname": "signal_gen vib_depth",
            "init": "0100",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39.15-39.24"
          }
        },
        "signal_gen.volA": {
          "hide_name": 0,
          "bits": [ 173, 174, 175, 176 ],
          "attributes": {
            "hdlname": "signal_gen volA",
            "init": "1000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21.15-21.19"
          }
        },
        "signal_gen.volB": {
          "hide_name": 0,
          "bits": [ 181, 182, 183, 184 ],
          "attributes": {
            "hdlname": "signal_gen volB",
            "init": "1000",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22.15-22.19"
          }
        },
        "signal_gen.volN": {
          "hide_name": 0,
          "bits": [ 189, 190, 191, 192 ],
          "attributes": {
            "hdlname": "signal_gen volN",
            "init": "0011",
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23.15-23.19"
          }
        },
        "ui_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5.23-5.28"
          }
        },
        "uio_in": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7.23-7.29"
          }
        },
        "uio_oe": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:9.23-9.29"
          }
        },
        "uio_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:8.23-8.30"
          }
        },
        "uo_out": {
          "hide_name": 0,
          "bits": [ 10, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:6.23-6.29"
          }
        }
      }
    }
  }
}
