Analysis & Synthesis report for TopDesign
Sat Jun 19 06:37:47 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control|ps
 10. State Machine - |TopDesign|Wrapper:wrapper|WrapperController:controller|ps
 11. State Machine - |TopDesign|FrequencyMultiplier:fm|Controller:controller|ps
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram
 18. Parameter Settings for User Entity Instance: Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control
 19. Parameter Settings for User Entity Instance: Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component
 20. scfifo Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|adder:add"
 22. Port Connectivity Checks: "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|counter:count"
 23. Port Connectivity Checks: "Wrapper:wrapper"
 24. Port Connectivity Checks: "FrequencyMultiplier:fm"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 19 06:37:47 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; TopDesign                                   ;
; Top-level Entity Name              ; TopDesign                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 125                                         ;
;     Total combinational functions  ; 120                                         ;
;     Dedicated logic registers      ; 69                                          ;
; Total registers                    ; 69                                          ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22A7        ;                    ;
; Top-level entity name                                            ; TopDesign          ; TopDesign          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ../../Exp_Accelerator/register18.v                        ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register18.v                        ;         ;
; ../../Exp_Accelerator/register.v                          ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register.v                          ;         ;
; ../../Exp_Accelerator/mux2to1.v                           ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/mux2to1.v                           ;         ;
; ../../Exp_Accelerator/multiplier.v                        ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v                        ;         ;
; ../../Exp_Accelerator/LUTExp.v                            ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v                            ;         ;
; ../../Exp_Accelerator/exponential.v                       ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v                       ;         ;
; ../../Exp_Accelerator/Datapath.v                          ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v                          ;         ;
; ../../Exp_Accelerator/Counter.v                           ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Counter.v                           ;         ;
; ../../Exp_Accelerator/Controller.v                        ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Controller.v                        ;         ;
; ../../Exp_Accelerator/adder.v                             ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/adder.v                             ;         ;
; ../Wrapper/WrapperDataPath.v                              ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v                   ;         ;
; ../Wrapper/WrapperController.v                            ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v                 ;         ;
; ../Wrapper/Wrapper.v                                      ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v                           ;         ;
; ../Wrapper/FIFO.v                                         ; yes             ; User Wizard-Generated File   ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v                              ;         ;
; ../../ModelSim/Frequency Multiplire/FrequencyMultiplier.v ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v ;         ;
; ../../ModelSim/Frequency Multiplire/DataPath.v            ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v            ;         ;
; ../../ModelSim/Frequency Multiplire/Controller.v          ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v          ;         ;
; ../../ModelSim/TopDesign/TopDesign.v                      ; yes             ; User Verilog HDL File        ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v                      ;         ;
; scfifo.tdf                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                        ;         ;
; a_regfifo.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                     ;         ;
; a_dpfifo.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                      ;         ;
; a_i2fifo.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                      ;         ;
; a_fffifo.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                      ;         ;
; a_f2fifo.inc                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                      ;         ;
; aglobal201.inc                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                    ;         ;
; db/scfifo_9k31.tdf                                        ; yes             ; Auto-Generated Megafunction  ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf                ;         ;
; db/a_dpfifo_gq31.tdf                                      ; yes             ; Auto-Generated Megafunction  ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf              ;         ;
; db/a_fefifo_h4f.tdf                                       ; yes             ; Auto-Generated Megafunction  ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf               ;         ;
; db/cntr_9o7.tdf                                           ; yes             ; Auto-Generated Megafunction  ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_9o7.tdf                   ;         ;
; db/altsyncram_kgm1.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf            ;         ;
; db/cntr_tnb.tdf                                           ; yes             ; Auto-Generated Megafunction  ; D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_tnb.tdf                   ;         ;
+-----------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 125       ;
;                                             ;           ;
; Total combinational functions               ; 120       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 55        ;
;     -- 3 input functions                    ; 24        ;
;     -- <=2 input functions                  ; 41        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 96        ;
;     -- arithmetic mode                      ; 24        ;
;                                             ;           ;
; Total registers                             ; 69        ;
;     -- Dedicated logic registers            ; 69        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 69        ;
; Total fan-out                               ; 697       ;
; Average fan-out                             ; 2.43      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name         ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+---------------------+--------------+
; |TopDesign                           ; 120 (0)             ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 49   ; 0            ; |TopDesign                                                                                    ; TopDesign           ; work         ;
;    |FrequencyMultiplier:fm|          ; 98 (0)              ; 45 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm                                                             ; FrequencyMultiplier ; work         ;
;       |Controller:controller|        ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm|Controller:controller                                       ; Controller          ; work         ;
;       |DataPath:data_path|           ; 93 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path                                          ; DataPath            ; work         ;
;          |Counter:counter|           ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Counter:counter                          ; Counter             ; work         ;
;          |Divider:divider|           ; 19 (19)             ; 27 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Divider:divider                          ; Divider             ; work         ;
;             |Register1:my_reg|       ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg         ; Register1           ; work         ;
;          |Shifter1:shifter|          ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Shifter1:shifter                         ; Shifter1            ; work         ;
;    |Wrapper:wrapper|                 ; 22 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper                                                                    ; Wrapper             ; work         ;
;       |WrapperController:controller| ; 12 (12)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper|WrapperController:controller                                       ; WrapperController   ; work         ;
;       |WrapperDataPath:data_path|    ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path                                          ; WrapperDataPath     ; work         ;
;          |exponential:ex|            ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex                           ; exponential         ; work         ;
;             |controller:control|     ; 4 (4)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control        ; controller          ; work         ;
;             |datapath:dP|            ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP               ; datapath            ; work         ;
;                |counter:count|       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|counter:count ; counter             ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------+
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo ; ../Wrapper/FIFO.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control|ps ;
+-------------------+--------+----------+----------+----------+-------------------+-------------------------+
; Name              ; ps.Add ; ps.Mult2 ; ps.Mult1 ; ps.Begin ; ps.Initialization ; ps.Idle                 ;
+-------------------+--------+----------+----------+----------+-------------------+-------------------------+
; ps.Idle           ; 0      ; 0        ; 0        ; 0        ; 0                 ; 0                       ;
; ps.Initialization ; 0      ; 0        ; 0        ; 0        ; 1                 ; 1                       ;
; ps.Begin          ; 0      ; 0        ; 0        ; 1        ; 0                 ; 1                       ;
; ps.Mult1          ; 0      ; 0        ; 1        ; 0        ; 0                 ; 1                       ;
; ps.Mult2          ; 0      ; 1        ; 0        ; 0        ; 0                 ; 1                       ;
; ps.Add            ; 1      ; 0        ; 0        ; 0        ; 0                 ; 1                       ;
+-------------------+--------+----------+----------+----------+-------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDesign|Wrapper:wrapper|WrapperController:controller|ps                                                                          ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; Name    ; ps.1101 ; ps.1100 ; ps.1011 ; ps.1010 ; ps.1001 ; ps.1000 ; ps.0111 ; ps.0110 ; ps.0101 ; ps.0100 ; ps.0011 ; ps.0010 ; ps.0001 ; ps.0000 ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; ps.0000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; ps.0001 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; ps.0010 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; ps.0011 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; ps.0100 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; ps.0101 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.0110 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.0111 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.1000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.1001 ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.1010 ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.1011 ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.1100 ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ps.1101 ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |TopDesign|FrequencyMultiplier:fm|Controller:controller|ps ;
+--------+--------+--------+--------+--------+-------------------------------+
; Name   ; ps.011 ; ps.010 ; ps.001 ; ps.000 ; ps.100                        ;
+--------+--------+--------+--------+--------+-------------------------------+
; ps.000 ; 0      ; 0      ; 0      ; 0      ; 0                             ;
; ps.001 ; 0      ; 0      ; 1      ; 1      ; 0                             ;
; ps.010 ; 0      ; 1      ; 0      ; 1      ; 0                             ;
; ps.011 ; 1      ; 0      ; 0      ; 1      ; 0                             ;
; ps.100 ; 0      ; 0      ; 0      ; 1      ; 1                             ;
+--------+--------+--------+--------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0,1]                              ; Stuck at GND due to stuck port clock_enable ;
; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count|counter_reg_bit[0,1]                        ; Stuck at GND due to stuck port clock_enable ;
; Wrapper:wrapper|WrapperDataPath:data_path|Register:register|out[0,1]                                                                                                                          ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw|counter_reg_bit[0,1] ; Stuck at GND due to stuck port clock_enable ;
; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_full                                    ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|b_non_empty                               ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[0..17]                                                                                             ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:rtemp|r_out[0..15]                                                                                              ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:regx|r_out[0..15]                                                                                               ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|ShiftReg:shift_reg|out[0..15]                                                                                                                       ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control|ps~4                                                                                                              ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control|ps~5                                                                                                              ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control|ps~6                                                                                                              ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperController:controller|ps~4                                                                                                                                             ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperController:controller|ps~5                                                                                                                                             ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperController:controller|ps~6                                                                                                                                             ; Lost fanout                                 ;
; Wrapper:wrapper|WrapperController:controller|ps~7                                                                                                                                             ; Lost fanout                                 ;
; FrequencyMultiplier:fm|Controller:controller|ps~4                                                                                                                                             ; Lost fanout                                 ;
; FrequencyMultiplier:fm|Controller:controller|ps~5                                                                                                                                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 85                                                                                                                                                        ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------+
; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1] ; Stuck at GND                   ; Wrapper:wrapper|WrapperDataPath:data_path|Register:register|out[1],                             ;
;                                                                                                                                                                ; due to stuck port clock_enable ; Wrapper:wrapper|WrapperDataPath:data_path|Register:register|out[0],                             ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[0],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[17], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[16], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[15], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[14], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[13], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[12], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[11], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[10], ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[9],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[8],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[7],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[6],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[5],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[4],  ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres|r_out[3]   ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:rtemp|r_out[0]                                                                   ; Lost Fanouts                   ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:regx|r_out[15],   ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:regx|r_out[14],   ;
;                                                                                                                                                                ;                                ; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:regx|r_out[13]    ;
; Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:regx|r_out[0]                                                                    ; Lost Fanouts                   ; Wrapper:wrapper|WrapperDataPath:data_path|ShiftReg:shift_reg|out[0]                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 69    ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 69    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[0]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[1]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[2]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[3]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[4]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[5]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[6]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[7]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[8]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[9]                   ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[10]                  ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[11]                  ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|cnt[12]                  ; 2       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[0]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[1]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[2]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[3]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[4]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[5]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[6]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[7]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[8]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[9]  ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[10] ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[11] ; 1       ;
; FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg|out[12] ; 1       ;
; Total number of inverted registers = 26                                            ;         ;
+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TopDesign|Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|counter:count|out[3] ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Counter:counter|out[11]                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Shifter1:shifter|Mux5                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Shifter1:shifter|Mux9                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Shifter1:shifter|Mux0                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |TopDesign|FrequencyMultiplier:fm|DataPath:data_path|Shifter1:shifter|Mux6                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Idle           ; 000   ; Unsigned Binary                                                                                 ;
; Initialization ; 001   ; Unsigned Binary                                                                                 ;
; Begin          ; 010   ; Unsigned Binary                                                                                 ;
; Mult1          ; 011   ; Unsigned Binary                                                                                 ;
; Mult2          ; 100   ; Unsigned Binary                                                                                 ;
; Add            ; 101   ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; lpm_width               ; 21           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 2            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                         ;
; CBXI_PARAMETER          ; scfifo_9k31  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                             ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                           ;
; Entity Instance            ; Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                ;
;     -- lpm_width           ; 21                                                                          ;
;     -- LPM_NUMWORDS        ; 4                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|adder:add" ;
+-----------+-------+----------+-----------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                     ;
+-----------+-------+----------+-----------------------------------------------------------------------------+
; b[17..16] ; Input ; Info     ; Stuck at GND                                                                ;
+-----------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|counter:count" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; in   ; Input ; Info     ; Stuck at GND                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Wrapper:wrapper"                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; rdreq ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; q     ; Output ; Warning  ; Output or bidir port (21 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[20..1]" have no fanouts ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; usedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FrequencyMultiplier:fm"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 69                          ;
;     CLR               ; 26                          ;
;     CLR SLD           ; 13                          ;
;     ENA CLR           ; 17                          ;
;     ENA CLR SCLR      ; 13                          ;
; cycloneiii_lcell_comb ; 122                         ;
;     arith             ; 24                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 23                          ;
;     normal            ; 98                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 55                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 19 06:37:32 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopDesign -c TopDesign
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v
    Info (12023): Found entity 1: register18 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register18.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v
    Info (12023): Found entity 1: register File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/mux2to1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v
    Info (12023): Found entity 1: multiplier File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v
    Info (12023): Found entity 1: LUT File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v
    Info (12023): Found entity 1: exponential File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v
    Info (12023): Found entity 1: datapath File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v
    Info (12023): Found entity 1: counter File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v
    Info (12023): Found entity 1: controller File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v
    Info (12023): Found entity 1: adder File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/adder.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapperdatapath.v
    Info (12023): Found entity 1: WrapperDataPath File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 1
    Info (12023): Found entity 2: ShiftReg File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 16
    Info (12023): Found entity 3: Register File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 31
    Info (12023): Found entity 4: Shifter File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrappercontroller.v
    Info (12023): Found entity 1: WrapperController File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/wrapper.v
    Info (12023): Found entity 1: Wrapper File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/quartus/wrapper/fifo.v
    Info (12023): Found entity 1: FIFO File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/frequencymultiplier.v
    Info (12023): Found entity 1: FrequencyMultiplier File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/datapath.v
    Info (12023): Found entity 1: DataPath File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 1
    Info (12023): Found entity 2: Counter File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 10
    Info (12023): Found entity 3: Shifter1 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 25
    Info (12023): Found entity 4: Divider File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 43
    Info (12023): Found entity 5: Register1 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/frequency multiplire/controller.v
    Info (12023): Found entity 1: Controller File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at TopDesign.v(6): ignored dangling comma in List of Port Connections File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/modelsim/topdesign/topdesign.v
    Info (12023): Found entity 1: TopDesign File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at WrapperDataPath.v(13): created implicit net for "wrreq" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at TopDesign.v(6): created implicit net for "q" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 6
Info (12127): Elaborating entity "TopDesign" for the top level hierarchy
Warning (10034): Output port "exp_out" at TopDesign.v(2) has no driver File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
Info (12128): Elaborating entity "FrequencyMultiplier" for hierarchy "FrequencyMultiplier:fm" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 5
Info (12128): Elaborating entity "Controller" for hierarchy "FrequencyMultiplier:fm|Controller:controller" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v Line: 4
Warning (10235): Verilog HDL Always Construct warning at Controller.v(7): variable "ps" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/Controller.v Line: 7
Info (12128): Elaborating entity "DataPath" for hierarchy "FrequencyMultiplier:fm|DataPath:data_path" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/FrequencyMultiplier.v Line: 5
Info (12128): Elaborating entity "Counter" for hierarchy "FrequencyMultiplier:fm|DataPath:data_path|Counter:counter" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 5
Warning (10230): Verilog HDL assignment warning at DataPath.v(20): truncated value with size 32 to match size of target (13) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 20
Info (12128): Elaborating entity "Shifter1" for hierarchy "FrequencyMultiplier:fm|DataPath:data_path|Shifter1:shifter" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 6
Info (12128): Elaborating entity "Divider" for hierarchy "FrequencyMultiplier:fm|DataPath:data_path|Divider:divider" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 7
Warning (10230): Verilog HDL assignment warning at DataPath.v(58): truncated value with size 32 to match size of target (13) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 58
Info (12128): Elaborating entity "Register1" for hierarchy "FrequencyMultiplier:fm|DataPath:data_path|Divider:divider|Register1:my_reg" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 47
Info (12128): Elaborating entity "Wrapper" for hierarchy "Wrapper:wrapper" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 6
Info (12128): Elaborating entity "WrapperController" for hierarchy "Wrapper:wrapper|WrapperController:controller" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v Line: 4
Warning (10235): Verilog HDL Always Construct warning at WrapperController.v(6): variable "ps" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v Line: 6
Info (12128): Elaborating entity "WrapperDataPath" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v Line: 5
Info (12128): Elaborating entity "ShiftReg" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|ShiftReg:shift_reg" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 9
Info (12128): Elaborating entity "Register" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|Register:register" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 10
Info (12128): Elaborating entity "Shifter" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|Shifter:shifter" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 11
Info (12128): Elaborating entity "exponential" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 12
Info (12128): Elaborating entity "controller" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|controller:control" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v Line: 7
Info (12128): Elaborating entity "datapath" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v Line: 10
Info (12128): Elaborating entity "register" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register:regx" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 10
Info (12128): Elaborating entity "counter" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|counter:count" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 12
Info (12128): Elaborating entity "LUT" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 14
Warning (10270): Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 4
Warning (10240): Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable "datat", which holds its previous value in one or more paths through the always construct File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[0]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[1]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[2]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[3]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[4]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[5]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[6]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[7]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[8]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[9]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[10]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[11]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[12]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[13]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[14]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (10041): Inferred latch for "datat[15]" at LUTExp.v(3) File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v Line: 3
Info (12128): Elaborating entity "mux2to1" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|mux2to1:mux" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 16
Info (12128): Elaborating entity "multiplier" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|multiplier:mult" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 18
Info (12128): Elaborating entity "adder" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|adder:add" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 21
Info (12128): Elaborating entity "register18" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|register18:rres" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v Line: 23
Info (12128): Elaborating entity "FIFO" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v Line: 13
Info (12128): Elaborating entity "scfifo" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v Line: 81
Info (12130): Elaborated megafunction instantiation "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v Line: 81
Info (12133): Instantiated megafunction "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component" with the following parameter: File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v Line: 81
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9k31.tdf
    Info (12023): Found entity 1: scfifo_9k31 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9k31" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gq31.tdf
    Info (12023): Found entity 1: a_dpfifo_gq31 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_gq31" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/scfifo_9k31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf
    Info (12023): Found entity 1: a_fefifo_h4f File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_h4f" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf
    Info (12023): Found entity 1: cntr_9o7 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_9o7.tdf Line: 26
Info (12128): Elaborating entity "cntr_9o7" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|a_fefifo_h4f:fifo_state|cntr_9o7:count_usedw" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_fefifo_h4f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kgm1.tdf
    Info (12023): Found entity 1: altsyncram_kgm1 File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kgm1" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/cntr_tnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|cntr_tnb:rd_ptr_count" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/a_dpfifo_gq31.tdf Line: 44
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[0]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 40
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[1]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 70
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[2]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 100
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[3]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 130
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[4]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 160
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[5]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 190
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[6]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 220
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[7]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 250
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[8]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 280
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[9]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 310
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[10]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 340
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[11]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 370
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[12]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 400
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[13]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 430
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[14]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 460
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[15]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 490
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[16]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 520
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[17]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 550
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[18]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 580
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[19]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 610
        Warning (14320): Synthesized away node "Wrapper:wrapper|WrapperDataPath:data_path|FIFO:fifo|scfifo:scfifo_component|scfifo_9k31:auto_generated|a_dpfifo_gq31:dpfifo|altsyncram_kgm1:FIFOram|q_b[20]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/db/altsyncram_kgm1.tdf Line: 640
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/Frequency Multiplire/DataPath.v Line: 75
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "exp_out[0]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[1]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[2]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[3]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[4]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[5]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[6]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[7]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[8]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[9]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[10]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[11]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[12]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[13]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[14]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[15]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[16]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[17]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[18]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[19]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
    Warning (13410): Pin "exp_out[20]" is stuck at GND File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 2
Info (286030): Timing-Driven Synthesis is running
Info (17049): 79 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "u[0]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "u[1]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[0]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[1]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[2]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[3]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[4]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[5]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[6]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[7]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[8]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[9]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[10]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[11]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[12]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[13]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[14]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
    Warning (15610): No output dependent on input pin "v[15]" File: D:/Files/University/Term 4/DLD Lab/Projects/Project4/ModelSim/TopDesign/TopDesign.v Line: 1
Info (21057): Implemented 174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 125 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Sat Jun 19 06:37:47 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:32


