@P:  Worst Slack : -13.275
@P:  CLK_1MHZ|GLA_inferred_clock - Estimated Frequency : 128.8 MHz
@P:  CLK_1MHZ|GLA_inferred_clock - Requested Frequency : 100.0 MHz
@P:  CLK_1MHZ|GLA_inferred_clock - Estimated Period : 7.763
@P:  CLK_1MHZ|GLA_inferred_clock - Requested Period : 10.000
@P:  CLK_1MHZ|GLA_inferred_clock - Slack : 2.237
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Estimated Frequency : 73.0 MHz
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Requested Frequency : 100.0 MHz
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Estimated Period : 13.690
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Requested Period : 10.000
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Slack : -3.689
@P:  constant_sensor_data|next_byte_control_inferred_clock - Estimated Frequency : 204.4 MHz
@P:  constant_sensor_data|next_byte_control_inferred_clock - Requested Frequency : 100.0 MHz
@P:  constant_sensor_data|next_byte_control_inferred_clock - Estimated Period : 4.892
@P:  constant_sensor_data|next_byte_control_inferred_clock - Requested Period : 10.000
@P:  constant_sensor_data|next_byte_control_inferred_clock - Slack : 5.108
@P:  memory_controller|next_read_inferred_clock - Estimated Frequency : 84.1 MHz
@P:  memory_controller|next_read_inferred_clock - Requested Frequency : 100.0 MHz
@P:  memory_controller|next_read_inferred_clock - Estimated Period : 11.887
@P:  memory_controller|next_read_inferred_clock - Requested Period : 10.000
@P:  memory_controller|next_read_inferred_clock - Slack : -1.888
@P:  memory_controller|next_write_inferred_clock - Estimated Frequency : 83.0 MHz
@P:  memory_controller|next_write_inferred_clock - Requested Frequency : 100.0 MHz
@P:  memory_controller|next_write_inferred_clock - Estimated Period : 12.053
@P:  memory_controller|next_write_inferred_clock - Requested Period : 10.000
@P:  memory_controller|next_write_inferred_clock - Slack : -2.053
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Estimated Frequency : 33.7 MHz
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Requested Frequency : 100.0 MHz
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Estimated Period : 29.709
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Requested Period : 10.000
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Slack : -13.275
@P:  Worst Slack(min analysis) : NA
@P:  CLK_1MHZ|GLA_inferred_clock - Estimated Frequency(min analysis) : 128.8 MHz
@P:  CLK_1MHZ|GLA_inferred_clock - Requested Frequency(min analysis) : 100.0 MHz
@P:  CLK_1MHZ|GLA_inferred_clock - Estimated Period(min analysis) : 7.763
@P:  CLK_1MHZ|GLA_inferred_clock - Requested Period(min analysis) : 10.000
@P:  CLK_1MHZ|GLA_inferred_clock - Slack(min analysis) : 2.237
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Estimated Frequency(min analysis) : 73.0 MHz
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Requested Frequency(min analysis) : 100.0 MHz
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Estimated Period(min analysis) : 13.690
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Requested Period(min analysis) : 10.000
@P:  clock_div_1MHZ_10HZ|clk_out_inferred_clock - Slack(min analysis) : -3.689
@P:  constant_sensor_data|next_byte_control_inferred_clock - Estimated Frequency(min analysis) : 204.4 MHz
@P:  constant_sensor_data|next_byte_control_inferred_clock - Requested Frequency(min analysis) : 100.0 MHz
@P:  constant_sensor_data|next_byte_control_inferred_clock - Estimated Period(min analysis) : 4.892
@P:  constant_sensor_data|next_byte_control_inferred_clock - Requested Period(min analysis) : 10.000
@P:  constant_sensor_data|next_byte_control_inferred_clock - Slack(min analysis) : 5.108
@P:  memory_controller|next_read_inferred_clock - Estimated Frequency(min analysis) : 84.1 MHz
@P:  memory_controller|next_read_inferred_clock - Requested Frequency(min analysis) : 100.0 MHz
@P:  memory_controller|next_read_inferred_clock - Estimated Period(min analysis) : 11.887
@P:  memory_controller|next_read_inferred_clock - Requested Period(min analysis) : 10.000
@P:  memory_controller|next_read_inferred_clock - Slack(min analysis) : -1.888
@P:  memory_controller|next_write_inferred_clock - Estimated Frequency(min analysis) : 83.0 MHz
@P:  memory_controller|next_write_inferred_clock - Requested Frequency(min analysis) : 100.0 MHz
@P:  memory_controller|next_write_inferred_clock - Estimated Period(min analysis) : 12.053
@P:  memory_controller|next_write_inferred_clock - Requested Period(min analysis) : 10.000
@P:  memory_controller|next_write_inferred_clock - Slack(min analysis) : -2.053
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Estimated Frequency(min analysis) : 33.7 MHz
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Requested Frequency(min analysis) : 100.0 MHz
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Estimated Period(min analysis) : 29.709
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Requested Period(min analysis) : 10.000
@P:  reset_pulse|CLK_OUT_48MHZ_inferred_clock - Slack(min analysis) : -13.275
@P:  Total Area : 2588.0
@P:  Total Area : 69.0
@P:  Total Area : 66.0
@P:  Total Area : 682.0
@P:  Total Area : 25.0
@P:  Total Area : 140.0
@P:  Total Area : 69.0
@P:  Total Area : 1090.0
@P:  Total Area : 367.0
@P:  Total Area : 78.0
@P:  Total Area : 0.0
@P:  Total Area : 2588.0
@P:  CPU Time : 0h:00m:10s
