<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>RISC-V Assembler: Arithmetic - Project F</title>
<meta name=theme-color><meta name=description content="This series will help you learn and understand 32-bit RISC-V instructions and programming. The first part looks at load immediate, addition, and subtraction. We&rsquo;ll also cover sign extension and pseudoinstructions."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.127.0"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="RISC-V Assembler: Arithmetic"><meta itemprop=description content="This series will help you learn and understand 32-bit RISC-V instructions and programming. The first part looks at load immediate, addition, and subtraction. We‚Äôll also cover sign extension and pseudoinstructions."><meta itemprop=datePublished content="2024-01-15T00:00:00+00:00"><meta itemprop=dateModified content="2024-06-11T00:00:00+00:00"><meta itemprop=wordCount content="1570"><meta itemprop=image content="https://projectf.io/posts/riscv-arithmetic/img/social/riscv-arithmetic.jpeg"><meta itemprop=keywords content="Asm,Maths,Riscv"><meta property="og:url" content="https://projectf.io/posts/riscv-arithmetic/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="RISC-V Assembler: Arithmetic"><meta property="og:description" content="This series will help you learn and understand 32-bit RISC-V instructions and programming. The first part looks at load immediate, addition, and subtraction. We‚Äôll also cover sign extension and pseudoinstructions."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2024-01-15T00:00:00+00:00"><meta property="article:modified_time" content="2024-06-11T00:00:00+00:00"><meta property="article:tag" content="Asm"><meta property="article:tag" content="Maths"><meta property="article:tag" content="Riscv"><meta property="og:image" content="https://projectf.io/posts/riscv-arithmetic/img/social/riscv-arithmetic.jpeg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/riscv-arithmetic/img/social/riscv-arithmetic.jpeg"><meta name=twitter:title content="RISC-V Assembler: Arithmetic"><meta name=twitter:description content="This series will help you learn and understand 32-bit RISC-V instructions and programming. The first part looks at load immediate, addition, and subtraction. We‚Äôll also cover sign extension and pseudoinstructions."><link rel=canonical href=https://projectf.io/posts/riscv-arithmetic/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">RISC-V Assembler: Arithmetic</h1><div class="text-sm antialiased opacity-60">Published
<time>15 Jan 2024</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>11 Jun 2024</time></span></div></header><section><blockquote><p>&ldquo;RISC architecture is going to change everything.&rdquo; ‚Äî <a href=https://tvtropes.org/pmwiki/pmwiki.php/Film/Hackers>Acid Burn</a></p></blockquote><p>In the last few years, we&rsquo;ve seen an explosion of RISC-V CPU designs, especially on FPGA. Thankfully, RISC-V is ideal for assembly programming with its compact, easy-to-learn instruction set. This series will help you learn and understand 32-bit RISC-V instructions and programming.</p><p>The first part looks at load immediate, addition, and subtraction. We&rsquo;ll also cover sign extension and pseudoinstructions. You can also check out my other <a href=/tags/riscv>RISC-V</a> posts.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://x.com/WillFlux>X</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=risc-v-instruction-sets>RISC-V Instruction Sets</h2><p>RISC-V handles processors of different sizes with separate but consistent instruction sets:</p><ul><li><strong>RV32</strong> - 32-bit RISC-V with 32 general-purpose registers</li><li><strong>RV64</strong> - 64-bit RISC-V with 32 general-purpose registers</li><li><strong>RV32E</strong> - Reduced 32-bit RISC-V with 16 general-purpose registers</li></ul><p>I&rsquo;ll be focusing on RV32, but the other instruction sets work in a similar way.</p><p>The base <strong>integer</strong> instruction set for RV32 is <strong>RV32I</strong> ("<strong>I</strong>" stands for integer). RV32I contains the essential RISC-V instructions, including arithmetic, memory access, and flow control.</p><h2 id=cpu-registers>CPU Registers</h2><p>RV32I has 32 general-purpose registers: <strong>x0</strong> to <strong>x31</strong>. These registers are 32 bits wide.</p><p><strong>x0</strong> is hard-wired to <strong>0</strong> (zero). You can use the other registers as you see fit, but there is an <strong>ABI</strong> (application binary interface) to make life easier for programmers and allow code from different developers to interoperate. My examples use the ABI temporary registers <strong>t0-t6</strong>. I cover all the ABI registers in my <a href=/posts/riscv-jump-function#rv32-abi-registers>functions</a> post.</p><p>With that briefest of introductions out of the way, let&rsquo;s get started on the instructions.</p><h2 id=load-immediate>Load Immediate</h2><p>It&rsquo;s simple to load an immediate (constant) value into a register with load immediate <strong>li</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = imm
</span></span></span></code></pre></div><p><strong>rd</strong> is the destination register, and <strong>imm</strong> is a 32-bit immediate.</p><p>Load immediate examples:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>42</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t2</span>, -<span style=color:#ae81ff>1</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t3</span>, <span style=color:#ae81ff>0x100000</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t4</span>, <span style=color:#ae81ff>4100</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t5</span>, <span style=color:#ae81ff>0xFACE</span>
</span></span></code></pre></div><p><em>ProTip: Prefix hexadecimal literals with <strong>0x</strong>.</em></p><h3 id=pseudoinstructions>Pseudoinstructions</h3><p>RISC-V registers are 32 bits wide. RISC-V instructions are 32 bits wide. An instruction needs room for an opcode and registers, so it can&rsquo;t hold a 32-bit immediate. How does <strong>li</strong> manage it? Load immediate is not a RISC-V instruction but a <strong>pseudoinstruction</strong>.</p><p>Pseudoinstructions are translated into one or more real instructions by the assembler. Pseudoinstructions are syntactic sugar that makes code easier to write and understand, and we&rsquo;ll see examples of them throughout this series.</p><p>However, before we can properly understand load immediate, we need to cover arithmetic.</p><h2 id=addition>Addition</h2><p>RISC-V instructions typically have a destination register and two sources. For addition, the sources can be two registers (<strong>add</strong>) or a register and an immediate (<strong>addi</strong>).</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>add</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 + rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 + imm
</span></span></span></code></pre></div><p><strong>rd</strong> is the destination register, <strong>rs1</strong> and <strong>rs2</strong> are source registers, and <strong>imm</strong> is a 12-bit immediate.</p><p>Examples of adding registers:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>       <span style=color:#75715e># t0 =  2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>46</span>      <span style=color:#75715e># t1 = 46
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>10</span>      <span style=color:#75715e># t2 = 10
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>add</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t0</span>  <span style=color:#75715e># t3 =  2 +  2 =  4
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>add</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>  <span style=color:#75715e># t4 =  2 + 46 = 48
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>add</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t2</span>  <span style=color:#75715e># t4 = 48 + 10 = 58  ; t4 is a source and the destination
</span></span></span></code></pre></div><p>Examples of adding a register to an immediate:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>48</span>       <span style=color:#75715e># t0 = 48
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t0</span>,   <span style=color:#ae81ff>1</span>  <span style=color:#75715e># t1 = 48 + 1  = 49  ; increment
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>t0</span>,  -<span style=color:#ae81ff>1</span>  <span style=color:#75715e># t2 = 48 - 1  = 47  ; decrement
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>,  <span style=color:#ae81ff>12</span>  <span style=color:#75715e># t3 = 48 + 12 = 60
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t0</span>, -<span style=color:#ae81ff>12</span>  <span style=color:#75715e># t4 = 48 - 12 = 36
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t4</span>,  <span style=color:#ae81ff>32</span>  <span style=color:#75715e># t4 = 36 + 32 = 68  ; t4 is a source and destination
</span></span></span></code></pre></div><p>With a 12-bit immediate, <strong>addi</strong> can add a value in the range -2048 to 2047. RISC-V has no increment (inc) or decrement (dec) instructions; <strong>addi</strong> handles them too.</p><p>Not content with addition and subtraction, <strong>addi</strong> is also behind two common pseudoinstructions:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>mv</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>  <span style=color:#75715e># rd = rs1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>nop</span>          <span style=color:#75715e># no operation
</span></span></span></code></pre></div><p>The <strong>mv</strong> (move) instruction copies one register to another. <strong>mv</strong> is <strong>addi</strong> with an immediate value of 0. The move instruction can only copy between registers, it can&rsquo;t access memory.</p><p>Move example (note the destination is the first register given):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#75715e># these two examples generate the same machine code
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>mv</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>     <span style=color:#75715e># t0 = t1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>0</span>  <span style=color:#75715e># t0 = t1 + 0
</span></span></span></code></pre></div><p>The <strong>nop</strong> instruction advances the program counter but makes no other changes. A standard <strong>nop</strong> encoding clarifies the programmer&rsquo;s intent and prevents the instruction from being optimised away.</p><h3 id=sign-extension>Sign Extension</h3><p>RISC-V immediates are sign extended. The most significant bit (MSB) fills the remaining bits to create a 32-bit value. A 12-bit RISC-V immediate can represent -2048 to 2047 inclusive.</p><p>Sign extension of -2047 decimal (MSB=1):</p><p><code>1000 0000 0000 -> 1111 1111 1111 1111 1111 1000 0000 0000</code></p><p>Sign extension of 1033 decimal (MSB=0):</p><p><code>0100 0000 1001 -> 0000 0000 0000 0000 0000 0100 0000 1001</code></p><p>Using a signed immediate, we can add and subtract with <strong>addi</strong> (see above) or jump forwards and backwards in code (discussed in <a href=/posts/riscv-jump-function/>Jump and Function</a>).</p><p>RISC-V&rsquo;s designers made several small decisions that have an oversized impact on the simplicity and power of the instruction set: sign extending immediates is one of them.</p><h2 id=subtraction>Subtraction</h2><p>The <strong>sub</strong> instruction subtracts registers. Subtracting an immediate is handled by <strong>addi</strong> (above).</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>sub</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 - rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>neg</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs2</span>       <span style=color:#75715e># rd = zero - rs1 (pseudoinstruction)
</span></span></span></code></pre></div><p>The <strong>neg</strong> pseudoinstruction negates a register value: positive numbers become negative and vice-versa. Negate only takes one source register because it uses <strong>sub</strong> with the <strong>zero</strong> register (<strong>x0</strong>) as the first source.</p><p>Subtraction examples:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>       <span style=color:#75715e># t0 =  2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>46</span>      <span style=color:#75715e># t1 = 46
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>10</span>      <span style=color:#75715e># t2 = 10
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>sub</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t0</span>  <span style=color:#75715e># t3 = 46 -  2 = 44
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>sub</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t2</span>  <span style=color:#75715e># t4 =  2 - 10 = -8
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#75715e># these two examples generate the same machine code
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>neg</span> <span style=color:#66d9ef>t5</span>, <span style=color:#66d9ef>t0</span>      <span style=color:#75715e># t5 = -2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>sub</span> <span style=color:#66d9ef>t6</span>, <span style=color:#66d9ef>x0</span>, <span style=color:#66d9ef>t0</span>  <span style=color:#75715e># t6 = 0 - 2 = -2  ; The x0 register is always zero
</span></span></span></code></pre></div><p><em>ProTip: the destination register comes first in RISC-V assembler.</em></p><blockquote><p>Looking for more arithmetic? Check out my post on RISC-V <a href=/posts/riscv-multiply-divide/>multiplication and division</a>.</p></blockquote><h2 id=load-upper-immediate>Load Upper Immediate</h2><p>Load upper immediate sets the upper <strong>20 bits</strong> of a register with an immediate value and zeros the lower 12 bits. Another way of looking at <strong>lui</strong> is that it left shifts the immediate by 12 bits. The <strong>lui</strong> instruction has room for a 20-bit immediate because it needs no source registers.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>lui</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>imm</span>      <span style=color:#75715e># rd = imm &lt;&lt; 12
</span></span></span></code></pre></div><p>Load upper immediate examples:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>lui</span> <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>1</span>       <span style=color:#75715e># t0 = 1 &lt;&lt; 12 = 0x1000 = 4096
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>lui</span> <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>3</span>       <span style=color:#75715e># t1 = 3 &lt;&lt; 12 = 0x3000 = 12288
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>lui</span> <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>0x100</span>   <span style=color:#75715e># t2 = 0x100 &lt;&lt; 12 = 0x100000 = 1048576
</span></span></span></code></pre></div><p><strong>lui</strong> accepts immediates in the range 0x00000-0xFFFFF.</p><p>If out of range, GNU assembler returns <code>Error: lui expression not in range 0..1048575</code>.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>lui</span> <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>0x100000</span>  <span style=color:#75715e># 21-bit value is out of range!
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>lui</span> <span style=color:#66d9ef>t1</span>, -<span style=color:#ae81ff>1</span>        <span style=color:#75715e># negative value is out of range!
</span></span></span></code></pre></div><h2 id=deconstructing-load-immediate>Deconstructing Load Immediate</h2><p>Now we&rsquo;ve met <strong>addi</strong> and <strong>lui</strong>, we&rsquo;re ready to deconstruct <strong>li</strong>.</p><p>Load upper immediate (<strong>lui</strong>) sets the upper 20 bits; add immediate (<strong>addi</strong>) adds a 12-bit immediate. Together these two instructions can load a 32-bit immediate into a register.</p><p>Let&rsquo;s see how the assembler handles our <strong>li</strong> examples:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>42</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t2</span>, -<span style=color:#ae81ff>1</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t3</span>, <span style=color:#ae81ff>0x100000</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t4</span>, <span style=color:#ae81ff>4100</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span> <span style=color:#66d9ef>t5</span>, <span style=color:#ae81ff>0xFACE</span>
</span></span></code></pre></div><p>The first three examples fit into 12 bits, so they only need <strong>addi</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>x0</span>, <span style=color:#ae81ff>2</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>x0</span>, <span style=color:#ae81ff>42</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>x0</span>, -<span style=color:#ae81ff>1</span>
</span></span></code></pre></div><p>Remember that the <strong>x0</strong> register is hard-wired to 0 (zero).</p><p>The <strong>t3</strong> (0x100000) example fits in the upper 20 bits, so it only needs <strong>lui</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>lui</span>  <span style=color:#66d9ef>t3</span>, <span style=color:#ae81ff>0x100</span>
</span></span></code></pre></div><p>The <strong>t4</strong> (4100) example is a little too large for 12 bits (2<sup>12</sup> + 4 = 4100), so we need <strong>lui</strong> then <strong>addi</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>lui</span>  <span style=color:#66d9ef>t4</span>, <span style=color:#ae81ff>0x1</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t4</span>, <span style=color:#ae81ff>4</span>
</span></span></code></pre></div><p>The <strong>t5</strong> (0xFACE) example is a sneaky one:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>lui</span>  <span style=color:#66d9ef>t5</span>, <span style=color:#ae81ff>0x10</span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>addi</span> <span style=color:#66d9ef>t5</span>, <span style=color:#66d9ef>t5</span>, -<span style=color:#ae81ff>1330</span>
</span></span></code></pre></div><p>The obvious answer of adding 0xACE to 0xF won&rsquo;t work because <strong>addi</strong> sign extends the 12-bit immediate. Looking at 0xACE in binary, we see the most significant bit is 1:</p><p><code>1010 1100 1110 -> 1111 1111 1111 1111 1111 1010 1100 1110</code></p><p>The result of the sign extension is negative: -1330 (-0x532).</p><p><code>0xF000 - 0x532 = 0xEACE</code></p><p>To correct for the sign extension, we need to add 1 to the <strong>lui</strong> immediate: <code>0xF + 0x1 = 0x10</code>.</p><p>Any immediate with <strong>1</strong> as the most significant bit needs this correction. Use <strong>li</strong>, and the assembler will take care of it. :)</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><p>The second part of <em>RISC-V Assembler</em> covers <strong><a href=/posts/riscv-logical>Logical Instructions</a></strong>.</p><p>Other parts of this series include <a href=/posts/riscv-load-store/>Load Store</a> and <a href=/posts/riscv-branch-set/>Branch Set</a>. Or check out all my <a href=/tutorials/>FPGA & RISC-V Tutorials</a> and my series on early <a href=https://systemtalk.org/post/macintosh-history-8510/>Macintosh History</a>.</p><h3 id=acknowledgements>Acknowledgements</h3><p>Thanks to <a href=https://mastodon.social/@jtruk>jtruk</a> and <a href=http://danielmangum.com>Daniel Mangum</a> for suggestions and corrections.</p><h3 id=references>References</h3><ul><li><a href=https://wiki.riscv.org/display/HOME/RISC-V+Technical+Specifications>RISC-V Technical Specifications</a> (riscv.org)</li></ul></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/asm>asm</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/maths>maths</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/riscv>riscv</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>