{"vcs1":{"timestamp_begin":1769586105.947681110, "rt":6.92, "ut":6.61, "st":0.20}}
{"vcselab":{"timestamp_begin":1769586112.921444441, "rt":0.31, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769586113.273089693, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769586105.687350821}
{"VCS_COMP_START_TIME": 1769586105.687350821}
{"VCS_COMP_END_TIME": 1769586113.548210845}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345576}}
{"vcselab": {"peak_mem": 173708}}
