{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481093189423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481093189423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 01:46:28 2016 " "Processing started: Wed Dec 07 01:46:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481093189423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093189423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093189423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481093189863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481093189863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_data " "Found entity 1: vga_data" {  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(806) " "Verilog HDL warning at processor.v(806): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 806 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481093199343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(807) " "Verilog HDL warning at processor.v(807): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 807 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481093199343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 54 54 " "Found 54 design units, including 54 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "2 bypassstallcontrol " "Found entity 2: bypassstallcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "3 regselectequal " "Found entity 3: regselectequal" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "4 wcontrol " "Found entity 4: wcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcontrol " "Found entity 5: mcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "6 xcontrol " "Found entity 6: xcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "7 dcontrol " "Found entity 7: dcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "9 multdiv " "Found entity 9: multdiv" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "10 div " "Found entity 10: div" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "11 mult " "Found entity 11: mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "12 up_counter " "Found entity 12: up_counter" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 692 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "13 negator " "Found entity 13: negator" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "14 sra_mult " "Found entity 14: sra_mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "15 sll_mult " "Found entity 15: sll_mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "16 regfile " "Found entity 16: regfile" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "17 register " "Found entity 17: register" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 840 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "18 fiveto32decoder " "Found entity 18: fiveto32decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "19 threeto8decoder " "Found entity 19: threeto8decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "20 twoto4decoder " "Found entity 20: twoto4decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "21 sll " "Found entity 21: sll" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "22 sra " "Found entity 22: sra" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "23 sll1 " "Found entity 23: sll1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "24 sra1 " "Found entity 24: sra1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "25 sll2 " "Found entity 25: sll2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "26 sra2 " "Found entity 26: sra2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 977 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "27 sll4 " "Found entity 27: sll4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "28 sra4 " "Found entity 28: sra4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "29 sll8 " "Found entity 29: sll8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "30 sra8 " "Found entity 30: sra8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "31 sll16 " "Found entity 31: sll16" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1053 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "32 sra16 " "Found entity 32: sra16" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "33 inverter5bit " "Found entity 33: inverter5bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1094 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "34 inverter32bit " "Found entity 34: inverter32bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "35 mux1bit2to1 " "Found entity 35: mux1bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "36 mux3bit2to1 " "Found entity 36: mux3bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "37 mux5bit2to1 " "Found entity 37: mux5bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "38 mux32bit2to1 " "Found entity 38: mux32bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "39 mux32bit4to1 " "Found entity 39: mux32bit4to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "40 mux32bit8to1 " "Found entity 40: mux32bit8to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "41 cla32mult " "Found entity 41: cla32mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "42 cla_32bit " "Found entity 42: cla_32bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "43 big_g " "Found entity 43: big_g" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "44 big_p " "Found entity 44: big_p" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "45 cla_8bit " "Found entity 45: cla_8bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "46 cla1 " "Found entity 46: cla1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "47 cla2 " "Found entity 47: cla2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "48 cla3 " "Found entity 48: cla3" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "49 cla4 " "Found entity 49: cla4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "50 cla5 " "Found entity 50: cla5" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "51 cla6 " "Found entity 51: cla6" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "52 cla7 " "Found entity 52: cla7" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "53 cla8 " "Found entity 53: cla8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""} { "Info" "ISGN_ENTITY_NAME" "54 full_add " "Found entity 54: full_add" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(243) " "Verilog HDL information at vga_controller.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_detection " "Found entity 2: collision_detection" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flappy_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flappy_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_tb " "Found entity 1: flappy_tb" {  } { { "output_files/flappy_tb.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/flappy_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_seven_segment " "Found entity 1: decimal_to_seven_segment" {  } { { "decimal_to_seven_segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_32bit " "Found entity 1: lfsr_32bit" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093199373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(104) " "Verilog HDL Implicit Net warning at skeleton.v(104): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(105) " "Verilog HDL Implicit Net warning at skeleton.v(105): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(105) " "Verilog HDL Implicit Net warning at skeleton.v(105): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_lw processor.v(261) " "Verilog HDL Implicit Net warning at processor.v(261): created implicit net for \"dxir_lw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_sw processor.v(262) " "Verilog HDL Implicit Net warning at processor.v(262): created implicit net for \"dxir_sw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_addi processor.v(263) " "Verilog HDL Implicit Net warning at processor.v(263): created implicit net for \"dxir_addi\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_jr processor.v(264) " "Verilog HDL Implicit Net warning at processor.v(264): created implicit net for \"dxir_jr\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_rtype processor.v(265) " "Verilog HDL Implicit Net warning at processor.v(265): created implicit net for \"dxir_rtype\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_lw processor.v(269) " "Verilog HDL Implicit Net warning at processor.v(269): created implicit net for \"fdir_lw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_sw processor.v(270) " "Verilog HDL Implicit Net warning at processor.v(270): created implicit net for \"fdir_sw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_addi processor.v(271) " "Verilog HDL Implicit Net warning at processor.v(271): created implicit net for \"fdir_addi\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_jr processor.v(272) " "Verilog HDL Implicit Net warning at processor.v(272): created implicit net for \"fdir_jr\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_rtype processor.v(273) " "Verilog HDL Implicit Net warning at processor.v(273): created implicit net for \"fdir_rtype\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bex_comm processor.v(432) " "Verilog HDL Implicit Net warning at processor.v(432): created implicit net for \"bex_comm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 432 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrn processor.v(846) " "Verilog HDL Implicit Net warning at processor.v(846): created implicit net for \"clrn\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 846 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper2_pipe_y vga_controller.v(203) " "Verilog HDL Implicit Net warning at vga_controller.v(203): created implicit net for \"upper2_pipe_y\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481093199483 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(36) " "Output port \"debug_data_in\" at skeleton.v(36) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481093199483 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(37) " "Output port \"debug_addr\" at skeleton.v(37) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481093199483 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(22) " "Output port \"VGA_SYNC\" at skeleton.v(22) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481093199483 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_32bit lfsr_32bit:PRNG1 " "Elaborating entity \"lfsr_32bit\" for hierarchy \"lfsr_32bit:PRNG1\"" {  } { { "skeleton.v" "PRNG1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199503 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data lfsr_32bit.v(9) " "Verilog HDL warning at lfsr_32bit.v(9): initial value for variable data should be constant" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1481093199503 "|skeleton|lfsr_32bit:PRNG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:myprocessor\|register:pcreg " "Elaborating entity \"register\" for hierarchy \"processor:myprocessor\|register:pcreg\"" {  } { { "processor.v" "pcreg" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32mult processor:myprocessor\|cla32mult:pcincrement " "Elaborating entity \"cla32mult\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\"" {  } { { "processor.v" "pcincrement" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_g processor:myprocessor\|cla32mult:pcincrement\|big_g:bg1 " "Elaborating entity \"big_g\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|big_g:bg1\"" {  } { { "processor.v" "bg1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_p processor:myprocessor\|cla32mult:pcincrement\|big_p:bp1 " "Elaborating entity \"big_p\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|big_p:bp1\"" {  } { { "processor.v" "bp1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla1 processor:myprocessor\|cla32mult:pcincrement\|cla1:c1 " "Elaborating entity \"cla1\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla1:c1\"" {  } { { "processor.v" "c1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla2 processor:myprocessor\|cla32mult:pcincrement\|cla2:c2 " "Elaborating entity \"cla2\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla2:c2\"" {  } { { "processor.v" "c2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla3 processor:myprocessor\|cla32mult:pcincrement\|cla3:c3 " "Elaborating entity \"cla3\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla3:c3\"" {  } { { "processor.v" "c3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1 " "Elaborating entity \"cla_8bit\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\"" {  } { { "processor.v" "m1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla4:c4 " "Elaborating entity \"cla4\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla4:c4\"" {  } { { "processor.v" "c4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla5 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla5:c5 " "Elaborating entity \"cla5\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla5:c5\"" {  } { { "processor.v" "c5" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla6 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla6:c6 " "Elaborating entity \"cla6\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla6:c6\"" {  } { { "processor.v" "c6" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla7 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla7:c7 " "Elaborating entity \"cla7\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla7:c7\"" {  } { { "processor.v" "c7" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla8:c8 " "Elaborating entity \"cla8\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla8:c8\"" {  } { { "processor.v" "c8" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|full_add:make_add\[0\].adder1 " "Elaborating entity \"full_add\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|full_add:make_add\[0\].adder1\"" {  } { { "processor.v" "make_add\[0\].adder1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit2to1 processor:myprocessor\|mux32bit2to1:pickbranchjumppc " "Elaborating entity \"mux32bit2to1\" for hierarchy \"processor:myprocessor\|mux32bit2to1:pickbranchjumppc\"" {  } { { "processor.v" "pickbranchjumppc" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit2to1 processor:myprocessor\|mux32bit2to1:pickbranchjumppc\|mux1bit2to1:make_mux\[0\].m1 " "Elaborating entity \"mux1bit2to1\" for hierarchy \"processor:myprocessor\|mux32bit2to1:pickbranchjumppc\|mux1bit2to1:make_mux\[0\].m1\"" {  } { { "processor.v" "make_mux\[0\].m1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:registerfile " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:registerfile\"" {  } { { "processor.v" "registerfile" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveto32decoder processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw " "Elaborating entity \"fiveto32decoder\" for hierarchy \"processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\"" {  } { { "processor.v" "rw" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoto4decoder processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|twoto4decoder:a " "Elaborating entity \"twoto4decoder\" for hierarchy \"processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|twoto4decoder:a\"" {  } { { "processor.v" "a" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeto8decoder processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|threeto8decoder:b1 " "Elaborating entity \"threeto8decoder\" for hierarchy \"processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|threeto8decoder:b1\"" {  } { { "processor.v" "b1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcontrol processor:myprocessor\|dcontrol:dctrl " "Elaborating entity \"dcontrol\" for hierarchy \"processor:myprocessor\|dcontrol:dctrl\"" {  } { { "processor.v" "dctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit2to1 processor:myprocessor\|dcontrol:dctrl\|mux5bit2to1:pickra " "Elaborating entity \"mux5bit2to1\" for hierarchy \"processor:myprocessor\|dcontrol:dctrl\|mux5bit2to1:pickra\"" {  } { { "processor.v" "pickra" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xcontrol processor:myprocessor\|xcontrol:xctrl " "Elaborating entity \"xcontrol\" for hierarchy \"processor:myprocessor\|xcontrol:xctrl\"" {  } { { "processor.v" "xctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit4to1 processor:myprocessor\|mux32bit4to1:pickbypassA " "Elaborating entity \"mux32bit4to1\" for hierarchy \"processor:myprocessor\|mux32bit4to1:pickbypassA\"" {  } { { "processor.v" "pickbypassA" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:alumain " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:alumain\"" {  } { { "processor.v" "alumain" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter32bit processor:myprocessor\|alu:alumain\|inverter32bit:i2 " "Elaborating entity \"inverter32bit\" for hierarchy \"processor:myprocessor\|alu:alumain\|inverter32bit:i2\"" {  } { { "processor.v" "i2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:myprocessor\|alu:alumain\|sll:shift1 " "Elaborating entity \"sll\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\"" {  } { { "processor.v" "shift1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:myprocessor\|alu:alumain\|sll:shift1\|sll16:s1 " "Elaborating entity \"sll16\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll16:s1\"" {  } { { "processor.v" "s1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:myprocessor\|alu:alumain\|sll:shift1\|sll8:s2 " "Elaborating entity \"sll8\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll8:s2\"" {  } { { "processor.v" "s2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:myprocessor\|alu:alumain\|sll:shift1\|sll4:s3 " "Elaborating entity \"sll4\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll4:s3\"" {  } { { "processor.v" "s3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:myprocessor\|alu:alumain\|sll:shift1\|sll2:s4 " "Elaborating entity \"sll2\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll2:s4\"" {  } { { "processor.v" "s4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:myprocessor\|alu:alumain\|sll:shift1\|sll1:s5 " "Elaborating entity \"sll1\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll1:s5\"" {  } { { "processor.v" "s5" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:myprocessor\|alu:alumain\|sra:shift2 " "Elaborating entity \"sra\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\"" {  } { { "processor.v" "shift2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:myprocessor\|alu:alumain\|sra:shift2\|sra16:s1 " "Elaborating entity \"sra16\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra16:s1\"" {  } { { "processor.v" "s1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:myprocessor\|alu:alumain\|sra:shift2\|sra8:s2 " "Elaborating entity \"sra8\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra8:s2\"" {  } { { "processor.v" "s2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:myprocessor\|alu:alumain\|sra:shift2\|sra4:s3 " "Elaborating entity \"sra4\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra4:s3\"" {  } { { "processor.v" "s3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:myprocessor\|alu:alumain\|sra:shift2\|sra2:s4 " "Elaborating entity \"sra2\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra2:s4\"" {  } { { "processor.v" "s4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:myprocessor\|alu:alumain\|sra:shift2\|sra1:s5 " "Elaborating entity \"sra1\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra1:s5\"" {  } { { "processor.v" "s5" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit processor:myprocessor\|alu:alumain\|cla_32bit:add1 " "Elaborating entity \"cla_32bit\" for hierarchy \"processor:myprocessor\|alu:alumain\|cla_32bit:add1\"" {  } { { "processor.v" "add1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:myprocessor\|alu:alumain\|multdiv:muldiv1 " "Elaborating entity \"multdiv\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\"" {  } { { "processor.v" "muldiv1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m " "Elaborating entity \"mult\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\"" {  } { { "processor.v" "m" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|up_counter:counter " "Elaborating entity \"up_counter\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|up_counter:counter\"" {  } { { "processor.v" "counter" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negator processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|negator:negatea " "Elaborating entity \"negator\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|negator:negatea\"" {  } { { "processor.v" "negatea" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_mult processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|sra_mult:shiftresult " "Elaborating entity \"sra_mult\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|sra_mult:shiftresult\"" {  } { { "processor.v" "shiftresult" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093199943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d " "Elaborating entity \"div\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d\"" {  } { { "processor.v" "d" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_mult processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d\|sll_mult:shifter " "Elaborating entity \"sll_mult\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d\|sll_mult:shifter\"" {  } { { "processor.v" "shifter" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit8to1 processor:myprocessor\|alu:alumain\|mux32bit8to1:mux2 " "Elaborating entity \"mux32bit8to1\" for hierarchy \"processor:myprocessor\|alu:alumain\|mux32bit8to1:mux2\"" {  } { { "processor.v" "mux2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcontrol processor:myprocessor\|mcontrol:mctrl " "Elaborating entity \"mcontrol\" for hierarchy \"processor:myprocessor\|mcontrol:mctrl\"" {  } { { "processor.v" "mctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcontrol processor:myprocessor\|wcontrol:wctrl " "Elaborating entity \"wcontrol\" for hierarchy \"processor:myprocessor\|wcontrol:wctrl\"" {  } { { "processor.v" "wctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassstallcontrol processor:myprocessor\|bypassstallcontrol:bypassstallctrl " "Elaborating entity \"bypassstallcontrol\" for hierarchy \"processor:myprocessor\|bypassstallcontrol:bypassstallctrl\"" {  } { { "processor.v" "bypassstallctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regselectequal processor:myprocessor\|bypassstallcontrol:bypassstallctrl\|regselectequal:dxir_rs_xmir_rd " "Elaborating entity \"regselectequal\" for hierarchy \"processor:myprocessor\|bypassstallcontrol:bypassstallctrl\|regselectequal:dxir_rs_xmir_rd\"" {  } { { "processor.v" "dxir_rs_xmir_rd" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200523 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093200523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093200573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093200573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200583 ""}  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093200583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093200633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093200633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200633 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } } { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 215 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 82 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1481093200633 "|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3666 4096 0 1 1 " "3666 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "430 4095 " "Addresses ranging from 430 to 4095 are not initialized" {  } { { "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.mif" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1481093200633 ""}  } { { "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.mif" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1481093200633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_seven_segment decimal_to_seven_segment:dig1 " "Elaborating entity \"decimal_to_seven_segment\" for hierarchy \"decimal_to_seven_segment:dig1\"" {  } { { "skeleton.v" "dig1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200683 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "decimal_to_seven_segment.v(51) " "Verilog HDL Case Statement warning at decimal_to_seven_segment.v(51): can't check case statement for completeness because the case expression has too many possible states" {  } { { "decimal_to_seven_segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v" 51 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1481093200683 "|skeleton|decimal_to_seven_segment:dig1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex4 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex4\"" {  } { { "skeleton.v" "hex4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200683 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200713 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093200713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper2_pipe_y vga_controller.v(203) " "Verilog HDL or VHDL warning at vga_controller.v(203): object \"upper2_pipe_y\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_pipe_height vga_controller.v(78) " "Verilog HDL or VHDL warning at vga_controller.v(78): object \"lower_pipe_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_pipe_height vga_controller.v(83) " "Verilog HDL or VHDL warning at vga_controller.v(83): object \"upper_pipe_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_pipe2_height vga_controller.v(88) " "Verilog HDL or VHDL warning at vga_controller.v(88): object \"lower_pipe2_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_pipe2_height vga_controller.v(93) " "Verilog HDL or VHDL warning at vga_controller.v(93): object \"upper_pipe2_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_pipe3_height vga_controller.v(98) " "Verilog HDL or VHDL warning at vga_controller.v(98): object \"lower_pipe3_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_pipe3_height vga_controller.v(103) " "Verilog HDL or VHDL warning at vga_controller.v(103): object \"upper_pipe3_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "upper_pipe2_y vga_controller.v(202) " "Verilog HDL warning at vga_controller.v(202): object upper_pipe2_y used but never assigned" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 202 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(186) " "Verilog HDL assignment warning at vga_controller.v(186): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(188) " "Verilog HDL assignment warning at vga_controller.v(188): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(191) " "Verilog HDL assignment warning at vga_controller.v(191): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(196) " "Verilog HDL assignment warning at vga_controller.v(196): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(198) " "Verilog HDL assignment warning at vga_controller.v(198): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(201) " "Verilog HDL assignment warning at vga_controller.v(201): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 vga_controller.v(203) " "Verilog HDL assignment warning at vga_controller.v(203): truncated value with size 19 to match size of target (1)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(206) " "Verilog HDL assignment warning at vga_controller.v(206): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(208) " "Verilog HDL assignment warning at vga_controller.v(208): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(211) " "Verilog HDL assignment warning at vga_controller.v(211): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_controller.v(277) " "Verilog HDL assignment warning at vga_controller.v(277): truncated value with size 32 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 vga_controller.v(281) " "Verilog HDL assignment warning at vga_controller.v(281): truncated value with size 6 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(296) " "Verilog HDL assignment warning at vga_controller.v(296): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(306) " "Verilog HDL assignment warning at vga_controller.v(306): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(316) " "Verilog HDL assignment warning at vga_controller.v(316): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_controller.v(362) " "Verilog HDL assignment warning at vga_controller.v(362): truncated value with size 32 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 vga_controller.v(366) " "Verilog HDL assignment warning at vga_controller.v(366): truncated value with size 6 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(381) " "Verilog HDL assignment warning at vga_controller.v(381): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(391) " "Verilog HDL assignment warning at vga_controller.v(391): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(401) " "Verilog HDL assignment warning at vga_controller.v(401): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(417) " "Verilog HDL assignment warning at vga_controller.v(417): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(430) " "Verilog HDL assignment warning at vga_controller.v(430): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(431) " "Verilog HDL assignment warning at vga_controller.v(431): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(435) " "Verilog HDL assignment warning at vga_controller.v(435): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(459) " "Verilog HDL assignment warning at vga_controller.v(459): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(460) " "Verilog HDL assignment warning at vga_controller.v(460): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(464) " "Verilog HDL assignment warning at vga_controller.v(464): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(488) " "Verilog HDL assignment warning at vga_controller.v(488): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(489) " "Verilog HDL assignment warning at vga_controller.v(489): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(493) " "Verilog HDL assignment warning at vga_controller.v(493): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(520) " "Verilog HDL assignment warning at vga_controller.v(520): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(521) " "Verilog HDL assignment warning at vga_controller.v(521): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(525) " "Verilog HDL assignment warning at vga_controller.v(525): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(549) " "Verilog HDL assignment warning at vga_controller.v(549): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(550) " "Verilog HDL assignment warning at vga_controller.v(550): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(554) " "Verilog HDL assignment warning at vga_controller.v(554): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(579) " "Verilog HDL assignment warning at vga_controller.v(579): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(580) " "Verilog HDL assignment warning at vga_controller.v(580): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(584) " "Verilog HDL assignment warning at vga_controller.v(584): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(608) " "Verilog HDL assignment warning at vga_controller.v(608): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(609) " "Verilog HDL assignment warning at vga_controller.v(609): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(613) " "Verilog HDL assignment warning at vga_controller.v(613): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(644) " "Verilog HDL assignment warning at vga_controller.v(644): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(645) " "Verilog HDL assignment warning at vga_controller.v(645): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(649) " "Verilog HDL assignment warning at vga_controller.v(649): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upper_pipe2_y 0 vga_controller.v(202) " "Net \"upper_pipe2_y\" at vga_controller.v(202) has no driver or initial value, using a default initial value '0'" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 202 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200733 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481093200733 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection vga_controller:vga_ins\|collision_detection:c " "Elaborating entity \"collision_detection\" for hierarchy \"vga_controller:vga_ins\|collision_detection:c\"" {  } { { "vga_controller.v" "c" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:static_data " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\"" {  } { { "vga_controller.v" "static_data" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flappy_data.mif " "Parameter \"init_file\" = \"flappy_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200743 ""}  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093200743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ts91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ts91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ts91 " "Found entity 1: altsyncram_ts91" {  } { { "db/altsyncram_ts91.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093200793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093200793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ts91 vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated " "Elaborating entity \"altsyncram_ts91\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093200843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093200843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|decode_u9a:rden_decode " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|decode_u9a:rden_decode\"" {  } { { "db/altsyncram_ts91.tdf" "rden_decode" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093200883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093200883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|mux_lob:mux2 " "Elaborating entity \"mux_lob\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|mux_lob:mux2\"" {  } { { "db/altsyncram_ts91.tdf" "mux2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_data vga_controller:vga_ins\|vga_data:vga_display " "Elaborating entity \"vga_data\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\"" {  } { { "vga_controller.v" "vga_display" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\"" {  } { { "vga_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\"" {  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file game_screen.mif " "Parameter \"init_file\" = \"game_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093200893 ""}  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093200893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qi1 " "Found entity 1: altsyncram_3qi1" {  } { { "db/altsyncram_3qi1.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093200983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093200983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qi1 vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated " "Elaborating entity \"altsyncram_3qi1\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093200983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093201023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093201023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_hua:decode3 " "Elaborating entity \"decode_hua\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_hua:decode3\"" {  } { { "db/altsyncram_3qi1.tdf" "decode3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093201073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093201073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_3qi1.tdf" "rden_decode" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093201133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093201133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_3qi1.tdf" "mux2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flappy_index.mif " "Parameter \"init_file\" = \"flappy_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093201143 ""}  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093201143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093201193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093201193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_3gc1:auto_generated " "Elaborating entity \"altsyncram_3gc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_3gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093201193 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1124 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481093204456 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1481093204456 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "skeleton.v" "Mod1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "skeleton.v" "Div0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "skeleton.v" "Mod2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "skeleton.v" "Div1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "skeleton.v" "Mod3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 632 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "skeleton.v" "Mod0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093211376 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1481093211376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211406 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211576 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211636 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211746 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211826 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ucm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 632 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211916 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 632 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093211926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481093211926 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481093211926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_7bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093211976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093211976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481093212016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093212016 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481093213923 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } } { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1481093214153 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1481093214153 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[0\] vga_controller:vga_ins\|game_score_disp\[0\]~_emulated vga_controller:vga_ins\|game_score_disp\[0\]~1 " "Register \"vga_controller:vga_ins\|game_score_disp\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[0\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[3\] vga_controller:vga_ins\|game_score_disp\[3\]~_emulated vga_controller:vga_ins\|game_score_disp\[3\]~5 " "Register \"vga_controller:vga_ins\|game_score_disp\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[3\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[2\] vga_controller:vga_ins\|game_score_disp\[2\]~_emulated vga_controller:vga_ins\|game_score_disp\[2\]~9 " "Register \"vga_controller:vga_ins\|game_score_disp\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[2\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[1\] vga_controller:vga_ins\|game_score_disp\[1\]~_emulated vga_controller:vga_ins\|game_score_disp\[1\]~13 " "Register \"vga_controller:vga_ins\|game_score_disp\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[1\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|animation_count\[0\] vga_controller:vga_ins\|animation_count\[0\]~_emulated vga_controller:vga_ins\|animation_count\[0\]~1 " "Register \"vga_controller:vga_ins\|animation_count\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|animation_count\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|animation_count\[0\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|animation_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|animation_count\[1\] vga_controller:vga_ins\|animation_count\[1\]~_emulated vga_controller:vga_ins\|animation_count\[1\]~5 " "Register \"vga_controller:vga_ins\|animation_count\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|animation_count\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|animation_count\[1\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|animation_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|animation_count\[2\] vga_controller:vga_ins\|animation_count\[2\]~_emulated vga_controller:vga_ins\|animation_count\[2\]~9 " "Register \"vga_controller:vga_ins\|animation_count\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|animation_count\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|animation_count\[2\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|animation_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|animation_count\[3\] vga_controller:vga_ins\|animation_count\[3\]~_emulated vga_controller:vga_ins\|animation_count\[3\]~13 " "Register \"vga_controller:vga_ins\|animation_count\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|animation_count\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|animation_count\[3\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|animation_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|animation_count\[4\] vga_controller:vga_ins\|animation_count\[4\]~_emulated vga_controller:vga_ins\|animation_count\[4\]~17 " "Register \"vga_controller:vga_ins\|animation_count\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|animation_count\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|animation_count\[4\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|animation_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[6\] vga_controller:vga_ins\|game_score_disp\[6\]~_emulated vga_controller:vga_ins\|game_score_disp\[6\]~17 " "Register \"vga_controller:vga_ins\|game_score_disp\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[6\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[5\] vga_controller:vga_ins\|game_score_disp\[5\]~_emulated vga_controller:vga_ins\|game_score_disp\[5\]~21 " "Register \"vga_controller:vga_ins\|game_score_disp\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[5\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[4\] vga_controller:vga_ins\|game_score_disp\[4\]~_emulated vga_controller:vga_ins\|game_score_disp\[4\]~25 " "Register \"vga_controller:vga_ins\|game_score_disp\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[4\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[7\] vga_controller:vga_ins\|game_score_disp\[7\]~_emulated vga_controller:vga_ins\|game_score_disp\[7\]~29 " "Register \"vga_controller:vga_ins\|game_score_disp\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[7\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[10\] vga_controller:vga_ins\|game_score_disp\[10\]~_emulated vga_controller:vga_ins\|game_score_disp\[10\]~33 " "Register \"vga_controller:vga_ins\|game_score_disp\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[9\] vga_controller:vga_ins\|game_score_disp\[9\]~_emulated vga_controller:vga_ins\|game_score_disp\[9\]~37 " "Register \"vga_controller:vga_ins\|game_score_disp\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[8\] vga_controller:vga_ins\|game_score_disp\[8\]~_emulated vga_controller:vga_ins\|game_score_disp\[8\]~41 " "Register \"vga_controller:vga_ins\|game_score_disp\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:myprocessor\|alu:alumain\|progresscheck processor:myprocessor\|alu:alumain\|progresscheck~_emulated processor:myprocessor\|alu:alumain\|progresscheck~1 " "Register \"processor:myprocessor\|alu:alumain\|progresscheck\" is converted into an equivalent circuit using register \"processor:myprocessor\|alu:alumain\|progresscheck~_emulated\" and latch \"processor:myprocessor\|alu:alumain\|progresscheck~1\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 514 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|processor:myprocessor|alu:alumain|progresscheck"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[11\] vga_controller:vga_ins\|game_score_disp\[11\]~_emulated vga_controller:vga_ins\|game_score_disp\[11\]~45 " "Register \"vga_controller:vga_ins\|game_score_disp\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[11\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[16\] vga_controller:vga_ins\|game_score_disp\[16\]~_emulated vga_controller:vga_ins\|game_score_disp\[16\]~49 " "Register \"vga_controller:vga_ins\|game_score_disp\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[16\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[15\] vga_controller:vga_ins\|game_score_disp\[15\]~_emulated vga_controller:vga_ins\|game_score_disp\[15\]~53 " "Register \"vga_controller:vga_ins\|game_score_disp\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[15\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[14\] vga_controller:vga_ins\|game_score_disp\[14\]~_emulated vga_controller:vga_ins\|game_score_disp\[14\]~57 " "Register \"vga_controller:vga_ins\|game_score_disp\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[14\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[13\] vga_controller:vga_ins\|game_score_disp\[13\]~_emulated vga_controller:vga_ins\|game_score_disp\[13\]~61 " "Register \"vga_controller:vga_ins\|game_score_disp\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[13\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[12\] vga_controller:vga_ins\|game_score_disp\[12\]~_emulated vga_controller:vga_ins\|game_score_disp\[12\]~65 " "Register \"vga_controller:vga_ins\|game_score_disp\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[12\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|multdivcheck processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|multdivcheck~_emulated processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|multdivcheck~1 " "Register \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|multdivcheck\" is converted into an equivalent circuit using register \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|multdivcheck~_emulated\" and latch \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|multdivcheck~1\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 541 0 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|processor:myprocessor|alu:alumain|multdiv:muldiv1|multdivcheck"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[17\] vga_controller:vga_ins\|game_score_disp\[17\]~_emulated vga_controller:vga_ins\|game_score_disp\[17\]~69 " "Register \"vga_controller:vga_ins\|game_score_disp\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[17\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_left\[0\] vga_controller:vga_ins\|bird_left\[0\]~_emulated vga_controller:vga_ins\|bird_left\[0\]~1 " "Register \"vga_controller:vga_ins\|bird_left\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_left\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_left\[0\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[18\] vga_controller:vga_ins\|lower_pipe3_left\[18\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[17\] vga_controller:vga_ins\|lower_pipe3_left\[17\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[16\] vga_controller:vga_ins\|lower_pipe3_left\[16\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[15\] vga_controller:vga_ins\|lower_pipe3_left\[15\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[14\] vga_controller:vga_ins\|lower_pipe3_left\[14\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[13\] vga_controller:vga_ins\|lower_pipe3_left\[13\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[12\] vga_controller:vga_ins\|lower_pipe3_left\[12\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[11\] vga_controller:vga_ins\|lower_pipe3_left\[11\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[10\] vga_controller:vga_ins\|lower_pipe3_left\[10\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[9\] vga_controller:vga_ins\|lower_pipe3_left\[9\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[8\] vga_controller:vga_ins\|lower_pipe3_left\[8\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[7\] vga_controller:vga_ins\|lower_pipe3_left\[7\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[6\] vga_controller:vga_ins\|lower_pipe3_left\[6\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[5\] vga_controller:vga_ins\|lower_pipe3_left\[5\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[4\] vga_controller:vga_ins\|lower_pipe3_left\[4\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[3\] vga_controller:vga_ins\|lower_pipe3_left\[3\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[2\] vga_controller:vga_ins\|lower_pipe3_left\[2\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[1\] vga_controller:vga_ins\|lower_pipe3_left\[1\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_left\[0\] vga_controller:vga_ins\|lower_pipe3_left\[0\]~_emulated vga_controller:vga_ins\|lower_pipe3_left\[0\]~73 " "Register \"vga_controller:vga_ins\|lower_pipe3_left\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_left\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_left\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[18\] vga_controller:vga_ins\|lower_pipe3_right\[18\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[17\] vga_controller:vga_ins\|lower_pipe3_right\[17\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[16\] vga_controller:vga_ins\|lower_pipe3_right\[16\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[15\] vga_controller:vga_ins\|lower_pipe3_right\[15\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[14\] vga_controller:vga_ins\|lower_pipe3_right\[14\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[13\] vga_controller:vga_ins\|lower_pipe3_right\[13\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[12\] vga_controller:vga_ins\|lower_pipe3_right\[12\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[11\] vga_controller:vga_ins\|lower_pipe3_right\[11\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[10\] vga_controller:vga_ins\|lower_pipe3_right\[10\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[9\] vga_controller:vga_ins\|lower_pipe3_right\[9\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[8\] vga_controller:vga_ins\|lower_pipe3_right\[8\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[7\] vga_controller:vga_ins\|lower_pipe3_right\[7\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[6\] vga_controller:vga_ins\|lower_pipe3_right\[6\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[5\] vga_controller:vga_ins\|lower_pipe3_right\[5\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[4\] vga_controller:vga_ins\|lower_pipe3_right\[4\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[3\] vga_controller:vga_ins\|lower_pipe3_right\[3\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[2\] vga_controller:vga_ins\|lower_pipe3_right\[2\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_right\[1\] vga_controller:vga_ins\|lower_pipe3_right\[1\]~_emulated vga_controller:vga_ins\|lower_pipe3_right\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe3_right\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_right\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_right\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_right[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[18\] vga_controller:vga_ins\|upper_pipe3_bottom\[18\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[18\]~1 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[17\] vga_controller:vga_ins\|upper_pipe3_bottom\[17\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[17\]~5 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[16\] vga_controller:vga_ins\|upper_pipe3_bottom\[16\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[16\]~9 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[15\] vga_controller:vga_ins\|upper_pipe3_bottom\[15\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[15\]~13 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[14\] vga_controller:vga_ins\|upper_pipe3_bottom\[14\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[14\]~17 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[13\] vga_controller:vga_ins\|upper_pipe3_bottom\[13\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[13\]~21 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[12\] vga_controller:vga_ins\|upper_pipe3_bottom\[12\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[12\]~25 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[11\] vga_controller:vga_ins\|upper_pipe3_bottom\[11\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[11\]~29 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[10\] vga_controller:vga_ins\|upper_pipe3_bottom\[10\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[10\]~33 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[9\] vga_controller:vga_ins\|upper_pipe3_bottom\[9\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[9\]~37 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[8\] vga_controller:vga_ins\|upper_pipe3_bottom\[8\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[8\]~41 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[7\] vga_controller:vga_ins\|upper_pipe3_bottom\[7\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[7\]~45 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[6\] vga_controller:vga_ins\|upper_pipe3_bottom\[6\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[6\]~49 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[5\] vga_controller:vga_ins\|upper_pipe3_bottom\[5\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[5\]~53 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[4\] vga_controller:vga_ins\|upper_pipe3_bottom\[4\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[4\]~57 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[3\] vga_controller:vga_ins\|upper_pipe3_bottom\[3\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[3\]~61 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[2\] vga_controller:vga_ins\|upper_pipe3_bottom\[2\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[2\]~65 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[1\] vga_controller:vga_ins\|upper_pipe3_bottom\[1\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[1\]~69 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe3_bottom\[0\] vga_controller:vga_ins\|upper_pipe3_bottom\[0\]~_emulated vga_controller:vga_ins\|upper_pipe3_bottom\[0\]~73 " "Register \"vga_controller:vga_ins\|upper_pipe3_bottom\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe3_bottom\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe3_bottom\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe3_bottom[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_left\[6\] vga_controller:vga_ins\|bird_left\[6\]~_emulated vga_controller:vga_ins\|bird_left\[6\]~5 " "Register \"vga_controller:vga_ins\|bird_left\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_left\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_left\[6\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_left[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[18\] vga_controller:vga_ins\|bird_top\[18\]~_emulated vga_controller:vga_ins\|bird_top\[18\]~1 " "Register \"vga_controller:vga_ins\|bird_top\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[17\] vga_controller:vga_ins\|bird_top\[17\]~_emulated vga_controller:vga_ins\|bird_top\[17\]~5 " "Register \"vga_controller:vga_ins\|bird_top\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[16\] vga_controller:vga_ins\|bird_top\[16\]~_emulated vga_controller:vga_ins\|bird_top\[16\]~9 " "Register \"vga_controller:vga_ins\|bird_top\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[15\] vga_controller:vga_ins\|bird_top\[15\]~_emulated vga_controller:vga_ins\|bird_top\[15\]~13 " "Register \"vga_controller:vga_ins\|bird_top\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[14\] vga_controller:vga_ins\|bird_top\[14\]~_emulated vga_controller:vga_ins\|bird_top\[14\]~17 " "Register \"vga_controller:vga_ins\|bird_top\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[13\] vga_controller:vga_ins\|bird_top\[13\]~_emulated vga_controller:vga_ins\|bird_top\[13\]~21 " "Register \"vga_controller:vga_ins\|bird_top\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[12\] vga_controller:vga_ins\|bird_top\[12\]~_emulated vga_controller:vga_ins\|bird_top\[12\]~25 " "Register \"vga_controller:vga_ins\|bird_top\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[11\] vga_controller:vga_ins\|bird_top\[11\]~_emulated vga_controller:vga_ins\|bird_top\[11\]~29 " "Register \"vga_controller:vga_ins\|bird_top\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[10\] vga_controller:vga_ins\|bird_top\[10\]~_emulated vga_controller:vga_ins\|bird_top\[10\]~33 " "Register \"vga_controller:vga_ins\|bird_top\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[9\] vga_controller:vga_ins\|bird_top\[9\]~_emulated vga_controller:vga_ins\|bird_top\[9\]~37 " "Register \"vga_controller:vga_ins\|bird_top\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[8\] vga_controller:vga_ins\|bird_top\[8\]~_emulated vga_controller:vga_ins\|bird_top\[8\]~41 " "Register \"vga_controller:vga_ins\|bird_top\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[7\] vga_controller:vga_ins\|bird_top\[7\]~_emulated vga_controller:vga_ins\|bird_top\[7\]~45 " "Register \"vga_controller:vga_ins\|bird_top\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[6\] vga_controller:vga_ins\|bird_top\[6\]~_emulated vga_controller:vga_ins\|bird_top\[6\]~49 " "Register \"vga_controller:vga_ins\|bird_top\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[5\] vga_controller:vga_ins\|bird_top\[5\]~_emulated vga_controller:vga_ins\|bird_top\[5\]~53 " "Register \"vga_controller:vga_ins\|bird_top\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[4\] vga_controller:vga_ins\|bird_top\[4\]~_emulated vga_controller:vga_ins\|bird_top\[4\]~57 " "Register \"vga_controller:vga_ins\|bird_top\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[3\] vga_controller:vga_ins\|bird_top\[3\]~_emulated vga_controller:vga_ins\|bird_top\[3\]~61 " "Register \"vga_controller:vga_ins\|bird_top\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[2\] vga_controller:vga_ins\|bird_top\[2\]~_emulated vga_controller:vga_ins\|bird_top\[2\]~65 " "Register \"vga_controller:vga_ins\|bird_top\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[1\] vga_controller:vga_ins\|bird_top\[1\]~_emulated vga_controller:vga_ins\|bird_top\[1\]~69 " "Register \"vga_controller:vga_ins\|bird_top\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_top\[0\] vga_controller:vga_ins\|bird_top\[0\]~_emulated vga_controller:vga_ins\|bird_top\[0\]~73 " "Register \"vga_controller:vga_ins\|bird_top\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_top\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_top\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_top[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[18\] vga_controller:vga_ins\|bird_bottom\[18\]~_emulated vga_controller:vga_ins\|bird_bottom\[18\]~1 " "Register \"vga_controller:vga_ins\|bird_bottom\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[17\] vga_controller:vga_ins\|bird_bottom\[17\]~_emulated vga_controller:vga_ins\|bird_bottom\[17\]~5 " "Register \"vga_controller:vga_ins\|bird_bottom\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[16\] vga_controller:vga_ins\|bird_bottom\[16\]~_emulated vga_controller:vga_ins\|bird_bottom\[16\]~9 " "Register \"vga_controller:vga_ins\|bird_bottom\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[15\] vga_controller:vga_ins\|bird_bottom\[15\]~_emulated vga_controller:vga_ins\|bird_bottom\[15\]~13 " "Register \"vga_controller:vga_ins\|bird_bottom\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[14\] vga_controller:vga_ins\|bird_bottom\[14\]~_emulated vga_controller:vga_ins\|bird_bottom\[14\]~17 " "Register \"vga_controller:vga_ins\|bird_bottom\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[13\] vga_controller:vga_ins\|bird_bottom\[13\]~_emulated vga_controller:vga_ins\|bird_bottom\[13\]~21 " "Register \"vga_controller:vga_ins\|bird_bottom\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[12\] vga_controller:vga_ins\|bird_bottom\[12\]~_emulated vga_controller:vga_ins\|bird_bottom\[12\]~25 " "Register \"vga_controller:vga_ins\|bird_bottom\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[11\] vga_controller:vga_ins\|bird_bottom\[11\]~_emulated vga_controller:vga_ins\|bird_bottom\[11\]~29 " "Register \"vga_controller:vga_ins\|bird_bottom\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[10\] vga_controller:vga_ins\|bird_bottom\[10\]~_emulated vga_controller:vga_ins\|bird_bottom\[10\]~33 " "Register \"vga_controller:vga_ins\|bird_bottom\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[9\] vga_controller:vga_ins\|bird_bottom\[9\]~_emulated vga_controller:vga_ins\|bird_bottom\[9\]~37 " "Register \"vga_controller:vga_ins\|bird_bottom\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[8\] vga_controller:vga_ins\|bird_bottom\[8\]~_emulated vga_controller:vga_ins\|bird_bottom\[8\]~41 " "Register \"vga_controller:vga_ins\|bird_bottom\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[7\] vga_controller:vga_ins\|bird_bottom\[7\]~_emulated vga_controller:vga_ins\|bird_bottom\[7\]~45 " "Register \"vga_controller:vga_ins\|bird_bottom\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[6\] vga_controller:vga_ins\|bird_bottom\[6\]~_emulated vga_controller:vga_ins\|bird_bottom\[6\]~49 " "Register \"vga_controller:vga_ins\|bird_bottom\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[5\] vga_controller:vga_ins\|bird_bottom\[5\]~_emulated vga_controller:vga_ins\|bird_bottom\[5\]~53 " "Register \"vga_controller:vga_ins\|bird_bottom\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[4\] vga_controller:vga_ins\|bird_bottom\[4\]~_emulated vga_controller:vga_ins\|bird_bottom\[4\]~57 " "Register \"vga_controller:vga_ins\|bird_bottom\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[3\] vga_controller:vga_ins\|bird_bottom\[3\]~_emulated vga_controller:vga_ins\|bird_bottom\[3\]~61 " "Register \"vga_controller:vga_ins\|bird_bottom\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[2\] vga_controller:vga_ins\|bird_bottom\[2\]~_emulated vga_controller:vga_ins\|bird_bottom\[2\]~65 " "Register \"vga_controller:vga_ins\|bird_bottom\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[1\] vga_controller:vga_ins\|bird_bottom\[1\]~_emulated vga_controller:vga_ins\|bird_bottom\[1\]~69 " "Register \"vga_controller:vga_ins\|bird_bottom\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|bird_bottom\[0\] vga_controller:vga_ins\|bird_bottom\[0\]~_emulated vga_controller:vga_ins\|bird_bottom\[0\]~73 " "Register \"vga_controller:vga_ins\|bird_bottom\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|bird_bottom\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|bird_bottom\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|bird_bottom[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[18\] vga_controller:vga_ins\|lower_pipe_left\[18\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[17\] vga_controller:vga_ins\|lower_pipe_left\[17\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[16\] vga_controller:vga_ins\|lower_pipe_left\[16\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[15\] vga_controller:vga_ins\|lower_pipe_left\[15\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[14\] vga_controller:vga_ins\|lower_pipe_left\[14\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[13\] vga_controller:vga_ins\|lower_pipe_left\[13\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[12\] vga_controller:vga_ins\|lower_pipe_left\[12\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[11\] vga_controller:vga_ins\|lower_pipe_left\[11\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[10\] vga_controller:vga_ins\|lower_pipe_left\[10\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[9\] vga_controller:vga_ins\|lower_pipe_left\[9\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[8\] vga_controller:vga_ins\|lower_pipe_left\[8\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[7\] vga_controller:vga_ins\|lower_pipe_left\[7\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[6\] vga_controller:vga_ins\|lower_pipe_left\[6\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[5\] vga_controller:vga_ins\|lower_pipe_left\[5\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[4\] vga_controller:vga_ins\|lower_pipe_left\[4\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[3\] vga_controller:vga_ins\|lower_pipe_left\[3\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[2\] vga_controller:vga_ins\|lower_pipe_left\[2\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[1\] vga_controller:vga_ins\|lower_pipe_left\[1\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_left\[0\] vga_controller:vga_ins\|lower_pipe_left\[0\]~_emulated vga_controller:vga_ins\|lower_pipe_left\[0\]~73 " "Register \"vga_controller:vga_ins\|lower_pipe_left\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_left\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_left\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[18\] vga_controller:vga_ins\|lower_pipe_right\[18\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[17\] vga_controller:vga_ins\|lower_pipe_right\[17\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[16\] vga_controller:vga_ins\|lower_pipe_right\[16\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[15\] vga_controller:vga_ins\|lower_pipe_right\[15\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[14\] vga_controller:vga_ins\|lower_pipe_right\[14\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[13\] vga_controller:vga_ins\|lower_pipe_right\[13\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[12\] vga_controller:vga_ins\|lower_pipe_right\[12\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[11\] vga_controller:vga_ins\|lower_pipe_right\[11\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[10\] vga_controller:vga_ins\|lower_pipe_right\[10\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[9\] vga_controller:vga_ins\|lower_pipe_right\[9\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[8\] vga_controller:vga_ins\|lower_pipe_right\[8\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[7\] vga_controller:vga_ins\|lower_pipe_right\[7\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[6\] vga_controller:vga_ins\|lower_pipe_right\[6\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[5\] vga_controller:vga_ins\|lower_pipe_right\[5\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[4\] vga_controller:vga_ins\|lower_pipe_right\[4\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[3\] vga_controller:vga_ins\|lower_pipe_right\[3\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[2\] vga_controller:vga_ins\|lower_pipe_right\[2\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_right\[1\] vga_controller:vga_ins\|lower_pipe_right\[1\]~_emulated vga_controller:vga_ins\|lower_pipe_right\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe_right\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_right\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_right\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_right[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[18\] vga_controller:vga_ins\|lower_pipe_top\[18\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[17\] vga_controller:vga_ins\|lower_pipe_top\[17\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[16\] vga_controller:vga_ins\|lower_pipe_top\[16\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[15\] vga_controller:vga_ins\|lower_pipe_top\[15\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[14\] vga_controller:vga_ins\|lower_pipe_top\[14\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[13\] vga_controller:vga_ins\|lower_pipe_top\[13\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[12\] vga_controller:vga_ins\|lower_pipe_top\[12\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[11\] vga_controller:vga_ins\|lower_pipe_top\[11\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[10\] vga_controller:vga_ins\|lower_pipe_top\[10\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[9\] vga_controller:vga_ins\|lower_pipe_top\[9\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[8\] vga_controller:vga_ins\|lower_pipe_top\[8\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[7\] vga_controller:vga_ins\|lower_pipe_top\[7\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[6\] vga_controller:vga_ins\|lower_pipe_top\[6\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[5\] vga_controller:vga_ins\|lower_pipe_top\[5\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[4\] vga_controller:vga_ins\|lower_pipe_top\[4\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[3\] vga_controller:vga_ins\|lower_pipe_top\[3\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[2\] vga_controller:vga_ins\|lower_pipe_top\[2\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[1\] vga_controller:vga_ins\|lower_pipe_top\[1\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe_top\[0\] vga_controller:vga_ins\|lower_pipe_top\[0\]~_emulated vga_controller:vga_ins\|lower_pipe_top\[0\]~73 " "Register \"vga_controller:vga_ins\|lower_pipe_top\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe_top\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe_top\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe_top[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[18\] vga_controller:vga_ins\|upper_pipe_bottom\[18\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[18\]~1 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[17\] vga_controller:vga_ins\|upper_pipe_bottom\[17\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[17\]~5 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[16\] vga_controller:vga_ins\|upper_pipe_bottom\[16\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[16\]~9 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[15\] vga_controller:vga_ins\|upper_pipe_bottom\[15\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[15\]~13 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[14\] vga_controller:vga_ins\|upper_pipe_bottom\[14\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[14\]~17 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[13\] vga_controller:vga_ins\|upper_pipe_bottom\[13\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[13\]~21 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[12\] vga_controller:vga_ins\|upper_pipe_bottom\[12\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[12\]~25 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[11\] vga_controller:vga_ins\|upper_pipe_bottom\[11\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[11\]~29 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[10\] vga_controller:vga_ins\|upper_pipe_bottom\[10\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[10\]~33 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[9\] vga_controller:vga_ins\|upper_pipe_bottom\[9\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[9\]~37 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[8\] vga_controller:vga_ins\|upper_pipe_bottom\[8\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[8\]~41 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[7\] vga_controller:vga_ins\|upper_pipe_bottom\[7\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[7\]~45 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[6\] vga_controller:vga_ins\|upper_pipe_bottom\[6\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[6\]~49 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[5\] vga_controller:vga_ins\|upper_pipe_bottom\[5\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[5\]~53 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[4\] vga_controller:vga_ins\|upper_pipe_bottom\[4\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[4\]~57 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[3\] vga_controller:vga_ins\|upper_pipe_bottom\[3\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[3\]~61 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[2\] vga_controller:vga_ins\|upper_pipe_bottom\[2\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[2\]~65 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[1\] vga_controller:vga_ins\|upper_pipe_bottom\[1\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[1\]~69 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe_bottom\[0\] vga_controller:vga_ins\|upper_pipe_bottom\[0\]~_emulated vga_controller:vga_ins\|upper_pipe_bottom\[0\]~73 " "Register \"vga_controller:vga_ins\|upper_pipe_bottom\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe_bottom\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe_bottom\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe_bottom[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[18\] vga_controller:vga_ins\|lower_pipe2_left\[18\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[17\] vga_controller:vga_ins\|lower_pipe2_left\[17\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[16\] vga_controller:vga_ins\|lower_pipe2_left\[16\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[15\] vga_controller:vga_ins\|lower_pipe2_left\[15\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[14\] vga_controller:vga_ins\|lower_pipe2_left\[14\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[13\] vga_controller:vga_ins\|lower_pipe2_left\[13\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[12\] vga_controller:vga_ins\|lower_pipe2_left\[12\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[11\] vga_controller:vga_ins\|lower_pipe2_left\[11\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[10\] vga_controller:vga_ins\|lower_pipe2_left\[10\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[9\] vga_controller:vga_ins\|lower_pipe2_left\[9\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[8\] vga_controller:vga_ins\|lower_pipe2_left\[8\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[7\] vga_controller:vga_ins\|lower_pipe2_left\[7\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[6\] vga_controller:vga_ins\|lower_pipe2_left\[6\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[5\] vga_controller:vga_ins\|lower_pipe2_left\[5\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[4\] vga_controller:vga_ins\|lower_pipe2_left\[4\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[3\] vga_controller:vga_ins\|lower_pipe2_left\[3\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[2\] vga_controller:vga_ins\|lower_pipe2_left\[2\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[1\] vga_controller:vga_ins\|lower_pipe2_left\[1\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_left\[0\] vga_controller:vga_ins\|lower_pipe2_left\[0\]~_emulated vga_controller:vga_ins\|lower_pipe2_left\[0\]~73 " "Register \"vga_controller:vga_ins\|lower_pipe2_left\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_left\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_left\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[18\] vga_controller:vga_ins\|lower_pipe2_right\[18\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[17\] vga_controller:vga_ins\|lower_pipe2_right\[17\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[16\] vga_controller:vga_ins\|lower_pipe2_right\[16\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[15\] vga_controller:vga_ins\|lower_pipe2_right\[15\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[14\] vga_controller:vga_ins\|lower_pipe2_right\[14\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[13\] vga_controller:vga_ins\|lower_pipe2_right\[13\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[12\] vga_controller:vga_ins\|lower_pipe2_right\[12\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[11\] vga_controller:vga_ins\|lower_pipe2_right\[11\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[10\] vga_controller:vga_ins\|lower_pipe2_right\[10\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[9\] vga_controller:vga_ins\|lower_pipe2_right\[9\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[8\] vga_controller:vga_ins\|lower_pipe2_right\[8\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[7\] vga_controller:vga_ins\|lower_pipe2_right\[7\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[6\] vga_controller:vga_ins\|lower_pipe2_right\[6\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[5\] vga_controller:vga_ins\|lower_pipe2_right\[5\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[4\] vga_controller:vga_ins\|lower_pipe2_right\[4\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[3\] vga_controller:vga_ins\|lower_pipe2_right\[3\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[2\] vga_controller:vga_ins\|lower_pipe2_right\[2\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_right\[1\] vga_controller:vga_ins\|lower_pipe2_right\[1\]~_emulated vga_controller:vga_ins\|lower_pipe2_right\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe2_right\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_right\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_right\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_right[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[18\] vga_controller:vga_ins\|lower_pipe2_top\[18\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[17\] vga_controller:vga_ins\|lower_pipe2_top\[17\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[16\] vga_controller:vga_ins\|lower_pipe2_top\[16\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[15\] vga_controller:vga_ins\|lower_pipe2_top\[15\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[14\] vga_controller:vga_ins\|lower_pipe2_top\[14\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[13\] vga_controller:vga_ins\|lower_pipe2_top\[13\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[12\] vga_controller:vga_ins\|lower_pipe2_top\[12\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[11\] vga_controller:vga_ins\|lower_pipe2_top\[11\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[10\] vga_controller:vga_ins\|lower_pipe2_top\[10\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[9\] vga_controller:vga_ins\|lower_pipe2_top\[9\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[8\] vga_controller:vga_ins\|lower_pipe2_top\[8\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[7\] vga_controller:vga_ins\|lower_pipe2_top\[7\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[6\] vga_controller:vga_ins\|lower_pipe2_top\[6\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[5\] vga_controller:vga_ins\|lower_pipe2_top\[5\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[4\] vga_controller:vga_ins\|lower_pipe2_top\[4\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[3\] vga_controller:vga_ins\|lower_pipe2_top\[3\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[2\] vga_controller:vga_ins\|lower_pipe2_top\[2\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[1\] vga_controller:vga_ins\|lower_pipe2_top\[1\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe2_top\[0\] vga_controller:vga_ins\|lower_pipe2_top\[0\]~_emulated vga_controller:vga_ins\|lower_pipe2_top\[0\]~73 " "Register \"vga_controller:vga_ins\|lower_pipe2_top\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe2_top\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe2_top\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe2_top[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[18\] vga_controller:vga_ins\|upper_pipe2_bottom\[18\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[18\]~1 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[17\] vga_controller:vga_ins\|upper_pipe2_bottom\[17\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[17\]~5 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[16\] vga_controller:vga_ins\|upper_pipe2_bottom\[16\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[16\]~9 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[15\] vga_controller:vga_ins\|upper_pipe2_bottom\[15\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[15\]~13 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[14\] vga_controller:vga_ins\|upper_pipe2_bottom\[14\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[14\]~17 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[13\] vga_controller:vga_ins\|upper_pipe2_bottom\[13\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[13\]~21 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[12\] vga_controller:vga_ins\|upper_pipe2_bottom\[12\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[12\]~25 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[11\] vga_controller:vga_ins\|upper_pipe2_bottom\[11\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[11\]~29 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[10\] vga_controller:vga_ins\|upper_pipe2_bottom\[10\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[10\]~33 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[9\] vga_controller:vga_ins\|upper_pipe2_bottom\[9\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[9\]~37 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[8\] vga_controller:vga_ins\|upper_pipe2_bottom\[8\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[8\]~41 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[7\] vga_controller:vga_ins\|upper_pipe2_bottom\[7\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[7\]~45 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[6\] vga_controller:vga_ins\|upper_pipe2_bottom\[6\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[6\]~49 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[5\] vga_controller:vga_ins\|upper_pipe2_bottom\[5\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[5\]~53 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[4\] vga_controller:vga_ins\|upper_pipe2_bottom\[4\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[4\]~57 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[3\] vga_controller:vga_ins\|upper_pipe2_bottom\[3\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[3\]~61 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[2\] vga_controller:vga_ins\|upper_pipe2_bottom\[2\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[2\]~65 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[1\] vga_controller:vga_ins\|upper_pipe2_bottom\[1\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[1\]~69 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|upper_pipe2_bottom\[0\] vga_controller:vga_ins\|upper_pipe2_bottom\[0\]~_emulated vga_controller:vga_ins\|upper_pipe2_bottom\[0\]~73 " "Register \"vga_controller:vga_ins\|upper_pipe2_bottom\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|upper_pipe2_bottom\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|upper_pipe2_bottom\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|upper_pipe2_bottom[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[18\] vga_controller:vga_ins\|lower_pipe3_top\[18\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[18\]~1 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[18\]~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[17\] vga_controller:vga_ins\|lower_pipe3_top\[17\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[17\]~5 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[17\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[17\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[17\]~5\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[16\] vga_controller:vga_ins\|lower_pipe3_top\[16\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[16\]~9 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[16\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[16\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[16\]~9\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[15\] vga_controller:vga_ins\|lower_pipe3_top\[15\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[15\]~13 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[15\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[15\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[15\]~13\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[14\] vga_controller:vga_ins\|lower_pipe3_top\[14\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[14\]~17 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[14\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[14\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[14\]~17\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[13\] vga_controller:vga_ins\|lower_pipe3_top\[13\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[13\]~21 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[13\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[13\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[13\]~21\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[12\] vga_controller:vga_ins\|lower_pipe3_top\[12\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[12\]~25 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[12\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[12\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[12\]~25\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[11\] vga_controller:vga_ins\|lower_pipe3_top\[11\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[11\]~29 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[11\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[11\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[11\]~29\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[10\] vga_controller:vga_ins\|lower_pipe3_top\[10\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[10\]~33 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[10\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[10\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[10\]~33\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[9\] vga_controller:vga_ins\|lower_pipe3_top\[9\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[9\]~37 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[9\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[9\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[9\]~37\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[8\] vga_controller:vga_ins\|lower_pipe3_top\[8\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[8\]~41 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[8\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[8\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[8\]~41\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[7\] vga_controller:vga_ins\|lower_pipe3_top\[7\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[7\]~45 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[7\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[7\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[7\]~45\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[6\] vga_controller:vga_ins\|lower_pipe3_top\[6\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[6\]~49 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[6\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[6\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[6\]~49\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[5\] vga_controller:vga_ins\|lower_pipe3_top\[5\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[5\]~53 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[5\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[5\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[5\]~53\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[4\] vga_controller:vga_ins\|lower_pipe3_top\[4\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[4\]~57 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[4\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[4\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[4\]~57\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[3\] vga_controller:vga_ins\|lower_pipe3_top\[3\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[3\]~61 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[3\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[3\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[3\]~61\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[2\] vga_controller:vga_ins\|lower_pipe3_top\[2\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[2\]~65 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[2\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[2\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[2\]~65\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[1\] vga_controller:vga_ins\|lower_pipe3_top\[1\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[1\]~69 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[1\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[1\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[1\]~69\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|lower_pipe3_top\[0\] vga_controller:vga_ins\|lower_pipe3_top\[0\]~_emulated vga_controller:vga_ins\|lower_pipe3_top\[0\]~73 " "Register \"vga_controller:vga_ins\|lower_pipe3_top\[0\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|lower_pipe3_top\[0\]~_emulated\" and latch \"vga_controller:vga_ins\|lower_pipe3_top\[0\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|lower_pipe3_top[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|collision_flag vga_controller:vga_ins\|collision_flag~_emulated vga_controller:vga_ins\|collision_flag~1 " "Register \"vga_controller:vga_ins\|collision_flag\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|collision_flag~_emulated\" and latch \"vga_controller:vga_ins\|collision_flag~1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 228 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|collision_flag"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[22\] vga_controller:vga_ins\|game_score_disp\[22\]~_emulated vga_controller:vga_ins\|game_score_disp\[22\]~73 " "Register \"vga_controller:vga_ins\|game_score_disp\[22\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[22\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[22\]~73\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[21\] vga_controller:vga_ins\|game_score_disp\[21\]~_emulated vga_controller:vga_ins\|game_score_disp\[21\]~77 " "Register \"vga_controller:vga_ins\|game_score_disp\[21\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[21\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[21\]~77\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[20\] vga_controller:vga_ins\|game_score_disp\[20\]~_emulated vga_controller:vga_ins\|game_score_disp\[20\]~81 " "Register \"vga_controller:vga_ins\|game_score_disp\[20\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[20\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[20\]~81\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[19\] vga_controller:vga_ins\|game_score_disp\[19\]~_emulated vga_controller:vga_ins\|game_score_disp\[19\]~85 " "Register \"vga_controller:vga_ins\|game_score_disp\[19\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[19\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[19\]~85\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[18\] vga_controller:vga_ins\|game_score_disp\[18\]~_emulated vga_controller:vga_ins\|game_score_disp\[18\]~89 " "Register \"vga_controller:vga_ins\|game_score_disp\[18\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[18\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[18\]~89\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[23\] vga_controller:vga_ins\|game_score_disp\[23\]~_emulated vga_controller:vga_ins\|game_score_disp\[23\]~93 " "Register \"vga_controller:vga_ins\|game_score_disp\[23\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[23\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[23\]~93\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[24\] vga_controller:vga_ins\|game_score_disp\[24\]~_emulated vga_controller:vga_ins\|game_score_disp\[24\]~97 " "Register \"vga_controller:vga_ins\|game_score_disp\[24\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[24\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[24\]~97\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[28\] vga_controller:vga_ins\|game_score_disp\[28\]~_emulated vga_controller:vga_ins\|game_score_disp\[28\]~101 " "Register \"vga_controller:vga_ins\|game_score_disp\[28\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[28\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[28\]~101\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[27\] vga_controller:vga_ins\|game_score_disp\[27\]~_emulated vga_controller:vga_ins\|game_score_disp\[27\]~105 " "Register \"vga_controller:vga_ins\|game_score_disp\[27\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[27\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[27\]~105\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[26\] vga_controller:vga_ins\|game_score_disp\[26\]~_emulated vga_controller:vga_ins\|game_score_disp\[26\]~109 " "Register \"vga_controller:vga_ins\|game_score_disp\[26\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[26\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[26\]~109\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[25\] vga_controller:vga_ins\|game_score_disp\[25\]~_emulated vga_controller:vga_ins\|game_score_disp\[25\]~113 " "Register \"vga_controller:vga_ins\|game_score_disp\[25\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[25\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[25\]~113\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[29\] vga_controller:vga_ins\|game_score_disp\[29\]~_emulated vga_controller:vga_ins\|game_score_disp\[29\]~117 " "Register \"vga_controller:vga_ins\|game_score_disp\[29\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[29\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[29\]~117\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[30\] vga_controller:vga_ins\|game_score_disp\[30\]~_emulated vga_controller:vga_ins\|game_score_disp\[30\]~121 " "Register \"vga_controller:vga_ins\|game_score_disp\[30\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[30\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[30\]~121\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_controller:vga_ins\|game_score_disp\[31\] vga_controller:vga_ins\|game_score_disp\[31\]~_emulated vga_controller:vga_ins\|game_score_disp\[31\]~125 " "Register \"vga_controller:vga_ins\|game_score_disp\[31\]\" is converted into an equivalent circuit using register \"vga_controller:vga_ins\|game_score_disp\[31\]~_emulated\" and latch \"vga_controller:vga_ins\|game_score_disp\[31\]~125\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 330 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1481093214173 "|skeleton|vga_controller:vga_ins|game_score_disp[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1481093214173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] VCC " "Pin \"leds\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] VCC " "Pin \"leds\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481093221873 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481093221873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481093222443 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481093231533 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[4\]~28 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[4\]~28\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_17_result_int\[4\]~28" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[3\]~30 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[3\]~30\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_17_result_int\[3\]~30" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[2\]~32 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[2\]~32\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_17_result_int\[2\]~32" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[1\]~34 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[1\]~34\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_17_result_int\[1\]~34" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_jnh:divider\|alt_u_div_qaf:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_qaf.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1481093231593 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1481093231593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093232013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481093233063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481093233063 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 105 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1481093233303 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 105 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1481093233303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12987 " "Implemented 12987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481093233843 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481093233843 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1481093233843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12359 " "Implemented 12359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481093233843 ""} { "Info" "ICUT_CUT_TM_RAMS" "472 " "Implemented 472 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481093233843 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1481093233843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481093233843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 548 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 548 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481093233943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 01:47:13 2016 " "Processing ended: Wed Dec 07 01:47:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481093233943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481093233943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481093233943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481093233943 ""}
