// Seed: 455484170
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  logic id_4 = {1, 1} ? 1'b0 : 1 == 1;
  type_8(
      id_2, 1
  );
  assign id_0 = 1;
  assign id_0 = {sample, (id_4)};
endmodule
