Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov  7 22:30:04 2022
| Host         : PowerPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_phase1_timing_summary_routed.rpt -pb vga_phase1_timing_summary_routed.pb -rpx vga_phase1_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_phase1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: hs/newline_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.455        0.000                      0                   15        0.266        0.000                      0                   15        2.633        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk40_clk_wiz_0     {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk40_clk_wiz_0          21.455        0.000                      0                   15        0.266        0.000                      0                   15       12.000        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk40_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk40_clk_wiz_0
  To Clock:  clk40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 hs/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/hsync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 1.071ns (34.975%)  route 1.991ns (65.025%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 23.062 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719    -2.328    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.419    -1.909 r  hs/count_reg[7]/Q
                         net (fo=7, routed)           1.087    -0.821    hs/count_reg_n_0_[7]
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.324    -0.497 r  hs/count[10]_i_5/O
                         net (fo=2, routed)           0.282    -0.215    hs/count[10]_i_5_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.328     0.113 r  hs/hsync_i_3/O
                         net (fo=1, routed)           0.621     0.735    hs/hsync
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    23.062    hs/clk40
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/C
                         clock pessimism             -0.430    22.632    
                         clock uncertainty           -0.173    22.459    
    SLICE_X3Y64          FDSE (Setup_fdse_C_D)       -0.270    22.189    hs/hsync_reg
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 21.455    

Slack (MET) :             21.614ns  (required time - arrival time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/newline_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.934ns (29.841%)  route 2.196ns (70.159%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 23.060 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719    -2.328    hs/clk40
    SLICE_X5Y64          FDRE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -1.872 r  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.836    -1.035    hs/count_reg_n_0_[10]
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.152    -0.883 f  hs/count[10]_i_2/O
                         net (fo=3, routed)           0.981     0.097    hs/count[10]_i_2_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I4_O)        0.326     0.423 r  hs/newline_i_1/O
                         net (fo=1, routed)           0.379     0.802    hs/newline_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  hs/newline_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.598    23.060    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/newline_reg/C
                         clock pessimism             -0.410    22.650    
                         clock uncertainty           -0.173    22.477    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)       -0.061    22.416    hs/newline_reg
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 21.614    

Slack (MET) :             21.739ns  (required time - arrival time)
  Source:                 hs/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.924ns (33.224%)  route 1.857ns (66.776%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 23.060 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478    -1.849 r  hs/count_reg[2]/Q
                         net (fo=8, routed)           0.708    -1.141    hs/count_reg_n_0_[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.296    -0.845 r  hs/count[10]_i_6/O
                         net (fo=5, routed)           0.767    -0.078    hs/count[10]_i_6_n_0
    SLICE_X4Y64          LUT3 (Prop_lut3_I1_O)        0.150     0.072 r  hs/count[7]_i_1/O
                         net (fo=1, routed)           0.382     0.454    hs/count[7]
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.598    23.060    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[7]/C
                         clock pessimism             -0.430    22.630    
                         clock uncertainty           -0.173    22.457    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)       -0.264    22.193    hs/count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.193    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                 21.739    

Slack (MET) :             21.943ns  (required time - arrival time)
  Source:                 hs/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/hsync_reg/S
                            (rising edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.897ns (36.868%)  route 1.536ns (63.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 23.062 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  hs/count_reg[3]/Q
                         net (fo=7, routed)           0.703    -1.146    hs/count_reg_n_0_[3]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.295    -0.851 f  hs/hsync_i_4/O
                         net (fo=2, routed)           0.446    -0.405    hs/hsync_i_4_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    -0.281 r  hs/hsync_i_1/O
                         net (fo=1, routed)           0.387     0.106    hs/p_0_in
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    23.062    hs/clk40
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/C
                         clock pessimism             -0.411    22.651    
                         clock uncertainty           -0.173    22.478    
    SLICE_X3Y64          FDSE (Setup_fdse_C_S)       -0.429    22.049    hs/hsync_reg
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                 21.943    

Slack (MET) :             22.103ns  (required time - arrival time)
  Source:                 hs/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 1.075ns (39.355%)  route 1.657ns (60.645%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 23.060 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719    -2.328    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.419    -1.909 r  hs/count_reg[7]/Q
                         net (fo=7, routed)           1.087    -0.821    hs/count_reg_n_0_[7]
    SLICE_X3Y64          LUT4 (Prop_lut4_I2_O)        0.324    -0.497 r  hs/count[10]_i_5/O
                         net (fo=2, routed)           0.569     0.072    hs/count[10]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.332     0.404 r  hs/count[10]_i_1/O
                         net (fo=1, routed)           0.000     0.404    hs/count[10]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  hs/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.598    23.060    hs/clk40
    SLICE_X5Y64          FDRE                                         r  hs/count_reg[10]/C
                         clock pessimism             -0.410    22.650    
                         clock uncertainty           -0.173    22.477    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.029    22.506    hs/count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                 22.103    

Slack (MET) :             22.185ns  (required time - arrival time)
  Source:                 hs/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.898ns (34.352%)  route 1.716ns (65.648%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 23.062 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478    -1.849 r  hs/count_reg[2]/Q
                         net (fo=8, routed)           0.708    -1.141    hs/count_reg_n_0_[2]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.296    -0.845 r  hs/count[10]_i_6/O
                         net (fo=5, routed)           0.440    -0.405    hs/count[10]_i_6_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.124    -0.281 r  hs/count[9]_i_1/O
                         net (fo=1, routed)           0.568     0.287    hs/count[9]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    23.062    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[9]/C
                         clock pessimism             -0.389    22.673    
                         clock uncertainty           -0.173    22.500    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)       -0.028    22.472    hs/count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 22.185    

Slack (MET) :             22.203ns  (required time - arrival time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.934ns (35.475%)  route 1.699ns (64.525%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 23.060 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719    -2.328    hs/clk40
    SLICE_X5Y64          FDRE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.456    -1.872 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.836    -1.035    hs/count_reg_n_0_[10]
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.152    -0.883 r  hs/count[10]_i_2/O
                         net (fo=3, routed)           0.862    -0.021    hs/count[10]_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.326     0.305 r  hs/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    hs/count[5]_i_1__0_n_0
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.598    23.060    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/C
                         clock pessimism             -0.410    22.650    
                         clock uncertainty           -0.173    22.477    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.031    22.508    hs/count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                 22.203    

Slack (MET) :             22.340ns  (required time - arrival time)
  Source:                 hs/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.774ns (31.289%)  route 1.700ns (68.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 23.062 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478    -1.849 r  hs/count_reg[2]/Q
                         net (fo=8, routed)           1.370    -0.479    hs/count_reg_n_0_[2]
    SLICE_X3Y64          LUT3 (Prop_lut3_I0_O)        0.296    -0.183 r  hs/count[2]_i_1/O
                         net (fo=1, routed)           0.330     0.147    hs/count[2]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    23.062    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/C
                         clock pessimism             -0.389    22.673    
                         clock uncertainty           -0.173    22.500    
    SLICE_X2Y64          FDRE (Setup_fdre_C_D)       -0.013    22.487    hs/count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.487    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                 22.340    

Slack (MET) :             22.362ns  (required time - arrival time)
  Source:                 hs/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/hsync_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.897ns (40.080%)  route 1.341ns (59.919%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 23.062 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478    -1.849 r  hs/count_reg[3]/Q
                         net (fo=7, routed)           0.703    -1.146    hs/count_reg_n_0_[3]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.295    -0.851 r  hs/hsync_i_4/O
                         net (fo=2, routed)           0.307    -0.544    hs/hsync_i_4_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I5_O)        0.124    -0.420 r  hs/hsync_i_2/O
                         net (fo=1, routed)           0.331    -0.089    hs/hsync_i_2_n_0
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    23.062    hs/clk40
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/C
                         clock pessimism             -0.411    22.651    
                         clock uncertainty           -0.173    22.478    
    SLICE_X3Y64          FDSE (Setup_fdse_C_CE)      -0.205    22.273    hs/hsync_reg
  -------------------------------------------------------------------
                         required time                         22.273    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 22.362    

Slack (MET) :             22.365ns  (required time - arrival time)
  Source:                 hs/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.803ns (37.358%)  route 1.346ns (62.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 23.060 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478    -1.849 r  hs/count_reg[2]/Q
                         net (fo=8, routed)           0.958    -0.890    hs/count_reg_n_0_[2]
    SLICE_X4Y64          LUT5 (Prop_lut5_I3_O)        0.325    -0.565 r  hs/count[4]_i_1/O
                         net (fo=1, routed)           0.388    -0.177    hs/count[4]
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.598    23.060    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[4]/C
                         clock pessimism             -0.430    22.630    
                         clock uncertainty           -0.173    22.457    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)       -0.270    22.187    hs/count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.187    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                 22.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 hs/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.361%)  route 0.185ns (46.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  hs/count_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.163    hs/count_reg_n_0_[0]
    SLICE_X2Y64          LUT4 (Prop_lut4_I0_O)        0.048    -0.115 r  hs/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    hs/count[3]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[3]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.131    -0.381    hs/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hs/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.006%)  route 0.185ns (46.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  hs/count_reg[0]/Q
                         net (fo=8, routed)           0.185    -0.163    hs/count_reg_n_0_[0]
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.045    -0.118 r  hs/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    hs/count[1]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[1]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.120    -0.392    hs/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 hs/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 f  hs/count_reg[0]/Q
                         net (fo=8, routed)           0.244    -0.104    hs/count_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.059 r  hs/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    hs/count[0]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[0]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121    -0.391    hs/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 hs/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599    -0.513    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  hs/count_reg[5]/Q
                         net (fo=6, routed)           0.249    -0.123    hs/count_reg_n_0_[5]
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.045    -0.078 r  hs/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.078    hs/count[5]_i_1__0_n_0
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.092    -0.421    hs/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.208ns (43.736%)  route 0.268ns (56.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  hs/count_reg[6]/Q
                         net (fo=8, routed)           0.268    -0.081    hs/count_reg_n_0_[6]
    SLICE_X2Y64          LUT4 (Prop_lut4_I1_O)        0.044    -0.037 r  hs/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    hs/count[8]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[8]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.131    -0.381    hs/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.854%)  route 0.268ns (56.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  hs/count_reg[6]/Q
                         net (fo=8, routed)           0.268    -0.081    hs/count_reg_n_0_[6]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.045    -0.036 r  hs/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    hs/count[6]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[6]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121    -0.391    hs/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 hs/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.218%)  route 0.216ns (50.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  hs/count_reg[1]/Q
                         net (fo=7, routed)           0.107    -0.242    hs/count_reg_n_0_[1]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.045    -0.197 r  hs/count[2]_i_1/O
                         net (fo=1, routed)           0.109    -0.088    hs/count[2]
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[2]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.064    -0.448    hs/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 hs/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.324%)  route 0.279ns (54.676%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599    -0.513    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  hs/count_reg[5]/Q
                         net (fo=6, routed)           0.148    -0.225    hs/count_reg_n_0_[5]
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.045    -0.180 r  hs/count[10]_i_6/O
                         net (fo=5, routed)           0.131    -0.049    hs/count[10]_i_6_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.045    -0.004 r  hs/count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    hs/count[10]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  hs/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    hs/clk40
    SLICE_X5Y64          FDRE                                         r  hs/count_reg[10]/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091    -0.409    hs/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 hs/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/newline_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.062%)  route 0.290ns (60.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599    -0.513    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  hs/count_reg[5]/Q
                         net (fo=6, routed)           0.174    -0.198    hs/count_reg_n_0_[5]
    SLICE_X4Y64          LUT5 (Prop_lut5_I0_O)        0.045    -0.153 r  hs/newline_i_1/O
                         net (fo=1, routed)           0.116    -0.037    hs/newline_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  hs/newline_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    hs/clk40
    SLICE_X4Y64          FDRE                                         r  hs/newline_reg/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.070    -0.443    hs/newline_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/hsync_reg/S
                            (rising edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.976%)  route 0.218ns (51.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X2Y64          FDRE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.348 f  hs/count_reg[6]/Q
                         net (fo=8, routed)           0.099    -0.250    hs/count_reg_n_0_[6]
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  hs/hsync_i_1/O
                         net (fo=1, routed)           0.119    -0.086    hs/p_0_in
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872    -0.280    hs/clk40
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/C
                         clock pessimism             -0.219    -0.499    
    SLICE_X3Y64          FDSE (Hold_fdse_C_S)        -0.018    -0.517    hs/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clk_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y64     hs/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X5Y64     hs/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y64     hs/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y64     hs/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y64     hs/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X4Y64     hs/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X4Y64     hs/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y64     hs/count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y64     hs/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y64     hs/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y64     hs/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y64     hs/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y64     hs/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs/vsync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            vsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 4.004ns (70.483%)  route 1.677ns (29.517%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDSE                         0.000     0.000 r  vs/vsync_reg/C
    SLICE_X3Y68          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  vs/vsync_reg/Q
                         net (fo=1, routed)           1.677     2.133    vsync_out_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548     5.680 r  vsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.680    vsync_out
    V16                                                               r  vsync_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/vsync_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.290ns  (logic 0.898ns (27.298%)  route 2.392ns (72.702%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  vs/count_reg[9]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vs/count_reg[9]/Q
                         net (fo=5, routed)           1.148     1.626    vs/count_reg_n_0_[9]
    SLICE_X2Y68          LUT6 (Prop_lut6_I2_O)        0.296     1.922 r  vs/vsync_i_7/O
                         net (fo=2, routed)           0.656     2.578    vs/vsync_i_7_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I0_O)        0.124     2.702 r  vs/vsync_i_2/O
                         net (fo=1, routed)           0.587     3.290    vs/vsync_i_2_n_0
    SLICE_X3Y68          FDSE                                         r  vs/vsync_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/vsync_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.102ns  (logic 0.898ns (28.953%)  route 2.204ns (71.047%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  vs/count_reg[9]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  vs/count_reg[9]/Q
                         net (fo=5, routed)           1.149     1.627    vs/count_reg_n_0_[9]
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.296     1.923 r  vs/vsync_i_5/O
                         net (fo=1, routed)           0.667     2.590    vs/vsync_i_5_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.124     2.714 r  vs/vsync_i_1/O
                         net (fo=1, routed)           0.387     3.102    vs/vsync_i_1_n_0
    SLICE_X3Y68          FDSE                                         r  vs/vsync_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.069ns  (logic 0.766ns (24.957%)  route 2.303ns (75.043%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.788     3.069    vs/count[10]_i_1__0_n_0
    SLICE_X2Y68          FDRE                                         r  vs/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.766ns (27.068%)  route 2.064ns (72.932%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.549     2.830    vs/count[10]_i_1__0_n_0
    SLICE_X2Y67          FDRE                                         r  vs/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.766ns (27.068%)  route 2.064ns (72.932%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.549     2.830    vs/count[10]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.766ns (27.068%)  route 2.064ns (72.932%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.549     2.830    vs/count[10]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.766ns (27.068%)  route 2.064ns (72.932%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.549     2.830    vs/count[10]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.766ns (27.068%)  route 2.064ns (72.932%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.549     2.830    vs/count[10]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.830ns  (logic 0.766ns (27.068%)  route 2.064ns (72.932%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vs/count_reg[5]/Q
                         net (fo=5, routed)           0.839     1.357    vs/count_reg_n_0_[5]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.124     1.481 f  vs/count[10]_i_4/O
                         net (fo=2, routed)           0.676     2.157    vs/count[10]_i_4_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.124     2.281 r  vs/count[10]_i_1__0/O
                         net (fo=10, routed)          0.549     2.830    vs/count[10]_i_1__0_n_0
    SLICE_X2Y67          FDRE                                         r  vs/count_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  vs/count_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs/count_reg[1]/Q
                         net (fo=11, routed)          0.191     0.332    vs/count_reg_n_0_[1]
    SLICE_X3Y67          LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  vs/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    vs/count[1]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  vs/count_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs/count_reg[1]/Q
                         net (fo=11, routed)          0.193     0.334    vs/count_reg_n_0_[1]
    SLICE_X3Y67          LUT5 (Prop_lut5_I1_O)        0.043     0.377 r  vs/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    vs/count[4]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.160%)  route 0.192ns (50.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  vs/count_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs/count_reg[3]/Q
                         net (fo=8, routed)           0.192     0.333    vs/count_reg_n_0_[3]
    SLICE_X2Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.378 r  vs/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vs/count[5]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  vs/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  vs/count_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs/count_reg[1]/Q
                         net (fo=11, routed)          0.193     0.334    vs/count_reg_n_0_[1]
    SLICE_X3Y67          LUT4 (Prop_lut4_I2_O)        0.045     0.379 r  vs/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    vs/count[3]_i_1__0_n_0
    SLICE_X3Y67          FDRE                                         r  vs/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE                         0.000     0.000 r  vs/count_reg[0]/C
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs/count_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    vs/count_reg_n_0_[0]
    SLICE_X4Y67          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  vs/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    vs/count[0]
    SLICE_X4Y67          FDRE                                         r  vs/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.458%)  route 0.175ns (45.542%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  vs/count_reg[6]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs/count_reg[6]/Q
                         net (fo=8, routed)           0.175     0.339    vs/count_reg_n_0_[6]
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  vs/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    vs/count[6]_i_1__0_n_0
    SLICE_X2Y67          FDRE                                         r  vs/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  vs/count_reg[10]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs/count_reg[10]/Q
                         net (fo=5, routed)           0.175     0.339    vs/count_reg_n_0_[10]
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  vs/count[10]_i_2__0/O
                         net (fo=1, routed)           0.000     0.384    vs/count[10]_i_2__0_n_0
    SLICE_X2Y67          FDRE                                         r  vs/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.233%)  route 0.200ns (51.767%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  vs/count_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs/count_reg[1]/Q
                         net (fo=11, routed)          0.200     0.341    vs/count_reg_n_0_[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I2_O)        0.045     0.386 r  vs/vsync_i_3/O
                         net (fo=1, routed)           0.000     0.386    vs/vsync
    SLICE_X3Y68          FDSE                                         r  vs/vsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.212ns (54.811%)  route 0.175ns (45.189%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  vs/count_reg[6]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vs/count_reg[6]/Q
                         net (fo=8, routed)           0.175     0.339    vs/count_reg_n_0_[6]
    SLICE_X2Y67          LUT3 (Prop_lut3_I0_O)        0.048     0.387 r  vs/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.387    vs/count[7]_i_1__0_n_0
    SLICE_X2Y67          FDRE                                         r  vs/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.247ns (61.749%)  route 0.153ns (38.251%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE                         0.000     0.000 r  vs/count_reg[7]/C
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vs/count_reg[7]/Q
                         net (fo=7, routed)           0.153     0.301    vs/count_reg_n_0_[7]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.099     0.400 r  vs/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.400    vs/count[8]_i_1__0_n_0
    SLICE_X2Y67          FDRE                                         r  vs/count_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk40_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 3.637ns (43.399%)  route 4.744ns (56.601%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          3.030    11.483    clk_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541    15.024 f  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.024    clk_o
    R11                                                               f  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hs/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 4.021ns (70.040%)  route 1.720ns (29.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          1.720    -2.327    hs/clk40
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDSE (Prop_fdse_C_Q)         0.456    -1.871 r  hs/hsync_reg/Q
                         net (fo=1, routed)           1.720    -0.151    hsync_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.565     3.414 r  hsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    hsync_out
    U11                                                               r  hsync_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk40_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.268ns (49.895%)  route 1.273ns (50.105%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.759    -0.352    clk_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     0.889 r  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     0.889    clk_o
    R11                                                               r  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hs/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.406ns (80.213%)  route 0.347ns (19.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600    -0.512    hs/clk40
    SLICE_X3Y64          FDSE                                         r  hs/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDSE (Prop_fdse_C_Q)         0.141    -0.371 r  hs/hsync_reg/Q
                         net (fo=1, routed)           0.347    -0.024    hsync_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.265     1.241 r  hsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.241    hsync_out
    U11                                                               r  hsync_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.919    clk_inst/inst/clk100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    23.260 f  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.819    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.848 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.677    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





