{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "have_virtualization": false, 
        "kernel_addr_check": true, 
        "highest_el_is_64": false, 
        "kernel": "/home/amy/smc/SMC-WORK/gem5-images/aarch-system-2014-10//binaries/vmlinux.aarch32.ll_20131205.0-gem5", 
        "have_generic_timer": false, 
        "symbolfile": "", 
        "readfile": "/home/amy/smc/smc/UTILS/models/gem5_automated_boot.rcS", 
        "have_large_asid_64": false, 
        "work_end_ckpt_count": 0, 
        "phys_addr_range_64": 40, 
        "smccontroller": {
            "slave": {
                "peer": [
                    "system.smccontroller_pipeline.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "smccontroller", 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    100
                ], 
                "init_perf_level": 0, 
                "voltage_domain": {
                    "name": "voltage_domain", 
                    "eventq_index": 0, 
                    "voltage": [
                        "1.0"
                    ], 
                    "cxx_class": "VoltageDomain", 
                    "path": "system.smccontroller.clk_domain.voltage_domain", 
                    "type": "VoltageDomain"
                }, 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.smccontroller.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "header_cycles": 8, 
            "width": 8, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.Lmon0.slave", 
                    "system.Lmon1.slave", 
                    "system.Lmon2.slave", 
                    "system.Lmon3.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "LoadDistributor", 
            "path": "system.smccontroller", 
            "type": "LoadDistributor", 
            "use_default_range": false
        }, 
        "have_lpae": false, 
        "cxx_class": "LinuxArmSystem", 
        "load_offset": 2147483648, 
        "vncserver": {
            "name": "vncserver", 
            "number": 0, 
            "frame_capture": false, 
            "eventq_index": 0, 
            "cxx_class": "VncServer", 
            "path": "system.vncserver", 
            "type": "VncServer", 
            "port": 5900
        }, 
        "multi_proc": true, 
        "pim_sys": [
            {
                "have_virtualization": false, 
                "kernel_addr_check": false, 
                "highest_el_is_64": false, 
                "p2s": {
                    "ranges": [
                        "2147483648:2684354559"
                    ], 
                    "serialization_enable": false, 
                    "slave": {
                        "peer": "system.pim_sys.Smon.master", 
                        "role": "SLAVE"
                    }, 
                    "name": "p2s", 
                    "req_size": 32, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "delay": 10, 
                    "serialization_unit": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.smcxbar.slave[4]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "Bridge", 
                    "path": "system.pim_sys.p2s", 
                    "resp_size": 32, 
                    "type": "Bridge"
                }, 
                "kernel": "/home/amy/smc/SMC-WORK/gem5-images/aarch-system-2014-10/binaries/resident.elf", 
                "have_generic_timer": false, 
                "symbolfile": "", 
                "readfile": "", 
                "have_large_asid_64": false, 
                "phys_addr_range_64": 40, 
                "have_lpae": false, 
                "cxx_class": "ArmSystem", 
                "load_offset": 0, 
                "multi_proc": true, 
                "pim_platform": {
                    "name": "pim_platform", 
                    "system": "system.pim_sys", 
                    "intrctrl": "system.pim_sys.intrctrl", 
                    "eventq_index": 0, 
                    "cxx_class": "RealView", 
                    "path": "system.pim_sys.pim_platform", 
                    "type": "RealView"
                }, 
                "work_end_ckpt_count": 0, 
                "memories": [
                    "system.pim_sys.pim_memory"
                ], 
                "work_begin_ckpt_count": 0, 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        500
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": "system.pim_sys.voltage_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.pim_sys.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "mem_ranges": [], 
                "s2p": {
                    "ranges": [
                        "1879048192:1880096767"
                    ], 
                    "serialization_enable": false, 
                    "slave": {
                        "peer": "system.smcxbar.master[16]", 
                        "role": "SLAVE"
                    }, 
                    "name": "s2p", 
                    "req_size": 32, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "delay": 10, 
                    "serialization_unit": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.pim_sys.pimbus.slave[4]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "Bridge", 
                    "path": "system.pim_sys.s2p", 
                    "resp_size": 32, 
                    "type": "Bridge"
                }, 
                "eventq_index": 0, 
                "dvfs_handler": {
                    "enable": false, 
                    "name": "dvfs_handler", 
                    "sys_clk_domain": "system.pim_sys.clk_domain", 
                    "transition_latency": 100000000, 
                    "eventq_index": 0, 
                    "cxx_class": "DVFSHandler", 
                    "domains": [], 
                    "path": "system.pim_sys.dvfs_handler", 
                    "type": "DVFSHandler"
                }, 
                "work_end_exit_count": 0, 
                "type": "ArmSystem", 
                "voltage_domain": {
                    "name": "voltage_domain", 
                    "eventq_index": 0, 
                    "voltage": [
                        "1.0"
                    ], 
                    "cxx_class": "VoltageDomain", 
                    "path": "system.pim_sys.voltage_domain", 
                    "type": "VoltageDomain"
                }, 
                "cache_line_size": 256, 
                "boot_osflags": "a", 
                "dtlb": {
                    "HMC_ATOMIC_FADD": 36932, 
                    "OS_PAGE_SHIFT": 12, 
                    "name": "dtlb", 
                    "pim_id": 0, 
                    "pim_arch": 32, 
                    "IDEAL_REFILL": true, 
                    "remapped_ranges": [
                        "1879048192:1880096767"
                    ], 
                    "slave": {
                        "peer": "system.pim_sys.cpu.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "PIM_DTLB_IDEAL_REFILL_REG": 28672, 
                    "DUMP_ADDRESS": false, 
                    "original_ranges": [
                        "0:1048575"
                    ], 
                    "HMC_ATOMIC_IMIN": 36960, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.pim_sys.pimbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "TLB_SIZE": 16, 
                    "cxx_class": "ethz_TLB", 
                    "path": "system.pim_sys.dtlb", 
                    "type": "ethz_TLB", 
                    "HMC_OPERAND": 28700, 
                    "HMC_ATOMIC_INCR": 28696
                }, 
                "reset_addr_64": 0, 
                "cpu": {
                    "do_statistics_insts": true, 
                    "numThreads": 1, 
                    "itb": {
                        "name": "itb", 
                        "is_stage2": false, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": false, 
                            "clk_domain": "system.pim_sys.clk_domain", 
                            "sys": "system.pim_sys", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.pim_sys.cpu.itb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.pim_sys.cpu.itb", 
                        "type": "ArmTLB", 
                        "size": 64
                    }, 
                    "simulate_data_stalls": false, 
                    "istage2_mmu": {
                        "name": "istage2_mmu", 
                        "tlb": "system.pim_sys.cpu.itb", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "name": "walker", 
                                "is_stage2": true, 
                                "clk_domain": "system.pim_sys.clk_domain", 
                                "sys": "system.pim_sys", 
                                "eventq_index": 0, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "path": "system.pim_sys.cpu.istage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.pim_sys.cpu.istage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.pim_sys.cpu.istage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "function_trace": false, 
                    "do_checkpoint_insts": true, 
                    "cxx_class": "AtomicSimpleCPU", 
                    "max_loads_all_threads": 0, 
                    "system": "system.pim_sys", 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "function_trace_start": 0, 
                    "cpu_id": 0, 
                    "width": 1, 
                    "checker": null, 
                    "eventq_index": 0, 
                    "do_quiesce": true, 
                    "type": "AtomicSimpleCPU", 
                    "fastmem": false, 
                    "profile": 0, 
                    "icache_port": {
                        "peer": "system.pim_sys.itlb.slave", 
                        "role": "MASTER"
                    }, 
                    "interrupts": {
                        "eventq_index": 0, 
                        "path": "system.pim_sys.cpu.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }, 
                    "dcache_port": {
                        "peer": "system.pim_sys.dtlb.slave", 
                        "role": "MASTER"
                    }, 
                    "socket_id": 0, 
                    "max_insts_all_threads": 0, 
                    "dstage2_mmu": {
                        "name": "dstage2_mmu", 
                        "tlb": "system.pim_sys.cpu.dtb", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "name": "walker", 
                                "is_stage2": true, 
                                "clk_domain": "system.pim_sys.clk_domain", 
                                "sys": "system.pim_sys", 
                                "eventq_index": 0, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "path": "system.pim_sys.cpu.dstage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.pim_sys.cpu.dstage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.pim_sys.cpu.dstage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "path": "system.pim_sys.cpu", 
                    "max_loads_any_thread": 0, 
                    "switched_out": false, 
                    "workload": [], 
                    "name": "cpu", 
                    "dtb": {
                        "name": "dtb", 
                        "is_stage2": false, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": false, 
                            "clk_domain": "system.pim_sys.clk_domain", 
                            "sys": "system.pim_sys", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.pim_sys.cpu.dtb.walker", 
                            "type": "ArmTableWalker", 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.pim_sys.cpu.dtb", 
                        "type": "ArmTLB", 
                        "size": 64
                    }, 
                    "simpoint_start_insts": [], 
                    "max_insts_any_thread": 0, 
                    "simulate_inst_stalls": false, 
                    "progress_interval": 0, 
                    "branchPred": null, 
                    "isa": [
                        {
                            "pmu": null, 
                            "id_pfr1": 4113, 
                            "id_pfr0": 49, 
                            "id_isar1": 34677009, 
                            "id_isar0": 34607377, 
                            "id_isar3": 17899825, 
                            "id_isar2": 555950401, 
                            "id_isar5": 0, 
                            "id_isar4": 268501314, 
                            "cxx_class": "ArmISA::ISA", 
                            "id_aa64mmfr1_el1": 0, 
                            "id_aa64pfr1_el1": 0, 
                            "system": "system.pim_sys", 
                            "eventq_index": 0, 
                            "type": "ArmISA", 
                            "id_aa64dfr1_el1": 0, 
                            "fpsid": 1090793632, 
                            "id_mmfr0": 270536963, 
                            "id_mmfr1": 0, 
                            "id_mmfr2": 19070976, 
                            "id_mmfr3": 34611729, 
                            "id_aa64mmfr0_el1": 15728642, 
                            "id_aa64dfr0_el1": 1052678, 
                            "path": "system.pim_sys.cpu.isa", 
                            "id_aa64isar0_el1": 0, 
                            "name": "isa", 
                            "midr": 1091551472, 
                            "id_aa64afr0_el1": 0, 
                            "id_aa64isar1_el1": 0, 
                            "id_aa64afr1_el1": 0, 
                            "id_aa64pfr0_el1": 17
                        }
                    ], 
                    "tracer": {
                        "eventq_index": 0, 
                        "path": "system.pim_sys.cpu.tracer", 
                        "type": "ExeTracer", 
                        "name": "tracer", 
                        "cxx_class": "Trace::ExeTracer"
                    }
                }, 
                "gic_cpu_addr": 1, 
                "work_cpus_ckpt_count": 0, 
                "work_begin_exit_count": 0, 
                "machine_type": "VExpress_EMM", 
                "flags_addr": 1, 
                "path": "system.pim_sys", 
                "pimbus": {
                    "slave": {
                        "peer": [
                            "system.pim_sys.dma.dma", 
                            "system.pim_sys.dtlb.master", 
                            "system.pim_sys.itlb.master", 
                            "system.pim_sys.stlb.master", 
                            "system.pim_sys.s2p.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "pimbus", 
                    "default": {
                        "peer": "system.pim_sys.pim_memory.port", 
                        "role": "MASTER"
                    }, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "header_cycles": 1, 
                    "width": 4, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": [
                            "system.pim_sys.dma.pio", 
                            "system.pim_sys.Smon.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentXBar", 
                    "path": "system.pim_sys.pimbus", 
                    "type": "NoncoherentXBar", 
                    "use_default_range": true
                }, 
                "pim_memory": {
                    "PIM_VREG_SIZE": 8192, 
                    "PIM_SREG_COUNT": 8, 
                    "HMC_ATOMIC_INCR_ADDR": 1879076888, 
                    "PIM_DTLB_IDEAL_REFILL_ADDR": 1879076864, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "PIM_DEBUG_ADDR": 1879085156, 
                    "PIM_DMA_MEM_ADDR_ADDR": 1879076876, 
                    "cxx_class": "ethz_PIMMemory", 
                    "null": false, 
                    "port": {
                        "peer": "system.pim_sys.pimbus.default", 
                        "role": "SLAVE"
                    }, 
                    "latency": 300, 
                    "PIM_DMA_SPM_ADDR_ADDR": 1879076928, 
                    "in_addr_map": true, 
                    "PIM_DMA_COMMAND_ADDR": 1879085140, 
                    "PIM_SLICETABLE_ADDR": 1879076872, 
                    "PIM_INTR_ADDR": 1879085141, 
                    "PIM_STATUS_ADDR": 1879085133, 
                    "PIM_M5_D1_ADDR": 1879085160, 
                    "pim_id": 0, 
                    "eventq_index": 0, 
                    "PIM_M5_D2_ADDR": 1879085136, 
                    "PIM_COMMAND_ADDR": 1879085132, 
                    "type": "ethz_PIMMemory", 
                    "SYSTEM_NUM_CPU": 8, 
                    "PIM_DMA_CLI_ADDR": 1879085149, 
                    "PIM_ADDRESS_BASE": 1879048192, 
                    "PIM_VREG_ADDR": 1879076932, 
                    "conf_table_reported": true, 
                    "path": "system.pim_sys.pim_memory", 
                    "name": "pim_memory", 
                    "PIM_ERROR_ADDR": 1879076868, 
                    "PIM_M5_ADDR": 1879076869, 
                    "pim_arch": 32, 
                    "PIM_SLICECOUNT_ADDR": 1879085144, 
                    "bandwidth": "15.000000", 
                    "latency_var": 0, 
                    "range": "1879048192:1880096767", 
                    "PIM_SLICEVSTART_ADDR": 1879076880, 
                    "PIM_DMA_NUMBYTES_ADDR": 1879085128, 
                    "PIM_SREG_ADDR": 1879076896, 
                    "PIM_COPROCESSOR_CMD_ADDR": 1879076884
                }, 
                "itlb": {
                    "HMC_ATOMIC_FADD": 0, 
                    "OS_PAGE_SHIFT": 0, 
                    "name": "itlb", 
                    "pim_id": 0, 
                    "pim_arch": 32, 
                    "IDEAL_REFILL": false, 
                    "remapped_ranges": [
                        "1879048192:1880096767"
                    ], 
                    "slave": {
                        "peer": "system.pim_sys.cpu.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "PIM_DTLB_IDEAL_REFILL_REG": 0, 
                    "DUMP_ADDRESS": false, 
                    "original_ranges": [
                        "0:1048575"
                    ], 
                    "HMC_ATOMIC_IMIN": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.pim_sys.pimbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "TLB_SIZE": 4, 
                    "cxx_class": "ethz_TLB", 
                    "path": "system.pim_sys.itlb", 
                    "type": "ethz_TLB", 
                    "HMC_OPERAND": 0, 
                    "HMC_ATOMIC_INCR": 0
                }, 
                "dma": {
                    "dma": {
                        "peer": "system.pim_sys.pimbus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "name": "dma", 
                    "pio": {
                        "peer": "system.pim_sys.pimbus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "PIM_DMA_STATUS_ADDR": 1879085148, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "system": "system.pim_sys", 
                    "eventq_index": 0, 
                    "clk_per_ps": 1000, 
                    "cxx_class": "ethz_DMA", 
                    "path": "system.pim_sys.dma", 
                    "type": "ethz_DMA"
                }, 
                "mem_mode": "atomic", 
                "name": "pim_sys", 
                "init_param": 0, 
                "stlb": {
                    "HMC_ATOMIC_FADD": 0, 
                    "OS_PAGE_SHIFT": 0, 
                    "name": "stlb", 
                    "pim_id": 0, 
                    "pim_arch": 32, 
                    "IDEAL_REFILL": false, 
                    "remapped_ranges": [
                        "1879048192:1880096767"
                    ], 
                    "slave": {
                        "peer": "system.pim_sys.system_port", 
                        "role": "SLAVE"
                    }, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "PIM_DTLB_IDEAL_REFILL_REG": 0, 
                    "DUMP_ADDRESS": false, 
                    "original_ranges": [
                        "0:1048575"
                    ], 
                    "HMC_ATOMIC_IMIN": 0, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.pim_sys.pimbus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "TLB_SIZE": 4, 
                    "cxx_class": "ethz_TLB", 
                    "path": "system.pim_sys.stlb", 
                    "type": "ethz_TLB", 
                    "HMC_OPERAND": 0, 
                    "HMC_ATOMIC_INCR": 0
                }, 
                "system_port": {
                    "peer": "system.pim_sys.stlb.slave", 
                    "role": "MASTER"
                }, 
                "load_addr_mask": 4294967295, 
                "work_item_id": -1, 
                "intrctrl": {
                    "name": "intrctrl", 
                    "sys": "system.pim_sys", 
                    "eventq_index": 0, 
                    "cxx_class": "IntrControl", 
                    "path": "system.pim_sys.intrctrl", 
                    "type": "IntrControl"
                }, 
                "have_security": false, 
                "Smon": {
                    "trace_file": "", 
                    "trace_enable": false, 
                    "sample_period": 10000000, 
                    "disable_latency_hists": false, 
                    "write_addr_mask": 18446744073709551615, 
                    "cxx_class": "CommMonitor", 
                    "dump_addresses": false, 
                    "disable_addr_dists": true, 
                    "transaction_bins": 20, 
                    "itt_bins": 20, 
                    "disable_bandwidth_hists": false, 
                    "system": "system.pim_sys", 
                    "trace_compress": true, 
                    "disable_itt_dists": false, 
                    "clk_domain": "system.pim_sys.clk_domain", 
                    "burst_length_bins": 20, 
                    "eventq_index": 0, 
                    "master": {
                        "peer": "system.pim_sys.p2s.slave", 
                        "role": "MASTER"
                    }, 
                    "outstanding_bins": 20, 
                    "type": "CommMonitor", 
                    "itt_max_bin": 100000, 
                    "read_addr_mask": 18446744073709551615, 
                    "slave": {
                        "peer": "system.pim_sys.pimbus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "bandwidth_bins": 20, 
                    "latency_bins": 20, 
                    "disable_outstanding_hists": false, 
                    "path": "system.pim_sys.Smon", 
                    "dump_file": "dump.txt", 
                    "name": "Smon", 
                    "disable_burst_length_hists": false, 
                    "disable_transaction_hists": false
                }, 
                "cpu_voltage_domain": {
                    "name": "cpu_voltage_domain", 
                    "eventq_index": 0, 
                    "voltage": [
                        "1.0"
                    ], 
                    "cxx_class": "VoltageDomain", 
                    "path": "system.pim_sys.cpu_voltage_domain", 
                    "type": "VoltageDomain"
                }, 
                "work_begin_cpu_id_exit": -1, 
                "boot_loader": "/home/amy/smc/SMC-WORK/gem5-images/aarch-system-2014-10/binaries/resident.elf", 
                "num_work_ids": 16
            }
        ], 
        "early_kernel_symbols": false, 
        "panic_on_oops": false, 
        "dtb_filename": "/home/amy/smc/SMC-WORK/gem5-images/aarch-system-2014-10//binaries/vexpress.aarch32.ll_20131205.0-gem5.8cpu.dtb", 
        "enable_context_switch_stats_dump": false, 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "2147483648:2684354559"
        ], 
        "realview": {
            "hdlcd": {
                "dma": {
                    "peer": "system.membus.slave[0]", 
                    "role": "MASTER"
                }, 
                "pixel_clock": 7299, 
                "vnc": "system.vncserver", 
                "name": "hdlcd", 
                "pio": {
                    "peer": "system.iobus.master[5]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314816, 
                "pio_latency": 10000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 117, 
                "eventq_index": 0, 
                "cxx_class": "HDLcd", 
                "enable_capture": true, 
                "path": "system.realview.hdlcd", 
                "pio_addr": 721420288, 
                "type": "HDLcd"
            }, 
            "mmc_fake": {
                "name": "mmc_fake", 
                "pio": {
                    "peer": "system.iobus.master[21]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.mmc_fake", 
                "pio_addr": 470089728, 
                "type": "AmbaFake"
            }, 
            "rtc": {
                "name": "rtc", 
                "int_delay": 100000, 
                "pio": {
                    "peer": "system.iobus.master[10]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 3412017, 
                "time": "Thu Jan  1 00:00:00 2009", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 36, 
                "eventq_index": 0, 
                "cxx_class": "PL031", 
                "path": "system.realview.rtc", 
                "pio_addr": 471269376, 
                "type": "PL031"
            }, 
            "pci_cfg_gen_offsets": false, 
            "vgic": {
                "system": "system", 
                "name": "vgic", 
                "pio": {
                    "peer": "system.membus.master[4]", 
                    "role": "SLAVE"
                }, 
                "clk_domain": "system.clk_domain", 
                "ppint": 25, 
                "hv_addr": 738213888, 
                "gic": "system.realview.gic", 
                "platform": "system.realview", 
                "vcpu_addr": 738222080, 
                "eventq_index": 0, 
                "cxx_class": "VGic", 
                "path": "system.realview.vgic", 
                "type": "VGic", 
                "pio_delay": 10000
            }, 
            "cxx_class": "RealView", 
            "uart3_fake": {
                "name": "uart3_fake", 
                "pio": {
                    "peer": "system.iobus.master[15]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.uart3_fake", 
                "pio_addr": 470548480, 
                "type": "AmbaFake"
            }, 
            "realview_io": {
                "proc_id1": 335544320, 
                "name": "realview_io", 
                "pio": {
                    "peer": "system.iobus.master[1]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "RealViewCtrl", 
                "proc_id0": 335544320, 
                "path": "system.realview.realview_io", 
                "idreg": 35979264, 
                "type": "RealViewCtrl", 
                "pio_addr": 469827584
            }, 
            "l2x0_fake": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "l2x0_fake", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[12]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 4095, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.realview.l2x0_fake", 
                "pio_addr": 739246080, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "uart1_fake": {
                "name": "uart1_fake", 
                "pio": {
                    "peer": "system.iobus.master[13]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.uart1_fake", 
                "pio_addr": 470417408, 
                "type": "AmbaFake"
            }, 
            "usb_fake": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "usb_fake", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[20]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 131071, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.realview.usb_fake", 
                "pio_addr": 452984832, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "system": "system", 
            "local_cpu_timer": {
                "int_num_watchdog": 30, 
                "name": "local_cpu_timer", 
                "pio": {
                    "peer": "system.membus.master[3]", 
                    "role": "SLAVE"
                }, 
                "int_num_timer": 29, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "eventq_index": 0, 
                "cxx_class": "CpuLocalTimer", 
                "path": "system.realview.local_cpu_timer", 
                "pio_addr": 738721792, 
                "type": "CpuLocalTimer"
            }, 
            "generic_timer": {
                "name": "generic_timer", 
                "cxx_class": "GenericTimer", 
                "system": "system", 
                "int_num": 29, 
                "eventq_index": 0, 
                "gic": "system.realview.gic", 
                "path": "system.realview.generic_timer", 
                "type": "GenericTimer"
            }, 
            "gic": {
                "it_lines": 128, 
                "name": "gic", 
                "dist_addr": 738201600, 
                "cpu_pio_delay": 10000, 
                "dist_pio_delay": 10000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "cpu_addr": 738205696, 
                "platform": "system.realview", 
                "int_latency": 10000, 
                "eventq_index": 0, 
                "msix_addr": 0, 
                "cxx_class": "Pl390", 
                "pio": {
                    "peer": "system.membus.master[2]", 
                    "role": "SLAVE"
                }, 
                "path": "system.realview.gic", 
                "type": "Pl390"
            }, 
            "timer1": {
                "name": "timer1", 
                "pio": {
                    "peer": "system.iobus.master[3]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1316868, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "clock0": 1000000, 
                "clock1": 1000000, 
                "gic": "system.realview.gic", 
                "eventq_index": 0, 
                "cxx_class": "Sp804", 
                "path": "system.realview.timer1", 
                "int_num0": 35, 
                "int_num1": 35, 
                "type": "Sp804", 
                "pio_addr": 470941696
            }, 
            "timer0": {
                "name": "timer0", 
                "pio": {
                    "peer": "system.iobus.master[2]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1316868, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "clock0": 1000000, 
                "clock1": 1000000, 
                "gic": "system.realview.gic", 
                "eventq_index": 0, 
                "cxx_class": "Sp804", 
                "path": "system.realview.timer0", 
                "int_num0": 34, 
                "int_num1": 34, 
                "type": "Sp804", 
                "pio_addr": 470876160
            }, 
            "uart2_fake": {
                "name": "uart2_fake", 
                "pio": {
                    "peer": "system.iobus.master[14]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.uart2_fake", 
                "pio_addr": 470482944, 
                "type": "AmbaFake"
            }, 
            "eventq_index": 0, 
            "energy_ctrl": {
                "name": "energy_ctrl", 
                "pio": {
                    "peer": "system.iobus.master[22]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "EnergyCtrl", 
                "path": "system.realview.energy_ctrl", 
                "dvfs_handler": "system.dvfs_handler", 
                "type": "EnergyCtrl", 
                "pio_addr": 470286336
            }, 
            "type": "RealView", 
            "lan_fake": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "lan_fake", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[19]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 65535, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.realview.lan_fake", 
                "pio_addr": 436207616, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "aaci_fake": {
                "name": "aaci_fake", 
                "pio": {
                    "peer": "system.iobus.master[18]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.aaci_fake", 
                "pio_addr": 470024192, 
                "type": "AmbaFake"
            }, 
            "pciconfig": {
                "name": "pciconfig", 
                "pio": {
                    "peer": "system.iobus.default", 
                    "role": "SLAVE"
                }, 
                "bus": 0, 
                "pio_latency": 30000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "platform": "system.realview", 
                "eventq_index": 0, 
                "cxx_class": "PciConfigAll", 
                "path": "system.realview.pciconfig", 
                "pio_addr": 0, 
                "type": "PciConfigAll", 
                "size": 268435456
            }, 
            "pci_cfg_base": 805306368, 
            "path": "system.realview", 
            "vram": {
                "range": "402653184:436207615", 
                "latency": 30000, 
                "name": "vram", 
                "eventq_index": 0, 
                "clk_domain": "system.clk_domain", 
                "latency_var": 0, 
                "bandwidth": "73.000000", 
                "conf_table_reported": false, 
                "cxx_class": "SimpleMemory", 
                "path": "system.realview.vram", 
                "null": false, 
                "type": "SimpleMemory", 
                "port": {
                    "peer": "system.iobus.master[11]", 
                    "role": "SLAVE"
                }, 
                "in_addr_map": true
            }, 
            "pci_io_base": 0, 
            "nvmem": {
                "range": "0:67108863", 
                "latency": 30000, 
                "name": "nvmem", 
                "eventq_index": 0, 
                "clk_domain": "system.clk_domain", 
                "latency_var": 0, 
                "bandwidth": "73.000000", 
                "conf_table_reported": false, 
                "cxx_class": "SimpleMemory", 
                "path": "system.realview.nvmem", 
                "null": false, 
                "type": "SimpleMemory", 
                "port": {
                    "peer": "system.membus.master[1]", 
                    "role": "SLAVE"
                }, 
                "in_addr_map": true
            }, 
            "clcd": {
                "dma": {
                    "peer": "system.iobus.slave[1]", 
                    "role": "MASTER"
                }, 
                "pixel_clock": 41667, 
                "vnc": "system.vncserver", 
                "name": "clcd", 
                "pio": {
                    "peer": "system.iobus.master[4]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1315089, 
                "pio_latency": 10000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 46, 
                "eventq_index": 0, 
                "cxx_class": "Pl111", 
                "enable_capture": true, 
                "path": "system.realview.clcd", 
                "pio_addr": 471793664, 
                "type": "Pl111"
            }, 
            "name": "realview", 
            "uart": {
                "terminal": "system.terminal", 
                "name": "uart", 
                "int_delay": 100000, 
                "platform": "system.realview", 
                "pio": {
                    "peer": "system.iobus.master[0]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 37, 
                "eventq_index": 0, 
                "end_on_eot": false, 
                "cxx_class": "Pl011", 
                "path": "system.realview.uart", 
                "pio_addr": 470351872, 
                "type": "Pl011"
            }, 
            "watchdog_fake": {
                "name": "watchdog_fake", 
                "pio": {
                    "peer": "system.iobus.master[17]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.watchdog_fake", 
                "pio_addr": 470745088, 
                "type": "AmbaFake"
            }, 
            "intrctrl": "system.intrctrl", 
            "kmi1": {
                "vnc": "system.vncserver", 
                "name": "kmi1", 
                "int_delay": 1000000, 
                "pio": {
                    "peer": "system.iobus.master[7]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314896, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 45, 
                "eventq_index": 0, 
                "is_mouse": true, 
                "cxx_class": "Pl050", 
                "path": "system.realview.kmi1", 
                "pio_addr": 470220800, 
                "type": "Pl050"
            }, 
            "kmi0": {
                "vnc": "system.vncserver", 
                "name": "kmi0", 
                "int_delay": 1000000, 
                "pio": {
                    "peer": "system.iobus.master[6]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 1314896, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 44, 
                "eventq_index": 0, 
                "is_mouse": false, 
                "cxx_class": "Pl050", 
                "path": "system.realview.kmi0", 
                "pio_addr": 470155264, 
                "type": "Pl050"
            }, 
            "cf_ctrl": {
                "PMCAPNextCapability": 0, 
                "InterruptPin": 1, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 0, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "platform": "system.realview", 
                "PXCAPLinkCap": 0, 
                "CapabilityPtr": 0, 
                "MSIXCAPBaseOffset": 0, 
                "PXCAPDevCapabilities": 0, 
                "MSIXCAPCapId": 0, 
                "BAR3Size": 4, 
                "PXCAPCapabilities": 0, 
                "SubsystemID": 0, 
                "PXCAPCapId": 0, 
                "BAR4": 1, 
                "BAR1": 471466240, 
                "BAR0": 471465984, 
                "BAR3": 1, 
                "BAR2": 1, 
                "BAR5": 1, 
                "PXCAPDevStatus": 0, 
                "disks": [], 
                "BAR2Size": 8, 
                "MSICAPNextCapability": 0, 
                "ExpansionROM": 0, 
                "MSICAPMsgCtrl": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 0, 
                "MSICAPBaseOffset": 0, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "PXCAPLinkStatus": 0, 
                "PXCAPDevCap2": 0, 
                "PXCAPDevCtrl": 0, 
                "MSICAPMaskBits": 0, 
                "Command": 1, 
                "SubClassCode": 1, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 2, 
                "InterruptLine": 31, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 16, 
                "path": "system.realview.cf_ctrl", 
                "MinimumGrant": 0, 
                "Status": 640, 
                "BAR0Size": 256, 
                "system": "system", 
                "name": "cf_ctrl", 
                "PXCAPNextCapability": 0, 
                "eventq_index": 0, 
                "type": "IdeController", 
                "ctrl_offset": 2, 
                "PXCAPBaseOffset": 0, 
                "DeviceID": 28945, 
                "io_shift": 2, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.iobus.slave[2]", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 0, 
                "config_latency": 20000, 
                "BAR1Size": 4096, 
                "pio": {
                    "peer": "system.iobus.master[8]", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IdeController", 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 0, 
                "PMCAPBaseOffset": 0, 
                "config": {
                    "peer": "system.iobus.master[9]", 
                    "role": "SLAVE"
                }, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 0, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 0, 
                "BAR0LegacyIO": true, 
                "ProgIF": 133, 
                "BAR1LegacyIO": true, 
                "PMCAPCapabilities": 0, 
                "ClassCode": 1
            }, 
            "sp810_fake": {
                "name": "sp810_fake", 
                "pio": {
                    "peer": "system.iobus.master[16]", 
                    "role": "SLAVE"
                }, 
                "amba_id": 0, 
                "ignore_access": true, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "AmbaFake", 
                "path": "system.realview.sp810_fake", 
                "pio_addr": 469893120, 
                "type": "AmbaFake"
            }, 
            "ethernet": {
                "PMCAPNextCapability": 0, 
                "InterruptPin": 1, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 0, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "hardware_address": "<m5.params.EthernetAddr object at 0x7fab56ba3250>", 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "platform": "system.realview", 
                "PXCAPLinkCap": 0, 
                "CapabilityPtr": 0, 
                "MSIXCAPBaseOffset": 0, 
                "PXCAPDevCapabilities": 0, 
                "MSIXCAPCapId": 0, 
                "BAR3Size": 0, 
                "rx_desc_cache_size": 64, 
                "PXCAPCapabilities": 0, 
                "SubsystemID": 4104, 
                "PXCAPCapId": 0, 
                "BAR4": 0, 
                "BAR1": 0, 
                "BAR0": 0, 
                "BAR3": 0, 
                "BAR2": 0, 
                "BAR5": 0, 
                "PXCAPDevStatus": 0, 
                "BAR2Size": 0, 
                "MSICAPNextCapability": 0, 
                "ExpansionROM": 0, 
                "rx_write_delay": 0, 
                "MSICAPMsgCtrl": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 0, 
                "MSICAPBaseOffset": 0, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "PXCAPLinkStatus": 0, 
                "PXCAPDevCap2": 0, 
                "PXCAPDevCtrl": 0, 
                "MSICAPMaskBits": 0, 
                "Command": 0, 
                "SubClassCode": 0, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 0, 
                "InterruptLine": 1, 
                "fetch_delay": 10000, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 0, 
                "path": "system.realview.ethernet", 
                "MinimumGrant": 255, 
                "phy_epid": 896, 
                "Status": 0, 
                "BAR0Size": 131072, 
                "system": "system", 
                "name": "ethernet", 
                "PXCAPNextCapability": 0, 
                "eventq_index": 0, 
                "type": "IGbE", 
                "tx_fifo_size": 393216, 
                "PXCAPBaseOffset": 0, 
                "DeviceID": 4213, 
                "tx_read_delay": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.iobus.slave[4]", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 0, 
                "tx_desc_cache_size": 64, 
                "config_latency": 20000, 
                "BAR1Size": 0, 
                "pio": {
                    "peer": "system.iobus.master[25]", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IGbE", 
                "wb_delay": 10000, 
                "fetch_comp_delay": 10000, 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 32902, 
                "PMCAPBaseOffset": 0, 
                "config": {
                    "peer": "system.iobus.master[26]", 
                    "role": "SLAVE"
                }, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 0, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 0, 
                "BAR0LegacyIO": false, 
                "ProgIF": 0, 
                "BAR1LegacyIO": false, 
                "wb_comp_delay": 10000, 
                "PMCAPCapabilities": 0, 
                "ClassCode": 2, 
                "rx_fifo_size": 393216, 
                "phy_pid": 680
            }, 
            "ide": {
                "PMCAPNextCapability": 0, 
                "InterruptPin": 2, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 0, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "platform": "system.realview", 
                "PXCAPLinkCap": 0, 
                "CapabilityPtr": 0, 
                "MSIXCAPBaseOffset": 0, 
                "PXCAPDevCapabilities": 0, 
                "MSIXCAPCapId": 0, 
                "BAR3Size": 4, 
                "PXCAPCapabilities": 0, 
                "SubsystemID": 0, 
                "PXCAPCapId": 0, 
                "BAR4": 1, 
                "BAR1": 1, 
                "BAR0": 1, 
                "BAR3": 1, 
                "BAR2": 1, 
                "BAR5": 1, 
                "PXCAPDevStatus": 0, 
                "disks": [
                    "system.cf0", 
                    "system.cf1"
                ], 
                "BAR2Size": 8, 
                "MSICAPNextCapability": 0, 
                "ExpansionROM": 0, 
                "MSICAPMsgCtrl": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 0, 
                "MSICAPBaseOffset": 0, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "PXCAPLinkStatus": 0, 
                "PXCAPDevCap2": 0, 
                "PXCAPDevCtrl": 0, 
                "MSICAPMaskBits": 0, 
                "Command": 0, 
                "SubClassCode": 1, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 0, 
                "InterruptLine": 2, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 16, 
                "path": "system.realview.ide", 
                "MinimumGrant": 0, 
                "Status": 640, 
                "BAR0Size": 8, 
                "system": "system", 
                "name": "ide", 
                "PXCAPNextCapability": 0, 
                "eventq_index": 0, 
                "type": "IdeController", 
                "ctrl_offset": 0, 
                "PXCAPBaseOffset": 0, 
                "DeviceID": 28945, 
                "io_shift": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.iobus.slave[3]", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 0, 
                "config_latency": 20000, 
                "BAR1Size": 4, 
                "pio": {
                    "peer": "system.iobus.master[23]", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 1, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IdeController", 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 0, 
                "PMCAPBaseOffset": 0, 
                "config": {
                    "peer": "system.iobus.master[24]", 
                    "role": "SLAVE"
                }, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 0, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 0, 
                "BAR0LegacyIO": false, 
                "ProgIF": 133, 
                "BAR1LegacyIO": false, 
                "PMCAPCapabilities": 0, 
                "ClassCode": 1
            }
        }, 
        "membus": {
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "role": "MASTER"
            }, 
            "slave": {
                "peer": [
                    "system.realview.hdlcd.dma", 
                    "system.system_port", 
                    "system.iocache.mem_side", 
                    "system.l2.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "name": "membus", 
            "badaddr_responder": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "warn_access": "warn", 
                "pio": {
                    "peer": "system.membus.default", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": true, 
                "pio_latency": 100000, 
                "clk_domain": "system.membus.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.membus.badaddr_responder", 
                "pio_addr": 0, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "snoop_filter": null, 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    500
                ], 
                "init_perf_level": 0, 
                "voltage_domain": {
                    "name": "voltage_domain", 
                    "eventq_index": 0, 
                    "voltage": [
                        "1.0"
                    ], 
                    "cxx_class": "VoltageDomain", 
                    "path": "system.membus.clk_domain.voltage_domain", 
                    "type": "VoltageDomain"
                }, 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.membus.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "header_cycles": 1, 
            "system": "system", 
            "width": 8, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.bridge.slave", 
                    "system.realview.nvmem.port", 
                    "system.realview.gic.pio", 
                    "system.realview.local_cpu_timer.pio", 
                    "system.realview.vgic.pio", 
                    "system.Hmon.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "CoherentXBar", 
            "path": "system.membus", 
            "type": "CoherentXBar", 
            "use_default_range": false
        }, 
        "panic_on_panic": false, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "eventq_index": 0, 
        "iocache": {
            "is_top_level": true, 
            "prefetcher": null, 
            "clk_domain": "system.clk_domain", 
            "write_buffers": 8, 
            "response_latency": 50, 
            "cxx_class": "BaseCache", 
            "size": 2048, 
            "tags": {
                "name": "tags", 
                "eventq_index": 0, 
                "hit_latency": 50, 
                "clk_domain": "system.clk_domain", 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "path": "system.iocache.tags", 
                "block_size": 256, 
                "type": "LRU", 
                "size": 2048
            }, 
            "system": "system", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "mem_side": {
                "peer": "system.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "forward_snoops": false, 
            "hit_latency": 50, 
            "tgts_per_mshr": 12, 
            "addr_ranges": [
                "2147483648:2684354559"
            ], 
            "assoc": 8, 
            "prefetch_on_access": false, 
            "path": "system.iocache", 
            "name": "iocache", 
            "type": "BaseCache", 
            "sequential_access": false, 
            "cpu_side": {
                "peer": "system.iobus.master[27]", 
                "role": "SLAVE"
            }, 
            "two_queue": false
        }, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "LinuxArmSystem", 
        "bridge": {
            "ranges": [
                "788529152:805306367", 
                "721420288:725614591", 
                "805306368:1073741823", 
                "1073741824:1610612735", 
                "402653184:469762047", 
                "469762048:536870911"
            ], 
            "serialization_enable": false, 
            "slave": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "delay": 50000, 
            "serialization_unit": 0, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "role": "MASTER"
            }, 
            "cxx_class": "Bridge", 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "seriallink": [
            {
                "ranges": [
                    "2147483648:2684354559", 
                    "1879048192:1880096767"
                ], 
                "serialization_enable": true, 
                "slave": {
                    "peer": "system.Lmon0.master", 
                    "role": "SLAVE"
                }, 
                "name": "seriallink0", 
                "req_size": 16, 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        100
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.seriallink0.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.seriallink0.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "delay": 4800, 
                "serialization_unit": 16, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.smcxbar.slave[0]", 
                    "role": "MASTER"
                }, 
                "cxx_class": "Bridge", 
                "path": "system.seriallink0", 
                "resp_size": 16, 
                "type": "Bridge"
            }, 
            {
                "ranges": [
                    "2147483648:2684354559", 
                    "1879048192:1880096767"
                ], 
                "serialization_enable": true, 
                "slave": {
                    "peer": "system.Lmon1.master", 
                    "role": "SLAVE"
                }, 
                "name": "seriallink1", 
                "req_size": 16, 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        100
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.seriallink1.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.seriallink1.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "delay": 4800, 
                "serialization_unit": 16, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.smcxbar.slave[1]", 
                    "role": "MASTER"
                }, 
                "cxx_class": "Bridge", 
                "path": "system.seriallink1", 
                "resp_size": 16, 
                "type": "Bridge"
            }, 
            {
                "ranges": [
                    "2147483648:2684354559", 
                    "1879048192:1880096767"
                ], 
                "serialization_enable": true, 
                "slave": {
                    "peer": "system.Lmon2.master", 
                    "role": "SLAVE"
                }, 
                "name": "seriallink2", 
                "req_size": 16, 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        100
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.seriallink2.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.seriallink2.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "delay": 4800, 
                "serialization_unit": 16, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.smcxbar.slave[2]", 
                    "role": "MASTER"
                }, 
                "cxx_class": "Bridge", 
                "path": "system.seriallink2", 
                "resp_size": 16, 
                "type": "Bridge"
            }, 
            {
                "ranges": [
                    "2147483648:2684354559", 
                    "1879048192:1880096767"
                ], 
                "serialization_enable": true, 
                "slave": {
                    "peer": "system.Lmon3.master", 
                    "role": "SLAVE"
                }, 
                "name": "seriallink3", 
                "req_size": 16, 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        100
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.seriallink3.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.seriallink3.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "delay": 4800, 
                "serialization_unit": 16, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.smcxbar.slave[3]", 
                    "role": "MASTER"
                }, 
                "cxx_class": "Bridge", 
                "path": "system.seriallink3", 
                "resp_size": 16, 
                "type": "Bridge"
            }
        ], 
        "cache_line_size": 256, 
        "smcxbar": {
            "slave": {
                "peer": [
                    "system.seriallink0.master", 
                    "system.seriallink1.master", 
                    "system.seriallink2.master", 
                    "system.seriallink3.master", 
                    "system.pim_sys.p2s.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "smcxbar", 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    1000
                ], 
                "init_perf_level": 0, 
                "voltage_domain": {
                    "name": "voltage_domain", 
                    "eventq_index": 0, 
                    "voltage": [
                        "1.0"
                    ], 
                    "cxx_class": "VoltageDomain", 
                    "path": "system.smcxbar.clk_domain.voltage_domain", 
                    "type": "VoltageDomain"
                }, 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.smcxbar.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "header_cycles": 1, 
            "width": 32, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.mem_ctrls00.port", 
                    "system.mem_ctrls01.port", 
                    "system.mem_ctrls02.port", 
                    "system.mem_ctrls03.port", 
                    "system.mem_ctrls04.port", 
                    "system.mem_ctrls05.port", 
                    "system.mem_ctrls06.port", 
                    "system.mem_ctrls07.port", 
                    "system.mem_ctrls08.port", 
                    "system.mem_ctrls09.port", 
                    "system.mem_ctrls10.port", 
                    "system.mem_ctrls11.port", 
                    "system.mem_ctrls12.port", 
                    "system.mem_ctrls13.port", 
                    "system.mem_ctrls14.port", 
                    "system.mem_ctrls15.port", 
                    "system.pim_sys.s2p.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentXBar", 
            "path": "system.smcxbar", 
            "type": "NoncoherentXBar", 
            "use_default_range": false
        }, 
        "Lmon": [
            {
                "trace_file": "", 
                "trace_enable": false, 
                "sample_period": 10000000, 
                "disable_latency_hists": false, 
                "write_addr_mask": 18446744073709551615, 
                "cxx_class": "CommMonitor", 
                "dump_addresses": false, 
                "disable_addr_dists": true, 
                "transaction_bins": 20, 
                "itt_bins": 20, 
                "disable_bandwidth_hists": false, 
                "system": "system", 
                "trace_compress": true, 
                "disable_itt_dists": false, 
                "clk_domain": "system.clk_domain", 
                "burst_length_bins": 20, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.seriallink0.slave", 
                    "role": "MASTER"
                }, 
                "outstanding_bins": 20, 
                "type": "CommMonitor", 
                "itt_max_bin": 100000, 
                "read_addr_mask": 18446744073709551615, 
                "slave": {
                    "peer": "system.smccontroller.master[0]", 
                    "role": "SLAVE"
                }, 
                "bandwidth_bins": 20, 
                "latency_bins": 20, 
                "disable_outstanding_hists": false, 
                "path": "system.Lmon0", 
                "dump_file": "dump.txt", 
                "name": "Lmon0", 
                "disable_burst_length_hists": false, 
                "disable_transaction_hists": false
            }, 
            {
                "trace_file": "", 
                "trace_enable": false, 
                "sample_period": 10000000, 
                "disable_latency_hists": false, 
                "write_addr_mask": 18446744073709551615, 
                "cxx_class": "CommMonitor", 
                "dump_addresses": false, 
                "disable_addr_dists": true, 
                "transaction_bins": 20, 
                "itt_bins": 20, 
                "disable_bandwidth_hists": false, 
                "system": "system", 
                "trace_compress": true, 
                "disable_itt_dists": false, 
                "clk_domain": "system.clk_domain", 
                "burst_length_bins": 20, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.seriallink1.slave", 
                    "role": "MASTER"
                }, 
                "outstanding_bins": 20, 
                "type": "CommMonitor", 
                "itt_max_bin": 100000, 
                "read_addr_mask": 18446744073709551615, 
                "slave": {
                    "peer": "system.smccontroller.master[1]", 
                    "role": "SLAVE"
                }, 
                "bandwidth_bins": 20, 
                "latency_bins": 20, 
                "disable_outstanding_hists": false, 
                "path": "system.Lmon1", 
                "dump_file": "dump.txt", 
                "name": "Lmon1", 
                "disable_burst_length_hists": false, 
                "disable_transaction_hists": false
            }, 
            {
                "trace_file": "", 
                "trace_enable": false, 
                "sample_period": 10000000, 
                "disable_latency_hists": false, 
                "write_addr_mask": 18446744073709551615, 
                "cxx_class": "CommMonitor", 
                "dump_addresses": false, 
                "disable_addr_dists": true, 
                "transaction_bins": 20, 
                "itt_bins": 20, 
                "disable_bandwidth_hists": false, 
                "system": "system", 
                "trace_compress": true, 
                "disable_itt_dists": false, 
                "clk_domain": "system.clk_domain", 
                "burst_length_bins": 20, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.seriallink2.slave", 
                    "role": "MASTER"
                }, 
                "outstanding_bins": 20, 
                "type": "CommMonitor", 
                "itt_max_bin": 100000, 
                "read_addr_mask": 18446744073709551615, 
                "slave": {
                    "peer": "system.smccontroller.master[2]", 
                    "role": "SLAVE"
                }, 
                "bandwidth_bins": 20, 
                "latency_bins": 20, 
                "disable_outstanding_hists": false, 
                "path": "system.Lmon2", 
                "dump_file": "dump.txt", 
                "name": "Lmon2", 
                "disable_burst_length_hists": false, 
                "disable_transaction_hists": false
            }, 
            {
                "trace_file": "", 
                "trace_enable": false, 
                "sample_period": 10000000, 
                "disable_latency_hists": false, 
                "write_addr_mask": 18446744073709551615, 
                "cxx_class": "CommMonitor", 
                "dump_addresses": false, 
                "disable_addr_dists": true, 
                "transaction_bins": 20, 
                "itt_bins": 20, 
                "disable_bandwidth_hists": false, 
                "system": "system", 
                "trace_compress": true, 
                "disable_itt_dists": false, 
                "clk_domain": "system.clk_domain", 
                "burst_length_bins": 20, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.seriallink3.slave", 
                    "role": "MASTER"
                }, 
                "outstanding_bins": 20, 
                "type": "CommMonitor", 
                "itt_max_bin": 100000, 
                "read_addr_mask": 18446744073709551615, 
                "slave": {
                    "peer": "system.smccontroller.master[3]", 
                    "role": "SLAVE"
                }, 
                "bandwidth_bins": 20, 
                "latency_bins": 20, 
                "disable_outstanding_hists": false, 
                "path": "system.Lmon3", 
                "dump_file": "dump.txt", 
                "name": "Lmon3", 
                "disable_burst_length_hists": false, 
                "disable_transaction_hists": false
            }
        ], 
        "boot_osflags": "earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=512MB root=/dev/sda1", 
        "iobus": {
            "slave": {
                "peer": [
                    "system.bridge.master", 
                    "system.realview.clcd.dma", 
                    "system.realview.cf_ctrl.dma", 
                    "system.realview.ide.dma", 
                    "system.realview.ethernet.dma"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus", 
            "default": {
                "peer": "system.realview.pciconfig.pio", 
                "role": "MASTER"
            }, 
            "clk_domain": "system.clk_domain", 
            "header_cycles": 1, 
            "width": 8, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.realview.uart.pio", 
                    "system.realview.realview_io.pio", 
                    "system.realview.timer0.pio", 
                    "system.realview.timer1.pio", 
                    "system.realview.clcd.pio", 
                    "system.realview.hdlcd.pio", 
                    "system.realview.kmi0.pio", 
                    "system.realview.kmi1.pio", 
                    "system.realview.cf_ctrl.pio", 
                    "system.realview.cf_ctrl.config", 
                    "system.realview.rtc.pio", 
                    "system.realview.vram.port", 
                    "system.realview.l2x0_fake.pio", 
                    "system.realview.uart1_fake.pio", 
                    "system.realview.uart2_fake.pio", 
                    "system.realview.uart3_fake.pio", 
                    "system.realview.sp810_fake.pio", 
                    "system.realview.watchdog_fake.pio", 
                    "system.realview.aaci_fake.pio", 
                    "system.realview.lan_fake.pio", 
                    "system.realview.usb_fake.pio", 
                    "system.realview.mmc_fake.pio", 
                    "system.realview.energy_ctrl.pio", 
                    "system.realview.ide.pio", 
                    "system.realview.ide.config", 
                    "system.realview.ethernet.pio", 
                    "system.realview.ethernet.config", 
                    "system.iocache.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentXBar", 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": true
        }, 
        "terminal": {
            "name": "terminal", 
            "output": true, 
            "number": 0, 
            "intr_control": "system.intrctrl", 
            "eventq_index": 0, 
            "cxx_class": "Terminal", 
            "path": "system.terminal", 
            "type": "Terminal", 
            "port": 3456
        }, 
        "reset_addr_64": 0, 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu0.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[2]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu0.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu0.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu0.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[4]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu0.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu0.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu0.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu0.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu0.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu0.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu0.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu0.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu0.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[5]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu0.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu0.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu0", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu0", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu0.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[3]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu0.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu0.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu0.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu0.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu0.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu0.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu1.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[8]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu1.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu1.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu1.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[10]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu1.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu1.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 1, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu1.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu1.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[6]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu1.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu1.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu1.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu1.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu1.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[11]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu1.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu1.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu1", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu1", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu1.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[9]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu1.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu1.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[7]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu1.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu1.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu1.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu1.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu2.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[14]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu2.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu2.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu2.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[16]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu2.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu2.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 2, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu2.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu2.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[12]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu2.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu2.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu2.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu2.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu2.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[17]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu2.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu2.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu2", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu2", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu2.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[15]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu2.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu2.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[13]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu2.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu2.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu2.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu2.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu3.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[20]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu3.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu3.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu3.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[22]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu3.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu3.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 3, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu3.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu3.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[18]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu3.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu3.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu3.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu3.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu3.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[23]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu3.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu3.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu3", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu3", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu3.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[21]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu3.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu3.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[19]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu3.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu3.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu3.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu3.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu4.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[26]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu4.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu4.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu4.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[28]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu4.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu4.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 4, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu4.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu4.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[24]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu4.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu4.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu4.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu4.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu4.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu4.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[29]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu4.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu4.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu4", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu4", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu4.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[27]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu4.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu4.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[25]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu4.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu4.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu4.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu4.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu5.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[32]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu5.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu5.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu5.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[34]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu5.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu5.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 5, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu5.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu5.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[30]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu5.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu5.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu5.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu5.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu5.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu5.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[35]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu5.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu5.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu5", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu5", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu5.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[33]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu5.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu5.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[31]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu5.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu5.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu5.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu5.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu6.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[38]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu6.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu6.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu6.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[40]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu6.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu6.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 6, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu6.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu6.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[36]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu6.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu6.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu6.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu6.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu6.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu6.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[41]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu6.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu6.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu6", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu6", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu6.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[39]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu6.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu6.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[37]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu6.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu6.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu6.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu6.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }, 
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu7.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[44]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu7.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simulate_data_stalls": false, 
                "istage2_mmu": {
                    "name": "istage2_mmu", 
                    "tlb": "system.cpu7.itb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu7.istage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[46]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu7.istage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu7.istage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 7, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu7.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu7.icache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[42]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu7.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu7.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu7.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu7.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "dstage2_mmu": {
                    "name": "dstage2_mmu", 
                    "tlb": "system.cpu7.dtb", 
                    "stage2_tlb": {
                        "name": "stage2_tlb", 
                        "is_stage2": true, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TLB", 
                        "walker": {
                            "name": "walker", 
                            "is_stage2": true, 
                            "clk_domain": "system.cpu_clk_domain", 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TableWalker", 
                            "path": "system.cpu7.dstage2_mmu.stage2_tlb.walker", 
                            "type": "ArmTableWalker", 
                            "port": {
                                "peer": "system.tol2bus.slave[47]", 
                                "role": "MASTER"
                            }, 
                            "num_squash_per_cycle": 2
                        }, 
                        "path": "system.cpu7.dstage2_mmu.stage2_tlb", 
                        "type": "ArmTLB", 
                        "size": 32
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::Stage2MMU", 
                    "path": "system.cpu7.dstage2_mmu", 
                    "type": "ArmStage2MMU"
                }, 
                "path": "system.cpu7", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu7", 
                "dtb": {
                    "name": "dtb", 
                    "is_stage2": false, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "is_stage2": false, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "path": "system.cpu7.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.tol2bus.slave[45]", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu7.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 65536, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu7.dcache.tags", 
                        "block_size": 256, 
                        "type": "LRU", 
                        "size": 65536
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[43]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu7.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu7.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "two_queue": false
                }, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_pfr1": 4113, 
                        "id_pfr0": 49, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 0, 
                        "id_aa64pfr1_el1": 0, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu7.isa", 
                        "id_aa64isar0_el1": 0, 
                        "name": "isa", 
                        "midr": 1091551472, 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "id_aa64pfr0_el1": 17
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu7.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "gic_cpu_addr": 738205696, 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "machine_type": "VExpress_EMM", 
        "flags_addr": 469827632, 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "tol2bus": {
            "slave": {
                "peer": [
                    "system.cpu0.icache.mem_side", 
                    "system.cpu0.dcache.mem_side", 
                    "system.cpu0.itb.walker.port", 
                    "system.cpu0.dtb.walker.port", 
                    "system.cpu0.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu0.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu1.icache.mem_side", 
                    "system.cpu1.dcache.mem_side", 
                    "system.cpu1.itb.walker.port", 
                    "system.cpu1.dtb.walker.port", 
                    "system.cpu1.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu1.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu2.icache.mem_side", 
                    "system.cpu2.dcache.mem_side", 
                    "system.cpu2.itb.walker.port", 
                    "system.cpu2.dtb.walker.port", 
                    "system.cpu2.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu2.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu3.icache.mem_side", 
                    "system.cpu3.dcache.mem_side", 
                    "system.cpu3.itb.walker.port", 
                    "system.cpu3.dtb.walker.port", 
                    "system.cpu3.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu3.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu4.icache.mem_side", 
                    "system.cpu4.dcache.mem_side", 
                    "system.cpu4.itb.walker.port", 
                    "system.cpu4.dtb.walker.port", 
                    "system.cpu4.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu4.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu5.icache.mem_side", 
                    "system.cpu5.dcache.mem_side", 
                    "system.cpu5.itb.walker.port", 
                    "system.cpu5.dtb.walker.port", 
                    "system.cpu5.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu5.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu6.icache.mem_side", 
                    "system.cpu6.dcache.mem_side", 
                    "system.cpu6.itb.walker.port", 
                    "system.cpu6.dtb.walker.port", 
                    "system.cpu6.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu6.dstage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu7.icache.mem_side", 
                    "system.cpu7.dcache.mem_side", 
                    "system.cpu7.itb.walker.port", 
                    "system.cpu7.dtb.walker.port", 
                    "system.cpu7.istage2_mmu.stage2_tlb.walker.port", 
                    "system.cpu7.dstage2_mmu.stage2_tlb.walker.port"
                ], 
                "role": "SLAVE"
            }, 
            "name": "tol2bus", 
            "snoop_filter": null, 
            "clk_domain": "system.cpu_clk_domain", 
            "header_cycles": 1, 
            "system": "system", 
            "width": 4, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "CoherentXBar", 
            "path": "system.tol2bus", 
            "type": "CoherentXBar", 
            "use_default_range": false
        }, 
        "cf0": {
            "driveID": "master", 
            "name": "cf0", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "cxx_class": "CowDiskImage", 
                "eventq_index": 0, 
                "child": {
                    "read_only": true, 
                    "name": "child", 
                    "eventq_index": 0, 
                    "cxx_class": "RawDiskImage", 
                    "path": "system.cf0.image.child", 
                    "image_file": "/home/amy/smc/SMC-WORK/gem5-images/aarch-system-2014-10//disks/linux-aarch32-ael.img", 
                    "type": "RawDiskImage"
                }, 
                "path": "system.cf0.image", 
                "image_file": "", 
                "type": "CowDiskImage", 
                "table_size": 65536
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.cf0", 
            "type": "IdeDisk"
        }, 
        "boot_release_addr": 65528, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "role": "MASTER"
        }, 
        "load_addr_mask": 268435455, 
        "smccontroller_pipeline": {
            "ranges": [
                "2147483648:2684354559", 
                "1879048192:1880096767"
            ], 
            "serialization_enable": false, 
            "slave": {
                "peer": "system.Hmon.master", 
                "role": "SLAVE"
            }, 
            "name": "smccontroller_pipeline", 
            "req_size": 256, 
            "clk_domain": "system.clk_domain", 
            "delay": 4000, 
            "serialization_unit": 0, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.smccontroller.slave[0]", 
                "role": "MASTER"
            }, 
            "cxx_class": "Bridge", 
            "path": "system.smccontroller_pipeline", 
            "resp_size": 256, 
            "type": "Bridge"
        }, 
        "cf1": {
            "driveID": "master", 
            "name": "cf1", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "eventq_index": 0, 
                "cxx_class": "RawDiskImage", 
                "path": "system.cf1.image", 
                "image_file": "/home/amy/smc/SMC-WORK/gem5-images/extra.img", 
                "type": "RawDiskImage"
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.cf1", 
            "type": "IdeDisk"
        }, 
        "work_item_id": -1, 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "system", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "system.intrctrl", 
            "type": "IntrControl"
        }, 
        "have_security": false, 
        "l2": {
            "is_top_level": false, 
            "prefetcher": null, 
            "clk_domain": "system.cpu_clk_domain", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "BaseCache", 
            "size": 2097152, 
            "tags": {
                "name": "tags", 
                "eventq_index": 0, 
                "hit_latency": 20, 
                "clk_domain": "system.cpu_clk_domain", 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "path": "system.l2.tags", 
                "block_size": 256, 
                "type": "LRU", 
                "size": 2097152
            }, 
            "system": "system", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "mem_side": {
                "peer": "system.membus.slave[3]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "forward_snoops": true, 
            "hit_latency": 20, 
            "tgts_per_mshr": 12, 
            "addr_ranges": [
                "0:18446744073709551615"
            ], 
            "assoc": 8, 
            "prefetch_on_access": false, 
            "path": "system.l2", 
            "name": "l2", 
            "type": "BaseCache", 
            "sequential_access": false, 
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "two_queue": false
        }, 
        "atags_addr": 134217728, 
        "memories": [
            "system.mem_ctrls13", 
            "system.mem_ctrls02", 
            "system.mem_ctrls08", 
            "system.realview.nvmem", 
            "system.mem_ctrls01", 
            "system.mem_ctrls15", 
            "system.pim_sys.pim_memory", 
            "system.mem_ctrls04", 
            "system.mem_ctrls00", 
            "system.mem_ctrls10", 
            "system.mem_ctrls12", 
            "system.mem_ctrls07", 
            "system.mem_ctrls03", 
            "system.mem_ctrls14", 
            "system.mem_ctrls06", 
            "system.realview.vram", 
            "system.mem_ctrls05", 
            "system.mem_ctrls09", 
            "system.mem_ctrls11"
        ], 
        "mem_ctrls": [
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls00.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls00.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[0]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls00", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls00", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls01.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls01.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[1]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls01", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls01", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls02.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls02.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[2]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls02", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls02", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls03.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls03.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[3]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls03", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls03", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls04.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls04.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[4]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls04", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls04", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls05.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls05.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[5]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls05", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls05", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls06.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls06.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[6]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls06", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls06", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls07.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls07.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[7]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls07", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls07", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls08.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls08.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[8]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls08", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls08", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls09.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls09.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[9]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls09", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls09", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls10.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls10.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[10]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls10", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls10", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls11.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls11.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[11]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls11", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls11", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls12.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls12.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[12]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls12", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls12", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls13.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls13.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[13]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls13", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls13", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls14.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls14.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[14]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls14", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls14", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }, 
            {
                "static_frontend_latency": 3200, 
                "tRFC": 84600, 
                "activation_limit": 0, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": {
                    "name": "clk_domain", 
                    "clock": [
                        800
                    ], 
                    "init_perf_level": 0, 
                    "voltage_domain": {
                        "name": "voltage_domain", 
                        "eventq_index": 0, 
                        "voltage": [
                            "1.0"
                        ], 
                        "cxx_class": "VoltageDomain", 
                        "path": "system.mem_ctrls15.clk_domain.voltage_domain", 
                        "type": "VoltageDomain"
                    }, 
                    "eventq_index": 0, 
                    "cxx_class": "SrcClockDomain", 
                    "path": "system.mem_ctrls15.clk_domain", 
                    "type": "SrcClockDomain", 
                    "domain_id": -1
                }, 
                "channels": 16, 
                "write_buffer_size": 64, 
                "device_bus_width": 32, 
                "VDD": "1.2", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.smcxbar.master[15]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 2800, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 25600, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 2, 
                "devices_per_rank": 1, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 4, 
                "page_policy": "close_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 64, 
                "conf_table_reported": true, 
                "tCK": 800, 
                "tRAS": 27500, 
                "tRP": 13750, 
                "tBURST": 3200, 
                "path": "system.mem_ctrls15", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoCoRaBaCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls15", 
                "tXSDLL": 0, 
                "device_size": 8388608, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "2147483648:2684354559", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 256, 
                "static_backend_latency": 3200, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 3906250
            }
        ], 
        "Hmon": {
            "trace_file": "", 
            "trace_enable": false, 
            "sample_period": 10000000, 
            "disable_latency_hists": false, 
            "write_addr_mask": 18446744073709551615, 
            "cxx_class": "CommMonitor", 
            "dump_addresses": false, 
            "disable_addr_dists": true, 
            "transaction_bins": 20, 
            "itt_bins": 20, 
            "disable_bandwidth_hists": false, 
            "system": "system", 
            "trace_compress": true, 
            "disable_itt_dists": false, 
            "clk_domain": "system.clk_domain", 
            "burst_length_bins": 20, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.smccontroller_pipeline.slave", 
                "role": "MASTER"
            }, 
            "outstanding_bins": 20, 
            "type": "CommMonitor", 
            "itt_max_bin": 100000, 
            "read_addr_mask": 18446744073709551615, 
            "slave": {
                "peer": "system.membus.master[5]", 
                "role": "SLAVE"
            }, 
            "bandwidth_bins": 20, 
            "latency_bins": 20, 
            "disable_outstanding_hists": false, 
            "path": "system.Hmon", 
            "dump_file": "dump.txt", 
            "name": "Hmon", 
            "disable_burst_length_hists": false, 
            "disable_transaction_hists": false
        }, 
        "work_begin_cpu_id_exit": -1, 
        "boot_loader": "/home/amy/smc/SMC-WORK/gem5-images/aarch-system-2014-10/binaries/boot_emm.arm", 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}