Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 26 21:53:02 2024
| Host         : 竹节虫 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                356         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
HPDR-1     Warning           Port pin direction inconsistency           1           
TIMING-16  Warning           Large setup violation                      775         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (356)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1771)
5. checking no_input_delay (15)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (356)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: cemera_inst/configs/clock_20k_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1771)
---------------------------------------------------
 There are 1771 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.493    -1153.608                    783                 2571        0.066        0.000                      0                 2571        3.000        0.000                       0                   840  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
cemera_inst/clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 20.833}     41.667          24.000          
  clk_out2_clk_wiz_0          {0.000 20.000}     40.000          25.000          
  clk_out3_clk_wiz_0          {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cemera_inst/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               35.648        0.000                      0                  713        0.259        0.000                      0                  713       20.333        0.000                       0                   419  
  clk_out2_clk_wiz_0               30.772        0.000                      0                  985        0.153        0.000                      0                  985       19.500        0.000                       0                   379  
  clk_out3_clk_wiz_0               15.253        0.000                      0                   84        0.227        0.000                      0                   84        9.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -2.166    -1118.394                    766                  766        0.066        0.000                      0                  766  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -2.493      -35.215                     17                   17        0.070        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       16.606        0.000                      0                   12        0.419        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cemera_inst/clk/inst/clk_in1
  To Clock:  cemera_inst/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cemera_inst/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cemera_inst/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.648ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 0.606ns (11.255%)  route 4.778ns (88.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 43.157 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.764     7.085    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X65Y119        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.488    43.157    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y119        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.235    
                         clock uncertainty           -0.093    43.142    
    SLICE_X65Y119        FDRE (Setup_fdre_C_CE)      -0.409    42.733    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.733    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 35.648    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.606ns (11.617%)  route 4.611ns (88.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 43.161 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          2.385     4.542    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X65Y119        LUT4 (Prop_lut4_I0_O)        0.150     4.692 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_163/O
                         net (fo=10, routed)          2.226     6.918    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_110_alias
    SLICE_X64Y133        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.492    43.161    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y133        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram/C
                         clock pessimism              0.077    43.239    
                         clock uncertainty           -0.093    43.146    
    SLICE_X64Y133        FDRE (Setup_fdre_C_CE)      -0.407    42.739    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_13_psbram
  -------------------------------------------------------------------
                         required time                         42.739    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.922ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.606ns (11.767%)  route 4.544ns (88.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 43.161 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.102     5.259    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.150     5.409 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_141/O
                         net (fo=10, routed)          1.442     6.851    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99_alias
    SLICE_X66Y133        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.492    43.161    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y133        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_psbram_2/C
                         clock pessimism              0.077    43.239    
                         clock uncertainty           -0.093    43.146    
    SLICE_X66Y133        FDRE (Setup_fdre_C_CE)      -0.373    42.773    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_psbram_2
  -------------------------------------------------------------------
                         required time                         42.773    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 35.922    

Slack (MET) :             35.970ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.606ns (11.973%)  route 4.455ns (88.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.156 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.441     6.762    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.487    43.156    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.234    
                         clock uncertainty           -0.093    43.141    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.409    42.732    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.732    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 35.970    

Slack (MET) :             35.970ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.606ns (11.973%)  route 4.455ns (88.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.156 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.441     6.762    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.487    43.156    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.234    
                         clock uncertainty           -0.093    43.141    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.409    42.732    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.732    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 35.970    

Slack (MET) :             35.970ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.606ns (11.973%)  route 4.455ns (88.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 43.156 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.441     6.762    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.487    43.156    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.234    
                         clock uncertainty           -0.093    43.141    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.409    42.732    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.732    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 35.970    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.606ns (12.342%)  route 4.304ns (87.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 43.154 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.290     6.611    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.485    43.154    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.232    
                         clock uncertainty           -0.093    43.139    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.409    42.730    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.730    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.606ns (12.342%)  route 4.304ns (87.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 43.154 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.290     6.611    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.485    43.154    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.232    
                         clock uncertainty           -0.093    43.139    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.409    42.730    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.730    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.606ns (12.342%)  route 4.304ns (87.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 43.154 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.014     5.171    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y128        LUT4 (Prop_lut4_I0_O)        0.150     5.321 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_181/O
                         net (fo=10, routed)          1.290     6.611    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119_alias
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.485    43.154    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_2/C
                         clock pessimism              0.077    43.232    
                         clock uncertainty           -0.093    43.139    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.409    42.730    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_2
  -------------------------------------------------------------------
                         required time                         42.730    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 0.580ns (11.387%)  route 4.514ns (88.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 43.151 - 41.667 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.699     1.701    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.456     2.157 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          3.102     5.259    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X66Y127        LUT4 (Prop_lut4_I0_O)        0.124     5.383 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_145/O
                         net (fo=10, routed)          1.412     6.795    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101_alias
    SLICE_X68Y125        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.482    43.151    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y125        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_psbram/C
                         clock pessimism              0.077    43.229    
                         clock uncertainty           -0.093    43.136    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.205    42.931    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_10_psbram
  -------------------------------------------------------------------
                         required time                         42.931    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 36.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.493%)  route 0.216ns (60.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.556     0.558    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y119        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.216     0.915    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X66Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.825     0.826    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X66Y120        FDRE (Hold_fdre_C_D)         0.063     0.656    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.465%)  route 0.226ns (61.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.562     0.564    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y111        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=49, routed)          0.226     0.930    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[5]
    SLICE_X71Y116        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.829     0.831    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y116        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X71Y116        FDRE (Hold_fdre_C_D)         0.072     0.647    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.440%)  route 0.252ns (60.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.583     0.585    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y122        FDRE (Prop_fdre_C_Q)         0.164     0.749 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.252     1.001    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X68Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.822     0.824    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X68Y122        FDRE (Hold_fdre_C_D)         0.066     0.657    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.234%)  route 0.396ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.589     0.591    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X75Y113        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.396     1.128    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[3]
    SLICE_X65Y117        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.827     0.829    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y117        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X65Y117        FDRE (Hold_fdre_C_D)         0.070     0.666    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.499%)  route 0.641ns (77.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.589     0.591    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.463     1.195    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X72Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.240 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_95/O
                         net (fo=3, routed)           0.177     1.417    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_76_alias
    SLICE_X72Y97         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.866     0.868    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y97         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
                         clock pessimism              0.000     0.868    
    SLICE_X72Y97         FDRE (Hold_fdre_C_CE)       -0.039     0.829    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.499%)  route 0.641ns (77.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.589     0.591    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y110        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y110        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=49, routed)          0.463     1.195    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X72Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.240 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_95/O
                         net (fo=3, routed)           0.177     1.417    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_76_alias
    SLICE_X72Y97         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.866     0.868    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y97         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram/C
                         clock pessimism              0.000     0.868    
    SLICE_X72Y97         FDRE (Hold_fdre_C_CE)       -0.039     0.829    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.189ns (24.135%)  route 0.594ns (75.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.589     0.591    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X75Y113        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.141     0.732 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=3, routed)           0.345     1.076    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y101        LUT4 (Prop_lut4_I3_O)        0.048     1.124 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_185/O
                         net (fo=2, routed)           0.250     1.374    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_121_alias
    SLICE_X73Y97         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.866     0.868    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X73Y97         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram_1/C
                         clock pessimism              0.000     0.868    
    SLICE_X73Y97         FDRE (Hold_fdre_C_CE)       -0.101     0.767    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_psbram_1
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.032%)  route 0.594ns (73.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.595     0.597    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    SLICE_X76Y96         FDCE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.164     0.761 f  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/Q
                         net (fo=3, routed)           0.304     1.065    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/pwropt
    SLICE_X75Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.110 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_89_LOPT_REMAP/O
                         net (fo=1, routed)           0.290     1.399    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_73
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.913     0.915    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.681    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.777    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.164ns (22.848%)  route 0.554ns (77.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.585     0.587    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X74Y119        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_fdre_C_Q)         0.164     0.751 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=40, routed)          0.554     1.304    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.825     0.826    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.072     0.665    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.585ns (62.321%)  route 0.354ns (37.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.635     0.637    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y38         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.222 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.354     1.576    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_n_1
    SLICE_X72Y101        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.863     0.865    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y101        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
                         clock pessimism              0.000     0.865    
    SLICE_X72Y101        FDRE (Hold_fdre_C_D)         0.070     0.935    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.640    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y13     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y14     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y15     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X2Y16     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y14     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y15     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y18     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y19     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y12     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.667      38.775     RAMB36_X3Y13     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y101    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y101    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y127    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y127    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X60Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X60Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y97     cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y101    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X72Y101    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X62Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y127    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y127    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X60Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X60Y125    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_psbram_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.772ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[10]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 0.580ns (6.736%)  route 8.030ns (93.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 41.604 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         7.152    10.311    cemera_inst/vga/clear
    SLICE_X83Y65         FDRE                                         r  cemera_inst/vga/address_reg[10]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.601    41.604    cemera_inst/vga/clk_out2
    SLICE_X83Y65         FDRE                                         r  cemera_inst/vga/address_reg[10]_replica_7/C
                         clock pessimism             -0.001    41.603    
                         clock uncertainty           -0.092    41.512    
    SLICE_X83Y65         FDRE (Setup_fdre_C_R)       -0.429    41.083    cemera_inst/vga/address_reg[10]_replica_7
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 30.772    

Slack (MET) :             30.772ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[11]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 0.580ns (6.736%)  route 8.030ns (93.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 41.604 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         7.152    10.311    cemera_inst/vga/clear
    SLICE_X83Y65         FDRE                                         r  cemera_inst/vga/address_reg[11]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.601    41.604    cemera_inst/vga/clk_out2
    SLICE_X83Y65         FDRE                                         r  cemera_inst/vga/address_reg[11]_replica_7/C
                         clock pessimism             -0.001    41.603    
                         clock uncertainty           -0.092    41.512    
    SLICE_X83Y65         FDRE (Setup_fdre_C_R)       -0.429    41.083    cemera_inst/vga/address_reg[11]_replica_7
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 30.772    

Slack (MET) :             30.772ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[7]_replica_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 0.580ns (6.736%)  route 8.030ns (93.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 41.604 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         7.152    10.311    cemera_inst/vga/clear
    SLICE_X83Y65         FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.601    41.604    cemera_inst/vga/clk_out2
    SLICE_X83Y65         FDRE                                         r  cemera_inst/vga/address_reg[7]_replica_8/C
                         clock pessimism             -0.001    41.603    
                         clock uncertainty           -0.092    41.512    
    SLICE_X83Y65         FDRE (Setup_fdre_C_R)       -0.429    41.083    cemera_inst/vga/address_reg[7]_replica_8
  -------------------------------------------------------------------
                         required time                         41.083    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 30.772    

Slack (MET) :             31.060ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[13]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.580ns (6.980%)  route 7.730ns (93.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         6.852    10.011    cemera_inst/vga/clear
    SLICE_X81Y70         FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.589    41.592    cemera_inst/vga/clk_out2
    SLICE_X81Y70         FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_4/C
                         clock pessimism             -0.001    41.591    
                         clock uncertainty           -0.092    41.500    
    SLICE_X81Y70         FDRE (Setup_fdre_C_R)       -0.429    41.071    cemera_inst/vga/address_reg[13]_replica_4
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                 31.060    

Slack (MET) :             31.344ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/vga_blue_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.090ns (13.624%)  route 6.910ns (86.376%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.711     1.713    cemera_inst/vga/clk_out2
    SLICE_X73Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.419     2.132 f  cemera_inst/vga/vga_blue_reg[0]/Q
                         net (fo=1, routed)           2.186     4.318    cemera_inst/vga/vga_b_OBUF[0]
    SLICE_X68Y122        LUT6 (Prop_lut6_I3_O)        0.299     4.617 r  cemera_inst/vga/vga_green[3]_i_7/O
                         net (fo=1, routed)           1.008     5.625    cemera_inst/vga/vga_green[3]_i_7_n_0
    SLICE_X67Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.749 r  cemera_inst/vga/vga_green[3]_i_3/O
                         net (fo=1, routed)           0.151     5.900    cemera_inst/vga/left_count3__16
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.124     6.024 r  cemera_inst/vga/vga_green[3]_i_2/O
                         net (fo=7, routed)           1.161     7.185    cemera_inst/vga/left_count1__3
    SLICE_X69Y115        LUT2 (Prop_lut2_I1_O)        0.124     7.309 r  cemera_inst/vga/vga_green[3]_i_1/O
                         net (fo=17, routed)          2.405     9.714    cemera_inst/vga/vga_green[3]_i_1_n_0
    SLICE_X76Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.591    41.594    cemera_inst/vga/clk_out2
    SLICE_X76Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
                         clock pessimism              0.079    41.673    
                         clock uncertainty           -0.092    41.582    
    SLICE_X76Y88         FDRE (Setup_fdre_C_R)       -0.524    41.058    cemera_inst/vga/vga_blue_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.058    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 31.344    

Slack (MET) :             31.397ns  (required time - arrival time)
  Source:                 cemera_inst/vga/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/right_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.014ns (12.725%)  route 6.954ns (87.275%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.610     1.612    cemera_inst/vga/clk_out2
    SLICE_X70Y117        FDRE                                         r  cemera_inst/vga/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  cemera_inst/vga/hCounter_reg[5]/Q
                         net (fo=13, routed)          1.158     3.288    cemera_inst/vga/hCounter[5]
    SLICE_X69Y117        LUT5 (Prop_lut5_I1_O)        0.124     3.412 r  cemera_inst/vga/vCounter[9]_i_7/O
                         net (fo=1, routed)           0.670     4.083    cemera_inst/vga/vCounter[9]_i_7_n_0
    SLICE_X69Y117        LUT5 (Prop_lut5_I4_O)        0.124     4.207 r  cemera_inst/vga/vCounter[9]_i_2/O
                         net (fo=11, routed)          1.125     5.331    cemera_inst/vga/vCounter_0
    SLICE_X79Y116        LUT6 (Prop_lut6_I0_O)        0.124     5.455 r  cemera_inst/vga/vCounter[9]_i_1/O
                         net (fo=72, routed)          2.475     7.931    cemera_inst/vga/vCounter[9]_i_1_n_0
    SLICE_X69Y114        LUT5 (Prop_lut5_I2_O)        0.124     8.055 r  cemera_inst/vga/right_count[19]_i_1/O
                         net (fo=20, routed)          1.526     9.580    cemera_inst/vga/right_count[19]_i_1_n_0
    SLICE_X70Y111        FDRE                                         r  cemera_inst/vga/right_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.496    41.499    cemera_inst/vga/clk_out2
    SLICE_X70Y111        FDRE                                         r  cemera_inst/vga/right_count_reg[0]/C
                         clock pessimism              0.094    41.593    
                         clock uncertainty           -0.092    41.501    
    SLICE_X70Y111        FDRE (Setup_fdre_C_R)       -0.524    40.977    cemera_inst/vga/right_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.977    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                 31.397    

Slack (MET) :             31.408ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[2]_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 0.580ns (7.281%)  route 7.385ns (92.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 41.596 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         6.508     9.666    cemera_inst/vga/clear
    SLICE_X82Y72         FDRE                                         r  cemera_inst/vga/address_reg[2]_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.593    41.596    cemera_inst/vga/clk_out2
    SLICE_X82Y72         FDRE                                         r  cemera_inst/vga/address_reg[2]_replica_7/C
                         clock pessimism             -0.001    41.595    
                         clock uncertainty           -0.092    41.504    
    SLICE_X82Y72         FDRE (Setup_fdre_C_R)       -0.429    41.075    cemera_inst/vga/address_reg[2]_replica_7
  -------------------------------------------------------------------
                         required time                         41.075    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 31.408    

Slack (MET) :             31.439ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vga_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/vga_blue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.090ns (13.624%)  route 6.910ns (86.376%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.711     1.713    cemera_inst/vga/clk_out2
    SLICE_X73Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_fdre_C_Q)         0.419     2.132 f  cemera_inst/vga/vga_blue_reg[0]/Q
                         net (fo=1, routed)           2.186     4.318    cemera_inst/vga/vga_b_OBUF[0]
    SLICE_X68Y122        LUT6 (Prop_lut6_I3_O)        0.299     4.617 r  cemera_inst/vga/vga_green[3]_i_7/O
                         net (fo=1, routed)           1.008     5.625    cemera_inst/vga/vga_green[3]_i_7_n_0
    SLICE_X67Y123        LUT5 (Prop_lut5_I4_O)        0.124     5.749 r  cemera_inst/vga/vga_green[3]_i_3/O
                         net (fo=1, routed)           0.151     5.900    cemera_inst/vga/left_count3__16
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.124     6.024 r  cemera_inst/vga/vga_green[3]_i_2/O
                         net (fo=7, routed)           1.161     7.185    cemera_inst/vga/left_count1__3
    SLICE_X69Y115        LUT2 (Prop_lut2_I1_O)        0.124     7.309 r  cemera_inst/vga/vga_green[3]_i_1/O
                         net (fo=17, routed)          2.405     9.714    cemera_inst/vga/vga_green[3]_i_1_n_0
    SLICE_X77Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.591    41.594    cemera_inst/vga/clk_out2
    SLICE_X77Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]/C
                         clock pessimism              0.079    41.673    
                         clock uncertainty           -0.092    41.582    
    SLICE_X77Y88         FDRE (Setup_fdre_C_R)       -0.429    41.153    cemera_inst/vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.153    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 31.439    

Slack (MET) :             31.555ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[1]_replica_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 0.580ns (7.421%)  route 7.235ns (92.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         6.358     9.516    cemera_inst/vga/clear
    SLICE_X82Y74         FDRE                                         r  cemera_inst/vga/address_reg[1]_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.590    41.593    cemera_inst/vga/clk_out2
    SLICE_X82Y74         FDRE                                         r  cemera_inst/vga/address_reg[1]_replica_8/C
                         clock pessimism             -0.001    41.592    
                         clock uncertainty           -0.092    41.501    
    SLICE_X82Y74         FDRE (Setup_fdre_C_R)       -0.429    41.072    cemera_inst/vga/address_reg[1]_replica_8
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 31.555    

Slack (MET) :             31.577ns  (required time - arrival time)
  Source:                 cemera_inst/vga/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/address_reg[12]_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 0.580ns (7.442%)  route 7.213ns (92.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.699     1.701    cemera_inst/vga/clk_out2
    SLICE_X79Y116        FDRE                                         r  cemera_inst/vga/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456     2.157 r  cemera_inst/vga/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.878     3.035    cemera_inst/vga/vCounter[5]
    SLICE_X77Y116        LUT5 (Prop_lut5_I3_O)        0.124     3.159 r  cemera_inst/vga/address[0]_i_1/O
                         net (fo=202, routed)         6.336     9.494    cemera_inst/vga/clear
    SLICE_X82Y75         FDRE                                         r  cemera_inst/vga/address_reg[12]_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.590    41.593    cemera_inst/vga/clk_out2
    SLICE_X82Y75         FDRE                                         r  cemera_inst/vga/address_reg[12]_replica_5/C
                         clock pessimism             -0.001    41.592    
                         clock uncertainty           -0.092    41.501    
    SLICE_X82Y75         FDRE (Setup_fdre_C_R)       -0.429    41.072    cemera_inst/vga/address_reg[12]_replica_5
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                 31.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cemera_inst/vga/hCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.558     0.560    cemera_inst/vga/clk_out2
    SLICE_X71Y117        FDRE                                         r  cemera_inst/vga/hCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  cemera_inst/vga/hCounter_reg[4]/Q
                         net (fo=9, routed)           0.101     0.802    cemera_inst/vga/hCounter[4]
    SLICE_X70Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  cemera_inst/vga/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.847    cemera_inst/vga/hCounter[5]_i_1_n_0
    SLICE_X70Y117        FDRE                                         r  cemera_inst/vga/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.827     0.829    cemera_inst/vga/clk_out2
    SLICE_X70Y117        FDRE                                         r  cemera_inst/vga/hCounter_reg[5]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X70Y117        FDRE (Hold_fdre_C_D)         0.121     0.694    cemera_inst/vga/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y114        FDRE                                         r  cemera_inst/vga/left_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[14]/Q
                         net (fo=2, routed)           0.113     0.816    cemera_inst/vga/left_count[14]
    SLICE_X69Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.832    cemera_inst/vga/clk_out2
    SLICE_X69Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[14]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.066     0.643    cemera_inst/vga/left_pixel_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cemera_inst/vga/right_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/right_pixel_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X70Y115        FDRE                                         r  cemera_inst/vga/right_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y115        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  cemera_inst/vga/right_count_reg[13]/Q
                         net (fo=2, routed)           0.110     0.836    cemera_inst/vga/right_count[13]
    SLICE_X69Y114        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.832    cemera_inst/vga/clk_out2
    SLICE_X69Y114        FDRE                                         r  cemera_inst/vga/right_pixel_count_reg[13]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.078     0.655    cemera_inst/vga/right_pixel_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.192%)  route 0.106ns (42.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y115        FDRE                                         r  cemera_inst/vga/left_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[18]/Q
                         net (fo=2, routed)           0.106     0.808    cemera_inst/vga/left_count[18]
    SLICE_X69Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.832    cemera_inst/vga/clk_out2
    SLICE_X69Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[18]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X69Y114        FDRE (Hold_fdre_C_D)         0.047     0.624    cemera_inst/vga/left_pixel_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cemera_inst/vga/middle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/middle_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.589     0.591    cemera_inst/vga/clk_out2
    SLICE_X72Y111        FDRE                                         r  cemera_inst/vga/middle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cemera_inst/vga/middle_count_reg[1]/Q
                         net (fo=2, routed)           0.127     0.858    cemera_inst/vga/middle_count[1]
    SLICE_X73Y110        FDRE                                         r  cemera_inst/vga/middle_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.860     0.862    cemera_inst/vga/clk_out2
    SLICE_X73Y110        FDRE                                         r  cemera_inst/vga/middle_pixel_count_reg[1]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X73Y110        FDRE (Hold_fdre_C_D)         0.066     0.673    cemera_inst/vga/middle_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cemera_inst/vga/middle_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/middle_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.589     0.591    cemera_inst/vga/clk_out2
    SLICE_X73Y111        FDRE                                         r  cemera_inst/vga/middle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y111        FDRE (Prop_fdre_C_Q)         0.141     0.732 r  cemera_inst/vga/middle_count_reg[0]/Q
                         net (fo=3, routed)           0.132     0.864    cemera_inst/vga/middle_count[0]
    SLICE_X73Y110        FDRE                                         r  cemera_inst/vga/middle_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.860     0.862    cemera_inst/vga/clk_out2
    SLICE_X73Y110        FDRE                                         r  cemera_inst/vga/middle_pixel_count_reg[0]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X73Y110        FDRE (Hold_fdre_C_D)         0.070     0.677    cemera_inst/vga/middle_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.235%)  route 0.171ns (54.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y113        FDRE                                         r  cemera_inst/vga/left_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[10]/Q
                         net (fo=2, routed)           0.171     0.873    cemera_inst/vga/left_count[10]
    SLICE_X67Y112        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.832     0.834    cemera_inst/vga/clk_out2
    SLICE_X67Y112        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[10]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X67Y112        FDRE (Hold_fdre_C_D)         0.070     0.670    cemera_inst/vga/left_pixel_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cemera_inst/configs/clock_20k_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.975%)  route 0.182ns (49.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.563     0.565    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  cemera_inst/configs/clock_20k_cnt_reg[6]/Q
                         net (fo=6, routed)           0.182     0.887    cemera_inst/configs/clock_20k_cnt[6]
    SLICE_X50Y91         LUT5 (Prop_lut5_I4_O)        0.048     0.935 r  cemera_inst/configs/clock_20k_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.935    cemera_inst/configs/clock_20k_cnt[8]_i_1_n_0
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.832     0.834    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[8]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X50Y91         FDCE (Hold_fdce_C_D)         0.131     0.731    cemera_inst/configs/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.118%)  route 0.172ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y114        FDRE                                         r  cemera_inst/vga/left_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[15]/Q
                         net (fo=2, routed)           0.172     0.874    cemera_inst/vga/left_count[15]
    SLICE_X67Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.832    cemera_inst/vga/clk_out2
    SLICE_X67Y114        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[15]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X67Y114        FDRE (Hold_fdre_C_D)         0.070     0.669    cemera_inst/vga/left_pixel_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cemera_inst/vga/left_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/vga/left_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.536%)  route 0.169ns (54.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.560     0.562    cemera_inst/vga/clk_out2
    SLICE_X71Y113        FDRE                                         r  cemera_inst/vga/left_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cemera_inst/vga/left_count_reg[11]/Q
                         net (fo=2, routed)           0.169     0.871    cemera_inst/vga/left_count[11]
    SLICE_X67Y112        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.832     0.834    cemera_inst/vga/clk_out2
    SLICE_X67Y112        FDRE                                         r  cemera_inst/vga/left_pixel_count_reg[11]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X67Y112        FDRE (Hold_fdre_C_D)         0.066     0.666    cemera_inst/vga/left_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    cemera_inst/clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X76Y109    cemera_inst/car_run_or_stop/speed_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X49Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y91     cemera_inst/configs/clock_20k_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y91     cemera_inst/configs/clock_20k_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X52Y91     cemera_inst/configs/clock_20k_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y109    cemera_inst/car_run_or_stop/speed_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y109    cemera_inst/car_run_or_stop/speed_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y112    cemera_inst/car_run_or_stop/speed_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y109    cemera_inst/car_run_or_stop/speed_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X76Y109    cemera_inst/car_run_or_stop/speed_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y91     cemera_inst/configs/clock_20k_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y91     cemera_inst/configs/clock_20k_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.253ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/camera_rstn_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.952ns (20.859%)  route 3.612ns (79.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 f  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 f  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 f  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.808     5.268    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X50Y92         LUT2 (Prop_lut2_I1_O)        0.124     5.392 r  cemera_inst/power/camera_rstn_reg_i_1/O
                         net (fo=2, routed)           0.804     6.196    cemera_inst/power/camera_rstn_reg_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.515    21.518    cemera_inst/power/clk_out3
    SLICE_X40Y93         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
                         clock pessimism              0.079    21.597    
                         clock uncertainty           -0.081    21.516    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)       -0.067    21.449    cemera_inst/power/camera_rstn_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.449    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                 15.253    

Slack (MET) :             15.260ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/camera_rstn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.952ns (21.074%)  route 3.565ns (78.926%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 f  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 f  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 f  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.808     5.268    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X50Y92         LUT2 (Prop_lut2_I1_O)        0.124     5.392 r  cemera_inst/power/camera_rstn_reg_i_1/O
                         net (fo=2, routed)           0.758     6.150    cemera_inst/power/camera_rstn_reg_i_1_n_0
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.511    21.514    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
                         clock pessimism              0.079    21.593    
                         clock uncertainty           -0.081    21.512    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)       -0.103    21.409    cemera_inst/power/camera_rstn_reg_reg
  -------------------------------------------------------------------
                         required time                         21.409    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                 15.260    

Slack (MET) :             16.121ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.739     5.199    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.507    21.510    cemera_inst/power/clk_out3
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[0]/C
                         clock pessimism              0.096    21.606    
                         clock uncertainty           -0.081    21.525    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.320    cemera_inst/power/cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.320    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 16.121    

Slack (MET) :             16.121ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.739     5.199    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.507    21.510    cemera_inst/power/clk_out3
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[1]/C
                         clock pessimism              0.096    21.606    
                         clock uncertainty           -0.081    21.525    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.320    cemera_inst/power/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         21.320    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 16.121    

Slack (MET) :             16.121ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.739     5.199    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.507    21.510    cemera_inst/power/clk_out3
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[2]/C
                         clock pessimism              0.096    21.606    
                         clock uncertainty           -0.081    21.525    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.320    cemera_inst/power/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         21.320    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 16.121    

Slack (MET) :             16.121ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.739     5.199    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.507    21.510    cemera_inst/power/clk_out3
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/C
                         clock pessimism              0.096    21.606    
                         clock uncertainty           -0.081    21.525    
    SLICE_X51Y91         FDRE (Setup_fdre_C_CE)      -0.205    21.320    cemera_inst/power/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.320    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 16.121    

Slack (MET) :             16.234ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.795%)  route 2.652ns (76.205%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.652     5.112    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    21.511    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/C
                         clock pessimism              0.121    21.632    
                         clock uncertainty           -0.081    21.551    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    21.346    cemera_inst/power/cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 16.234    

Slack (MET) :             16.234ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.795%)  route 2.652ns (76.205%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.652     5.112    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    21.511    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[13]/C
                         clock pessimism              0.121    21.632    
                         clock uncertainty           -0.081    21.551    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    21.346    cemera_inst/power/cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 16.234    

Slack (MET) :             16.234ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.795%)  route 2.652ns (76.205%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.652     5.112    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    21.511    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[14]/C
                         clock pessimism              0.121    21.632    
                         clock uncertainty           -0.081    21.551    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    21.346    cemera_inst/power/cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 16.234    

Slack (MET) :             16.234ns  (required time - arrival time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.828ns (23.795%)  route 2.652ns (76.205%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 21.511 - 20.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.630     1.632    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     2.088 f  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.829     2.917    cemera_inst/power/cnt2_reg[15]
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.041 r  cemera_inst/power/cnt2[0]_i_6/O
                         net (fo=1, routed)           0.579     3.621    cemera_inst/power/cnt2[0]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124     3.745 r  cemera_inst/power/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.591     4.336    cemera_inst/power/cnt2[0]_i_3_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.460 r  cemera_inst/power/cnt2[0]_i_1/O
                         net (fo=17, routed)          0.652     5.112    cemera_inst/power/cnt2[0]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    21.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508    21.511    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
                         clock pessimism              0.121    21.632    
                         clock uncertainty           -0.081    21.551    
    SLICE_X51Y94         FDRE (Setup_fdre_C_CE)      -0.205    21.346    cemera_inst/power/cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         21.346    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 16.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/camera_pwnd_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.729 f  cemera_inst/power/cnt1_reg[14]/Q
                         net (fo=3, routed)           0.125     0.854    cemera_inst/power/cnt1_reg[14]
    SLICE_X51Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.899 r  cemera_inst/power/camera_pwnd_reg_i_1/O
                         net (fo=2, routed)           0.000     0.899    cemera_inst/power/camera_pwnd_reg_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X51Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg/C
                         clock pessimism             -0.254     0.581    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     0.672    cemera_inst/power/camera_pwnd_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  cemera_inst/power/cnt1_reg[2]/Q
                         net (fo=1, routed)           0.114     0.843    cemera_inst/power/cnt1_reg_n_0_[2]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.953 r  cemera_inst/power/cnt1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.953    cemera_inst/power/cnt1_reg[0]_i_2_n_5
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     0.699    cemera_inst/power/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X51Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cemera_inst/power/cnt2_reg[11]/Q
                         net (fo=2, routed)           0.118     0.824    cemera_inst/power/cnt2_reg[11]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  cemera_inst/power/cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.932    cemera_inst/power/cnt2_reg[8]_i_1_n_4
    SLICE_X51Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X51Y93         FDRE                                         r  cemera_inst/power/cnt2_reg[11]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     0.670    cemera_inst/power/cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.562     0.564    cemera_inst/power/clk_out3
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  cemera_inst/power/cnt2_reg[3]/Q
                         net (fo=2, routed)           0.119     0.824    cemera_inst/power/cnt2_reg[3]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  cemera_inst/power/cnt2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.932    cemera_inst/power/cnt2_reg[0]_i_2_n_4
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.832     0.834    cemera_inst/power/clk_out3
    SLICE_X51Y91         FDRE                                         r  cemera_inst/power/cnt2_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     0.669    cemera_inst/power/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.562     0.564    cemera_inst/power/clk_out3
    SLICE_X51Y92         FDRE                                         r  cemera_inst/power/cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  cemera_inst/power/cnt2_reg[7]/Q
                         net (fo=2, routed)           0.119     0.824    cemera_inst/power/cnt2_reg[7]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.932 r  cemera_inst/power/cnt2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.932    cemera_inst/power/cnt2_reg[4]_i_1_n_4
    SLICE_X51Y92         FDRE                                         r  cemera_inst/power/cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.832     0.834    cemera_inst/power/clk_out3
    SLICE_X51Y92         FDRE                                         r  cemera_inst/power/cnt2_reg[7]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     0.669    cemera_inst/power/cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cemera_inst/power/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.120     0.826    cemera_inst/power/cnt2_reg[15]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.934 r  cemera_inst/power/cnt2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    cemera_inst/power/cnt2_reg[12]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[15]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     0.670    cemera_inst/power/cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  cemera_inst/power/cnt1_reg[10]/Q
                         net (fo=2, routed)           0.125     0.854    cemera_inst/power/cnt1_reg[10]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.964 r  cemera_inst/power/cnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.964    cemera_inst/power/cnt1_reg[8]_i_1_n_5
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     0.699    cemera_inst/power/cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  cemera_inst/power/cnt1_reg[14]/Q
                         net (fo=3, routed)           0.127     0.855    cemera_inst/power/cnt1_reg[14]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.965 r  cemera_inst/power/cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.965    cemera_inst/power/cnt1_reg[12]_i_1_n_5
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     0.699    cemera_inst/power/cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.562     0.564    cemera_inst/power/clk_out3
    SLICE_X51Y92         FDRE                                         r  cemera_inst/power/cnt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  cemera_inst/power/cnt2_reg[4]/Q
                         net (fo=2, routed)           0.116     0.821    cemera_inst/power/cnt2_reg[4]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.936 r  cemera_inst/power/cnt2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.936    cemera_inst/power/cnt2_reg[4]_i_1_n_7
    SLICE_X51Y92         FDRE                                         r  cemera_inst/power/cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.832     0.834    cemera_inst/power/clk_out3
    SLICE_X51Y92         FDRE                                         r  cemera_inst/power/cnt2_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     0.669    cemera_inst/power/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cemera_inst/power/cnt2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/power/cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.563     0.565    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  cemera_inst/power/cnt2_reg[12]/Q
                         net (fo=2, routed)           0.117     0.823    cemera_inst/power/cnt2_reg[12]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.938 r  cemera_inst/power/cnt2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.938    cemera_inst/power/cnt2_reg[12]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X51Y94         FDRE                                         r  cemera_inst/power/cnt2_reg[12]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     0.670    cemera_inst/power/cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    cemera_inst/clk/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y95     cemera_inst/power/camera_pwnd_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y95     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y92     cemera_inst/power/camera_rstn_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y93     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y93     cemera_inst/power/cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y95     cemera_inst/power/cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y95     cemera_inst/power/cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y96     cemera_inst/power/cnt1_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y95     cemera_inst/power/camera_pwnd_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y95     cemera_inst/power/camera_pwnd_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92     cemera_inst/power/camera_rstn_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92     cemera_inst/power/camera_rstn_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y93     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y93     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y93     cemera_inst/power/cnt1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y93     cemera_inst/power/cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y95     cemera_inst/power/camera_pwnd_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y95     cemera_inst/power/camera_pwnd_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92     cemera_inst/power/camera_rstn_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y92     cemera_inst/power/camera_rstn_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y93     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y93     cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y93     cemera_inst/power/cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y93     cemera_inst/power/cnt1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    cemera_inst/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          766  Failing Endpoints,  Worst Slack       -2.166ns,  Total Violation    -1118.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.166ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.105ns  (logic 0.580ns (18.677%)  route 2.525ns (81.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 43.302 - 41.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 41.606 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.604    41.606    cemera_inst/vga/clk_out2
    SLICE_X63Y121        FDRE                                         r  cemera_inst/vga/address_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.456    42.062 f  cemera_inst/vga/address_reg[16]_replica/Q
                         net (fo=17, routed)          1.891    43.953    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/out[15]_repN_alias
    SLICE_X80Y108        LUT6 (Prop_lut6_I4_O)        0.124    44.077 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.634    44.711    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ramloop[13].ram.ram_enb
    RAMB36_X3Y21         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.632    43.302    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.201    
                         clock uncertainty           -0.213    42.988    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.545    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.545    
                         arrival time                         -44.711    
  -------------------------------------------------------------------
                         slack                                 -2.166    

Slack (VIOLATED) :        -2.145ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[16]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.073ns  (logic 0.580ns (18.873%)  route 2.493ns (81.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 43.291 - 41.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 41.606 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.604    41.606    cemera_inst/vga/clk_out2
    SLICE_X63Y121        FDRE                                         r  cemera_inst/vga/address_reg[16]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.456    42.062 f  cemera_inst/vga/address_reg[16]_replica/Q
                         net (fo=17, routed)          1.616    43.678    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/out[15]_repN_alias
    SLICE_X73Y112        LUT6 (Prop_lut6_I4_O)        0.124    43.802 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.878    44.679    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ramloop[10].ram.ram_enb
    RAMB36_X2Y22         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.621    43.291    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.190    
                         clock uncertainty           -0.213    42.977    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.534    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.534    
                         arrival time                         -44.679    
  -------------------------------------------------------------------
                         slack                                 -2.145    

Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[13]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.956ns  (logic 0.580ns (19.623%)  route 2.376ns (80.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 43.209 - 41.667 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 41.622 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.620    41.622    cemera_inst/vga/clk_out2
    SLICE_X65Y100        FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    42.078 r  cemera_inst/vga/address_reg[13]_replica_7/Q
                         net (fo=11, routed)          1.172    43.250    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out[12]_repN_7_alias
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    43.374 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.204    44.578    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ramloop[12].ram.ram_enb
    RAMB36_X1Y14         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.539    43.209    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.107    
                         clock uncertainty           -0.213    42.895    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.452    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.452    
                         arrival time                         -44.578    
  -------------------------------------------------------------------
                         slack                                 -2.126    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[17]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.946ns  (logic 0.580ns (19.689%)  route 2.366ns (80.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 43.297 - 41.667 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 41.696 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.694    41.696    cemera_inst/vga/clk_out2
    SLICE_X73Y115        FDRE                                         r  cemera_inst/vga/address_reg[17]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.456    42.152 r  cemera_inst/vga/address_reg[17]_replica_7/Q
                         net (fo=12, routed)          1.742    43.894    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/out[16]_repN_7_alias
    SLICE_X81Y137        LUT6 (Prop_lut6_I2_O)        0.124    44.018 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           0.624    44.642    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ramloop[23].ram.ram_enb
    RAMB36_X3Y27         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.627    43.297    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.196    
                         clock uncertainty           -0.213    42.983    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.540    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.540    
                         arrival time                         -44.642    
  -------------------------------------------------------------------
                         slack                                 -2.102    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[17]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.909ns  (logic 0.580ns (19.938%)  route 2.329ns (80.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 43.279 - 41.667 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 41.694 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.692    41.694    cemera_inst/vga/clk_out2
    SLICE_X73Y132        FDRE                                         r  cemera_inst/vga/address_reg[17]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.456    42.150 f  cemera_inst/vga/address_reg[17]_replica_5/Q
                         net (fo=3, routed)           1.452    43.602    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/out[16]_repN_5_alias
    SLICE_X73Y127        LUT6 (Prop_lut6_I3_O)        0.124    43.726 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.878    44.603    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/ramloop[41].ram.ram_enb
    RAMB36_X2Y25         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.609    43.279    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.178    
                         clock uncertainty           -0.213    42.965    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.522    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.522    
                         arrival time                         -44.603    
  -------------------------------------------------------------------
                         slack                                 -2.081    

Slack (VIOLATED) :        -2.037ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[17]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.160%)  route 2.297ns (79.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 43.211 - 41.667 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 41.614 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.612    41.614    cemera_inst/vga/clk_out2
    SLICE_X65Y115        FDRE                                         r  cemera_inst/vga/address_reg[17]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y115        FDRE (Prop_fdre_C_Q)         0.456    42.070 f  cemera_inst/vga/address_reg[17]_replica_1/Q
                         net (fo=15, routed)          1.418    43.488    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/out[16]_repN_1_alias
    SLICE_X62Y102        LUT6 (Prop_lut6_I2_O)        0.124    43.612 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.879    44.491    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ramloop[14].ram.ram_enb
    RAMB36_X1Y20         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.541    43.211    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.110    
                         clock uncertainty           -0.213    42.897    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.454    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.454    
                         arrival time                         -44.491    
  -------------------------------------------------------------------
                         slack                                 -2.037    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[13]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.866ns  (logic 0.580ns (20.235%)  route 2.286ns (79.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 43.293 - 41.667 ) 
    Source Clock Delay      (SCD):    1.695ns = ( 41.695 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.693    41.695    cemera_inst/vga/clk_out2
    SLICE_X81Y122        FDRE                                         r  cemera_inst/vga/address_reg[13]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDRE (Prop_fdre_C_Q)         0.456    42.151 f  cemera_inst/vga/address_reg[13]_replica_1/Q
                         net (fo=12, routed)          1.258    43.409    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/out[12]_repN_1_alias
    SLICE_X73Y130        LUT6 (Prop_lut6_I5_O)        0.124    43.533 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           1.028    44.561    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ramloop[27].ram.ram_enb
    RAMB36_X2Y28         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.623    43.293    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.192    
                         clock uncertainty           -0.213    42.979    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.536    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.536    
                         arrival time                         -44.561    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.020ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.859ns  (logic 0.642ns (22.452%)  route 2.217ns (77.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 43.205 - 41.667 ) 
    Source Clock Delay      (SCD):    1.609ns = ( 41.609 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.607    41.609    cemera_inst/vga/clk_out2
    SLICE_X66Y119        FDRE                                         r  cemera_inst/vga/address_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.518    42.127 f  cemera_inst/vga/address_reg[15]_replica/Q
                         net (fo=16, routed)          1.436    43.563    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/out[14]_repN_alias
    SLICE_X63Y136        LUT6 (Prop_lut6_I1_O)        0.124    43.687 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=1, routed)           0.781    44.468    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/ramloop[34].ram.ram_enb
    RAMB36_X1Y27         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.535    43.205    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y27         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.104    
                         clock uncertainty           -0.213    42.891    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.448    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.448    
                         arrival time                         -44.468    
  -------------------------------------------------------------------
                         slack                                 -2.020    

Slack (VIOLATED) :        -2.016ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[14]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.866ns  (logic 0.580ns (20.237%)  route 2.286ns (79.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 43.301 - 41.667 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 41.694 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.692    41.694    cemera_inst/vga/clk_out2
    SLICE_X73Y132        FDRE                                         r  cemera_inst/vga/address_reg[14]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.456    42.150 f  cemera_inst/vga/address_reg[14]_replica_6/Q
                         net (fo=4, routed)           1.490    43.640    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/out[13]_repN_6_alias
    SLICE_X79Y136        LUT6 (Prop_lut6_I0_O)        0.124    43.764 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.796    44.560    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/ramloop[36].ram.ram_enb
    RAMB36_X3Y28         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.631    43.301    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.200    
                         clock uncertainty           -0.213    42.987    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.544    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.544    
                         arrival time                         -44.560    
  -------------------------------------------------------------------
                         slack                                 -2.016    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 cemera_inst/vga/address_reg[15]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out2_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        2.936ns  (logic 0.642ns (21.870%)  route 2.294ns (78.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 43.287 - 41.667 ) 
    Source Clock Delay      (SCD):    1.609ns = ( 41.609 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    41.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    37.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    39.906    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.607    41.609    cemera_inst/vga/clk_out2
    SLICE_X66Y119        FDRE                                         r  cemera_inst/vga/address_reg[15]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.518    42.127 f  cemera_inst/vga/address_reg[15]_replica/Q
                         net (fo=16, routed)          1.527    43.654    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out[14]_repN_alias
    SLICE_X72Y117        LUT6 (Prop_lut6_I1_O)        0.124    43.778 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.766    44.545    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ramloop[7].ram.ram_enb
    RAMB36_X2Y23         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    43.350    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    41.670 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.617    43.287    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    43.186    
                         clock uncertainty           -0.213    42.973    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    42.530    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.530    
                         arrival time                         -44.545    
  -------------------------------------------------------------------
                         slack                                 -2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[5]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.979%)  route 0.689ns (83.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.592     0.594    cemera_inst/vga/clk_out2
    SLICE_X83Y122        FDRE                                         r  cemera_inst/vga/address_reg[5]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cemera_inst/vga/address_reg[5]_replica_3/Q
                         net (fo=3, routed)           0.689     1.424    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/out[4]_repN_3_alias
    RAMB18_X3Y46         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.905     0.907    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y46         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.962    
                         clock uncertainty            0.213     1.175    
    RAMB18_X3Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.358    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[1]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.026%)  route 0.687ns (82.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.593     0.595    cemera_inst/vga/clk_out2
    SLICE_X72Y93         FDRE                                         r  cemera_inst/vga/address_reg[1]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cemera_inst/vga/address_reg[1]_replica_7/Q
                         net (fo=4, routed)           0.687     1.423    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out[0]_repN_7_alias
    RAMB18_X2Y34         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.902     0.904    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.960    
                         clock uncertainty            0.213     1.172    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.355    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[15]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.858%)  route 0.695ns (83.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.599     0.601    cemera_inst/vga/clk_out2
    SLICE_X81Y100        FDRE                                         r  cemera_inst/vga/address_reg[15]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  cemera_inst/vga/address_reg[15]_replica_5/Q
                         net (fo=3, routed)           0.695     1.437    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/out[14]_repN_5_alias
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.913     0.915    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.056     0.971    
                         clock uncertainty            0.213     1.183    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.366    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[15]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.942%)  route 0.691ns (83.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.596     0.598    cemera_inst/vga/clk_out2
    SLICE_X82Y80         FDRE                                         r  cemera_inst/vga/address_reg[15]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  cemera_inst/vga/address_reg[15]_replica_2/Q
                         net (fo=3, routed)           0.691     1.430    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out[14]_repN_2_alias
    RAMB36_X3Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.905     0.907    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.056     0.963    
                         clock uncertainty            0.213     1.175    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.358    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[10]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.782%)  route 0.699ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.592     0.594    cemera_inst/vga/clk_out2
    SLICE_X72Y92         FDRE                                         r  cemera_inst/vga/address_reg[10]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cemera_inst/vga/address_reg[10]_replica_8/Q
                         net (fo=4, routed)           0.699     1.434    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out[9]_repN_8_alias
    RAMB18_X2Y39         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.907     0.909    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y39         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.965    
                         clock uncertainty            0.213     1.177    
    RAMB18_X2Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.360    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[5]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.164ns (19.597%)  route 0.673ns (80.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.556     0.558    cemera_inst/vga/clk_out2
    SLICE_X62Y77         FDRE                                         r  cemera_inst/vga/address_reg[5]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  cemera_inst/vga/address_reg[5]_replica_2/Q
                         net (fo=9, routed)           0.673     1.394    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/out[4]_repN_2_alias
    RAMB36_X1Y14         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.867     0.869    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.213     1.137    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.320    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[10]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.762%)  route 0.700ns (83.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.592     0.594    cemera_inst/vga/clk_out2
    SLICE_X72Y92         FDRE                                         r  cemera_inst/vga/address_reg[10]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cemera_inst/vga/address_reg[10]_replica_8/Q
                         net (fo=4, routed)           0.700     1.435    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out[9]_repN_8_alias
    RAMB18_X2Y38         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.907     0.909    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y38         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.965    
                         clock uncertainty            0.213     1.177    
    RAMB18_X2Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.360    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[12]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.795%)  route 0.699ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.600     0.602    cemera_inst/vga/clk_out2
    SLICE_X81Y94         FDRE                                         r  cemera_inst/vga/address_reg[12]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  cemera_inst/vga/address_reg[12]_replica_9/Q
                         net (fo=2, routed)           0.699     1.441    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/out[11]_repN_9_alias
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.913     0.915    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.056     0.971    
                         clock uncertainty            0.213     1.183    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.366    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[5]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.141ns (16.860%)  route 0.695ns (83.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.593     0.595    cemera_inst/vga/clk_out2
    SLICE_X73Y95         FDRE                                         r  cemera_inst/vga/address_reg[5]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  cemera_inst/vga/address_reg[5]_replica_8/Q
                         net (fo=4, routed)           0.695     1.431    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out[4]_repN_8_alias
    RAMB18_X2Y34         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.902     0.904    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y34         RAMB18E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.960    
                         clock uncertainty            0.213     1.172    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.355    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cemera_inst/vga/address_reg[15]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.141ns (16.737%)  route 0.701ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.583     0.585    cemera_inst/vga/clk_out2
    SLICE_X72Y77         FDRE                                         r  cemera_inst/vga/address_reg[15]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  cemera_inst/vga/address_reg[15]_replica_3/Q
                         net (fo=4, routed)           0.701     1.427    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out[14]_repN_3_alias
    RAMB36_X2Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.898     0.900    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.056     0.956    
                         clock uncertainty            0.213     1.168    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.351    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -2.493ns,  Total Violation      -35.215ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.493ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.699ns  (logic 1.207ns (32.631%)  route 2.492ns (67.369%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 961.489 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.229   961.626    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X63Y124        LUT6 (Prop_lut6_I2_O)        0.124   961.750 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.750    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_n_0
    SLICE_X63Y124        MUXF7 (Prop_muxf7_I1_O)      0.217   961.967 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   961.967    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y124        MUXF8 (Prop_muxf8_I1_O)      0.094   962.061 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.548   962.609    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X63Y121        LUT6 (Prop_lut6_I3_O)        0.316   962.925 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.715   963.640    cemera_inst/vga/doutb[8]
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.486   961.489    cemera_inst/vga/clk_out2
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]/C
                         clock pessimism             -0.101   961.387    
                         clock uncertainty           -0.213   961.175    
    SLICE_X62Y121        FDRE (Setup_fdre_C_D)       -0.028   961.147    cemera_inst/vga/vga_red_reg[0]
  -------------------------------------------------------------------
                         required time                        961.147    
                         arrival time                        -963.640    
  -------------------------------------------------------------------
                         slack                                 -2.493    

Slack (VIOLATED) :        -2.380ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.572ns  (logic 1.238ns (34.655%)  route 2.334ns (65.345%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 961.488 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.251   961.648    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X66Y119        LUT6 (Prop_lut6_I2_O)        0.124   961.773 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000   961.773    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_14_n_0
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241   962.014 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   962.014    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8_n_0
    SLICE_X66Y119        MUXF8 (Prop_muxf8_I0_O)      0.098   962.112 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.449   962.561    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.319   962.880 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           0.634   963.514    cemera_inst/vga/doutb[4]
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.485   961.488    cemera_inst/vga/clk_out2
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/C
                         clock pessimism             -0.101   961.386    
                         clock uncertainty           -0.213   961.174    
    SLICE_X64Y122        FDRE (Setup_fdre_C_D)       -0.040   961.134    cemera_inst/vga/vga_green_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.134    
                         arrival time                        -963.514    
  -------------------------------------------------------------------
                         slack                                 -2.380    

Slack (VIOLATED) :        -2.372ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.564ns  (logic 1.207ns (33.869%)  route 2.357ns (66.131%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 961.490 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.264   961.661    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X69Y125        LUT6 (Prop_lut6_I2_O)        0.124   961.785 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.785    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13_n_0
    SLICE_X69Y125        MUXF7 (Prop_muxf7_I1_O)      0.217   962.002 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   962.002    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_n_0
    SLICE_X69Y125        MUXF8 (Prop_muxf8_I1_O)      0.094   962.096 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.580   962.676    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X69Y127        LUT6 (Prop_lut6_I3_O)        0.316   962.992 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.513   963.505    cemera_inst/vga/doutb[9]
    SLICE_X69Y128        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.487   961.490    cemera_inst/vga/clk_out2
    SLICE_X69Y128        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/C
                         clock pessimism             -0.101   961.388    
                         clock uncertainty           -0.213   961.176    
    SLICE_X69Y128        FDRE (Setup_fdre_C_D)       -0.043   961.133    cemera_inst/vga/vga_red_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.133    
                         arrival time                        -963.505    
  -------------------------------------------------------------------
                         slack                                 -2.372    

Slack (VIOLATED) :        -2.351ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.546ns  (logic 1.207ns (34.039%)  route 2.339ns (65.961%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 961.490 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.264   961.661    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X69Y125        LUT6 (Prop_lut6_I2_O)        0.124   961.785 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.785    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_13_n_0
    SLICE_X69Y125        MUXF7 (Prop_muxf7_I1_O)      0.217   962.002 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   962.002    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_n_0
    SLICE_X69Y125        MUXF8 (Prop_muxf8_I1_O)      0.094   962.096 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.580   962.676    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X69Y127        LUT6 (Prop_lut6_I3_O)        0.316   962.992 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.495   963.487    cemera_inst/vga/doutb[9]
    SLICE_X69Y128        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.487   961.490    cemera_inst/vga/clk_out2
    SLICE_X69Y128        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]/C
                         clock pessimism             -0.101   961.388    
                         clock uncertainty           -0.213   961.176    
    SLICE_X69Y128        FDRE (Setup_fdre_C_D)       -0.040   961.136    cemera_inst/vga/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                        961.136    
                         arrival time                        -963.487    
  -------------------------------------------------------------------
                         slack                                 -2.351    

Slack (VIOLATED) :        -2.328ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.516ns  (logic 1.207ns (34.325%)  route 2.309ns (65.675%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 961.489 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.229   961.626    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X63Y124        LUT6 (Prop_lut6_I2_O)        0.124   961.750 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.750    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_n_0
    SLICE_X63Y124        MUXF7 (Prop_muxf7_I1_O)      0.217   961.967 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   961.967    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_7_n_0
    SLICE_X63Y124        MUXF8 (Prop_muxf8_I1_O)      0.094   962.061 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.548   962.609    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X63Y121        LUT6 (Prop_lut6_I3_O)        0.316   962.925 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           0.532   963.458    cemera_inst/vga/doutb[8]
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.486   961.489    cemera_inst/vga/clk_out2
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/C
                         clock pessimism             -0.101   961.387    
                         clock uncertainty           -0.213   961.175    
    SLICE_X62Y121        FDRE (Setup_fdre_C_D)       -0.045   961.130    cemera_inst/vga/vga_red_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.130    
                         arrival time                        -963.458    
  -------------------------------------------------------------------
                         slack                                 -2.328    

Slack (VIOLATED) :        -2.273ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.463ns  (logic 1.238ns (35.754%)  route 2.225ns (64.246%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 961.488 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.251   961.648    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X66Y119        LUT6 (Prop_lut6_I2_O)        0.124   961.773 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000   961.773    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_14_n_0
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241   962.014 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   962.014    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8_n_0
    SLICE_X66Y119        MUXF8 (Prop_muxf8_I0_O)      0.098   962.112 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.449   962.561    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.319   962.880 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           0.524   963.404    cemera_inst/vga/doutb[4]
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.485   961.488    cemera_inst/vga/clk_out2
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]/C
                         clock pessimism             -0.101   961.386    
                         clock uncertainty           -0.213   961.174    
    SLICE_X64Y122        FDRE (Setup_fdre_C_D)       -0.043   961.131    cemera_inst/vga/vga_green_reg[0]
  -------------------------------------------------------------------
                         required time                        961.131    
                         arrival time                        -963.404    
  -------------------------------------------------------------------
                         slack                                 -2.273    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.222ns  (logic 1.577ns (48.952%)  route 1.645ns (51.048%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 961.593 - 960.000 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 960.083 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.748   960.083    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028   961.111 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065   961.176    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   961.601 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.390   962.992    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0][0]
    SLICE_X72Y90         LUT6 (Prop_lut6_I5_O)        0.124   963.116 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.189   963.305    cemera_inst/vga/doutb[0]
    SLICE_X73Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.590   961.593    cemera_inst/vga/clk_out2
    SLICE_X73Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/C
                         clock pessimism             -0.101   961.492    
                         clock uncertainty           -0.213   961.279    
    SLICE_X73Y90         FDRE (Setup_fdre_C_D)       -0.047   961.232    cemera_inst/vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                        961.233    
                         arrival time                        -963.305    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.180ns  (logic 1.577ns (49.584%)  route 1.603ns (50.416%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 961.594 - 960.000 ) 
    Source Clock Delay      (SCD):    1.764ns = ( 960.097 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.762   960.097    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028   961.125 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065   961.190    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   961.615 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.348   962.964    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_0[0]
    SLICE_X77Y88         LUT6 (Prop_lut6_I5_O)        0.124   963.088 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.190   963.278    cemera_inst/vga/doutb[1]
    SLICE_X76Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.591   961.594    cemera_inst/vga/clk_out2
    SLICE_X76Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
                         clock pessimism             -0.101   961.493    
                         clock uncertainty           -0.213   961.280    
    SLICE_X76Y88         FDRE (Setup_fdre_C_D)       -0.028   961.252    cemera_inst/vga/vga_blue_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                        961.253    
                         arrival time                        -963.278    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.283ns  (logic 1.244ns (37.889%)  route 2.039ns (62.111%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 961.485 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.418   961.815    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X70Y126        LUT6 (Prop_lut6_I2_O)        0.124   961.939 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000   961.939    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_11_n_0
    SLICE_X70Y126        MUXF7 (Prop_muxf7_I1_O)      0.247   962.186 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   962.186    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X70Y126        MUXF8 (Prop_muxf8_I0_O)      0.098   962.284 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.621   962.906    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I3_O)        0.319   963.225 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000   963.225    cemera_inst/vga/doutb[7]
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.482   961.485    cemera_inst/vga/clk_out2
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/C
                         clock pessimism             -0.101   961.383    
                         clock uncertainty           -0.213   961.171    
    SLICE_X68Y124        FDRE (Setup_fdre_C_D)        0.029   961.200    cemera_inst/vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                        961.200    
                         arrival time                        -963.225    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@960.000ns - clk_out1_clk_wiz_0 rise@958.333ns)
  Data Path Delay:        3.239ns  (logic 1.201ns (37.078%)  route 2.038ns (62.922%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 961.488 - 960.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 959.941 - 958.333 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    958.333   958.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   958.333 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809   960.143    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   956.221 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   958.239    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   958.335 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         1.606   959.941    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456   960.397 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=92, routed)          1.449   961.847    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y124        LUT6 (Prop_lut6_I2_O)        0.124   961.971 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000   961.971    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_13_n_0
    SLICE_X62Y124        MUXF7 (Prop_muxf7_I1_O)      0.214   962.185 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.000   962.185    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_7_n_0
    SLICE_X62Y124        MUXF8 (Prop_muxf8_I1_O)      0.088   962.273 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.589   962.861    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X64Y122        LUT6 (Prop_lut6_I3_O)        0.319   963.180 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000   963.180    cemera_inst/vga/doutb[10]
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    960.000   960.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   960.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683   961.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   957.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   959.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   960.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.485   961.488    cemera_inst/vga/clk_out2
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/C
                         clock pessimism             -0.101   961.386    
                         clock uncertainty           -0.213   961.174    
    SLICE_X64Y122        FDRE (Setup_fdre_C_D)        0.031   961.205    cemera_inst/vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                        961.205    
                         arrival time                        -963.180    
  -------------------------------------------------------------------
                         slack                                 -1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_16_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.379ns (54.570%)  route 0.316ns (45.430%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.556     0.558    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y119        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_16_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_16_psbram/Q
                         net (fo=1, routed)           0.143     0.842    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[16].ram.ram_doutb[3]
    SLICE_X64Y120        LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.887    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_16_n_0
    SLICE_X64Y120        MUXF7 (Prop_muxf7_I0_O)      0.062     0.949 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.949    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_9_n_0
    SLICE_X64Y120        MUXF8 (Prop_muxf8_I1_O)      0.019     0.968 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.173     1.140    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X65Y123        LUT6 (Prop_lut6_I5_O)        0.112     1.252 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.252    cemera_inst/vga/doutb[5]
    SLICE_X65Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.821     0.822    cemera_inst/vga/clk_out2
    SLICE_X65Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[1]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.213     1.091    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092     1.183    cemera_inst/vga/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.209ns (28.704%)  route 0.519ns (71.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.593     0.595    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X76Y89         FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y89         FDRE (Prop_fdre_C_Q)         0.164     0.759 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram/Q
                         net (fo=1, routed)           0.519     1.278    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X77Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.323 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.323    cemera_inst/vga/doutb[11]
    SLICE_X77Y89         FDRE                                         r  cemera_inst/vga/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.866     0.868    cemera_inst/vga/clk_out2
    SLICE_X77Y89         FDRE                                         r  cemera_inst/vga/vga_red_reg[3]/C
                         clock pessimism              0.056     0.923    
                         clock uncertainty            0.213     1.136    
    SLICE_X77Y89         FDRE (Hold_fdre_C_D)         0.091     1.227    cemera_inst/vga/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.249ns (35.367%)  route 0.455ns (64.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.621     0.623    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.827 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.455     1.282    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.327 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.000     1.327    cemera_inst/vga/doutb[0]
    SLICE_X72Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.864     0.866    cemera_inst/vga/clk_out2
    SLICE_X72Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/C
                         clock pessimism              0.056     0.921    
                         clock uncertainty            0.213     1.134    
    SLICE_X72Y90         FDRE (Hold_fdre_C_D)         0.091     1.225    cemera_inst/vga/vga_blue_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.356ns (48.448%)  route 0.379ns (51.552%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.554     0.556    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y122        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_psbram_2/Q
                         net (fo=1, routed)           0.182     0.879    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[42].ram.ram_doutb[4]
    SLICE_X64Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.924 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.924    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X64Y122        MUXF7 (Prop_muxf7_I0_O)      0.062     0.986 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.197     1.183    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.108     1.291 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.291    cemera_inst/vga/doutb[6]
    SLICE_X65Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.821     0.822    cemera_inst/vga/clk_out2
    SLICE_X65Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[2]/C
                         clock pessimism              0.056     0.878    
                         clock uncertainty            0.213     1.091    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092     1.183    cemera_inst/vga/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_14_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.394ns (50.711%)  route 0.383ns (49.289%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.559     0.561    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y116        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_14_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_14_psbram_3/Q
                         net (fo=1, routed)           0.134     0.836    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[7].ram.ram_doutb[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I5_O)        0.045     0.881 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     0.881    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_14_n_0
    SLICE_X62Y116        MUXF7 (Prop_muxf7_I0_O)      0.073     0.954 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     0.954    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X62Y116        MUXF8 (Prop_muxf8_I0_O)      0.022     0.976 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.249     1.225    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.113     1.338 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.338    cemera_inst/vga/doutb[2]
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.822     0.824    cemera_inst/vga/clk_out2
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.213     1.093    
    SLICE_X62Y121        FDRE (Hold_fdre_C_D)         0.120     1.213    cemera_inst/vga/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.402ns (52.107%)  route 0.369ns (47.893%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.556     0.558    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y119        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.164     0.722 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_psbram_1/Q
                         net (fo=1, routed)           0.126     0.848    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[15].ram.ram_doutb[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.893    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_n_0
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.062     0.955 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     0.955    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_9_n_0
    SLICE_X69Y118        MUXF8 (Prop_muxf8_I1_O)      0.019     0.974 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.243     1.217    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I5_O)        0.112     1.329 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.329    cemera_inst/vga/doutb[7]
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.820     0.822    cemera_inst/vga/clk_out2
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X68Y124        FDRE (Hold_fdre_C_D)         0.091     1.181    cemera_inst/vga/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.249ns (32.958%)  route 0.507ns (67.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.632     0.634    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.838 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.507     1.344    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1][0]
    SLICE_X77Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.389 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.000     1.389    cemera_inst/vga/doutb[1]
    SLICE_X77Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.866     0.868    cemera_inst/vga/clk_out2
    SLICE_X77Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]/C
                         clock pessimism              0.056     0.923    
                         clock uncertainty            0.213     1.136    
    SLICE_X77Y88         FDRE (Hold_fdre_C_D)         0.092     1.228    cemera_inst/vga/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.249ns (32.799%)  route 0.510ns (67.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.621     0.623    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.827 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.455     1.282    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X72Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.327 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           0.055     1.382    cemera_inst/vga/doutb[0]
    SLICE_X73Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.864     0.866    cemera_inst/vga/clk_out2
    SLICE_X73Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]/C
                         clock pessimism              0.056     0.921    
                         clock uncertainty            0.213     1.134    
    SLICE_X73Y90         FDRE (Hold_fdre_C_D)         0.075     1.209    cemera_inst/vga/vga_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.365ns (45.103%)  route 0.444ns (54.897%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.552     0.554    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y126        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y126        FDRE (Prop_fdre_C_Q)         0.141     0.695 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_psbram_3/Q
                         net (fo=1, routed)           0.187     0.882    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[39].ram.ram_doutb[8]
    SLICE_X65Y124        LUT6 (Prop_lut6_I5_O)        0.045     0.927 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.927    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_4_n_0
    SLICE_X65Y124        MUXF7 (Prop_muxf7_I0_O)      0.071     0.998 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.257     1.255    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X64Y122        LUT6 (Prop_lut6_I1_O)        0.108     1.363 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.363    cemera_inst/vga/doutb[10]
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.822     0.824    cemera_inst/vga/clk_out2
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/C
                         clock pessimism              0.056     0.880    
                         clock uncertainty            0.213     1.093    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.092     1.185    cemera_inst/vga/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            cemera_inst/vga/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.356ns (42.639%)  route 0.479ns (57.361%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.554     0.556    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y121        FDRE                                         r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_psbram_2/Q
                         net (fo=1, routed)           0.218     0.914    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[42].ram.ram_doutb[1]
    SLICE_X65Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.959 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.959    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X65Y122        MUXF7 (Prop_muxf7_I0_O)      0.062     1.021 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.261     1.283    cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I1_O)        0.108     1.391 r  cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.391    cemera_inst/vga/doutb[3]
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.820     0.822    cemera_inst/vga/clk_out2
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/C
                         clock pessimism              0.056     0.877    
                         clock uncertainty            0.213     1.090    
    SLICE_X68Y124        FDRE (Hold_fdre_C_D)         0.092     1.182    cemera_inst/vga/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.606ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.341ns  (logic 0.609ns (26.010%)  route 1.732ns (73.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.996    23.976    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X52Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.500    41.503    cemera_inst/configs/clk_out2
    SLICE_X52Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[2]/C
                         clock pessimism             -0.101    41.402    
                         clock uncertainty           -0.212    41.190    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.582    cemera_inst/configs/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                 16.606    

Slack (MET) :             16.606ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.341ns  (logic 0.609ns (26.010%)  route 1.732ns (73.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.996    23.976    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X52Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.500    41.503    cemera_inst/configs/clk_out2
    SLICE_X52Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[3]/C
                         clock pessimism             -0.101    41.402    
                         clock uncertainty           -0.212    41.190    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.582    cemera_inst/configs/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                 16.606    

Slack (MET) :             16.606ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.341ns  (logic 0.609ns (26.010%)  route 1.732ns (73.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.996    23.976    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X52Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.500    41.503    cemera_inst/configs/clk_out2
    SLICE_X52Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[4]/C
                         clock pessimism             -0.101    41.402    
                         clock uncertainty           -0.212    41.190    
    SLICE_X52Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.582    cemera_inst/configs/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                 16.606    

Slack (MET) :             16.611ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.337ns  (logic 0.609ns (26.059%)  route 1.728ns (73.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.992    23.971    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X53Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.500    41.503    cemera_inst/configs/clk_out2
    SLICE_X53Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[0]/C
                         clock pessimism             -0.101    41.402    
                         clock uncertainty           -0.212    41.190    
    SLICE_X53Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.582    cemera_inst/configs/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -23.971    
  -------------------------------------------------------------------
                         slack                                 16.611    

Slack (MET) :             16.611ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.337ns  (logic 0.609ns (26.059%)  route 1.728ns (73.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.992    23.971    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X53Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.500    41.503    cemera_inst/configs/clk_out2
    SLICE_X53Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[1]/C
                         clock pessimism             -0.101    41.402    
                         clock uncertainty           -0.212    41.190    
    SLICE_X53Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.582    cemera_inst/configs/clock_20k_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -23.971    
  -------------------------------------------------------------------
                         slack                                 16.611    

Slack (MET) :             16.678ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.321ns  (logic 0.609ns (26.237%)  route 1.712ns (73.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.976    23.956    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X50Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.507    41.510    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[8]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.212    41.197    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.564    40.633    cemera_inst/configs/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.633    
                         arrival time                         -23.956    
  -------------------------------------------------------------------
                         slack                                 16.678    

Slack (MET) :             16.720ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.321ns  (logic 0.609ns (26.237%)  route 1.712ns (73.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.976    23.956    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X50Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.507    41.510    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[5]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.212    41.197    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.522    40.675    cemera_inst/configs/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -23.956    
  -------------------------------------------------------------------
                         slack                                 16.720    

Slack (MET) :             16.720ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.321ns  (logic 0.609ns (26.237%)  route 1.712ns (73.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.976    23.956    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X50Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.507    41.510    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[7]/C
                         clock pessimism             -0.101    41.409    
                         clock uncertainty           -0.212    41.197    
    SLICE_X50Y91         FDCE (Recov_fdce_C_CLR)     -0.522    40.675    cemera_inst/configs/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.675    
                         arrival time                         -23.956    
  -------------------------------------------------------------------
                         slack                                 16.720    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.210ns  (logic 0.609ns (27.557%)  route 1.601ns (72.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.865    23.844    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X49Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[10]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -23.844    
  -------------------------------------------------------------------
                         slack                                 16.747    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.210ns  (logic 0.609ns (27.557%)  route 1.601ns (72.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 21.634 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    21.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    17.888 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    19.906    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632    21.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456    22.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736    22.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153    22.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.865    23.844    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X49Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683    41.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.509    41.512    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[6]/C
                         clock pessimism             -0.101    41.411    
                         clock uncertainty           -0.212    41.199    
    SLICE_X49Y91         FDCE (Recov_fdce_C_CLR)     -0.608    40.591    cemera_inst/configs/clock_20k_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.591    
                         arrival time                         -23.844    
  -------------------------------------------------------------------
                         slack                                 16.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.340     1.365    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X49Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[10]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.340     1.365    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X49Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[6]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.340     1.365    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X49Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[9]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.340     1.365    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X49Y91         FDCE                                         f  cemera_inst/configs/clock_20k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.834     0.836    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_reg/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.212     1.103    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.946    cemera_inst/configs/clock_20k_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.061%)  route 0.657ns (77.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.385     1.410    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X50Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.832     0.834    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[5]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.212     1.101    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.132     0.969    cemera_inst/configs/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.061%)  route 0.657ns (77.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.385     1.410    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X50Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.832     0.834    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[7]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.212     1.101    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.132     0.969    cemera_inst/configs/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.061%)  route 0.657ns (77.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.385     1.410    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X50Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.832     0.834    cemera_inst/configs/clk_out2
    SLICE_X50Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[8]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.212     1.101    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.132     0.969    cemera_inst/configs/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.602%)  route 0.675ns (78.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.403     1.428    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X53Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.833    cemera_inst/configs/clk_out2
    SLICE_X53Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[0]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.212     1.100    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.943    cemera_inst/configs/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.602%)  route 0.675ns (78.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.403     1.428    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X53Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.833    cemera_inst/configs/clk_out2
    SLICE_X53Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[1]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.212     1.100    
    SLICE_X53Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.943    cemera_inst/configs/clock_20k_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.494%)  route 0.679ns (78.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.407     1.432    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X52Y91         FDCE                                         f  cemera_inst/configs/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.833    cemera_inst/configs/clk_out2
    SLICE_X52Y91         FDCE                                         r  cemera_inst/configs/clock_20k_cnt_reg[2]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.212     1.100    
    SLICE_X52Y91         FDCE (Remov_fdce_C_CLR)     -0.157     0.943    cemera_inst/configs/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.489    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1771 Endpoints
Min Delay          1771 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.554ns  (logic 7.763ns (39.699%)  route 11.791ns (60.300%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           1.182    19.187    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.367    19.554 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[5]_i_1/O
                         net (fo=1, routed)           0.000    19.554    ultrasound_distance_detect_inst/chaosheng_inst/distance[5]_i_1_n_0
    SLICE_X34Y99         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.424ns  (logic 7.763ns (39.966%)  route 11.661ns (60.034%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           1.052    19.057    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.367    19.424 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[6]_i_1/O
                         net (fo=1, routed)           0.000    19.424    ultrasound_distance_detect_inst/chaosheng_inst/distance[6]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.422ns  (logic 7.763ns (39.970%)  route 11.659ns (60.030%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           1.050    19.055    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.367    19.422 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[4]_i_1/O
                         net (fo=1, routed)           0.000    19.422    ultrasound_distance_detect_inst/chaosheng_inst/distance[4]_i_1_n_0
    SLICE_X35Y98         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.276ns  (logic 7.763ns (40.272%)  route 11.513ns (59.728%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.904    18.909    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.367    19.276 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[0]_i_1/O
                         net (fo=1, routed)           0.000    19.276    ultrasound_distance_detect_inst/chaosheng_inst/distance[0]_i_1_n_0
    SLICE_X34Y99         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.270ns  (logic 7.763ns (40.285%)  route 11.507ns (59.715%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.898    18.903    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.367    19.270 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[1]_i_1/O
                         net (fo=1, routed)           0.000    19.270    ultrasound_distance_detect_inst/chaosheng_inst/distance[1]_i_1_n_0
    SLICE_X34Y99         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.267ns  (logic 7.763ns (40.291%)  route 11.504ns (59.709%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.895    18.900    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.367    19.267 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[3]_i_1/O
                         net (fo=1, routed)           0.000    19.267    ultrasound_distance_detect_inst/chaosheng_inst/distance[3]_i_1_n_0
    SLICE_X34Y99         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.259ns  (logic 7.763ns (40.308%)  route 11.496ns (59.692%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.887    18.892    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.367    19.259 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[2]_i_1/O
                         net (fo=1, routed)           0.000    19.259    ultrasound_distance_detect_inst/chaosheng_inst/distance[2]_i_1_n_0
    SLICE_X35Y99         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.187ns  (logic 7.763ns (40.459%)  route 11.424ns (59.541%))
  Logic Levels:           26  (CARRY4=16 FDCE=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE                         0.000     0.000 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/C
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]/Q
                         net (fo=22, routed)          1.315     1.771    ultrasound_distance_detect_inst/chaosheng_inst/counter_reg[5]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.152     1.923 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3/O
                         net (fo=1, routed)           0.474     2.397    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_i_3_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     3.125 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.125    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.242 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.242    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__2_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.565 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3/O[1]
                         net (fo=3, routed)           1.236     4.801    ultrasound_distance_detect_inst/chaosheng_inst/distance0__68_carry__3_n_6
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.306     5.107 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10/O
                         net (fo=2, routed)           0.857     5.964    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_10_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.154     6.118 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2/O
                         net (fo=2, routed)           0.611     6.729    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.327     7.056 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.056    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_i_6_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.454 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.454    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.568    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.682    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__5_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6/CO[3]
                         net (fo=1, routed)           0.001     7.797    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__6_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.036 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7/O[2]
                         net (fo=23, routed)          1.660     9.696    ultrasound_distance_detect_inst/chaosheng_inst/distance0__270_carry__7_n_5
    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.332    10.028 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4/O
                         net (fo=1, routed)           0.652    10.681    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_i_4_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    11.434 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2/CO[3]
                         net (fo=1, routed)           0.001    11.434    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__2_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.757 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3/O[1]
                         net (fo=3, routed)           0.839    12.596    ultrasound_distance_detect_inst/chaosheng_inst/distance0__376_carry__3_n_6
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.306    12.902 f  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10/O
                         net (fo=2, routed)           0.873    13.775    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_10_n_0
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.149    13.924 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2/O
                         net (fo=2, routed)           0.942    14.866    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    15.472 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.472    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__2_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.694 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3/O[0]
                         net (fo=3, routed)           1.148    16.842    ultrasound_distance_detect_inst/chaosheng_inst/distance0__513_carry__3_n_7
    SLICE_X42Y99         LUT4 (Prop_lut4_I2_O)        0.299    17.141 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5/O
                         net (fo=1, routed)           0.000    17.141    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_i_5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.517 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3/CO[3]
                         net (fo=1, routed)           0.001    17.518    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__3_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.635 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.635    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.752 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.752    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__5_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.006 r  ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6/CO[0]
                         net (fo=8, routed)           0.815    18.820    ultrasound_distance_detect_inst/chaosheng_inst/distance0__589_carry__6_n_3
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.367    19.187 r  ultrasound_distance_detect_inst/chaosheng_inst/distance[7]_i_2/O
                         net (fo=1, routed)           0.000    19.187    ultrasound_distance_detect_inst/chaosheng_inst/distance[7]_i_2_n_0
    SLICE_X35Y98         FDCE                                         r  ultrasound_distance_detect_inst/chaosheng_inst/distance_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROTATE
                            (input port)
  Destination:            OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.781ns  (logic 5.335ns (54.546%)  route 4.446ns (45.454%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  ROTATE (IN)
                         net (fo=0)                   0.000     0.000    ROTATE
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  ROTATE_IBUF_inst/O
                         net (fo=4, routed)           1.618     3.079    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/ROTATE_IBUF
    SLICE_X81Y96         LUT2 (Prop_lut2_I1_O)        0.150     3.229 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/OUT_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.827     6.056    OUT_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.724     9.781 r  OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.781    OUT[7]
    G2                                                                r  OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROTATE
                            (input port)
  Destination:            OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 5.120ns (52.420%)  route 4.647ns (47.580%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  ROTATE (IN)
                         net (fo=0)                   0.000     0.000    ROTATE
    K1                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  ROTATE_IBUF_inst/O
                         net (fo=4, routed)           1.618     3.079    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/ROTATE_IBUF
    SLICE_X81Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.203 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/OUT_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           3.029     6.232    OUT_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         3.536     9.768 r  OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.768    OUT[8]
    F3                                                                r  OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/mycapture/d_latch_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/dout_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE                         0.000     0.000 r  cemera_inst/mycapture/d_latch_reg[9]/C
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/d_latch_reg[9]/Q
                         net (fo=1, routed)           0.056     0.197    cemera_inst/mycapture/d_latch[9]
    SLICE_X77Y122        FDRE                                         r  cemera_inst/mycapture/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/address_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.677%)  route 0.070ns (33.323%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/address_next_reg[5]/C
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/address_next_reg[5]/Q
                         net (fo=2, routed)           0.070     0.211    cemera_inst/mycapture/address_next_reg[5]
    SLICE_X72Y119        FDRE                                         r  cemera_inst/mycapture/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/d_latch_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/dout_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE                         0.000     0.000 r  cemera_inst/mycapture/d_latch_reg[5]/C
    SLICE_X72Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/d_latch_reg[5]/Q
                         net (fo=1, routed)           0.114     0.255    cemera_inst/mycapture/d_latch[5]
    SLICE_X72Y133        FDRE                                         r  cemera_inst/mycapture/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_next_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[1]/C
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cemera_inst/mycapture/wr_hold_reg[1]/Q
                         net (fo=20, routed)          0.131     0.259    cemera_inst/mycapture/p_1_in
    SLICE_X73Y118        FDRE                                         r  cemera_inst/mycapture/address_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_next_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[1]/C
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cemera_inst/mycapture/wr_hold_reg[1]/Q
                         net (fo=20, routed)          0.131     0.259    cemera_inst/mycapture/p_1_in
    SLICE_X73Y118        FDRE                                         r  cemera_inst/mycapture/address_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_next_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[1]/C
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cemera_inst/mycapture/wr_hold_reg[1]/Q
                         net (fo=20, routed)          0.131     0.259    cemera_inst/mycapture/p_1_in
    SLICE_X73Y118        FDRE                                         r  cemera_inst/mycapture/address_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/wr_hold_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_next_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/wr_hold_reg[1]/C
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cemera_inst/mycapture/wr_hold_reg[1]/Q
                         net (fo=20, routed)          0.131     0.259    cemera_inst/mycapture/p_1_in
    SLICE_X73Y118        FDRE                                         r  cemera_inst/mycapture/address_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/address_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE                         0.000     0.000 r  cemera_inst/mycapture/address_next_reg[8]/C
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/address_next_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    cemera_inst/mycapture/address_next_reg[8]
    SLICE_X72Y120        FDRE                                         r  cemera_inst/mycapture/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/address_next_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE                         0.000     0.000 r  cemera_inst/mycapture/address_next_reg[11]/C
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/address_next_reg[11]/Q
                         net (fo=2, routed)           0.121     0.262    cemera_inst/mycapture/address_next_reg[11]
    SLICE_X72Y120        FDRE                                         r  cemera_inst/mycapture/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/mycapture/address_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cemera_inst/mycapture/address_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE                         0.000     0.000 r  cemera_inst/mycapture/address_next_reg[7]/C
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cemera_inst/mycapture/address_next_reg[7]/Q
                         net (fo=2, routed)           0.121     0.262    cemera_inst/mycapture/address_next_reg[7]
    SLICE_X72Y119        FDRE                                         r  cemera_inst/mycapture/address_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 3.617ns (41.839%)  route 5.028ns (58.161%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.833 f  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809    22.643    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    18.721 f  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    20.739    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.835 f  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         3.010    23.845    xclk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    27.366 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    27.366    xclk
    G17                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.248ns (47.162%)  route 1.398ns (52.838%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout1_buf/O
                         net (fo=418, routed)         0.750     0.752    xclk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.222     1.975 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    xclk
    G17                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.244ns  (logic 5.275ns (46.914%)  route 5.969ns (53.086%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.614     1.616    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        FDCE (Prop_fdce_C_Q)         0.456     2.072 r  cemera_inst/signalrlint/lr_reg[1]/Q
                         net (fo=15, routed)          2.622     4.694    cemera_inst/car_run_or_stop/high_time0[1]
    SLICE_X78Y79         LUT4 (Prop_lut4_I2_O)        0.150     4.844 r  cemera_inst/car_run_or_stop/car_control/high_time0_i_1__0/O
                         net (fo=1, routed)           0.827     5.671    TestCar_inst/car_control/Control_motor3/high_time0_0[6]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      4.045     9.716 f  TestCar_inst/car_control/Control_motor3/high_time0/P[21]
                         net (fo=2, routed)           1.309    11.025    TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/P[14]
    SLICE_X78Y78         LUT2 (Prop_lut2_I1_O)        0.124    11.149 r  TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000    11.149    TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_i_5__0_n_0
    SLICE_X78Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.525 r  TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           1.211    12.736    TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X79Y82         LUT2 (Prop_lut2_I1_O)        0.124    12.860 r  TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_i_1__0/O
                         net (fo=1, routed)           0.000    12.860    TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_i_1__0_n_0
    SLICE_X79Y82         FDRE                                         r  TestCar_inst/car_control/Control_motor3/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.652ns  (logic 5.529ns (51.904%)  route 5.123ns (48.096%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.614     1.616    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        FDCE (Prop_fdce_C_Q)         0.456     2.072 f  cemera_inst/signalrlint/lr_reg[1]/Q
                         net (fo=15, routed)          2.463     4.535    cemera_inst/car_run_or_stop/high_time0[1]
    SLICE_X78Y81         LUT4 (Prop_lut4_I3_O)        0.150     4.685 r  cemera_inst/car_run_or_stop/car_control/high_time0_i_1/O
                         net (fo=1, routed)           0.569     5.255    TestCar_inst/car_control/Control_motor1/A[6]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      4.045     9.300 r  TestCar_inst/car_control/Control_motor1/high_time0/P[7]
                         net (fo=2, routed)           1.131    10.431    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/P[0]
    SLICE_X78Y82         LUT4 (Prop_lut4_I2_O)        0.124    10.555 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.555    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry_i_8_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.068 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.959    12.144    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X79Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.268 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_i_1/O
                         net (fo=1, routed)           0.000    12.268    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_i_1_n_0
    SLICE_X79Y83         FDRE                                         r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/configs/clock_20k_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.701ns  (logic 4.254ns (48.894%)  route 4.447ns (51.106%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.631     1.633    cemera_inst/configs/clk_out2
    SLICE_X49Y91         FDCE                                         r  cemera_inst/configs/clock_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.419     2.052 f  cemera_inst/configs/clock_20k_reg/Q
                         net (fo=3, routed)           0.980     3.032    cemera_inst/configs/u1/sioc
    SLICE_X46Y89         LUT6 (Prop_lut6_I0_O)        0.299     3.331 r  cemera_inst/configs/u1/sioc_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.467     6.798    sioc_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536    10.334 r  sioc_OBUF_inst/O
                         net (fo=0)                   0.000    10.334    sioc
    D17                                                               r  sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.488ns  (logic 4.083ns (48.107%)  route 4.405ns (51.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.695     1.697    cemera_inst/vga/clk_out2
    SLICE_X78Y119        FDRE                                         r  cemera_inst/vga/vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y119        FDRE (Prop_fdre_C_Q)         0.518     2.215 r  cemera_inst/vga/vga_vsync_reg/Q
                         net (fo=1, routed)           4.405     6.620    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    10.185 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.185    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.069ns (50.910%)  route 3.924ns (49.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.712     1.714    cemera_inst/vga/clk_out2
    SLICE_X76Y88         FDRE                                         r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_fdre_C_Q)         0.518     2.232 r  cemera_inst/vga/vga_blue_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.924     6.156    lopt_3
    C7                   OBUF (Prop_obuf_I_O)         3.551     9.707 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.707    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.714ns  (logic 4.003ns (51.891%)  route 3.711ns (48.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.711     1.713    cemera_inst/vga/clk_out2
    SLICE_X72Y90         FDRE                                         r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  cemera_inst/vga/vga_blue_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.711     5.881    lopt_2
    B7                   OBUF (Prop_obuf_I_O)         3.547     9.428 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.428    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.083ns (53.668%)  route 3.525ns (46.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.610     1.612    cemera_inst/vga/clk_out2
    SLICE_X62Y133        FDRE                                         r  cemera_inst/vga/vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_fdre_C_Q)         0.518     2.130 r  cemera_inst/vga/vga_hsync_reg/Q
                         net (fo=1, routed)           3.525     5.655    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.219 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.219    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 4.008ns (53.482%)  route 3.486ns (46.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.713     1.715    cemera_inst/vga/clk_out2
    SLICE_X77Y89         FDRE                                         r  cemera_inst/vga/vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  cemera_inst/vga/vga_red_reg[3]/Q
                         net (fo=2, routed)           3.486     5.657    vga_r_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     9.209 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.209    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.516ns  (logic 4.002ns (53.248%)  route 3.514ns (46.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.601     1.603    cemera_inst/vga/clk_out2
    SLICE_X65Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 r  cemera_inst/vga/vga_green_reg[2]/Q
                         net (fo=6, routed)           3.514     5.573    vga_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     9.119 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.119    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.001ns (53.644%)  route 3.457ns (46.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.601     1.603    cemera_inst/vga/clk_out2
    SLICE_X65Y123        FDRE                                         r  cemera_inst/vga/vga_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.456     2.059 r  cemera_inst/vga/vga_green_reg[1]/Q
                         net (fo=6, routed)           3.457     5.516    vga_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     9.061 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.061    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            attack_inst/attack_signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.290ns (31.811%)  route 0.622ns (68.189%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.587     0.589    cemera_inst/signalrlint/clk_out2
    SLICE_X73Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  cemera_inst/signalrlint/lr_reg[0]/Q
                         net (fo=15, routed)          0.226     0.956    cemera_inst/signalrlint/lr_reg[1]_0[0]
    SLICE_X75Y112        LUT5 (Prop_lut5_I1_O)        0.042     0.998 r  cemera_inst/signalrlint/attack_signal[0]_i_6/O
                         net (fo=1, routed)           0.284     1.282    attack_inst/attack_signal_reg[0]_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I4_O)        0.107     1.389 r  attack_inst/attack_signal[0]_i_1/O
                         net (fo=2, routed)           0.111     1.500    attack_inst/attack_signal[0]_i_1_n_0
    SLICE_X76Y114        FDRE                                         r  attack_inst/attack_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/signalrlint/lr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            attack_inst/attack_signal_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.290ns (29.839%)  route 0.682ns (70.161%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.587     0.589    cemera_inst/signalrlint/clk_out2
    SLICE_X73Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  cemera_inst/signalrlint/lr_reg[0]/Q
                         net (fo=15, routed)          0.226     0.956    cemera_inst/signalrlint/lr_reg[1]_0[0]
    SLICE_X75Y112        LUT5 (Prop_lut5_I1_O)        0.042     0.998 r  cemera_inst/signalrlint/attack_signal[0]_i_6/O
                         net (fo=1, routed)           0.284     1.282    attack_inst/attack_signal_reg[0]_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I4_O)        0.107     1.389 r  attack_inst/attack_signal[0]_i_1/O
                         net (fo=2, routed)           0.171     1.561    attack_inst/attack_signal[0]_i_1_n_0
    SLICE_X76Y114        FDRE                                         r  attack_inst/attack_signal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.430ns (62.597%)  route 0.854ns (37.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.554     0.556    cemera_inst/vga/clk_out2
    SLICE_X69Y128        FDRE                                         r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y128        FDRE (Prop_fdre_C_Q)         0.128     0.684 r  cemera_inst/vga/vga_red_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.854     1.538    lopt_6
    B4                   OBUF (Prop_obuf_I_O)         1.302     2.840 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.840    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.418ns (60.182%)  route 0.938ns (39.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.554     0.556    cemera_inst/vga/clk_out2
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  cemera_inst/vga/vga_red_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.938     1.658    lopt_5
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.913 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.913    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.388ns (57.758%)  route 1.015ns (42.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.551     0.553    cemera_inst/vga/clk_out2
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  cemera_inst/vga/vga_green_reg[3]/Q
                         net (fo=3, routed)           1.015     1.709    vga_g_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.956 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.956    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.388ns (57.565%)  route 1.023ns (42.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.554     0.556    cemera_inst/vga/clk_out2
    SLICE_X62Y121        FDRE                                         r  cemera_inst/vga/vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  cemera_inst/vga/vga_blue_reg[2]/Q
                         net (fo=3, routed)           1.023     1.743    vga_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.968 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.968    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.393ns (57.422%)  route 1.033ns (42.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.551     0.553    cemera_inst/vga/clk_out2
    SLICE_X68Y124        FDRE                                         r  cemera_inst/vga/vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y124        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  cemera_inst/vga/vga_blue_reg[3]/Q
                         net (fo=2, routed)           1.033     1.727    vga_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.979 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.979    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.377ns (55.037%)  route 1.125ns (44.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.554     0.556    cemera_inst/vga/clk_out2
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  cemera_inst/vga/vga_red_reg[2]/Q
                         net (fo=3, routed)           1.125     1.822    vga_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.058 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/car_run_or_stop/speed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.119ns (44.967%)  route 1.369ns (55.033%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.592     0.594    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y109        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y109        FDCE (Prop_fdce_C_Q)         0.164     0.758 r  cemera_inst/car_run_or_stop/speed_reg[1]/Q
                         net (fo=14, routed)          0.661     1.419    cemera_inst/signalrlint/high_time0[1]
    SLICE_X78Y81         LUT4 (Prop_lut4_I3_O)        0.048     1.467 r  cemera_inst/signalrlint/car_control/high_time0_i_2/O
                         net (fo=1, routed)           0.192     1.658    TestCar_inst/car_control/Control_motor1/A[5]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[6]_P[13])
                                                      0.682     2.340 r  TestCar_inst/car_control/Control_motor1/high_time0/P[13]
                         net (fo=2, routed)           0.190     2.531    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/P[6]
    SLICE_X78Y82         LUT4 (Prop_lut4_I2_O)        0.049     2.580 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.580    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry_i_1_n_0
    SLICE_X78Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     2.671 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.671    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry_n_0
    SLICE_X78Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.711 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.326     3.037    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o0_carry__0_n_0
    SLICE_X79Y83         LUT2 (Prop_lut2_I0_O)        0.045     3.082 r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_i_1/O
                         net (fo=1, routed)           0.000     3.082    TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_i_1_n_0
    SLICE_X79Y83         FDRE                                         r  TestCar_inst/car_control/Control_motor1/Pwm_to_control_motor/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/vga/vga_green_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.420ns (55.924%)  route 1.119ns (44.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.554     0.556    cemera_inst/vga/clk_out2
    SLICE_X64Y122        FDRE                                         r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y122        FDRE (Prop_fdre_C_Q)         0.128     0.684 r  cemera_inst/vga/vga_green_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.119     1.803    lopt_4
    C6                   OBUF (Prop_obuf_I_O)         1.292     3.095 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.095    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.906ns  (logic 4.011ns (58.086%)  route 2.895ns (41.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.637     1.639    cemera_inst/power/clk_out3
    SLICE_X40Y93         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     2.095 r  cemera_inst/power/camera_rstn_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           2.895     4.990    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         3.555     8.545 r  reset_OBUF_inst/O
                         net (fo=0)                   0.000     8.545    reset
    D18                                                               r  reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwdn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 4.056ns (63.263%)  route 2.355ns (36.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.644     1.646    cemera_inst/power/clk_out3
    SLICE_X12Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           2.355     4.520    lopt
    F18                  OBUF (Prop_obuf_I_O)         3.538     8.057 r  pwdn_OBUF_inst/O
                         net (fo=0)                   0.000     8.057    pwdn
    F18                                                               r  pwdn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.701ns  (logic 0.580ns (21.475%)  route 2.121ns (78.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.951 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          1.384     4.335    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  cemera_inst/configs/i2c_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/reg_index_reg_rep[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 0.609ns (22.889%)  route 2.052ns (77.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153     2.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.315     4.295    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X41Y87         FDCE                                         f  cemera_inst/configs/reg_index_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/reg_index_reg_rep[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 0.609ns (22.889%)  route 2.052ns (77.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153     2.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.315     4.295    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X41Y87         FDCE                                         f  cemera_inst/configs/reg_index_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/reg_index_reg_rep[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.661ns  (logic 0.609ns (22.889%)  route 2.052ns (77.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153     2.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.315     4.295    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X41Y87         FDCE                                         f  cemera_inst/configs/reg_index_reg_rep[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.530ns  (logic 0.580ns (22.928%)  route 1.950ns (77.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.951 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          1.213     4.164    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  cemera_inst/configs/i2c_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/cyc_count_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.477ns  (logic 0.609ns (24.590%)  route 1.868ns (75.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153     2.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.131     4.111    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X45Y87         FDPE                                         f  cemera_inst/configs/u1/cyc_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/cyc_count_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.477ns  (logic 0.609ns (24.590%)  route 1.868ns (75.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153     2.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.131     4.111    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X45Y87         FDPE                                         f  cemera_inst/configs/u1/cyc_count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/cyc_count_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.477ns  (logic 0.609ns (24.590%)  route 1.868ns (75.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     1.809    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.632     1.634    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.736     2.827    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.153     2.980 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          1.131     4.111    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X45Y87         FDPE                                         f  cemera_inst/configs/u1/cyc_count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.186ns (30.962%)  route 0.415ns (69.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.025 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.142     1.167    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X44Y88         FDRE                                         r  cemera_inst/configs/i2c_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.130%)  route 0.453ns (70.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.025 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.180     1.205    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  cemera_inst/configs/i2c_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.087%)  route 0.453ns (70.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.266     0.974    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.019 r  cemera_inst/configs/i2c_data[22]_i_1/O
                         net (fo=9, routed)           0.188     1.206    cemera_inst/configs/i2c_data[22]_i_1_n_0
    SLICE_X44Y88         FDRE                                         r  cemera_inst/configs/i2c_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.186ns (28.540%)  route 0.466ns (71.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.025 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.193     1.218    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X43Y88         FDRE                                         r  cemera_inst/configs/i2c_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.186ns (28.034%)  route 0.477ns (71.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.025 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.205     1.230    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X44Y87         FDRE                                         r  cemera_inst/configs/i2c_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/reg_sdat_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.186ns (27.762%)  route 0.484ns (72.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.212     1.237    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X45Y89         FDPE                                         f  cemera_inst/configs/u1/reg_sdat_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/reg_index_reg_rep[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.186ns (27.583%)  route 0.488ns (72.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.216     1.241    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X44Y89         FDCE                                         f  cemera_inst/configs/reg_index_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/reg_index_reg_rep[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.186ns (27.583%)  route 0.488ns (72.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.216     1.241    cemera_inst/configs/cyc_count_reg[0]
    SLICE_X44Y89         FDCE                                         f  cemera_inst/configs/reg_index_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/u1/sclk_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.186ns (27.388%)  route 0.493ns (72.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/power/reset_OBUF
    SLICE_X44Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.025 f  cemera_inst/power/FSM_onehot_config_step[2]_i_3/O
                         net (fo=35, routed)          0.221     1.246    cemera_inst/configs/u1/cyc_count_reg[0]_0
    SLICE_X46Y89         FDPE                                         f  cemera_inst/configs/u1/sclk_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cemera_inst/power/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cemera_inst/configs/i2c_data_reg[22]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.186ns (26.924%)  route 0.505ns (73.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.565     0.567    cemera_inst/power/clk_out3
    SLICE_X44Y92         FDRE                                         r  cemera_inst/power/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  cemera_inst/power/camera_rstn_reg_reg/Q
                         net (fo=3, routed)           0.272     0.980    cemera_inst/configs/i2c_data_reg[2]_0
    SLICE_X44Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.025 r  cemera_inst/configs/i2c_data[21]_i_1/O
                         net (fo=22, routed)          0.233     1.257    cemera_inst/configs/i2c_data[21]_i_1_n_0
    SLICE_X46Y87         FDRE                                         r  cemera_inst/configs/i2c_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.809     6.809    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    cemera_inst/clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.002 f  cemera_inst/clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    cemera_inst/clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.624     0.624    cemera_inst/clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    cemera_inst/clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  cemera_inst/clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    cemera_inst/clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cemera_inst/clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.480ns (25.395%)  route 4.347ns (74.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           4.347     5.826    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y109        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.582     1.585    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y109        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.722ns  (logic 1.480ns (25.857%)  route 4.243ns (74.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           4.243     5.722    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y112        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.580     1.583    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y112        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[0]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.525ns  (logic 1.480ns (26.778%)  route 4.046ns (73.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           4.046     5.525    cemera_inst/signalrlint/AR[0]
    SLICE_X73Y113        FDCE                                         f  cemera_inst/signalrlint/lr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.577     1.580    cemera_inst/signalrlint/clk_out2
    SLICE_X73Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.982ns  (logic 1.480ns (29.698%)  route 3.503ns (70.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           3.503     4.982    cemera_inst/signalrlint/AR[0]
    SLICE_X69Y113        FDCE                                         f  cemera_inst/signalrlint/lr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         1.494     1.497    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.825ns  (logic 0.247ns (13.557%)  route 1.578ns (86.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.578     1.825    cemera_inst/signalrlint/AR[0]
    SLICE_X69Y113        FDCE                                         f  cemera_inst/signalrlint/lr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.831     0.832    cemera_inst/signalrlint/clk_out2
    SLICE_X69Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[1]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/signalrlint/lr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.247ns (11.860%)  route 1.839ns (88.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.839     2.086    cemera_inst/signalrlint/AR[0]
    SLICE_X73Y113        FDCE                                         f  cemera_inst/signalrlint/lr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.857     0.859    cemera_inst/signalrlint/clk_out2
    SLICE_X73Y113        FDCE                                         r  cemera_inst/signalrlint/lr_reg[0]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.247ns (11.578%)  route 1.890ns (88.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.890     2.137    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y112        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.862     0.863    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y112        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[0]/C

Slack:                    inf
  Source:                 rst_lr
                            (input port)
  Destination:            cemera_inst/car_run_or_stop/speed_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.193ns  (logic 0.247ns (11.282%)  route 1.946ns (88.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst_lr (IN)
                         net (fo=0)                   0.000     0.000    rst_lr
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_lr_IBUF_inst/O
                         net (fo=4, routed)           1.946     2.193    cemera_inst/car_run_or_stop/AR[0]
    SLICE_X76Y109        FDCE                                         f  cemera_inst/car_run_or_stop/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout2_buf/O
                         net (fo=377, routed)         0.865     0.867    cemera_inst/car_run_or_stop/clk_out2
    SLICE_X76Y109        FDCE                                         r  cemera_inst/car_run_or_stop/speed_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.596ns (28.366%)  route 4.029ns (71.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.215     5.625    cemera_inst/power/rst_n_not
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.596ns (28.366%)  route 4.029ns (71.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.215     5.625    cemera_inst/power/rst_n_not
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.596ns (28.366%)  route 4.029ns (71.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.215     5.625    cemera_inst/power/rst_n_not
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.625ns  (logic 1.596ns (28.366%)  route 4.029ns (71.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.215     5.625    cemera_inst/power/rst_n_not
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y96         FDRE                                         r  cemera_inst/power/cnt1_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.596ns (29.082%)  route 3.891ns (70.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.076     5.486    cemera_inst/power/rst_n_not
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.596ns (29.082%)  route 3.891ns (70.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.076     5.486    cemera_inst/power/rst_n_not
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.596ns (29.082%)  route 3.891ns (70.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.076     5.486    cemera_inst/power/rst_n_not
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.596ns (29.082%)  route 3.891ns (70.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.076     5.486    cemera_inst/power/rst_n_not
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y95         FDRE                                         r  cemera_inst/power/cnt1_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.596ns (29.174%)  route 3.874ns (70.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.059     5.469    cemera_inst/power/rst_n_not
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.596ns (29.174%)  route 3.874ns (70.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.815     3.292    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.118     3.410 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         2.059     5.469    cemera_inst/power/rst_n_not
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.683     1.683    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.003 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          1.508     1.511    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/camera_pwnd_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.290ns (21.336%)  route 1.071ns (78.664%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.071     1.316    cemera_inst/power/rst_n_IBUF
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  cemera_inst/power/camera_pwnd_reg_i_1/O
                         net (fo=2, routed)           0.000     1.361    cemera_inst/power/camera_pwnd_reg_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X51Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.290ns (15.534%)  route 1.579ns (84.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           1.071     1.316    cemera_inst/power/rst_n_IBUF
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.361 r  cemera_inst/power/camera_pwnd_reg_i_1/O
                         net (fo=2, routed)           0.508     1.870    cemera_inst/power/camera_pwnd_reg_i_1_n_0
    SLICE_X12Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.844     0.846    cemera_inst/power/clk_out3
    SLICE_X12Y95         FDRE                                         r  cemera_inst/power/camera_pwnd_reg_reg_lopt_replica/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.293ns (15.220%)  route 1.635ns (84.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.844     1.928    cemera_inst/power/rst_n_not
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.293ns (15.220%)  route 1.635ns (84.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.844     1.928    cemera_inst/power/rst_n_not
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.293ns (15.220%)  route 1.635ns (84.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.844     1.928    cemera_inst/power/rst_n_not
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.293ns (15.220%)  route 1.635ns (84.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.844     1.928    cemera_inst/power/rst_n_not
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y94         FDRE                                         r  cemera_inst/power/cnt1_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.293ns (14.880%)  route 1.679ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.888     1.972    cemera_inst/power/rst_n_not
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.293ns (14.880%)  route 1.679ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.888     1.972    cemera_inst/power/rst_n_not
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.293ns (14.880%)  route 1.679ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.888     1.972    cemera_inst/power/rst_n_not
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cemera_inst/power/cnt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.293ns (14.880%)  route 1.679ns (85.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_n_IBUF_inst/O
                         net (fo=6, routed)           0.791     1.036    ultrasound_distance_detect_inst/chaosheng_inst/rst_n_IBUF
    SLICE_X29Y99         LUT1 (Prop_lut1_I0_O)        0.048     1.084 r  ultrasound_distance_detect_inst/chaosheng_inst/clk_i_1/O
                         net (fo=123, routed)         0.888     1.972    cemera_inst/power/rst_n_not
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.898     0.898    cemera_inst/clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  cemera_inst/clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    cemera_inst/clk/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  cemera_inst/clk/inst/clkout3_buf/O
                         net (fo=36, routed)          0.833     0.835    cemera_inst/power/clk_out3
    SLICE_X50Y93         FDRE                                         r  cemera_inst/power/cnt1_reg[3]/C





