INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sources_1/new/HW5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.srcs/sim_1/new/TB_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Banch_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/JI Files/VE270_Vivado/Homework5_1/Homework5_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
