

================================================================
== Vitis HLS Report for 'mp_mul_152_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:35:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1242|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1181|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1181|   1406|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_424_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_354_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_138_fu_400_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_139_fu_410_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_396_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_474_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_230_p2      |         +|   0|  0|  13|           4|           1|
    |t_fu_640_p2              |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_545_p2        |         +|   0|  0|  71|          64|          64|
    |temp_59_fu_430_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_364_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_560_p2              |         +|   0|  0|  71|          64|          64|
    |v_160_fu_486_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_219_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln160_fu_612_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_204_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_12_fu_504_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_17_fu_622_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_582_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_58_fu_492_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_59_fu_498_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_60_fu_510_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_34_fu_578_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_36_fu_617_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_37_fu_595_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_574_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1242|        1143|        1143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_18_fu_88               |   9|          2|    4|          8|
    |t_33_fu_80               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_84               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_793                      |  32|   0|   32|          0|
    |add_ln133_reg_803                      |  32|   0|   64|         32|
    |add_ln133_reg_803_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_706                             |  32|   0|   32|          0|
    |al_reg_696                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_711                             |  32|   0|   32|          0|
    |bl_reg_701                             |  32|   0|   32|          0|
    |icmp_ln157_reg_682                     |   1|   0|    1|          0|
    |j_18_fu_88                             |   4|   0|    4|          0|
    |t_33_fu_80                             |   3|   0|    3|          0|
    |tempReg_reg_808                        |  64|   0|   64|          0|
    |tempReg_reg_808_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_316_reg_782                        |   2|   0|    2|          0|
    |tmp_317_reg_766                        |  32|   0|   32|          0|
    |tmp_317_reg_766_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_318_reg_772                        |  32|   0|   32|          0|
    |tmp_318_reg_772_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_319_reg_777                        |  32|   0|   32|          0|
    |tmp_320_reg_798                        |   2|   0|    2|          0|
    |tmp_s_reg_761                          |  32|   0|   32|          0|
    |trunc_ln106_180_reg_745                |  32|   0|   32|          0|
    |trunc_ln106_181_reg_750                |  32|   0|   32|          0|
    |trunc_ln106_182_reg_755                |  32|   0|   32|          0|
    |trunc_ln106_182_reg_755_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_740                    |  32|   0|   32|          0|
    |trunc_ln125_reg_787                    |  32|   0|   32|          0|
    |trunc_ln125_reg_787_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_817                  |  64|   0|   64|          0|
    |u_reg_822                              |  64|   0|   64|          0|
    |v_35_fu_84                             |  64|   0|   64|          0|
    |icmp_ln157_reg_682                     |  64|  32|    1|          0|
    |tmp_319_reg_777                        |  64|  32|   32|          0|
    |trunc_ln106_reg_740                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1181|  96| 1118|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_431_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_435_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_439_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_443_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.152_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                            zext_ln156|        scalar|
|a_address0          |  out|    3|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|b_address0          |  out|    3|   ap_memory|                                     b|         array|
|b_ce0               |  out|    1|   ap_memory|                                     b|         array|
|b_q0                |   in|   64|   ap_memory|                                     b|         array|
|v_35_out            |  out|   64|      ap_vld|                              v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                              v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                              t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                              t_33_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

