// Seed: 2546151324
module module_0 (
    input tri   id_0,
    input uwire id_1
);
endmodule
module module_6 (
    output tri1 id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8
    , id_39,
    output uwire id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input wand id_16,
    output tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input wor id_20,
    output supply0 id_21,
    output supply0 id_22,
    output supply0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    output uwire id_26,
    input wire id_27,
    output uwire id_28,
    input uwire id_29,
    output wor id_30,
    output supply0 id_31,
    input supply0 id_32,
    input wand id_33,
    input supply1 id_34,
    output supply1 id_35,
    input wor id_36,
    output logic id_37
);
  always @(posedge 1 or posedge id_19) begin
    id_30 = id_11;
    id_17 = module_1 < 1 - id_14;
    id_2  <= id_15 == 1;
    id_37 <= 1'd0;
  end
  module_0(
      id_6, id_16
  );
endmodule
