Analysis & Synthesis report for edge_eye
Tue May 20 16:11:09 2025
eLinx 64-Bit Version 3.0 


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |edge_eye|hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state
 10. State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state
 11. State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state
 12. State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state
 13. State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state
 14. State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state
 15. State Machine - |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 16. State Machine - |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 17. State Machine - |edge_eye|eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|curr_state
 18. State Machine - |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|curr_state
 19. State Machine - |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull
 20. State Machine - |edge_eye|camera_init:camera_init_inst|state
 21. State Machine - |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|state
 22. State Machine - |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state
 23. User-Specified and Inferred Latches
 24. Logic Cells Representing Combinational Loops
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Registers Packed Into Inferred Megafunctions
 30. Multiplexer Restructuring Statistics (No Restructuring Performed)
 31. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component
 32. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated
 33. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:rdptr_g
 34. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_036:read_counter_for_write
 35. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:wrptr_g
 36. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|altsyncram_0961:fifo_ram
 37. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers
 38. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers|dffpipe_se9:dffpipe18
 39. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers
 40. Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers|dffpipe_te9:dffpipe22
 41. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo
 42. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated
 43. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g
 44. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write
 45. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g
 46. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram
 47. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers
 48. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18
 49. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers
 50. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22
 51. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo
 52. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated
 53. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g
 54. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write
 55. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g
 56. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram
 57. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers
 58. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18
 59. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers
 60. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22
 61. Source assignments for camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0|altsyncram_st71:auto_generated
 62. Parameter Settings for User Entity Instance: Top-level Entity: |edge_eye
 63. Parameter Settings for User Entity Instance: clk_gen:clk_gen|altpll:altpll_component
 64. Parameter Settings for User Entity Instance: clk_gen2:clk_gen2_inst|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: camera_init:camera_init_inst
 66. Parameter Settings for User Entity Instance: camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst
 67. Parameter Settings for User Entity Instance: camera_init:camera_init_inst|i2c_control:i2c_control
 68. Parameter Settings for User Entity Instance: camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
 69. Parameter Settings for User Entity Instance: rgb2ycbcr:rgb2ycbcr_u0
 70. Parameter Settings for User Entity Instance: bit_erosion:bit_erosion_inst
 71. Parameter Settings for User Entity Instance: bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit
 72. Parameter Settings for User Entity Instance: bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit
 73. Parameter Settings for User Entity Instance: bit_dilation:bit_dilation_inst
 74. Parameter Settings for User Entity Instance: bit_dilation:bit_dilation_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit
 75. Parameter Settings for User Entity Instance: bit_dilation:bit_dilation_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit
 76. Parameter Settings for User Entity Instance: Boxing:Boxing_inst
 77. Parameter Settings for User Entity Instance: eth_top:eth_top_inst
 78. Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst
 79. Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo
 80. Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst
 81. Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component
 82. Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel
 83. Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst
 84. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo
 85. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel
 86. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo
 87. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel
 88. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
 89. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
 90. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
 91. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
 92. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
 93. Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|vga_ctrl:vga_ctrl_inst
 94. Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst
 95. Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst
 96. Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_cfg:hdmi_cfg_inst
 97. Parameter Settings for Inferred Entity Instance: camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0
 98. Parameter Settings for Inferred Entity Instance: rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4
 99. Parameter Settings for Inferred Entity Instance: rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1
100. Parameter Settings for Inferred Entity Instance: rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3
101. altpll Parameter Settings by Entity Instance
102. dcfifo Parameter Settings by Entity Instance
103. scfifo Parameter Settings by Entity Instance
104. altsyncram Parameter Settings by Entity Instance
105. lpm_mult Parameter Settings by Entity Instance
106. Port Connectivity Checks: "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst"
107. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data"
108. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
109. Port Connectivity Checks: "sdram_top:sdram_top_inst"
110. Port Connectivity Checks: "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum"
111. Port Connectivity Checks: "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst"
112. Port Connectivity Checks: "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo"
113. Port Connectivity Checks: "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo"
114. Port Connectivity Checks: "Boxing:Boxing_inst"
115. Port Connectivity Checks: "bit_dilation:bit_dilation_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit"
116. Port Connectivity Checks: "bit_dilation:bit_dilation_inst"
117. Port Connectivity Checks: "bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit"
118. Port Connectivity Checks: "bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit"
119. Port Connectivity Checks: "rgb2ycbcr:rgb2ycbcr_u0"
120. Port Connectivity Checks: "DVP_Capture:DVP_Capture_inst"
121. Port Connectivity Checks: "camera_init:camera_init_inst|i2c_control:i2c_control"
122. Port Connectivity Checks: "camera_init:camera_init_inst"
123. Port Connectivity Checks: "clk_gen:clk_gen"
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages
126. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2006-2024 eHiWay Corporation
Your use of eHiWay Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the eHiWay Program License 
Subscription Agreement, eHiWay MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by eHiWay and sold by 
eHiWay or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue May 20 16:11:09 2025            ;
; eLinx 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; edge_eye                                         ;
; Top-level Entity Name       ; edge_eye                                         ;
; Family                      ; eHiChip6                                          ;
; Total logic elements        ; 5,430                                            ;
; Total pins                  ; 97                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 104,448                                          ;
; DSP block 9-bit elements    ; 0                                                ;
; Total PLLs                  ; 2                                                ;
; Total DLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EQ6HL130      ;                    ;
; Top-level entity name                                                      ; edge_eye           ; edge_eye           ;
; Family name                                                                ; eHiChip6            ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Maximum Number of M512 Memory Blocks                                       ; 0                  ; -1 (Unlimited)     ;
; Maximum Number of M-RAM/M144K Memory Blocks                                ; 0                  ; -1 (Unlimited)     ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-20        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                            ; Library ;
+------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; edge_eye.srcs/sources_1/new/edge_eye.v                                 ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/edge_eye.v                                 ;         ;
; edge_eye.srcs/sources_1/new/crc32_d8.v                                 ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/crc32_d8.v                                 ;         ;
; edge_eye.srcs/sources_1/new/hdmi_cfg.v                                 ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/hdmi_cfg.v                                 ;         ;
; edge_eye.srcs/sources_1/new/eth_top.v                                  ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/eth_top.v                                  ;         ;
; edge_eye.srcs/sources_1/new/i2c_bit_shift.v                            ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/i2c_bit_shift.v                            ;         ;
; edge_eye.srcs/sources_1/new/DVP_Capture.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/DVP_Capture.v                              ;         ;
; edge_eye.srcs/sources_1/new/hdmi_i2c.v                                 ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/hdmi_i2c.v                                 ;         ;
; edge_eye.srcs/sources_1/new/hdmi_i2c_ctrl.v                            ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/hdmi_i2c_ctrl.v                            ;         ;
; edge_eye.srcs/sources_1/new/eth_udp_tx_gmii.v                          ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/eth_udp_tx_gmii.v                          ;         ;
; edge_eye.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.v                   ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.v                   ;         ;
; edge_eye.srcs/sources_1/new/bit_erosion.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/bit_erosion.v                              ;         ;
; edge_eye.srcs/sources_1/new/Boxing.v                                   ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/Boxing.v                                   ;         ;
; edge_eye.srcs/sources_1/new/hdmi_top.v                                 ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/hdmi_top.v                                 ;         ;
; edge_eye.srcs/sources_1/ip/eth_tx_fifo/dcfifo_mixed_inst_eth_tx_fifo.v ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/ip/eth_tx_fifo/dcfifo_mixed_inst_eth_tx_fifo.v ;         ;
; edge_eye.srcs/sources_1/new/i2c_control.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/i2c_control.v                              ;         ;
; edge_eye.srcs/sources_1/new/bit_dilation.v                             ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/bit_dilation.v                             ;         ;
; edge_eye.srcs/sources_1/new/sdram_init.v                               ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_init.v                               ;         ;
; edge_eye.srcs/sources_1/new/fifo_ctrl.v                                ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/fifo_ctrl.v                                ;         ;
; edge_eye.srcs/sources_1/new/sdram_ctrl.v                               ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_ctrl.v                               ;         ;
; edge_eye.srcs/sources_1/new/eth_tx_ctrl.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/eth_tx_ctrl.v                              ;         ;
; edge_eye.srcs/sources_1/new/sdram_arbit.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_arbit.v                              ;         ;
; edge_eye.srcs/sources_1/new/rgb2ycbcr.v                                ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/rgb2ycbcr.v                                ;         ;
; edge_eye.srcs/sources_1/new/camera_init.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/camera_init.v                              ;         ;
; edge_eye.srcs/sources_1/new/ov5640_init_table_rgb.v                    ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/ov5640_init_table_rgb.v                    ;         ;
; edge_eye.srcs/sources_1/new/sdram_write.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_write.v                              ;         ;
; edge_eye.srcs/sources_1/new/sdram_read.v                               ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_read.v                               ;         ;
; edge_eye.srcs/sources_1/ip/clk_gen/clk_gen.v                           ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/ip/clk_gen/clk_gen.v                           ;         ;
; edge_eye.srcs/sources_1/ip/fifo_data/fifo_data.v                       ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/ip/fifo_data/fifo_data.v                       ;         ;
; edge_eye.srcs/sources_1/new/Line_Shift_RAM_1Bit.v                      ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/Line_Shift_RAM_1Bit.v                      ;         ;
; edge_eye.srcs/sources_1/ip/clk_gen2/clk_gen2.v                         ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/ip/clk_gen2/clk_gen2.v                         ;         ;
; edge_eye.srcs/sources_1/new/pixel_data_processor.v                     ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/pixel_data_processor.v                     ;         ;
; edge_eye.srcs/sources_1/new/VIPMOD_Matrix_Generate_3X3_1Bit.v          ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/VIPMOD_Matrix_Generate_3X3_1Bit.v          ;         ;
; edge_eye.srcs/sources_1/new/sdram_top.v                                ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_top.v                                ;         ;
; edge_eye.srcs/sources_1/new/vga_ctrl.v                                 ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/vga_ctrl.v                                 ;         ;
; edge_eye.srcs/sources_1/new/ip_checksum.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/ip_checksum.v                              ;         ;
; edge_eye.srcs/sources_1/new/sdram_a_ref.v                              ; yes             ; User Verilog HDL File                                 ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.srcs/sources_1/new/sdram_a_ref.v                              ;         ;
; altpll.tdf                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altpll.tdf                                                              ;         ;
; aglobal130.inc                                                         ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/aglobal130.inc                                                          ;         ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/stratix_pll.inc                                                         ;         ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/stratixii_pll.inc                                                       ;         ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/cycloneii_pll.inc                                                       ;         ;
; dcfifo.tdf                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/dcfifo.tdf                                                              ;         ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_counter.inc                                                         ;         ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_add_sub.inc                                                         ;         ;
; altdpram.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altdpram.inc                                                            ;         ;
; a_graycounter.inc                                                      ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_graycounter.inc                                                       ;         ;
; a_fefifo.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.inc                                                            ;         ;
; a_gray2bin.inc                                                         ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_gray2bin.inc                                                          ;         ;
; dffpipe.inc                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/dffpipe.inc                                                             ;         ;
; alt_sync_fifo.inc                                                      ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/alt_sync_fifo.inc                                                       ;         ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_compare.inc                                                         ;         ;
; altsyncram_fifo.inc                                                    ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altsyncram_fifo.inc                                                     ;         ;
; db/dcfifo_nap1.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/dcfifo_nap1.tdf                                                     ;         ;
; db/a_gray2bin_17b.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/a_gray2bin_17b.tdf                                                  ;         ;
; db/a_graycounter_v26.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/a_graycounter_v26.tdf                                               ;         ;
; db/a_graycounter_036.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/a_graycounter_036.tdf                                               ;         ;
; db/altsyncram_0961.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/altsyncram_0961.tdf                                                 ;         ;
; db/alt_synch_pipe_2e8.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/alt_synch_pipe_2e8.tdf                                              ;         ;
; db/dffpipe_se9.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/dffpipe_se9.tdf                                                     ;         ;
; db/alt_synch_pipe_3e8.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/alt_synch_pipe_3e8.tdf                                              ;         ;
; db/dffpipe_te9.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/dffpipe_te9.tdf                                                     ;         ;
; db/add_sub_n0c.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/add_sub_n0c.tdf                                                     ;         ;
; db/cmpr_ns5.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cmpr_ns5.tdf                                                        ;         ;
; db/cmpr_ui8.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cmpr_ui8.tdf                                                        ;         ;
; db/cntr_dva.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cntr_dva.tdf                                                        ;         ;
; scfifo.tdf                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/scfifo.tdf                                                              ;         ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_regfifo.inc                                                           ;         ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_dpfifo.inc                                                            ;         ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_i2fifo.inc                                                            ;         ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.inc                                                            ;         ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_f2fifo.inc                                                            ;         ;
; a_fffifo.tdf                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_fffifo.tdf                                                            ;         ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_ff.inc                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_ff.inc                                                              ;         ;
; lpm_ff.tdf                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_ff.tdf                                                              ;         ;
; lpm_constant.inc                                                       ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_constant.inc                                                        ;         ;
; lpm_mux.tdf                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_mux.tdf                                                             ;         ;
; muxlut.inc                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/muxlut.inc                                                              ;         ;
; bypassff.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/bypassff.inc                                                            ;         ;
; altshift.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altshift.inc                                                            ;         ;
; db/mux_rhc.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/mux_rhc.tdf                                                         ;         ;
; lpm_counter.tdf                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_counter.tdf                                                         ;         ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; cmpconst.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/cmpconst.inc                                                            ;         ;
; dffeea.inc                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/dffeea.inc                                                              ;         ;
; alt_counter_stratix.inc                                                ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/alt_counter_stratix.inc                                                 ;         ;
; db/cntr_qve.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cntr_qve.tdf                                                        ;         ;
; a_fefifo.tdf                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_fefifo.tdf                                                            ;         ;
; lpm_compare.tdf                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_compare.tdf                                                         ;         ;
; comptree.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/comptree.inc                                                            ;         ;
; db/cmpr_04g.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cmpr_04g.tdf                                                        ;         ;
; db/dcfifo_3fm1.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/dcfifo_3fm1.tdf                                                     ;         ;
; db/a_gray2bin_v6b.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/a_gray2bin_v6b.tdf                                                  ;         ;
; db/a_graycounter_t26.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/a_graycounter_t26.tdf                                               ;         ;
; db/a_graycounter_u26.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/a_graycounter_u26.tdf                                               ;         ;
; db/altsyncram_s861.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/altsyncram_s861.tdf                                                 ;         ;
; db/alt_synch_pipe_0e8.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/alt_synch_pipe_0e8.tdf                                              ;         ;
; db/dffpipe_qe9.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/dffpipe_qe9.tdf                                                     ;         ;
; db/alt_synch_pipe_1e8.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/alt_synch_pipe_1e8.tdf                                              ;         ;
; db/dffpipe_re9.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/dffpipe_re9.tdf                                                     ;         ;
; db/add_sub_l0c.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/add_sub_l0c.tdf                                                     ;         ;
; db/cmpr_ls5.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cmpr_ls5.tdf                                                        ;         ;
; db/cmpr_si8.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cmpr_si8.tdf                                                        ;         ;
; db/cntr_bva.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/cntr_bva.tdf                                                        ;         ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                             ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altram.inc                                                              ;         ;
; db/altsyncram_st71.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/altsyncram_st71.tdf                                                 ;         ;
; db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif                ;         ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_mult.tdf                                                            ;         ;
; multcore.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/multcore.inc                                                            ;         ;
; multcore.tdf                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/multcore.tdf                                                            ;         ;
; csa_add.inc                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/csa_add.inc                                                             ;         ;
; mpar_add.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/mpar_add.inc                                                            ;         ;
; muleabz.inc                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/muleabz.inc                                                             ;         ;
; mul_lfrg.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/mul_lfrg.inc                                                            ;         ;
; mul_boothc.inc                                                         ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/mul_boothc.inc                                                          ;         ;
; alt_ded_mult.inc                                                       ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/alt_ded_mult.inc                                                        ;         ;
; alt_ded_mult_y.inc                                                     ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/alt_ded_mult_y.inc                                                      ;         ;
; mpar_add.tdf                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/mpar_add.tdf                                                            ;         ;
; lpm_add_sub.tdf                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/lpm_add_sub.tdf                                                         ;         ;
; addcore.inc                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/addcore.inc                                                             ;         ;
; look_add.inc                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/look_add.inc                                                            ;         ;
; alt_stratix_add_sub.inc                                                ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/alt_stratix_add_sub.inc                                                 ;         ;
; addcore.tdf                                                            ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/addcore.tdf                                                             ;         ;
; a_csnbuffer.inc                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_csnbuffer.inc                                                         ;         ;
; a_csnbuffer.tdf                                                        ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/a_csnbuffer.tdf                                                         ;         ;
; altshift.tdf                                                           ; yes             ; Megafunction                                          ; e:/elinx3.0/bin/passkey/libraries/megafunctions/altshift.tdf                                                            ;         ;
+------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Total logic elements                        ; 5430        ;
;     -- Combinational with no register       ; 1186        ;
;     -- Register only                        ; 3215        ;
;     -- Combinational with a register        ; 1029        ;
;                                             ;             ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 849         ;
;     -- 3 input functions                    ; 608         ;
;     -- 2 input functions                    ; 687         ;
;     -- 1 input functions                    ; 69          ;
;     -- 0 input functions                    ; 2           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 4711        ;
;     -- arithmetic mode                      ; 719         ;
;     -- qfbk mode                            ; 0           ;
;     -- register cascade mode                ; 0           ;
;     -- synchronous clear/load mode          ; 253         ;
;     -- asynchronous clear/load mode         ; 1516        ;
;                                             ;             ;
; Total registers                             ; 4244        ;
; Total logic cells in carry chains           ; 790         ;
; I/O pins                                    ; 97          ;
; Total memory bits                           ; 104448      ;
; DSP block 9-bit elements                    ; 0           ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; ov5640_pclk ;
; Maximum fan-out                             ; 3178        ;
; Total fan-out                               ; 20374       ;
; Average fan-out                             ; 3.64        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                   ; Library Name ;
+-------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |edge_eye                                                               ; 5430 (9)    ; 4244         ; 104448      ; 0            ; 0       ; 0         ; 0         ; 97   ; 0            ; 1186 (9)     ; 3215 (0)          ; 1029 (0)         ; 790 (0)         ; 0 (0)      ; |edge_eye                                                                                                                                                                                                                                                                                             ; work         ;
;    |Boxing:Boxing_inst|                                                 ; 372 (372)   ; 139          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 233 (233)    ; 43 (43)           ; 96 (96)          ; 236 (236)       ; 0 (0)      ; |edge_eye|Boxing:Boxing_inst                                                                                                                                                                                                                                                                          ; work         ;
;    |DVP_Capture:DVP_Capture_inst|                                       ; 52 (52)     ; 47           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 27 (27)           ; 20 (20)          ; 12 (12)         ; 0 (0)      ; |edge_eye|DVP_Capture:DVP_Capture_inst                                                                                                                                                                                                                                                                ; work         ;
;    |bit_erosion:bit_erosion_inst|                                       ; 2586 (10)   ; 2585         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 2572 (6)          ; 13 (4)           ; 0 (0)           ; 0 (0)      ; |edge_eye|bit_erosion:bit_erosion_inst                                                                                                                                                                                                                                                                ; work         ;
;       |VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit| ; 2576 (16)   ; 2575         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 2566 (6)          ; 9 (9)            ; 0 (0)           ; 0 (0)      ; |edge_eye|bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit                                                                                                                                                                                                ; work         ;
;          |Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit|                      ; 2560 (2560) ; 2560         ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2560 (2560)       ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit                                                                                                                                                        ; work         ;
;    |camera_init:camera_init_inst|                                       ; 323 (84)    ; 130          ; 6144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 193 (50)     ; 24 (20)           ; 106 (14)         ; 86 (29)         ; 0 (0)      ; |edge_eye|camera_init:camera_init_inst                                                                                                                                                                                                                                                                ; work         ;
;       |i2c_control:i2c_control|                                         ; 239 (133)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 143 (75)     ; 4 (0)             ; 92 (58)          ; 57 (32)         ; 0 (0)      ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control                                                                                                                                                                                                                                        ; work         ;
;          |i2c_bit_shift:i2c_bit_shift|                                  ; 106 (106)   ; 38           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 68 (68)      ; 4 (4)             ; 34 (34)          ; 25 (25)         ; 0 (0)      ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                                                                                                                                                                                            ; work         ;
;       |ov5640_init_table_rgb:ov5640_init_table_rgb_inst|                ; 0 (0)       ; 0            ; 6144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst                                                                                                                                                                                                               ; work         ;
;          |altsyncram:rom_rtl_0|                                         ; 0 (0)       ; 0            ; 6144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0                                                                                                                                                                                          ; work         ;
;             |altsyncram_st71:auto_generated|                            ; 0 (0)       ; 0            ; 6144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0|altsyncram_st71:auto_generated                                                                                                                                                           ; work         ;
;    |clk_gen2:clk_gen2_inst|                                             ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|clk_gen2:clk_gen2_inst                                                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                         ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|clk_gen2:clk_gen2_inst|altpll:altpll_component                                                                                                                                                                                                                                              ; work         ;
;    |clk_gen:clk_gen|                                                    ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|clk_gen:clk_gen                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                         ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|clk_gen:clk_gen|altpll:altpll_component                                                                                                                                                                                                                                                     ; work         ;
;    |eth_top:eth_top_inst|                                               ; 691 (0)     ; 446          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 245 (0)      ; 197 (0)           ; 249 (0)          ; 109 (0)         ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst                                                                                                                                                                                                                                                                        ; work         ;
;       |eth_tx_ctrl:eth_tx_ctrl_inst|                                    ; 409 (16)    ; 311          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 98 (6)       ; 161 (1)           ; 150 (9)          ; 83 (0)          ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst                                                                                                                                                                                                                                           ; work         ;
;          |eth_tx_fifo:eth_tx_fifo|                                      ; 393 (0)     ; 301          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (0)       ; 160 (0)           ; 141 (0)          ; 83 (0)          ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo                                                                                                                                                                                                                   ; work         ;
;             |dcfifo_mixed_inst_eth_tx_fifo:dcfifo|                      ; 393 (88)    ; 301          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (47)      ; 160 (19)          ; 141 (22)         ; 83 (33)         ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo                                                                                                                                                                              ; work         ;
;                |dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|                  ; 305 (0)     ; 260          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (0)       ; 141 (0)           ; 119 (0)          ; 50 (0)          ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst                                                                                                                                        ; work         ;
;                   |dcfifo:u_dcfifo_component|                           ; 305 (0)     ; 260          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (0)       ; 141 (0)           ; 119 (0)          ; 50 (0)          ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component                                                                                                              ; work         ;
;                      |dcfifo_nap1:auto_generated|                       ; 305 (69)    ; 260          ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (6)       ; 141 (21)          ; 119 (42)         ; 50 (24)         ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated                                                                                   ; work         ;
;                         |a_gray2bin_17b:read_side_gray_converter|       ; 3 (3)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_gray2bin_17b:read_side_gray_converter                                           ; work         ;
;                         |a_gray2bin_17b:write_side_gray_converter|      ; 3 (3)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_gray2bin_17b:write_side_gray_converter                                          ; work         ;
;                         |a_graycounter_036:read_counter_for_write|      ; 21 (21)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_036:read_counter_for_write                                          ; work         ;
;                         |a_graycounter_v26:rdptr_g|                     ; 25 (25)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:rdptr_g                                                         ; work         ;
;                         |a_graycounter_v26:wrptr_g|                     ; 21 (21)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:wrptr_g                                                         ; work         ;
;                         |alt_synch_pipe_2e8:read_sync_registers|        ; 36 (0)      ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers                                            ; work         ;
;                            |dffpipe_se9:dffpipe18|                      ; 36 (36)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers|dffpipe_se9:dffpipe18                      ; work         ;
;                         |alt_synch_pipe_3e8:write_sync_registers|       ; 36 (0)      ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers                                           ; work         ;
;                            |dffpipe_te9:dffpipe22|                      ; 36 (36)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 36 (36)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers|dffpipe_te9:dffpipe22                     ; work         ;
;                         |altsyncram_0961:fifo_ram|                      ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|altsyncram_0961:fifo_ram                                                          ; work         ;
;                         |cmpr_ns5:address_comparer|                     ; 7 (7)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|cmpr_ns5:address_comparer                                                         ; work         ;
;                         |cntr_dva:rdptr_b|                              ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 12 (12)         ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|cntr_dva:rdptr_b                                                                  ; work         ;
;                         |cntr_dva:wrptr_b|                              ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; 12 (12)         ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|cntr_dva:wrptr_b                                                                  ; work         ;
;                         |scfifo:output_channel|                         ; 60 (0)      ; 53           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 48 (0)            ; 5 (0)            ; 2 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel                                                             ; work         ;
;                            |a_fffifo:subfifo|                           ; 60 (3)      ; 53           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (3)        ; 48 (0)            ; 5 (0)            ; 2 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo                                            ; work         ;
;                               |a_fefifo:fifo_state|                     ; 7 (7)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state                        ; work         ;
;                               |lpm_counter:rd_ptr|                      ; 2 (0)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr                         ; work         ;
;                                  |cntr_qve:auto_generated|              ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated ; work         ;
;                               |lpm_ff:data_node[0][0]|                  ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]                     ; work         ;
;                               |lpm_ff:last_data_node[0]|                ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]                   ; work         ;
;                               |lpm_ff:last_data_node[1]|                ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]                   ; work         ;
;       |eth_udp_tx_gmii:eth_udp_tx_gmii_inst|                            ; 282 (216)   ; 135          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (113)    ; 36 (36)           ; 99 (67)          ; 26 (26)         ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst                                                                                                                                                                                                                                   ; work         ;
;          |crc32_d8:crc32_d8|                                            ; 66 (66)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 0 (0)      ; |edge_eye|eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8                                                                                                                                                                                                                 ; work         ;
;    |hdmi_top:hdmi_top_inst|                                             ; 198 (0)     ; 68           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 130 (0)      ; 17 (0)            ; 51 (0)           ; 47 (0)          ; 0 (0)      ; |edge_eye|hdmi_top:hdmi_top_inst                                                                                                                                                                                                                                                                      ; work         ;
;       |hdmi_i2c:hdmi_i2c_inst|                                          ; 108 (0)     ; 44           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (0)       ; 6 (0)             ; 38 (0)           ; 23 (0)          ; 0 (0)      ; |edge_eye|hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst                                                                                                                                                                                                                                               ; work         ;
;          |hdmi_cfg:hdmi_cfg_inst|                                       ; 26 (26)     ; 19           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 19 (19)          ; 15 (15)         ; 0 (0)      ; |edge_eye|hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_cfg:hdmi_cfg_inst                                                                                                                                                                                                                        ; work         ;
;          |hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|                             ; 82 (82)     ; 25           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (57)      ; 6 (6)             ; 19 (19)          ; 8 (8)           ; 0 (0)      ; |edge_eye|hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst                                                                                                                                                                                                              ; work         ;
;       |vga_ctrl:vga_ctrl_inst|                                          ; 90 (90)     ; 24           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (66)      ; 11 (11)           ; 13 (13)          ; 24 (24)         ; 0 (0)      ; |edge_eye|hdmi_top:hdmi_top_inst|vga_ctrl:vga_ctrl_inst                                                                                                                                                                                                                                               ; work         ;
;    |pixel_data_processor:pixel_data_processor_inst|                     ; 49 (49)     ; 35           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 19 (19)           ; 16 (16)          ; 13 (13)         ; 0 (0)      ; |edge_eye|pixel_data_processor:pixel_data_processor_inst                                                                                                                                                                                                                                              ; work         ;
;    |rgb2ycbcr:rgb2ycbcr_u0|                                             ; 214 (188)   ; 154          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (34)      ; 31 (31)           ; 123 (123)        ; 148 (148)       ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_mult:Mult1|                                                  ; 6 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                           ; 6 (6)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult3|                                                  ; 5 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                           ; 5 (5)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult4|                                                  ; 15 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4                                                                                                                                                                                                                                                       ; work         ;
;          |multcore:mult_core|                                           ; 15 (15)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                    ; work         ;
;    |sdram_top:sdram_top_inst|                                           ; 936 (0)     ; 640          ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 296 (0)      ; 285 (0)           ; 355 (0)          ; 139 (0)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst                                                                                                                                                                                                                                                                    ; work         ;
;       |fifo_ctrl:fifo_ctrl_inst|                                        ; 618 (82)    ; 484          ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 134 (47)     ; 247 (0)           ; 237 (35)         ; 94 (30)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                                                                                                                                           ; work         ;
;          |fifo_data:rd_fifo_data|                                       ; 252 (0)     ; 214          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (0)       ; 122 (0)           ; 92 (0)           ; 22 (0)          ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                                                                                                                                    ; work         ;
;             |dcfifo:dcfifo|                                             ; 252 (0)     ; 214          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (0)       ; 122 (0)           ; 92 (0)           ; 22 (0)          ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo                                                                                                                                                                                                      ; work         ;
;                |dcfifo_3fm1:auto_generated|                             ; 252 (38)    ; 214          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (5)       ; 122 (14)          ; 92 (19)          ; 22 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_v6b:write_side_gray_converter|            ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter                                                                                                                                  ; work         ;
;                   |a_graycounter_t26:rdptr_g|                           ; 21 (21)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g                                                                                                                                                 ; work         ;
;                   |a_graycounter_t26:wrptr_g|                           ; 18 (18)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g                                                                                                                                                 ; work         ;
;                   |a_graycounter_u26:read_counter_for_write|            ; 18 (18)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_0e8:read_sync_registers|              ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers                                                                                                                                    ; work         ;
;                      |dffpipe_qe9:dffpipe18|                            ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18                                                                                                              ; work         ;
;                   |alt_synch_pipe_1e8:write_sync_registers|             ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers                                                                                                                                   ; work         ;
;                      |dffpipe_re9:dffpipe22|                            ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22                                                                                                             ; work         ;
;                   |altsyncram_s861:fifo_ram|                            ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram                                                                                                                                                  ; work         ;
;                   |cmpr_ls5:address_comparer|                           ; 6 (6)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer                                                                                                                                                 ; work         ;
;                   |cntr_bva:wrptr_b|                                    ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b                                                                                                                                                          ; work         ;
;                   |scfifo:output_channel|                               ; 79 (0)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel                                                                                                                                                     ; work         ;
;                      |a_fffifo:subfifo|                                 ; 79 (3)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (3)       ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo                                                                                                                                    ; work         ;
;                         |a_fefifo:fifo_state|                           ; 10 (10)     ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                ; work         ;
;                         |lpm_counter:rd_ptr|                            ; 2 (0)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                 ; work         ;
;                            |cntr_qve:auto_generated|                    ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated                                                                                         ; work         ;
;                         |lpm_ff:data_node[0][0]|                        ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]                                                                                                             ; work         ;
;                         |lpm_ff:last_data_node[0]|                      ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                           ; work         ;
;                         |lpm_ff:last_data_node[1]|                      ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                           ; work         ;
;                         |lpm_ff:output_buffer|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                               ; work         ;
;          |fifo_data:wr_fifo_data|                                       ; 284 (0)     ; 235          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (0)       ; 125 (0)           ; 110 (0)          ; 42 (0)          ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                                                                                                                                    ; work         ;
;             |dcfifo:dcfifo|                                             ; 284 (0)     ; 235          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (0)       ; 125 (0)           ; 110 (0)          ; 42 (0)          ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo                                                                                                                                                                                                      ; work         ;
;                |dcfifo_3fm1:auto_generated|                             ; 284 (58)    ; 235          ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (14)      ; 125 (17)          ; 110 (27)         ; 42 (20)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_v6b:read_side_gray_converter|             ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter                                                                                                                                   ; work         ;
;                   |a_gray2bin_v6b:write_side_gray_converter|            ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter                                                                                                                                  ; work         ;
;                   |a_graycounter_t26:rdptr_g|                           ; 21 (21)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g                                                                                                                                                 ; work         ;
;                   |a_graycounter_t26:wrptr_g|                           ; 18 (18)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g                                                                                                                                                 ; work         ;
;                   |a_graycounter_u26:read_counter_for_write|            ; 18 (18)     ; 14           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_0e8:read_sync_registers|              ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers                                                                                                                                    ; work         ;
;                      |dffpipe_qe9:dffpipe18|                            ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18                                                                                                              ; work         ;
;                   |alt_synch_pipe_1e8:write_sync_registers|             ; 30 (0)      ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers                                                                                                                                   ; work         ;
;                      |dffpipe_re9:dffpipe22|                            ; 30 (30)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22                                                                                                             ; work         ;
;                   |altsyncram_s861:fifo_ram|                            ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram                                                                                                                                                  ; work         ;
;                   |cmpr_ls5:address_comparer|                           ; 6 (6)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer                                                                                                                                                 ; work         ;
;                   |cntr_bva:rdptr_b|                                    ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b                                                                                                                                                          ; work         ;
;                   |cntr_bva:wrptr_b|                                    ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b                                                                                                                                                          ; work         ;
;                   |scfifo:output_channel|                               ; 79 (0)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)       ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel                                                                                                                                                     ; work         ;
;                      |a_fffifo:subfifo|                                 ; 79 (3)      ; 69           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (3)       ; 48 (0)            ; 21 (0)           ; 2 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo                                                                                                                                    ; work         ;
;                         |a_fefifo:fifo_state|                           ; 10 (10)     ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                ; work         ;
;                         |lpm_counter:rd_ptr|                            ; 2 (0)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 2 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                 ; work         ;
;                            |cntr_qve:auto_generated|                    ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 2 (2)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated                                                                                         ; work         ;
;                         |lpm_ff:data_node[0][0]|                        ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]                                                                                                             ; work         ;
;                         |lpm_ff:last_data_node[0]|                      ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                           ; work         ;
;                         |lpm_ff:last_data_node[1]|                      ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                           ; work         ;
;                         |lpm_ff:output_buffer|                          ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                               ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                                      ; 318 (0)     ; 156          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 38 (0)            ; 118 (0)          ; 45 (0)          ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                                                                                                                                         ; work         ;
;          |sdram_a_ref:sdram_a_ref_inst|                                 ; 38 (38)     ; 25           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 23 (23)          ; 10 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                                                                                                                                            ; work         ;
;          |sdram_arbit:sdram_arbit_inst|                                 ; 46 (46)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                                                                                                                                            ; work         ;
;          |sdram_init:sdram_init_inst|                                   ; 65 (65)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 15 (15)           ; 19 (19)          ; 15 (15)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                                                                                                                                              ; work         ;
;          |sdram_read:sdram_read_inst|                                   ; 101 (101)   ; 53           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (48)      ; 18 (18)           ; 35 (35)          ; 10 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                                                                                                                                              ; work         ;
;          |sdram_write:sdram_write_inst|                                 ; 68 (68)     ; 37           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 3 (3)             ; 34 (34)          ; 10 (10)         ; 0 (0)      ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                                                                                                                                            ; work         ;
+-------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; Name                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+
; camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0|altsyncram_st71:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|altsyncram_0961:fifo_ram|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                                    ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM                                                                                         ; M4K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                    ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM                                                                                         ; M4K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state                                                                                                                                                                         ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; Name                ; state.STOP ; state.N_ACK ; state.RD_DATA ; state.ACK_5 ; state.SEND_RD_ADDR ; state.START_2 ; state.ACK_4 ; state.WR_DATA ; state.ACK_3 ; state.SEND_B_ADDR_L ; state.ACK_2 ; state.SEND_B_ADDR_H ; state.ACK_1 ; state.SEND_D_ADDR ; state.START_1 ; state.IDLE ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; state.IDLE          ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 0          ;
; state.START_1       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 1             ; 1          ;
; state.SEND_D_ADDR   ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 1                 ; 0             ; 1          ;
; state.ACK_1         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 1           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_H ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 1                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_2         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 1           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_L ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 1                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_3         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 1           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.WR_DATA       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 1             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_4         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 1           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.START_2       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 1             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_RD_ADDR  ; 0          ; 0           ; 0             ; 0           ; 1                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_5         ; 0          ; 0           ; 0             ; 1           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.RD_DATA       ; 0          ; 0           ; 1             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.N_ACK         ; 0          ; 1           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.STOP          ; 1          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state                                                                                            ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; Name                 ; read_state.RD_PRE ; read_state.RD_TRP ; read_state.RD_DATA ; read_state.RD_CL ; read_state.RD_TRCD ; read_state.RD_READ ; read_state.RD_ACTIVE ; read_state.RD_IDLE ; read_state.RD_END ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; read_state.RD_IDLE   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 0                  ; 0                 ;
; read_state.RD_ACTIVE ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 1                    ; 1                  ; 0                 ;
; read_state.RD_READ   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 1                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRCD   ; 0                 ; 0                 ; 0                  ; 0                ; 1                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_CL     ; 0                 ; 0                 ; 0                  ; 1                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_DATA   ; 0                 ; 0                 ; 1                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRP    ; 0                 ; 1                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_PRE    ; 1                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_END    ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 1                 ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state                                                                                ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; Name                  ; write_state.WR_TRP ; write_state.WR_END ; write_state.WR_PRE ; write_state.WR_DATA ; write_state.WR_TRCD ; write_state.WR_WRITE ; write_state.WR_ACTIVE ; write_state.WR_IDLE ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; write_state.WR_IDLE   ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ;
; write_state.WR_ACTIVE ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 1                     ; 1                   ;
; write_state.WR_WRITE  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                    ; 0                     ; 1                   ;
; write_state.WR_TRCD   ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_DATA   ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_PRE    ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_END    ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_TRP    ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state                                      ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; Name                 ; aref_state.AREF_END ; aref_state.AREF_TRF ; aref_state.AREF_TRP ; aref_state.AUTO_REF ; aref_state.AREF_PCHA ; aref_state.AREF_IDLE ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; aref_state.AREF_IDLE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ;
; aref_state.AREF_PCHA ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 1                    ;
; aref_state.AUTO_REF  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 1                    ;
; aref_state.AREF_TRP  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_TRF  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_END  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state ;
+-------------+------------+-------------+------------+-------------+----------------------------------------------+
; Name        ; state.READ ; state.WRITE ; state.AREF ; state.ARBIT ; state.IDLE                                   ;
+-------------+------------+-------------+------------+-------------+----------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0           ; 0                                            ;
; state.ARBIT ; 0          ; 0           ; 0          ; 1           ; 1                                            ;
; state.AREF  ; 0          ; 0           ; 1          ; 0           ; 1                                            ;
; state.WRITE ; 0          ; 1           ; 0          ; 0           ; 1                                            ;
; state.READ  ; 1          ; 0           ; 0          ; 0           ; 1                                            ;
+-------------+------------+-------------+------------+-------------+----------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state                                                                                   ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; init_state.INIT_TMRD ; init_state.INIT_END ; init_state.INIT_MRS ; init_state.INIT_TRF ; init_state.INIT_TRP ; init_state.INIT_AR ; init_state.INIT_PRE ; init_state.INIT_IDLE ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; init_state.INIT_IDLE ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                    ;
; init_state.INIT_PRE  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                    ;
; init_state.INIT_AR   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                    ;
; init_state.INIT_TRP  ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TRF  ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_MRS  ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_END  ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TMRD ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                              ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                        ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                        ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                        ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                              ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                        ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                        ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                        ;
+--------------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|curr_state                                                                                                                         ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; Name                     ; curr_state.TX_CRC ; curr_state.TX_FILL_DATA ; curr_state.TX_DATA ; curr_state.TX_UDP_HEADER ; curr_state.TX_IP_HEADER ; curr_state.TX_ETH_HEADER ; curr_state.TX_PREAMBLE ; curr_state.IDLE ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+
; curr_state.IDLE          ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 0               ;
; curr_state.TX_PREAMBLE   ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 1                      ; 1               ;
; curr_state.TX_ETH_HEADER ; 0                 ; 0                       ; 0                  ; 0                        ; 0                       ; 1                        ; 0                      ; 1               ;
; curr_state.TX_IP_HEADER  ; 0                 ; 0                       ; 0                  ; 0                        ; 1                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_UDP_HEADER ; 0                 ; 0                       ; 0                  ; 1                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_DATA       ; 0                 ; 0                       ; 1                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_FILL_DATA  ; 0                 ; 1                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
; curr_state.TX_CRC        ; 1                 ; 0                       ; 0                  ; 0                        ; 0                       ; 0                        ; 0                      ; 1               ;
+--------------------------+-------------------+-------------------------+--------------------+--------------------------+-------------------------+--------------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|curr_state                                   ;
+----------------------+-----------------+------------------+----------------------+---------------------+-----------------+
; Name                 ; curr_state.0000 ; curr_state.DELAY ; curr_state.WAIT_DONE ; curr_state.TX_START ; curr_state.IDLE ;
+----------------------+-----------------+------------------+----------------------+---------------------+-----------------+
; curr_state.0000      ; 0               ; 0                ; 0                    ; 0                   ; 0               ;
; curr_state.IDLE      ; 1               ; 0                ; 0                    ; 0                   ; 1               ;
; curr_state.TX_START  ; 1               ; 0                ; 0                    ; 1                   ; 0               ;
; curr_state.WAIT_DONE ; 1               ; 0                ; 1                    ; 0                   ; 0               ;
; curr_state.DELAY     ; 1               ; 1                ; 0                    ; 0                   ; 0               ;
+----------------------+-----------------+------------------+----------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|sm_emptyfull ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; state_middle ; state_full ; state_empty                                                                                                                                                                                                                                                      ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_empty  ; 0            ; 0          ; 0                                                                                                                                                                                                                                                                ;
; state_middle ; 1            ; 0          ; 1                                                                                                                                                                                                                                                                ;
; state_full   ; 0            ; 1          ; 1                                                                                                                                                                                                                                                                ;
+--------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |edge_eye|camera_init:camera_init_inst|state ;
+----------+----------+----------+-----------------------------+
; Name     ; state.00 ; state.10 ; state.01                    ;
+----------+----------+----------+-----------------------------+
; state.00 ; 0        ; 0        ; 0                           ;
; state.01 ; 1        ; 0        ; 1                           ;
; state.10 ; 1        ; 1        ; 0                           ;
+----------+----------+----------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|state                                                                             ;
+--------------------+----------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; Name               ; state.WAIT_DLY ; state.RD_REG_DONE ; state.WAIT_RD_DONE ; state.RD_REG ; state.WR_REG_DONE ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+--------------------+----------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; state.IDLE         ; 0              ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 0          ;
; state.WR_REG       ; 0              ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE ; 0              ; 0                 ; 0                  ; 0            ; 0                 ; 1                  ; 0            ; 1          ;
; state.WR_REG_DONE  ; 0              ; 0                 ; 0                  ; 0            ; 1                 ; 0                  ; 0            ; 1          ;
; state.RD_REG       ; 0              ; 0                 ; 0                  ; 1            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE ; 0              ; 0                 ; 1                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.RD_REG_DONE  ; 0              ; 1                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_DLY     ; 1              ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
+--------------------+----------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state               ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; Name            ; state.GEN_STO ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; state.IDLE      ; 0             ; 0             ; 0               ; 0             ; 0             ; 0             ; 0          ;
; state.GEN_STA   ; 0             ; 0             ; 0               ; 0             ; 0             ; 1             ; 1          ;
; state.WR_DATA   ; 0             ; 0             ; 0               ; 0             ; 1             ; 0             ; 1          ;
; state.RD_DATA   ; 0             ; 0             ; 0               ; 1             ; 0             ; 0             ; 1          ;
; state.CHECK_ACK ; 0             ; 0             ; 1               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_ACK   ; 0             ; 1             ; 0               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_STO   ; 1             ; 0             ; 0               ; 0             ; 0             ; 0             ; 1          ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                 ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                         ; Latch Enable Signal                                                                   ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------+
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|ack ; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|Equal4 ; yes                    ;
; Number of user-specified and inferred latches = 1                                  ;                                                                                       ;                        ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                      ;
+-----------------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                               ;   ;
+-----------------------------------------------------------------------------------------------+---+
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|sumb[1]~1   ;   ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|sumb[2]~2   ;   ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|sumb[12]~12 ;   ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|sumb[7]~7   ;   ;
; Number of logic cells representing combinational loops                                        ; 4 ;
+-----------------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[0]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_ba[0,1]                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[1..12]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[0]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[1,2,4,5]                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[0..5,8,17..23,25,27,30..32,34,36..47]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[2..18,20,22,24..29]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[0,2..18,20,22,24..29]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[0,3,5,11,13..15]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[0..2,4..6,10,11,13..15]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[0,2..8,10,12..15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[0,2]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[24..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|r_rdusedw_o[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[12..17]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[0..3]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cr_18b[15..17]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[15..17]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[1..3]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cb_18b[13..17]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[1..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[0..9]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; camera_init:camera_init_inst|i2c_dly_cnt_max[0..17,19..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[5..8,12..15]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[4..8,12..15]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[20..23]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[16,17]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[16,17]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[4]                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[5,6]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[5,6]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[5,6]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[5,6]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[10]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[10]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[0,1,3..6,8..11,13..16,18,19]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[3]                                                                                                                                                                                                    ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[44]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[44]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[45]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[45]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[46]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[46]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[2]                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[2]                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[7]                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[7]                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[12]                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[12]                                                                                                                                                                                       ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[17]                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum|suma[17]                                                                                                                                                                                       ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[1]                                                                                                                                                                                                      ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[1]                                                                                                                                                                                                      ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[3]                                                                                                                                                                                                      ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[3]                                                                                                                                                                                                      ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[9]                                                                                                                                                                                                      ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[9]                                                                                                                                                                                                      ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[11]                                                                                                                                                                                                     ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|udp_length_reg[11]                                                                                                                                                                                                     ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[1]                                                                                                                                                                                                    ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[1]                                                                                                                                                                                                    ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[2]                                                                                                                                                                                                    ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[2]                                                                                                                                                                                                    ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[4]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[4]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[4]                                                                                                                                                                                                    ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[4]                                                                                                                                                                                                    ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[9]                                                                                                                                                                                                    ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[9]                                                                                                                                                                                                    ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[11]                                                                                                                                                                                                   ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|IP_total_len_reg[11]                                                                                                                                                                                                   ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[1]                                                                                                                                                                                                     ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[1]                                                                                                                                                                                                     ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[9]                                                                                                                                                                                                     ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[9]                                                                                                                                                                                                     ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[11]                                                                                                                                                                                                    ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|data_length_reg[11]                                                                                                                                                                                                    ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[3]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[3]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[7]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[7]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[8]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[8]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[9]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[9]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[12]                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_port_reg[12]                                                                                                                                                                                                       ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[1]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[1]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[2]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[2]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[47]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[47]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[6]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[6]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[7]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[7]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[8]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[8]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[9]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[9]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[10]                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[10]                                                                                                                                                                                                       ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[12]                                                                                                                                                                                                       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_port_reg[12]                                                                                                                                                                                                       ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[1]                                                                                                                                                                                                          ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[1]                                                                                                                                                                                                          ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[19]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[19]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[21]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[21]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[23]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[23]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[30]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[30]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[31]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_ip_reg[31]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[0]                                                                                                                                                                                                          ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[0]                                                                                                                                                                                                          ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[1]                                                                                                                                                                                                          ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[1]                                                                                                                                                                                                          ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[19]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[19]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[21]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[21]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[23]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[23]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[30]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[30]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[31]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_ip_reg[31]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[6]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[6]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[7]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[7]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[9]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[9]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[10]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[10]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[11]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[11]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[12]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[12]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[13]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[13]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[14]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[14]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[15]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[15]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[16]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[16]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[24]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[24]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[26]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[26]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[28]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[28]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[29]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[29]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[33]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[33]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[35]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|src_mac_reg[35]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[0]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[0]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[1]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[1]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[2]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[2]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[3]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[3]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[4]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[4]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[5]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[5]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[6]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[6]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[7]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[7]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[8]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[8]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[9]                                                                                                                                                                                                         ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[9]                                                                                                                                                                                                         ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[10]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[10]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[11]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[11]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[12]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[12]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[13]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[13]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[14]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[14]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[15]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[15]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[16]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[16]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[17]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[17]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[18]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[18]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[19]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[19]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[20]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[20]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[21]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[21]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[22]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[22]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[23]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[23]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[24]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[24]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[25]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[25]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[26]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[26]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[27]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[27]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[28]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[28]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[29]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[29]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[30]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[30]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[31]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[31]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[32]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[32]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[33]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[33]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[34]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[34]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[35]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[35]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[36]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[36]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[37]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[37]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[38]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[38]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[39]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[39]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[40]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[40]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[41]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[41]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[42]                                                                                                                                                                                                        ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[42]                                                                                                                                                                                                        ; Merged with eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|dst_mac_reg[43]                                                                                                                                                                                                        ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[2]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[1]                                                                                                                                                                                                                                      ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[1]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[4]                                                                                                                                                                                                                                           ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[4]                                                                                                                                                                                                                                           ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[4]                                                                                                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|wr_ack_dly                                                                                                                                                                                                                     ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en                                                                                                                                                                                     ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[0]                                                                                                                                                                                        ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                                                                                                                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[3,6..12]                                                                                                                                                                                ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                                                                                                                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0..7]                                                                                                                                                                                                            ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]                                                                                                                                                                                                               ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0..7]                                                                                                                                                                                                            ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]                                                                                                                                                                                                               ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[9]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[8]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[7]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[6]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[5]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[4]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[3]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[2]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[1]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe5a[0]                                                                                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[15]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[14]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[13]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[12]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[11]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[10]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[9]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[8]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[15]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[14]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[13]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[12]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[11]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[10]                                                                                         ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[9]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[8]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]                                                                                          ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0]                                                                                          ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]                                                                                          ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[15] ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[14] ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[13] ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[12] ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[11] ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[10] ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[9]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[8]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[7]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[6]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[5]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[4]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[3]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[2]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[1]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]  ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]|dffs[0]  ; Merged with eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]  ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[17]                                                                                                                                                                                                                                     ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[16]                                                                                                                                                                                                                                     ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[17]                                                                                                                                                                                                                                     ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[16]                                                                                                                                                                                                                                     ;
; camera_init:camera_init_inst|i2c_control:i2c_control|Cmd[5]                                                                                                                                                                                                                      ; Merged with camera_init:camera_init_inst|i2c_control:i2c_control|Cmd[2]                                                                                                                                                                                                                      ;
; camera_init:camera_init_inst|i2c_control:i2c_control|cnt[4..7]                                                                                                                                                                                                                   ; Merged with camera_init:camera_init_inst|i2c_control:i2c_control|cnt[3]                                                                                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cr_18b[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cb_18b[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[0]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cr_18b[2]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[2]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cb_18b[3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cb_18b[2]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cb_18b[1]                                                                                                                                                                                                                                      ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cb_18b[1]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[4]                                                                                                                                                                                                                                      ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[4]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[1]                                                                                                                                                                                                                                      ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[1]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cr_18b[1]                                                                                                                                                                                                                                      ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[7]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[4]                                                                                                                                                                                                                                      ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[16]                                                                                                                                                                                                                                     ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[15]                                                                                                                                                                                                                                     ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[16]                                                                                                                                                                                                                                     ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[15]                                                                                                                                                                                                                                     ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[1,2]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[16,17]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[1,2]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[16,17]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[3]                                                                                                                                                                                                                                      ; Merged with rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cr_18b[3]                                                                                                                                                                                                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[0..8]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; camera_init:camera_init_inst|i2c_control:i2c_control|cnt[3]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; camera_init:camera_init_inst|i2c_control:i2c_control|Cmd[4]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state~4                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state~5                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state~6                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state~7                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~4                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~5                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~6                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~4                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~5                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~6                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~7                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~4                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~5                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~6                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state~18                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.SEND_B_ADDR_H                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.START_2                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.ACK_2                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.ACK_5                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.RD_DATA                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.N_ACK                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; DVP_Capture:DVP_Capture_inst|Hcount[1..12]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en                                                                                                                                                                                         ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF                                                                                                                                                                                      ;
; Total Number of Removed Registers = 554                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.SEND_B_ADDR_H ; Stuck at GND              ; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.ACK_2,       ;
;                                                                                                    ; due to stuck port data_in ; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.ACK_5,       ;
;                                                                                                    ;                           ; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.RD_DATA,     ;
;                                                                                                    ;                           ; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.N_ACK        ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cr_18b[0]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[0], rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[1],                   ;
;                                                                                                    ; due to stuck port data_in ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[2]                                                            ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[0]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[0], rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[1],                   ;
;                                                                                                    ; due to stuck port data_in ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[2]                                                            ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cr_18b[0]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[16], rgb2ycbcr:rgb2ycbcr_u0|add_cr_1_18b[17]                  ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_g_for_cb_18b[15]                                                       ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[16], rgb2ycbcr:rgb2ycbcr_u0|add_cb_1_18b[17]                  ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[0]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[0]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[0]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[0]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[1]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[1]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[2]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[2]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[3]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[3]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[1]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[1]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[2]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[2]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[3]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[3]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[5]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[5]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_b_for_cb_18b[6]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cb_0_18b[6]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[5]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[5]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; rgb2ycbcr:rgb2ycbcr_u0|mult_r_for_cr_18b[6]                                                        ; Stuck at GND              ; rgb2ycbcr:rgb2ycbcr_u0|add_cr_0_18b[6]                                                            ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; camera_init:camera_init_inst|i2c_control:i2c_control|cnt[3]                                        ; Stuck at GND              ; camera_init:camera_init_inst|i2c_control:i2c_control|Cmd[4]                                       ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.START_2       ; Stuck at GND              ; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|state.SEND_RD_ADDR ;
;                                                                                                    ; due to stuck port data_in ;                                                                                                   ;
+----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4244  ;
; Number of registers using Synchronous Clear  ; 207   ;
; Number of registers using Synchronous Load   ; 54    ;
; Number of registers using Asynchronous Clear ; 1516  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3225  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]                                                                                                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]                                                                                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]                                                                                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]                                                                                                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]                                                                                                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]                                                                                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]                                                                                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]                                                                                                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]                                                                                                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]                                                                                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]                                                                                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]                                                                                                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                                                                                          ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]                                                                                                                                                          ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]                                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                                                                                                          ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]                                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                                                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]                                                                                                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]                                                                                                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]                                                                                                                                                    ; 2       ;
; hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|i2c_clk                                                                                                                                                             ; 36      ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[15]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[23]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[31]                                                                                                                                                       ; 8       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[7]                                                                                                                                                        ; 3       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[22]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[14]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[30]                                                                                                                                                       ; 7       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[6]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[13]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[21]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[29]                                                                                                                                                       ; 9       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[5]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[20]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[12]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[28]                                                                                                                                                       ; 7       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[4]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[11]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[19]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[27]                                                                                                                                                       ; 6       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[3]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[18]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[10]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[26]                                                                                                                                                       ; 5       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[2]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[9]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[17]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[25]                                                                                                                                                       ; 5       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[1]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[16]                                                                                                                                                       ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[8]                                                                                                                                                        ; 2       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[24]                                                                                                                                                       ; 6       ;
; eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[0]                                                                                                                                                        ; 2       ;
; camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o                                                                                                                                                        ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0                                                                                         ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0                                                                                         ; 1       ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:wrptr_g|sub_parity12a0 ; 1       ;
; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:rdptr_g|sub_parity12a0 ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0                                                                          ; 1       ;
; Boxing:Boxing_inst|edg_down_d1[9]                                                                                                                                                                                                                  ; 3       ;
; Boxing:Boxing_inst|edg_right_d1[9]                                                                                                                                                                                                                 ; 3       ;
; Boxing:Boxing_inst|edg_left[10]                                                                                                                                                                                                                    ; 2       ;
; Boxing:Boxing_inst|edg_left_d1[8]                                                                                                                                                                                                                  ; 2       ;
; Boxing:Boxing_inst|edg_up[9]                                                                                                                                                                                                                       ; 2       ;
; Boxing:Boxing_inst|edg_up_d1[8]                                                                                                                                                                                                                    ; 2       ;
; Boxing:Boxing_inst|edg_down_d1[7]                                                                                                                                                                                                                  ; 3       ;
; Boxing:Boxing_inst|edg_right_d1[7]                                                                                                                                                                                                                 ; 3       ;
; Boxing:Boxing_inst|edg_left[7]                                                                                                                                                                                                                     ; 2       ;
; Boxing:Boxing_inst|edg_left_d1[6]                                                                                                                                                                                                                  ; 2       ;
; Boxing:Boxing_inst|edg_up[7]                                                                                                                                                                                                                       ; 2       ;
; Boxing:Boxing_inst|edg_up_d1[6]                                                                                                                                                                                                                    ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0                                                                          ; 1       ;
; Boxing:Boxing_inst|edg_left[6]                                                                                                                                                                                                                     ; 2       ;
; Boxing:Boxing_inst|edg_left_d1[5]                                                                                                                                                                                                                  ; 2       ;
; Boxing:Boxing_inst|edg_up[6]                                                                                                                                                                                                                       ; 2       ;
; Total number of inverted registers = 114*                                                                                                                                                                                                          ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                            ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+
; Register Name                                                                          ; Megafunction                                                                            ; Type ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+
; camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|q[0..23] ; camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|rom_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|r_fifo_rcnt[7]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |edge_eye|hdmi_top:hdmi_top_inst|vga_ctrl:vga_ctrl_inst|cnt_v[10]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |edge_eye|Boxing:Boxing_inst|post_cmos_data[13]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |edge_eye|pixel_data_processor:pixel_data_processor_inst|pixel_data[4]                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |edge_eye|Boxing:Boxing_inst|v_cnt[5]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |edge_eye|DVP_Capture:DVP_Capture_inst|Vcount[0]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_eye|bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |edge_eye|hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|cnt_bit[1]                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |edge_eye|camera_init:camera_init_inst|cnt[0]                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |edge_eye|eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|gmii_txd_renewcrc[0]                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|r_rdusedw_o_ff[12]                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |edge_eye|eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|r_fifo_rdata[0]                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |edge_eye|Boxing:Boxing_inst|edg_left[9]                                                                                                                                                         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |edge_eye|Boxing:Boxing_inst|edg_right[5]                                                                                                                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |edge_eye|Boxing:Boxing_inst|edg_down[1]                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |edge_eye|Boxing:Boxing_inst|edg_up[10]                                                                                                                                                          ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]                                                                                                                    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|Cmd[0]                                                                                                                            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|Cmd[1]                                                                                                                            ;
; 33:1               ; 8 bits    ; 176 LEs       ; 32 LEs               ; 144 LEs                ; Yes        ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|Tx_DATA[4]                                                                                                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |edge_eye|eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8|crc_result_o[6]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |edge_eye|Boxing:Boxing_inst|edg_left[6]                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |edge_eye|Boxing:Boxing_inst|edg_up[2]                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                                           ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]                                                                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20                                                                                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |edge_eye|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6                                                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |edge_eye|camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Selector11                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                               ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:rdptr_g ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_036:read_counter_for_write ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity15a0                                                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity14                                                                                                                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:wrptr_g ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|altsyncram_0961:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                               ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers|dffpipe_se9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                                                                                ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                                                                                 ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers|dffpipe_te9:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity15a0                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity14                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity15a0                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity14                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                        ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                         ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0|altsyncram_st71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |edge_eye            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; IMAGE_WIDTH    ; 1280                                             ; Signed Integer  ;
; IMAGE_HEIGHT   ; 720                                              ; Signed Integer  ;
; DST_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; SRC_MAC        ; 000000000000101000110101000000011111111011000000 ; Unsigned Binary ;
; DST_IP         ; 11000000101010000000000000000011                 ; Unsigned Binary ;
; SRC_IP         ; 11000000101010000000000000000010                 ; Unsigned Binary ;
; DST_PORT       ; 0001011111010110                                 ; Unsigned Binary ;
; SRC_PORT       ; 0001001110001000                                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------+
; Parameter Name                ; Value             ; Type                             ;
+-------------------------------+-------------------+----------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                          ;
; PLL_TYPE                      ; Enhanced          ; Untyped                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                          ;
; LOCK_LOW                      ; 1                 ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                          ;
; SKIP_VCO                      ; OFF               ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                          ;
; BANDWIDTH                     ; 0                 ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 20                ; Signed Integer                   ;
; CLK4_MULTIPLY_BY              ; 20                ; Signed Integer                   ;
; CLK3_MULTIPLY_BY              ; 20                ; Signed Integer                   ;
; CLK2_MULTIPLY_BY              ; 20                ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 20                ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 20                ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 20                ; Signed Integer                   ;
; CLK4_DIVIDE_BY                ; 42                ; Signed Integer                   ;
; CLK3_DIVIDE_BY                ; 20                ; Signed Integer                   ;
; CLK2_DIVIDE_BY                ; 40                ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 8                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 8                 ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; VCO_MIN                       ; 0                 ; Untyped                          ;
; VCO_MAX                       ; 0                 ; Untyped                          ;
; VCO_CENTER                    ; 0                 ; Untyped                          ;
; PFD_MIN                       ; 0                 ; Untyped                          ;
; PFD_MAX                       ; 0                 ; Untyped                          ;
; M_INITIAL                     ; 0                 ; Untyped                          ;
; M                             ; 0                 ; Untyped                          ;
; N                             ; 1                 ; Untyped                          ;
; M2                            ; 1                 ; Untyped                          ;
; N2                            ; 1                 ; Untyped                          ;
; SS                            ; 1                 ; Untyped                          ;
; C0_HIGH                       ; 0                 ; Untyped                          ;
; C1_HIGH                       ; 0                 ; Untyped                          ;
; C2_HIGH                       ; 0                 ; Untyped                          ;
; C3_HIGH                       ; 0                 ; Untyped                          ;
; C4_HIGH                       ; 0                 ; Untyped                          ;
; C5_HIGH                       ; 0                 ; Untyped                          ;
; C6_HIGH                       ; 0                 ; Untyped                          ;
; C7_HIGH                       ; 0                 ; Untyped                          ;
; C8_HIGH                       ; 0                 ; Untyped                          ;
; C9_HIGH                       ; 0                 ; Untyped                          ;
; C0_LOW                        ; 0                 ; Untyped                          ;
; C1_LOW                        ; 0                 ; Untyped                          ;
; C2_LOW                        ; 0                 ; Untyped                          ;
; C3_LOW                        ; 0                 ; Untyped                          ;
; C4_LOW                        ; 0                 ; Untyped                          ;
; C5_LOW                        ; 0                 ; Untyped                          ;
; C6_LOW                        ; 0                 ; Untyped                          ;
; C7_LOW                        ; 0                 ; Untyped                          ;
; C8_LOW                        ; 0                 ; Untyped                          ;
; C9_LOW                        ; 0                 ; Untyped                          ;
; C0_INITIAL                    ; 0                 ; Untyped                          ;
; C1_INITIAL                    ; 0                 ; Untyped                          ;
; C2_INITIAL                    ; 0                 ; Untyped                          ;
; C3_INITIAL                    ; 0                 ; Untyped                          ;
; C4_INITIAL                    ; 0                 ; Untyped                          ;
; C5_INITIAL                    ; 0                 ; Untyped                          ;
; C6_INITIAL                    ; 0                 ; Untyped                          ;
; C7_INITIAL                    ; 0                 ; Untyped                          ;
; C8_INITIAL                    ; 0                 ; Untyped                          ;
; C9_INITIAL                    ; 0                 ; Untyped                          ;
; C0_MODE                       ; BYPASS            ; Untyped                          ;
; C1_MODE                       ; BYPASS            ; Untyped                          ;
; C2_MODE                       ; BYPASS            ; Untyped                          ;
; C3_MODE                       ; BYPASS            ; Untyped                          ;
; C4_MODE                       ; BYPASS            ; Untyped                          ;
; C5_MODE                       ; BYPASS            ; Untyped                          ;
; C6_MODE                       ; BYPASS            ; Untyped                          ;
; C7_MODE                       ; BYPASS            ; Untyped                          ;
; C8_MODE                       ; BYPASS            ; Untyped                          ;
; C9_MODE                       ; BYPASS            ; Untyped                          ;
; C0_PH                         ; 0                 ; Untyped                          ;
; C1_PH                         ; 0                 ; Untyped                          ;
; C2_PH                         ; 0                 ; Untyped                          ;
; C3_PH                         ; 0                 ; Untyped                          ;
; C4_PH                         ; 0                 ; Untyped                          ;
; C5_PH                         ; 0                 ; Untyped                          ;
; C6_PH                         ; 0                 ; Untyped                          ;
; C7_PH                         ; 0                 ; Untyped                          ;
; C8_PH                         ; 0                 ; Untyped                          ;
; C9_PH                         ; 0                 ; Untyped                          ;
; L0_HIGH                       ; 1                 ; Untyped                          ;
; L1_HIGH                       ; 1                 ; Untyped                          ;
; G0_HIGH                       ; 1                 ; Untyped                          ;
; G1_HIGH                       ; 1                 ; Untyped                          ;
; G2_HIGH                       ; 1                 ; Untyped                          ;
; G3_HIGH                       ; 1                 ; Untyped                          ;
; E0_HIGH                       ; 1                 ; Untyped                          ;
; E1_HIGH                       ; 1                 ; Untyped                          ;
; E2_HIGH                       ; 1                 ; Untyped                          ;
; E3_HIGH                       ; 1                 ; Untyped                          ;
; L0_LOW                        ; 1                 ; Untyped                          ;
; L1_LOW                        ; 1                 ; Untyped                          ;
; G0_LOW                        ; 1                 ; Untyped                          ;
; G1_LOW                        ; 1                 ; Untyped                          ;
; G2_LOW                        ; 1                 ; Untyped                          ;
; G3_LOW                        ; 1                 ; Untyped                          ;
; E0_LOW                        ; 1                 ; Untyped                          ;
; E1_LOW                        ; 1                 ; Untyped                          ;
; E2_LOW                        ; 1                 ; Untyped                          ;
; E3_LOW                        ; 1                 ; Untyped                          ;
; L0_INITIAL                    ; 1                 ; Untyped                          ;
; L1_INITIAL                    ; 1                 ; Untyped                          ;
; G0_INITIAL                    ; 1                 ; Untyped                          ;
; G1_INITIAL                    ; 1                 ; Untyped                          ;
; G2_INITIAL                    ; 1                 ; Untyped                          ;
; G3_INITIAL                    ; 1                 ; Untyped                          ;
; E0_INITIAL                    ; 1                 ; Untyped                          ;
; E1_INITIAL                    ; 1                 ; Untyped                          ;
; E2_INITIAL                    ; 1                 ; Untyped                          ;
; E3_INITIAL                    ; 1                 ; Untyped                          ;
; L0_MODE                       ; BYPASS            ; Untyped                          ;
; L1_MODE                       ; BYPASS            ; Untyped                          ;
; G0_MODE                       ; BYPASS            ; Untyped                          ;
; G1_MODE                       ; BYPASS            ; Untyped                          ;
; G2_MODE                       ; BYPASS            ; Untyped                          ;
; G3_MODE                       ; BYPASS            ; Untyped                          ;
; E0_MODE                       ; BYPASS            ; Untyped                          ;
; E1_MODE                       ; BYPASS            ; Untyped                          ;
; E2_MODE                       ; BYPASS            ; Untyped                          ;
; E3_MODE                       ; BYPASS            ; Untyped                          ;
; L0_PH                         ; 0                 ; Untyped                          ;
; L1_PH                         ; 0                 ; Untyped                          ;
; G0_PH                         ; 0                 ; Untyped                          ;
; G1_PH                         ; 0                 ; Untyped                          ;
; G2_PH                         ; 0                 ; Untyped                          ;
; G3_PH                         ; 0                 ; Untyped                          ;
; E0_PH                         ; 0                 ; Untyped                          ;
; E1_PH                         ; 0                 ; Untyped                          ;
; E2_PH                         ; 0                 ; Untyped                          ;
; E3_PH                         ; 0                 ; Untyped                          ;
; M_PH                          ; 0                 ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; eHiChip6           ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK5                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                          ;
; DEVICE_FAMILY                 ; eHiChip6           ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                   ;
+-------------------------------+-------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen2:clk_gen2_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------+
; Parameter Name                ; Value             ; Type                                    ;
+-------------------------------+-------------------+-----------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                                 ;
; PLL_TYPE                      ; Enhanced          ; Untyped                                 ;
; LPM_HINT                      ; UNUSED            ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                 ;
; LOCK_HIGH                     ; 1                 ; Untyped                                 ;
; LOCK_LOW                      ; 1                 ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                 ;
; SKIP_VCO                      ; OFF               ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                 ;
; BANDWIDTH                     ; 0                 ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 24                ; Signed Integer                          ;
; CLK4_MULTIPLY_BY              ; 24                ; Signed Integer                          ;
; CLK3_MULTIPLY_BY              ; 24                ; Signed Integer                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Untyped                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 24                ; Signed Integer                          ;
; CLK4_DIVIDE_BY                ; 16                ; Signed Integer                          ;
; CLK3_DIVIDE_BY                ; 50                ; Signed Integer                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Untyped                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Signed Integer                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                 ;
; VCO_MIN                       ; 0                 ; Untyped                                 ;
; VCO_MAX                       ; 0                 ; Untyped                                 ;
; VCO_CENTER                    ; 0                 ; Untyped                                 ;
; PFD_MIN                       ; 0                 ; Untyped                                 ;
; PFD_MAX                       ; 0                 ; Untyped                                 ;
; M_INITIAL                     ; 0                 ; Untyped                                 ;
; M                             ; 0                 ; Untyped                                 ;
; N                             ; 1                 ; Untyped                                 ;
; M2                            ; 1                 ; Untyped                                 ;
; N2                            ; 1                 ; Untyped                                 ;
; SS                            ; 1                 ; Untyped                                 ;
; C0_HIGH                       ; 0                 ; Untyped                                 ;
; C1_HIGH                       ; 0                 ; Untyped                                 ;
; C2_HIGH                       ; 0                 ; Untyped                                 ;
; C3_HIGH                       ; 0                 ; Untyped                                 ;
; C4_HIGH                       ; 0                 ; Untyped                                 ;
; C5_HIGH                       ; 0                 ; Untyped                                 ;
; C6_HIGH                       ; 0                 ; Untyped                                 ;
; C7_HIGH                       ; 0                 ; Untyped                                 ;
; C8_HIGH                       ; 0                 ; Untyped                                 ;
; C9_HIGH                       ; 0                 ; Untyped                                 ;
; C0_LOW                        ; 0                 ; Untyped                                 ;
; C1_LOW                        ; 0                 ; Untyped                                 ;
; C2_LOW                        ; 0                 ; Untyped                                 ;
; C3_LOW                        ; 0                 ; Untyped                                 ;
; C4_LOW                        ; 0                 ; Untyped                                 ;
; C5_LOW                        ; 0                 ; Untyped                                 ;
; C6_LOW                        ; 0                 ; Untyped                                 ;
; C7_LOW                        ; 0                 ; Untyped                                 ;
; C8_LOW                        ; 0                 ; Untyped                                 ;
; C9_LOW                        ; 0                 ; Untyped                                 ;
; C0_INITIAL                    ; 0                 ; Untyped                                 ;
; C1_INITIAL                    ; 0                 ; Untyped                                 ;
; C2_INITIAL                    ; 0                 ; Untyped                                 ;
; C3_INITIAL                    ; 0                 ; Untyped                                 ;
; C4_INITIAL                    ; 0                 ; Untyped                                 ;
; C5_INITIAL                    ; 0                 ; Untyped                                 ;
; C6_INITIAL                    ; 0                 ; Untyped                                 ;
; C7_INITIAL                    ; 0                 ; Untyped                                 ;
; C8_INITIAL                    ; 0                 ; Untyped                                 ;
; C9_INITIAL                    ; 0                 ; Untyped                                 ;
; C0_MODE                       ; BYPASS            ; Untyped                                 ;
; C1_MODE                       ; BYPASS            ; Untyped                                 ;
; C2_MODE                       ; BYPASS            ; Untyped                                 ;
; C3_MODE                       ; BYPASS            ; Untyped                                 ;
; C4_MODE                       ; BYPASS            ; Untyped                                 ;
; C5_MODE                       ; BYPASS            ; Untyped                                 ;
; C6_MODE                       ; BYPASS            ; Untyped                                 ;
; C7_MODE                       ; BYPASS            ; Untyped                                 ;
; C8_MODE                       ; BYPASS            ; Untyped                                 ;
; C9_MODE                       ; BYPASS            ; Untyped                                 ;
; C0_PH                         ; 0                 ; Untyped                                 ;
; C1_PH                         ; 0                 ; Untyped                                 ;
; C2_PH                         ; 0                 ; Untyped                                 ;
; C3_PH                         ; 0                 ; Untyped                                 ;
; C4_PH                         ; 0                 ; Untyped                                 ;
; C5_PH                         ; 0                 ; Untyped                                 ;
; C6_PH                         ; 0                 ; Untyped                                 ;
; C7_PH                         ; 0                 ; Untyped                                 ;
; C8_PH                         ; 0                 ; Untyped                                 ;
; C9_PH                         ; 0                 ; Untyped                                 ;
; L0_HIGH                       ; 1                 ; Untyped                                 ;
; L1_HIGH                       ; 1                 ; Untyped                                 ;
; G0_HIGH                       ; 1                 ; Untyped                                 ;
; G1_HIGH                       ; 1                 ; Untyped                                 ;
; G2_HIGH                       ; 1                 ; Untyped                                 ;
; G3_HIGH                       ; 1                 ; Untyped                                 ;
; E0_HIGH                       ; 1                 ; Untyped                                 ;
; E1_HIGH                       ; 1                 ; Untyped                                 ;
; E2_HIGH                       ; 1                 ; Untyped                                 ;
; E3_HIGH                       ; 1                 ; Untyped                                 ;
; L0_LOW                        ; 1                 ; Untyped                                 ;
; L1_LOW                        ; 1                 ; Untyped                                 ;
; G0_LOW                        ; 1                 ; Untyped                                 ;
; G1_LOW                        ; 1                 ; Untyped                                 ;
; G2_LOW                        ; 1                 ; Untyped                                 ;
; G3_LOW                        ; 1                 ; Untyped                                 ;
; E0_LOW                        ; 1                 ; Untyped                                 ;
; E1_LOW                        ; 1                 ; Untyped                                 ;
; E2_LOW                        ; 1                 ; Untyped                                 ;
; E3_LOW                        ; 1                 ; Untyped                                 ;
; L0_INITIAL                    ; 1                 ; Untyped                                 ;
; L1_INITIAL                    ; 1                 ; Untyped                                 ;
; G0_INITIAL                    ; 1                 ; Untyped                                 ;
; G1_INITIAL                    ; 1                 ; Untyped                                 ;
; G2_INITIAL                    ; 1                 ; Untyped                                 ;
; G3_INITIAL                    ; 1                 ; Untyped                                 ;
; E0_INITIAL                    ; 1                 ; Untyped                                 ;
; E1_INITIAL                    ; 1                 ; Untyped                                 ;
; E2_INITIAL                    ; 1                 ; Untyped                                 ;
; E3_INITIAL                    ; 1                 ; Untyped                                 ;
; L0_MODE                       ; BYPASS            ; Untyped                                 ;
; L1_MODE                       ; BYPASS            ; Untyped                                 ;
; G0_MODE                       ; BYPASS            ; Untyped                                 ;
; G1_MODE                       ; BYPASS            ; Untyped                                 ;
; G2_MODE                       ; BYPASS            ; Untyped                                 ;
; G3_MODE                       ; BYPASS            ; Untyped                                 ;
; E0_MODE                       ; BYPASS            ; Untyped                                 ;
; E1_MODE                       ; BYPASS            ; Untyped                                 ;
; E2_MODE                       ; BYPASS            ; Untyped                                 ;
; E3_MODE                       ; BYPASS            ; Untyped                                 ;
; L0_PH                         ; 0                 ; Untyped                                 ;
; L1_PH                         ; 0                 ; Untyped                                 ;
; G0_PH                         ; 0                 ; Untyped                                 ;
; G1_PH                         ; 0                 ; Untyped                                 ;
; G2_PH                         ; 0                 ; Untyped                                 ;
; G3_PH                         ; 0                 ; Untyped                                 ;
; E0_PH                         ; 0                 ; Untyped                                 ;
; E1_PH                         ; 0                 ; Untyped                                 ;
; E2_PH                         ; 0                 ; Untyped                                 ;
; E3_PH                         ; 0                 ; Untyped                                 ;
; M_PH                          ; 0                 ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; eHiChip6           ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK0                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                 ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                 ;
; PORT_CLK5                     ; PORT_USED         ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                 ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                 ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                 ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                 ;
; DEVICE_FAMILY                 ; eHiChip6           ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                          ;
+-------------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init_inst ;
+-----------------+--------+------------------------------------------------+
; Parameter Name  ; Value  ; Type                                           ;
+-----------------+--------+------------------------------------------------+
; CAMERA_TYPE     ; ov5640 ; String                                         ;
; IMAGE_TYPE      ; 0      ; Signed Integer                                 ;
; IMAGE_WIDTH     ; 1280   ; Signed Integer                                 ;
; IMAGE_HEIGHT    ; 720    ; Signed Integer                                 ;
; IMAGE_FLIP_EN   ; 1      ; Signed Integer                                 ;
; IMAGE_MIRROR_EN ; 1      ; Signed Integer                                 ;
+-----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 24    ; Signed Integer                                                                                   ;
; ADDR_WIDTH      ; 8     ; Signed Integer                                                                                   ;
; IMAGE_WIDTH     ; 1280  ; Signed Integer                                                                                   ;
; IMAGE_HEIGHT    ; 720   ; Signed Integer                                                                                   ;
; IMAGE_FLIP_EN   ; 1     ; Signed Integer                                                                                   ;
; IMAGE_MIRROR_EN ; 1     ; Signed Integer                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init_inst|i2c_control:i2c_control ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                        ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift ;
+----------------+----------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                              ;
+----------------+----------+---------------------------------------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                                                    ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                                                    ;
+----------------+----------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb2ycbcr:rgb2ycbcr_u0 ;
+----------------+--------------------+-------------------------------+
; Parameter Name ; Value              ; Type                          ;
+----------------+--------------------+-------------------------------+
; para_0183_10b  ; 0000101111         ; Unsigned Binary               ;
; para_0614_10b  ; 0010011101         ; Unsigned Binary               ;
; para_0062_10b  ; 0000010000         ; Unsigned Binary               ;
; para_0101_10b  ; 0000011010         ; Unsigned Binary               ;
; para_0338_10b  ; 0001010110         ; Unsigned Binary               ;
; para_0439_10b  ; 0001110000         ; Unsigned Binary               ;
; para_0399_10b  ; 0001100110         ; Unsigned Binary               ;
; para_0040_10b  ; 0000001010         ; Unsigned Binary               ;
; para_16_18b    ; 000001000000000000 ; Unsigned Binary               ;
; para_128_18b   ; 001000000000000000 ; Unsigned Binary               ;
+----------------+--------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_erosion:bit_erosion_inst ;
+----------------+--------------+-------------------------------------------+
; Parameter Name ; Value        ; Type                                      ;
+----------------+--------------+-------------------------------------------+
; IMG_HDISP      ; 010100000000 ; Unsigned Binary                           ;
; IMG_VDISP      ; 001011010000 ; Unsigned Binary                           ;
+----------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit ;
+----------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                                      ;
+----------------+--------------+-----------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 010100000000 ; Unsigned Binary                                                                                           ;
; IMG_VDISP      ; 001011010000 ; Unsigned Binary                                                                                           ;
+----------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1280  ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_dilation:bit_dilation_inst ;
+----------------+--------------+---------------------------------------------+
; Parameter Name ; Value        ; Type                                        ;
+----------------+--------------+---------------------------------------------+
; IMG_HDISP      ; 010100000000 ; Unsigned Binary                             ;
; IMG_VDISP      ; 001011010000 ; Unsigned Binary                             ;
+----------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_dilation:bit_dilation_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit ;
+----------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                                        ;
+----------------+--------------+-------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 010100000000 ; Unsigned Binary                                                                                             ;
; IMG_VDISP      ; 001011010000 ; Unsigned Binary                                                                                             ;
+----------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_dilation:bit_dilation_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1280  ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Boxing:Boxing_inst ;
+----------------+--------------+---------------------------------+
; Parameter Name ; Value        ; Type                            ;
+----------------+--------------+---------------------------------+
; IMG_Width      ; 010100000000 ; Unsigned Binary                 ;
; IMG_High       ; 001011010000 ; Unsigned Binary                 ;
+----------------+--------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst                      ;
+-------------------+--------------------------------------------------+-----------------+
; Parameter Name    ; Value                                            ; Type            ;
+-------------------+--------------------------------------------------+-----------------+
; IMAGE_WIDTH       ; 1280                                             ; Signed Integer  ;
; PAYLOAD_DATA_BYTE ; 2                                                ; Signed Integer  ;
; PAYLOAD_LENGTH    ; 1281                                             ; Signed Integer  ;
; DST_MAC           ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; SRC_MAC           ; 000000000000101000110101000000011111111011000000 ; Unsigned Binary ;
; DST_IP            ; 11000000101010000000000000000011                 ; Unsigned Binary ;
; SRC_IP            ; 11000000101010000000000000000010                 ; Unsigned Binary ;
; DST_PORT          ; 0001011111010110                                 ; Unsigned Binary ;
; SRC_PORT          ; 0001001110001000                                 ; Unsigned Binary ;
+-------------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst ;
+-------------------+-------+--------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                               ;
+-------------------+-------+--------------------------------------------------------------------+
; PAYLOAD_DATA_BYTE ; 2     ; Signed Integer                                                     ;
; PAYLOAD_LENGTH    ; 1281  ; Signed Integer                                                     ;
+-------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo ;
+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value              ; Type                                                                                                         ;
+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; lpm_wr_gre_rd           ; 1                  ; Signed Integer                                                                                               ;
; lpm_wr_rd_div           ; 2                  ; Signed Integer                                                                                               ;
; lpm_width_large         ; 16                 ; Signed Integer                                                                                               ;
; lpm_widthu_large        ; 12                 ; Signed Integer                                                                                               ;
; lpm_numwords_large      ; 4096               ; Signed Integer                                                                                               ;
; intended_device_family  ; eHiChip6            ; String                                                                                                       ;
; lpm_width               ; 16                 ; Signed Integer                                                                                               ;
; lpm_widthu              ; 12                 ; Signed Integer                                                                                               ;
; lpm_width_rd            ; 8                  ; Signed Integer                                                                                               ;
; lpm_widthu_rd           ; 13                 ; Signed Integer                                                                                               ;
; lpm_numwords            ; 4096               ; Signed Integer                                                                                               ;
; lpm_type                ; dcfifo             ; String                                                                                                       ;
; lpm_hint                ; RAM_BLOCK_TYPE=M4K ; String                                                                                                       ;
; add_ram_output_register ; ON                 ; String                                                                                                       ;
; clocks_are_synchronized ; FALSE              ; String                                                                                                       ;
; lpm_showahead           ; ON                 ; String                                                                                                       ;
; overflow_checking       ; ON                 ; String                                                                                                       ;
; underflow_checking      ; ON                 ; String                                                                                                       ;
; use_eab                 ; ON                 ; String                                                                                                       ;
+-------------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst ;
+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value              ; Type                                                                                                                                               ;
+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; add_ram_output_register ; ON                 ; String                                                                                                                                             ;
; clocks_are_synchronized ; FALSE              ; String                                                                                                                                             ;
; lpm_numwords            ; 4096               ; Signed Integer                                                                                                                                     ;
; lpm_showahead           ; ON                 ; String                                                                                                                                             ;
; lpm_hint                ; RAM_BLOCK_TYPE=M4K ; String                                                                                                                                             ;
; lpm_type                ; dcfifo             ; String                                                                                                                                             ;
; lpm_width               ; 16                 ; Signed Integer                                                                                                                                     ;
; lpm_widthu              ; 12                 ; Signed Integer                                                                                                                                     ;
; overflow_checking       ; ON                 ; String                                                                                                                                             ;
; underflow_checking      ; ON                 ; String                                                                                                                                             ;
; use_eab                 ; ON                 ; String                                                                                                                                             ;
+-------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                      ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                                                                                                      ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY           ; eHiChip6     ; Untyped                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_nap1 ; Untyped                                                                                                                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel ;
+-------------------------+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                                                                                                                     ;
+-------------------------+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; lpm_width               ; 16      ; Untyped                                                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 3       ; Untyped                                                                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 2       ; Untyped                                                                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON      ; Untyped                                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON      ; Untyped                                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                                                                                                                  ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; eHiChip6 ; Untyped                                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                                                                                                                  ;
+-------------------------+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst ;
+----------------+------------------+--------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                               ;
+----------------+------------------+--------------------------------------------------------------------+
; ETH_type       ; 0000100000000000 ; Unsigned Binary                                                    ;
; IP_ver         ; 0100             ; Unsigned Binary                                                    ;
; IP_hdr_len     ; 0101             ; Unsigned Binary                                                    ;
; IP_tos         ; 00000000         ; Unsigned Binary                                                    ;
; IP_id          ; 0000000000000000 ; Unsigned Binary                                                    ;
; IP_rsv         ; 0                ; Unsigned Binary                                                    ;
; IP_df          ; 0                ; Unsigned Binary                                                    ;
; IP_mf          ; 0                ; Unsigned Binary                                                    ;
; IP_frag_offset ; 0000000000000    ; Unsigned Binary                                                    ;
; IP_ttl         ; 01000000         ; Unsigned Binary                                                    ;
; IP_protocol    ; 00010001         ; Unsigned Binary                                                    ;
+----------------+------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; eHiChip6     ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_3fm1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                             ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 16      ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS            ; 3       ; Untyped                                                                                                                                          ;
; LPM_WIDTHU              ; 2       ; Untyped                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON      ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; eHiChip6 ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                          ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; eHiChip6     ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_3fm1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value   ; Type                                                                                                                                             ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON      ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF     ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON      ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF     ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 16      ; Untyped                                                                                                                                          ;
; LPM_NUMWORDS            ; 3       ; Untyped                                                                                                                                          ;
; LPM_WIDTHU              ; 2       ; Untyped                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF     ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON      ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON      ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF     ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; ON      ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0       ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0       ; Untyped                                                                                                                                          ;
; USE_EAB                 ; OFF     ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; eHiChip6 ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5       ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; NOTHING ; Untyped                                                                                                                                          ;
+-------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; T_POWER        ; 100111000100000 ; Unsigned Binary                                                                          ;
; P_CHARGE       ; 0010            ; Unsigned Binary                                                                          ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                          ;
; NOP            ; 0111            ; Unsigned Binary                                                                          ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                          ;
; INIT_IDLE      ; 000             ; Unsigned Binary                                                                          ;
; INIT_PRE       ; 001             ; Unsigned Binary                                                                          ;
; INIT_TRP       ; 011             ; Unsigned Binary                                                                          ;
; INIT_AR        ; 010             ; Unsigned Binary                                                                          ;
; INIT_TRF       ; 100             ; Unsigned Binary                                                                          ;
; INIT_MRS       ; 101             ; Unsigned Binary                                                                          ;
; INIT_TMRD      ; 111             ; Unsigned Binary                                                                          ;
; INIT_END       ; 110             ; Unsigned Binary                                                                          ;
; TRP_CLK        ; 010             ; Unsigned Binary                                                                          ;
; TRC_CLK        ; 111             ; Unsigned Binary                                                                          ;
; TMRD_CLK       ; 011             ; Unsigned Binary                                                                          ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                                      ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                                      ;
; AREF           ; 00100 ; Unsigned Binary                                                                                      ;
; WRITE          ; 01000 ; Unsigned Binary                                                                                      ;
; READ           ; 10000 ; Unsigned Binary                                                                                      ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; CNT_REF_MAX    ; 1011101101 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 010        ; Unsigned Binary                                                                                 ;
; TRC_CLK        ; 111        ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
; A_REF          ; 0001       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; AREF_IDLE      ; 000        ; Unsigned Binary                                                                                 ;
; AREF_PCHA      ; 001        ; Unsigned Binary                                                                                 ;
; AREF_TRP       ; 011        ; Unsigned Binary                                                                                 ;
; AUTO_REF       ; 010        ; Unsigned Binary                                                                                 ;
; AREF_TRF       ; 100        ; Unsigned Binary                                                                                 ;
; AREF_END       ; 101        ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000011 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 0000000011 ; Unsigned Binary                                                                                 ;
; WR_IDLE        ; 0000       ; Unsigned Binary                                                                                 ;
; WR_ACTIVE      ; 0001       ; Unsigned Binary                                                                                 ;
; WR_TRCD        ; 0011       ; Unsigned Binary                                                                                 ;
; WR_WRITE       ; 0010       ; Unsigned Binary                                                                                 ;
; WR_DATA        ; 0100       ; Unsigned Binary                                                                                 ;
; WR_PRE         ; 0101       ; Unsigned Binary                                                                                 ;
; WR_TRP         ; 0111       ; Unsigned Binary                                                                                 ;
; WR_END         ; 0110       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                                 ;
; WRITE          ; 0100       ; Unsigned Binary                                                                                 ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                          ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000011 ; Unsigned Binary                                                                               ;
; TCL_CLK        ; 0000000100 ; Unsigned Binary                                                                               ;
; TRP_CLK        ; 0000000011 ; Unsigned Binary                                                                               ;
; RD_IDLE        ; 0000       ; Unsigned Binary                                                                               ;
; RD_ACTIVE      ; 0001       ; Unsigned Binary                                                                               ;
; RD_TRCD        ; 0011       ; Unsigned Binary                                                                               ;
; RD_READ        ; 0010       ; Unsigned Binary                                                                               ;
; RD_CL          ; 0100       ; Unsigned Binary                                                                               ;
; RD_DATA        ; 0101       ; Unsigned Binary                                                                               ;
; RD_PRE         ; 0111       ; Unsigned Binary                                                                               ;
; RD_TRP         ; 0110       ; Unsigned Binary                                                                               ;
; RD_END         ; 1100       ; Unsigned Binary                                                                               ;
; NOP            ; 0111       ; Unsigned Binary                                                                               ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                               ;
; READ           ; 0101       ; Unsigned Binary                                                                               ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                               ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                               ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|vga_ctrl:vga_ctrl_inst ;
+----------------+--------------+------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                       ;
+----------------+--------------+------------------------------------------------------------+
; H_SYNC         ; 000000101000 ; Unsigned Binary                                            ;
; H_BACK         ; 000011011100 ; Unsigned Binary                                            ;
; H_LEFT         ; 000000000000 ; Unsigned Binary                                            ;
; H_VALID        ; 010100000000 ; Unsigned Binary                                            ;
; H_RIGHT        ; 000000000000 ; Unsigned Binary                                            ;
; H_FRONT        ; 000001101110 ; Unsigned Binary                                            ;
; H_TOTAL        ; 011001110010 ; Unsigned Binary                                            ;
; V_SYNC         ; 000000000101 ; Unsigned Binary                                            ;
; V_BACK         ; 000000010100 ; Unsigned Binary                                            ;
; V_TOP          ; 000000000000 ; Unsigned Binary                                            ;
; V_VALID        ; 001011010000 ; Unsigned Binary                                            ;
; V_BOTTOM       ; 000000000000 ; Unsigned Binary                                            ;
; V_FRONT        ; 000000000101 ; Unsigned Binary                                            ;
; V_TOTAL        ; 001011101110 ; Unsigned Binary                                            ;
+----------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst ;
+----------------+----------------------------+----------------------------------------------+
; Parameter Name ; Value                      ; Type                                         ;
+----------------+----------------------------+----------------------------------------------+
; BIT_CTRL       ; 0                          ; Unsigned Binary                              ;
; CLK_FREQ       ; 01011111010111100001000000 ; Unsigned Binary                              ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                              ;
+----------------+----------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst ;
+----------------+----------------------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                          ;
+----------------+----------------------------+-------------------------------------------------------------------------------+
; SYS_CLK_FREQ   ; 01011111010111100001000000 ; Unsigned Binary                                                               ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary                                                               ;
+----------------+----------------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_cfg:hdmi_cfg_inst ;
+----------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                ;
+----------------+------------+-------------------------------------------------------------------------------------+
; REG_NUM        ; 0001010    ; Unsigned Binary                                                                     ;
; CNT_WAIT_MAX   ; 1111111111 ; Unsigned Binary                                                                     ;
+----------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0 ;
+------------------------------------+---------------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                                   ; Type                                                 ;
+------------------------------------+---------------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                                                     ; Untyped                                              ;
; WIDTH_A                            ; 24                                                      ; Untyped                                              ;
; WIDTHAD_A                          ; 8                                                       ; Untyped                                              ;
; NUMWORDS_A                         ; 256                                                     ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped                                              ;
; WIDTH_B                            ; 1                                                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                                       ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                              ;
; INIT_FILE                          ; db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; eHiChip6                                                 ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_st71                                         ; Untyped                                              ;
+------------------------------------+---------------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 8        ; Untyped                    ;
; LPM_WIDTHB                                     ; 7        ; Untyped                    ;
; LPM_WIDTHP                                     ; 15       ; Untyped                    ;
; LPM_WIDTHR                                     ; 15       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; eHiChip6  ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 8        ; Untyped                    ;
; LPM_WIDTHB                                     ; 5        ; Untyped                    ;
; LPM_WIDTHP                                     ; 13       ; Untyped                    ;
; LPM_WIDTHR                                     ; 13       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; eHiChip6  ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 8        ; Untyped                    ;
; LPM_WIDTHB                                     ; 7        ; Untyped                    ;
; LPM_WIDTHP                                     ; 15       ; Untyped                    ;
; LPM_WIDTHR                                     ; 15       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                    ;
; DEVICE_FAMILY                                  ; eHiChip6  ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; clk_gen:clk_gen|altpll:altpll_component        ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                ;
;     -- PLL_TYPE               ; Enhanced                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; clk_gen2:clk_gen2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                ;
;     -- PLL_TYPE               ; Enhanced                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                              ;
; Entity Instance            ; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 4096                                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo                                                                                         ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo                                                                                         ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                               ;
; Entity Instance            ; eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 3                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                             ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel                                                                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 3                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                             ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel                                                                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                    ;
;     -- lpm_width           ; 16                                                                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 3                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                             ;
;     -- USE_EAB             ; OFF                                                                                                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                  ;
; Entity Instance                           ; camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 3                                     ;
; Entity Instance                       ; rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 8                                     ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 15                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 13                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 8                                     ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 15                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst" ;
+----------+--------+----------+-----------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------+
; wr_en    ; Input  ; Info     ; Stuck at VCC                                                                ;
; rd_en    ; Input  ; Info     ; Explicitly unconnected                                                      ;
; addr_num ; Input  ; Info     ; Stuck at GND                                                                ;
; rd_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
+----------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst"                                                                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wr_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_wr_e_addr[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_wr_e_addr[23..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[16..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_wr_e_addr[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; wr_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wr_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_rd_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_rd_e_addr[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sdram_rd_e_addr[23..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[16..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sdram_rd_e_addr[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_fifo_num             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; read_valid              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; pingpang_en             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; init_end                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum" ;
+-------------------+-------+----------+------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                ;
+-------------------+-------+----------+------------------------------------------------------------------------+
; IP_ver[1..0]      ; Input ; Info     ; Stuck at GND                                                           ;
; IP_ver[3]         ; Input ; Info     ; Stuck at GND                                                           ;
; IP_ver[2]         ; Input ; Info     ; Stuck at VCC                                                           ;
; IP_hdr_len[3]     ; Input ; Info     ; Stuck at GND                                                           ;
; IP_hdr_len[2]     ; Input ; Info     ; Stuck at VCC                                                           ;
; IP_hdr_len[1]     ; Input ; Info     ; Stuck at GND                                                           ;
; IP_hdr_len[0]     ; Input ; Info     ; Stuck at VCC                                                           ;
; IP_tos            ; Input ; Info     ; Stuck at GND                                                           ;
; IP_id             ; Input ; Info     ; Stuck at GND                                                           ;
; IP_rsv            ; Input ; Info     ; Stuck at GND                                                           ;
; IP_df             ; Input ; Info     ; Stuck at GND                                                           ;
; IP_mf             ; Input ; Info     ; Stuck at GND                                                           ;
; IP_frag_offset    ; Input ; Info     ; Stuck at GND                                                           ;
; IP_ttl[5..0]      ; Input ; Info     ; Stuck at GND                                                           ;
; IP_ttl[7]         ; Input ; Info     ; Stuck at GND                                                           ;
; IP_ttl[6]         ; Input ; Info     ; Stuck at VCC                                                           ;
; IP_protocol[7..5] ; Input ; Info     ; Stuck at GND                                                           ;
; IP_protocol[3..1] ; Input ; Info     ; Stuck at GND                                                           ;
; IP_protocol[4]    ; Input ; Info     ; Stuck at VCC                                                           ;
; IP_protocol[0]    ; Input ; Info     ; Stuck at VCC                                                           ;
+-------------------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst"                                                                                                                                        ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dst_mac             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[29..28]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[16..9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[7..6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[47..36]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[32..30]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[23..17]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[5..0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[35]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[34]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[33]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[27]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[26]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[25]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_mac[24]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_mac[8]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_ip[31..30]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_ip[1..0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_ip[29..24]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_ip[18..2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_ip[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_ip[22]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_ip[21]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_ip[20]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_ip[19]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_ip[31..30]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_ip[29..24]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_ip[18..2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_ip[23]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_ip[22]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_ip[21]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_ip[20]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_ip[19]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_ip[1]           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_ip[0]           ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_port[10..6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_port[2..1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_port[15..13]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_port[12]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_port[11]        ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_port[5]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_port[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; dst_port[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dst_port[0]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_port[9..7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_port[15..13]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_port[11..10]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_port[6..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_port[2..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; src_port[12]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; src_port[3]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; data_length         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_length[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_length[8..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_length[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; data_length[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; data_length[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; data_length[1]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; data_length[0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; wrempty ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo"                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Boxing:Boxing_inst"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit_dilation:bit_dilation_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit_dilation:bit_dilation_inst"                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_frame_clken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_img_Bit     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb2ycbcr:rgb2ycbcr_u0"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_r_8b[2..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_g_8b[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_b_8b[2..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_y_8b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DVP_Capture:DVP_Capture_inst"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ImageState ; Output ; Info     ; Explicitly unconnected                                                              ;
; Xaddr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_init:camera_init_inst|i2c_control:i2c_control"                                                                                                                                         ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdreg_req       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdreg_req[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; addr_mode       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rddata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; device_id[6..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_init:camera_init_inst"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Init_Done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_gen:clk_gen"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running eLinx 64-Bit Analysis & Synthesis
    Info: Version 3.0 
    Info: Copyright (C) 2006-2024 eHiWay Corporation. All rights reserved.
    Info: Your use of eHiWay Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the eHiWay Program License 
    Info: Subscription Agreement, eHiWay MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by eHiWay and sold by 
    Info: eHiWay or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue May 20 16:10:47 2025
Info: Command: ehiway_map --read_settings_files=on --write_settings_files=off edge_eye
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/ov5640_init_table_jpeg.v
    Info (12023): Found entity 1: ov5640_init_table_jpeg
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/edge_eye.v
    Info (12023): Found entity 1: edge_eye
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/crc32_d8.v
    Info (12023): Found entity 1: crc32_d8
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/hdmi_cfg.v
    Info (12023): Found entity 1: hdmi_cfg
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/gray_shift.v
    Info (12023): Found entity 1: gray_shift
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/eth_top.v
    Info (12023): Found entity 1: eth_top
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/i2c_bit_shift.v
    Info (12023): Found entity 1: i2c_bit_shift
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/dvp_capture.v
    Info (12023): Found entity 1: DVP_Capture
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/hdmi_i2c.v
    Info (12023): Found entity 1: hdmi_i2c
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/hdmi_i2c_ctrl.v
    Info (12023): Found entity 1: hdmi_i2c_ctrl
Warning (10335): Unrecognized synthesis attribute "IOB" at edge_eye.srcs/sources_1/new/eth_udp_tx_gmii.v(64)
Warning (10335): Unrecognized synthesis attribute "IOB" at edge_eye.srcs/sources_1/new/eth_udp_tx_gmii.v(65)
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/eth_udp_tx_gmii.v
    Info (12023): Found entity 1: eth_udp_tx_gmii
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/ov7725_init_table_rgb.v
    Info (12023): Found entity 1: ov7725_init_table_rgb
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.v
    Info (12023): Found entity 1: eth_tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/bit_erosion.v
    Info (12023): Found entity 1: bit_erosion
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/boxing.v
    Info (12023): Found entity 1: Boxing
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/hdmi_top.v
    Info (12023): Found entity 1: hdmi_top
Info (12021): Found 2 design units, including 2 entities, in source file edge_eye.srcs/sources_1/ip/eth_tx_fifo/dcfifo_mixed_inst_eth_tx_fifo.v
    Info (12023): Found entity 1: dcfifo_mixed_inst_eth_tx_fifo
    Info (12023): Found entity 2: dcfifo_inst_eth_tx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/i2c_control.v
    Info (12023): Found entity 1: i2c_control
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/bit_dilation.v
    Info (12023): Found entity 1: bit_dilation
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_init.v
    Info (12023): Found entity 1: sdram_init
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/fifo_ctrl.v
    Info (12023): Found entity 1: fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 2 design units, including 2 entities, in source file e:/elinx3.0/bin/ip/gui/temp/edge_eye/eth_tx_fifo/dcfifo_mixed_inst.v
    Info (12023): Found entity 1: dcfifo_mixed_inst
    Info (12023): Found entity 2: dcfifo_inst
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/eth_tx_ctrl.v
    Info (12023): Found entity 1: eth_tx_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_arbit.v
    Info (12023): Found entity 1: sdram_arbit
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/rgb2ycbcr.v
    Info (12023): Found entity 1: rgb2ycbcr
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/camera_init.v
    Info (12023): Found entity 1: camera_init
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/ov5640_init_table_rgb.v
    Info (12023): Found entity 1: ov5640_init_table_rgb
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_write.v
    Info (12023): Found entity 1: sdram_write
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_read.v
    Info (12023): Found entity 1: sdram_read
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/ip/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/ip/fifo_data/fifo_data.v
    Info (12023): Found entity 1: fifo_data
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/line_shift_ram_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_1Bit
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/ip/clk_gen2/clk_gen2.v
    Info (12023): Found entity 1: clk_gen2
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/pixel_data_processor.v
    Info (12023): Found entity 1: pixel_data_processor
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/vipmod_matrix_generate_3x3_1bit.v
    Info (12023): Found entity 1: VIPMOD_Matrix_Generate_3X3_1Bit
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/ip_checksum.v
    Info (12023): Found entity 1: ip_checksum
Info (12021): Found 1 design units, including 1 entities, in source file edge_eye.srcs/sources_1/new/sdram_a_ref.v
    Info (12023): Found entity 1: sdram_a_ref
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(233): created implicit net for "is_skin"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(256): created implicit net for "post1_frame_vsync"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(257): created implicit net for "post1_frame_href"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(258): created implicit net for "post1_frame_clken"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(259): created implicit net for "post1_img_Bit"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(280): created implicit net for "post2_frame_vsync"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(281): created implicit net for "post2_frame_href"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(282): created implicit net for "post2_frame_clken"
Warning (10236): Verilog HDL Implicit Net warning at edge_eye.v(283): created implicit net for "post2_img_Bit"
Warning (10222): Verilog HDL Parameter Declaration warning at hdmi_i2c_ctrl.v(48): Parameter Declaration in module "hdmi_i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at hdmi_i2c_ctrl.v(50): Parameter Declaration in module "hdmi_i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at hdmi_i2c_ctrl.v(67): Parameter Declaration in module "hdmi_i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "edge_eye" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at edge_eye.v(127): object "sys_init_done" assigned a value but never read
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen|altpll:altpll_component"
Warning (287013): Variable or input pin "configupdate" is defined but never used.
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:clk_gen|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "20"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "20"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "40"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "20"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "20"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "20"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "42"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "20"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "clk5_divide_by" = "20"
    Info (12134): Parameter "clk5_duty_cycle" = "50"
    Info (12134): Parameter "clk5_multiply_by" = "20"
    Info (12134): Parameter "clk5_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_USED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "eHiChip6"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "Enhanced"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "clk_gen2" for hierarchy "clk_gen2:clk_gen2_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen2:clk_gen2_inst|altpll:altpll_component"
Warning (287013): Variable or input pin "configupdate" is defined but never used.
Info (12130): Elaborated megafunction instantiation "clk_gen2:clk_gen2_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen2:clk_gen2_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "24"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "16"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "24"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "clk5_divide_by" = "24"
    Info (12134): Parameter "clk5_duty_cycle" = "50"
    Info (12134): Parameter "clk5_multiply_by" = "24"
    Info (12134): Parameter "clk5_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
    Info (12134): Parameter "port_clk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_USED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "eHiChip6"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "Enhanced"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "camera_init" for hierarchy "camera_init:camera_init_inst"
Info (12128): Elaborating entity "ov5640_init_table_rgb" for hierarchy "camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst"
Warning (10030): Net "rom.data_a" at ov5640_init_table_rgb.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at ov5640_init_table_rgb.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at ov5640_init_table_rgb.v(43) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "i2c_control" for hierarchy "camera_init:camera_init_inst|i2c_control:i2c_control"
Info (12128): Elaborating entity "i2c_bit_shift" for hierarchy "camera_init:camera_init_inst|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift"
Info (12128): Elaborating entity "DVP_Capture" for hierarchy "DVP_Capture:DVP_Capture_inst"
Info (12128): Elaborating entity "rgb2ycbcr" for hierarchy "rgb2ycbcr:rgb2ycbcr_u0"
Info (12128): Elaborating entity "bit_erosion" for hierarchy "bit_erosion:bit_erosion_inst"
Info (12128): Elaborating entity "VIPMOD_Matrix_Generate_3X3_1Bit" for hierarchy "bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit"
Info (12128): Elaborating entity "Line_Shift_RAM_1Bit" for hierarchy "bit_erosion:bit_erosion_inst|VIPMOD_Matrix_Generate_3X3_1Bit:VIPMOD_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:Line_Shift_RAM_1Bit"
Warning (10036): Verilog HDL or VHDL warning at Line_Shift_RAM_1Bit.v(37): object "write_ptr" assigned a value but never read
Info (12128): Elaborating entity "bit_dilation" for hierarchy "bit_dilation:bit_dilation_inst"
Info (12128): Elaborating entity "Boxing" for hierarchy "Boxing:Boxing_inst"
Warning (10036): Verilog HDL or VHDL warning at Boxing.v(57): object "per_frame_clken_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Boxing.v(58): object "per_img_data_r" assigned a value but never read
Info (12128): Elaborating entity "pixel_data_processor" for hierarchy "pixel_data_processor:pixel_data_processor_inst"
Info (12128): Elaborating entity "eth_top" for hierarchy "eth_top:eth_top_inst"
Info (12128): Elaborating entity "eth_tx_ctrl" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at eth_tx_ctrl.v(96): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "eth_tx_fifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_inst_eth_tx_fifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo"
Warning (10230): Verilog HDL assignment warning at dcfifo_mixed_inst_eth_tx_fifo.v(165): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at dcfifo_mixed_inst_eth_tx_fifo.v(197): truncated value with size 15 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at dcfifo_mixed_inst_eth_tx_fifo.v(214): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at dcfifo_mixed_inst_eth_tx_fifo.v(218): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "dcfifo_inst_eth_tx_fifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component"
Info (12130): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component"
Info (12133): Instantiated megafunction "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nap1.tdf
    Info (12023): Found entity 1: dcfifo_nap1
Info (12128): Elaborating entity "dcfifo_nap1" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_17b.tdf
    Info (12023): Found entity 1: a_gray2bin_17b
Info (12128): Elaborating entity "a_gray2bin_17b" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_gray2bin_17b:read_side_gray_converter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_v26.tdf
    Info (12023): Found entity 1: a_graycounter_v26
Info (12128): Elaborating entity "a_graycounter_v26" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_v26:rdptr_g"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_036.tdf
    Info (12023): Found entity 1: a_graycounter_036
Info (12128): Elaborating entity "a_graycounter_036" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|a_graycounter_036:read_counter_for_write"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0961.tdf
    Info (12023): Found entity 1: altsyncram_0961
Info (12128): Elaborating entity "altsyncram_0961" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|altsyncram_0961:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_2e8:read_sync_registers|dffpipe_se9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|alt_synch_pipe_3e8:write_sync_registers|dffpipe_te9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n0c.tdf
    Info (12023): Found entity 1: add_sub_n0c
Info (12128): Elaborating entity "add_sub_n0c" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|add_sub_n0c:rdusedw_subtractor"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ns5.tdf
    Info (12023): Found entity 1: cmpr_ns5
Info (12128): Elaborating entity "cmpr_ns5" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|cmpr_ns5:address_comparer"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ui8.tdf
    Info (12023): Found entity 1: cmpr_ui8
Info (12128): Elaborating entity "cmpr_ui8" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|cmpr_ui8:wrempty_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dva.tdf
    Info (12023): Found entity 1: cntr_dva
Info (12128): Elaborating entity "cntr_dva" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|cntr_dva:rdptr_b"
Info (12128): Elaborating entity "scfifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12130): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12133): Instantiated megafunction "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel" with the following parameter:
    Info (12134): Parameter "ADD_RAM_OUTPUT_REGISTER" = "ON"
    Info (12134): Parameter "LPM_NUMWORDS" = "3"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "ON"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHU" = "2"
    Info (12134): Parameter "OVERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "UNDERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "USE_EAB" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][1]", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rhc.tdf
    Info (12023): Found entity 1: mux_rhc
Info (12128): Elaborating entity "mux_rhc" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_rhc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qve.tdf
    Info (12023): Found entity 1: cntr_qve
Info (12128): Elaborating entity "cntr_qve" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_04g.tdf
    Info (12023): Found entity 1: cmpr_04g
Info (12128): Elaborating entity "cmpr_04g" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_04g:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "eth_top:eth_top_inst|eth_tx_ctrl:eth_tx_ctrl_inst|eth_tx_fifo:eth_tx_fifo|dcfifo_mixed_inst_eth_tx_fifo:dcfifo|dcfifo_inst_eth_tx_fifo:u_dcfifo_inst|dcfifo:u_dcfifo_component|dcfifo_nap1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "eth_udp_tx_gmii" for hierarchy "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst"
Warning (10230): Verilog HDL assignment warning at eth_udp_tx_gmii.v(317): truncated value with size 5 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at eth_udp_tx_gmii.v(321): truncated value with size 5 to match size of target (2)
Info (12128): Elaborating entity "ip_checksum" for hierarchy "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|ip_checksum:ip_checksum"
Info (12128): Elaborating entity "crc32_d8" for hierarchy "eth_top:eth_top_inst|eth_udp_tx_gmii:eth_udp_tx_gmii_inst|crc32_d8:crc32_d8"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst"
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst"
Info (12128): Elaborating entity "fifo_data" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "eHiChip6"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3fm1.tdf
    Info (12023): Found entity 1: dcfifo_3fm1
Info (12128): Elaborating entity "dcfifo_3fm1" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_v6b.tdf
    Info (12023): Found entity 1: a_gray2bin_v6b
Info (12128): Elaborating entity "a_gray2bin_v6b" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t26.tdf
    Info (12023): Found entity 1: a_graycounter_t26
Info (12128): Elaborating entity "a_graycounter_t26" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u26.tdf
    Info (12023): Found entity 1: a_graycounter_u26
Info (12128): Elaborating entity "a_graycounter_u26" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s861.tdf
    Info (12023): Found entity 1: altsyncram_s861
Info (12128): Elaborating entity "altsyncram_s861" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l0c.tdf
    Info (12023): Found entity 1: add_sub_l0c
Info (12128): Elaborating entity "add_sub_l0c" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|add_sub_l0c:rdusedw_subtractor"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls5.tdf
    Info (12023): Found entity 1: cmpr_ls5
Info (12128): Elaborating entity "cmpr_ls5" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_si8.tdf
    Info (12023): Found entity 1: cmpr_si8
Info (12128): Elaborating entity "cmpr_si8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_si8:wrempty_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bva.tdf
    Info (12023): Found entity 1: cntr_bva
Info (12128): Elaborating entity "cntr_bva" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b"
Info (12128): Elaborating entity "scfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel" with the following parameter:
    Info (12134): Parameter "ADD_RAM_OUTPUT_REGISTER" = "ON"
    Info (12134): Parameter "LPM_NUMWORDS" = "3"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "OFF"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHU" = "2"
    Info (12134): Parameter "OVERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "UNDERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "USE_EAB" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo", which is child of megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst"
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"
Info (10264): Verilog HDL Case Statement information at sdram_init.v(160): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_arbit" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"
Info (10264): Verilog HDL Case Statement information at sdram_arbit.v(146): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_a_ref" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"
Info (10264): Verilog HDL Case Statement information at sdram_a_ref.v(157): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"
Info (10264): Verilog HDL Case Statement information at sdram_write.v(142): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"
Info (10264): Verilog HDL Case Statement information at sdram_read.v(152): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_read.v(173): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "hdmi_top" for hierarchy "hdmi_top:hdmi_top_inst"
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "hdmi_top:hdmi_top_inst|vga_ctrl:vga_ctrl_inst"
Info (12128): Elaborating entity "hdmi_i2c" for hierarchy "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst"
Info (12128): Elaborating entity "hdmi_i2c_ctrl" for hierarchy "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at hdmi_i2c_ctrl.v(235): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at hdmi_i2c_ctrl.v(235): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct
Warning (10027): Verilog HDL or VHDL warning at the hdmi_i2c_ctrl.v(296): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at hdmi_i2c_ctrl.v(273): inferring latch(es) for variable "i2c_sda_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at hdmi_i2c_ctrl.v(273): inferring latch(es) for variable "rd_data_reg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rd_data_reg[0]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[1]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[2]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[3]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[4]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[5]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[6]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "rd_data_reg[7]" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "i2c_sda_reg" at hdmi_i2c_ctrl.v(273)
Info (10041): Inferred latch for "ack" at hdmi_i2c_ctrl.v(235)
Info (12128): Elaborating entity "hdmi_cfg" for hierarchy "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_cfg:hdmi_cfg_inst"
Warning (10230): Verilog HDL assignment warning at hdmi_cfg.v(55): truncated value with size 15 to match size of target (10)
Warning (14026): LATCH primitive "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|i2c_sda_reg" is permanently enabled
Warning (14026): LATCH primitive "hdmi_top:hdmi_top_inst|hdmi_i2c:hdmi_i2c_inst|hdmi_i2c_ctrl:hdmi_i2c_ctrl_inst|i2c_sda_reg" is permanently enabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb2ycbcr:rgb2ycbcr_u0|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb2ycbcr:rgb2ycbcr_u0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rgb2ycbcr:rgb2ycbcr_u0|Mult3"
Info (12130): Elaborated megafunction instantiation "camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "camera_init:camera_init_inst|ov5640_init_table_rgb:ov5640_init_table_rgb_inst|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_st71.tdf
    Info (12023): Found entity 1: altsyncram_st71
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "G:/jichuangsai/elinx_workspace/edge_eye_final(3)/db/edge_eye.ram0_ov5640_init_table_rgb_435d6be3.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "rgb2ycbcr:rgb2ycbcr_u0|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (270018): Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top
Info (270016): Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top
Info (270018): Limiting M512 RAM block usage to 0 M512 RAM block(s) for the Top
Info (270016): Limiting MRAM/M144K RAM block usage to 0 MRAM/M144K RAM block(s) for the Top
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ov5640_rst_n" is stuck at VCC
    Warning (13410): Pin "ov5640_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[0]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[1]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[2]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[8]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[9]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[16]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[17]" is stuck at GND
    Warning (13410): Pin "hdmi_rgb[18]" is stuck at GND
Info (18000): Registers with preset signals will power-up high
Info (17049): 49 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.runs/synth_1/edge_eye.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15579): Output port clk3 of PLL "clk_gen2:clk_gen2_inst|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15579): Output port clk0 of PLL "clk_gen:clk_gen|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (21057): Implemented 5601 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 5430 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 2 PLLs
Info: eLinx 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Tue May 20 16:11:09 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/jichuangsai/elinx_workspace/edge_eye_final(3)/edge_eye.runs/synth_1/edge_eye.map.smsg.


