;redcode
;assert 1
	SPL -0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @320, 6
	MOV #210, 17
	JMZ 0, #2
	MOV #10, 17
	SUB @121, 106
	CMP 10, 600
	SUB -3, <-120
	JMP 0, <12
	ADD #230, 0
	DAT #-1, #1
	DAT <0, <16
	ADD #230, 0
	CMP @320, 6
	SUB 0, 12
	JMP <-123, 100
	SLT 1, 167
	SUB 721, 289
	SUB -3, <-120
	SLT 1, <860
	SUB -3, <-120
	SUB #32, @200
	CMP @320, 6
	JMZ 0, #2
	MOV #10, 17
	DAT #121, #289
	SUB @-123, 100
	SUB @320, 6
	SUB @320, 6
	SUB #51, @1
	SUB 0, 12
	SUB @-127, 100
	DAT <0, <16
	SUB <0, @2
	DAT <0, <16
	DAT <0, <16
	SPL <1, @-7
	SUB @-123, 100
	SUB @-127, 100
	CMP -207, <-120
	SUB #0, -10
	MOV -7, <-20
	SPL -0, <-102
	SPL -0, <-102
	MOV -1, <-20
	SPL -0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @320, 6
