cocci_test_suite() {
	const struct samsung_mux_clock cocci_id/* drivers/clk/samsung/clk-exynos5410.c 86 */[]__initconst;
	enum exynos5410_plls{apll, cpll, epll, mpll, bpll, kpll, nr_plls,} cocci_id/* drivers/clk/samsung/clk-exynos5410.c 60 */;
	struct clk *cocci_id/* drivers/clk/samsung/clk-exynos5410.c 269 */;
	struct device_node *cocci_id/* drivers/clk/samsung/clk-exynos5410.c 267 */;
	void __init cocci_id/* drivers/clk/samsung/clk-exynos5410.c 267 */;
	const struct samsung_cmu_info cocci_id/* drivers/clk/samsung/clk-exynos5410.c 254 */;
	struct samsung_pll_clock cocci_id/* drivers/clk/samsung/clk-exynos5410.c 239 */[nr_plls]__initdata;
	const struct samsung_pll_rate_table cocci_id/* drivers/clk/samsung/clk-exynos5410.c 226 */[]__initconst;
	const struct samsung_gate_clock cocci_id/* drivers/clk/samsung/clk-exynos5410.c 165 */[]__initconst;
	const struct samsung_div_clock cocci_id/* drivers/clk/samsung/clk-exynos5410.c 121 */[]__initconst;
}
