#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG1` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG1` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec>;
#[doc = "Field `ENA_STATUS_32` reader - 0:0\\]
Enabled Status for intr_in\\[32\\]"]
pub type EnaStatus32R = crate::BitReader;
#[doc = "Field `ENA_STATUS_32` writer - 0:0\\]
Enabled Status for intr_in\\[32\\]"]
pub type EnaStatus32W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_33` reader - 1:1\\]
Enabled Status for intr_in\\[33\\]"]
pub type EnaStatus33R = crate::BitReader;
#[doc = "Field `ENA_STATUS_33` writer - 1:1\\]
Enabled Status for intr_in\\[33\\]"]
pub type EnaStatus33W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_34` reader - 2:2\\]
Enabled Status for intr_in\\[34\\]"]
pub type EnaStatus34R = crate::BitReader;
#[doc = "Field `ENA_STATUS_34` writer - 2:2\\]
Enabled Status for intr_in\\[34\\]"]
pub type EnaStatus34W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_35` reader - 3:3\\]
Enabled Status for intr_in\\[35\\]"]
pub type EnaStatus35R = crate::BitReader;
#[doc = "Field `ENA_STATUS_35` writer - 3:3\\]
Enabled Status for intr_in\\[35\\]"]
pub type EnaStatus35W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_36` reader - 4:4\\]
Enabled Status for intr_in\\[36\\]"]
pub type EnaStatus36R = crate::BitReader;
#[doc = "Field `ENA_STATUS_36` writer - 4:4\\]
Enabled Status for intr_in\\[36\\]"]
pub type EnaStatus36W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_37` reader - 5:5\\]
Enabled Status for intr_in\\[37\\]"]
pub type EnaStatus37R = crate::BitReader;
#[doc = "Field `ENA_STATUS_37` writer - 5:5\\]
Enabled Status for intr_in\\[37\\]"]
pub type EnaStatus37W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_38` reader - 6:6\\]
Enabled Status for intr_in\\[38\\]"]
pub type EnaStatus38R = crate::BitReader;
#[doc = "Field `ENA_STATUS_38` writer - 6:6\\]
Enabled Status for intr_in\\[38\\]"]
pub type EnaStatus38W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_39` reader - 7:7\\]
Enabled Status for intr_in\\[39\\]"]
pub type EnaStatus39R = crate::BitReader;
#[doc = "Field `ENA_STATUS_39` writer - 7:7\\]
Enabled Status for intr_in\\[39\\]"]
pub type EnaStatus39W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_40` reader - 8:8\\]
Enabled Status for intr_in\\[40\\]"]
pub type EnaStatus40R = crate::BitReader;
#[doc = "Field `ENA_STATUS_40` writer - 8:8\\]
Enabled Status for intr_in\\[40\\]"]
pub type EnaStatus40W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_41` reader - 9:9\\]
Enabled Status for intr_in\\[41\\]"]
pub type EnaStatus41R = crate::BitReader;
#[doc = "Field `ENA_STATUS_41` writer - 9:9\\]
Enabled Status for intr_in\\[41\\]"]
pub type EnaStatus41W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_42` reader - 10:10\\]
Enabled Status for intr_in\\[42\\]"]
pub type EnaStatus42R = crate::BitReader;
#[doc = "Field `ENA_STATUS_42` writer - 10:10\\]
Enabled Status for intr_in\\[42\\]"]
pub type EnaStatus42W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_43` reader - 11:11\\]
Enabled Status for intr_in\\[43\\]"]
pub type EnaStatus43R = crate::BitReader;
#[doc = "Field `ENA_STATUS_43` writer - 11:11\\]
Enabled Status for intr_in\\[43\\]"]
pub type EnaStatus43W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_44` reader - 12:12\\]
Enabled Status for intr_in\\[44\\]"]
pub type EnaStatus44R = crate::BitReader;
#[doc = "Field `ENA_STATUS_44` writer - 12:12\\]
Enabled Status for intr_in\\[44\\]"]
pub type EnaStatus44W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_45` reader - 13:13\\]
Enabled Status for intr_in\\[45\\]"]
pub type EnaStatus45R = crate::BitReader;
#[doc = "Field `ENA_STATUS_45` writer - 13:13\\]
Enabled Status for intr_in\\[45\\]"]
pub type EnaStatus45W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_46` reader - 14:14\\]
Enabled Status for intr_in\\[46\\]"]
pub type EnaStatus46R = crate::BitReader;
#[doc = "Field `ENA_STATUS_46` writer - 14:14\\]
Enabled Status for intr_in\\[46\\]"]
pub type EnaStatus46W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_47` reader - 15:15\\]
Enabled Status for intr_in\\[47\\]"]
pub type EnaStatus47R = crate::BitReader;
#[doc = "Field `ENA_STATUS_47` writer - 15:15\\]
Enabled Status for intr_in\\[47\\]"]
pub type EnaStatus47W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_48` reader - 16:16\\]
Enabled Status for intr_in\\[48\\]"]
pub type EnaStatus48R = crate::BitReader;
#[doc = "Field `ENA_STATUS_48` writer - 16:16\\]
Enabled Status for intr_in\\[48\\]"]
pub type EnaStatus48W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_49` reader - 17:17\\]
Enabled Status for intr_in\\[49\\]"]
pub type EnaStatus49R = crate::BitReader;
#[doc = "Field `ENA_STATUS_49` writer - 17:17\\]
Enabled Status for intr_in\\[49\\]"]
pub type EnaStatus49W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_50` reader - 18:18\\]
Enabled Status for intr_in\\[50\\]"]
pub type EnaStatus50R = crate::BitReader;
#[doc = "Field `ENA_STATUS_50` writer - 18:18\\]
Enabled Status for intr_in\\[50\\]"]
pub type EnaStatus50W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_51` reader - 19:19\\]
Enabled Status for intr_in\\[51\\]"]
pub type EnaStatus51R = crate::BitReader;
#[doc = "Field `ENA_STATUS_51` writer - 19:19\\]
Enabled Status for intr_in\\[51\\]"]
pub type EnaStatus51W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_52` reader - 20:20\\]
Enabled Status for intr_in\\[52\\]"]
pub type EnaStatus52R = crate::BitReader;
#[doc = "Field `ENA_STATUS_52` writer - 20:20\\]
Enabled Status for intr_in\\[52\\]"]
pub type EnaStatus52W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_53` reader - 21:21\\]
Enabled Status for intr_in\\[53\\]"]
pub type EnaStatus53R = crate::BitReader;
#[doc = "Field `ENA_STATUS_53` writer - 21:21\\]
Enabled Status for intr_in\\[53\\]"]
pub type EnaStatus53W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_54` reader - 22:22\\]
Enabled Status for intr_in\\[54\\]"]
pub type EnaStatus54R = crate::BitReader;
#[doc = "Field `ENA_STATUS_54` writer - 22:22\\]
Enabled Status for intr_in\\[54\\]"]
pub type EnaStatus54W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_55` reader - 23:23\\]
Enabled Status for intr_in\\[55\\]"]
pub type EnaStatus55R = crate::BitReader;
#[doc = "Field `ENA_STATUS_55` writer - 23:23\\]
Enabled Status for intr_in\\[55\\]"]
pub type EnaStatus55W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_56` reader - 24:24\\]
Enabled Status for intr_in\\[56\\]"]
pub type EnaStatus56R = crate::BitReader;
#[doc = "Field `ENA_STATUS_56` writer - 24:24\\]
Enabled Status for intr_in\\[56\\]"]
pub type EnaStatus56W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_57` reader - 25:25\\]
Enabled Status for intr_in\\[57\\]"]
pub type EnaStatus57R = crate::BitReader;
#[doc = "Field `ENA_STATUS_57` writer - 25:25\\]
Enabled Status for intr_in\\[57\\]"]
pub type EnaStatus57W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_58` reader - 26:26\\]
Enabled Status for intr_in\\[58\\]"]
pub type EnaStatus58R = crate::BitReader;
#[doc = "Field `ENA_STATUS_58` writer - 26:26\\]
Enabled Status for intr_in\\[58\\]"]
pub type EnaStatus58W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_59` reader - 27:27\\]
Enabled Status for intr_in\\[59\\]"]
pub type EnaStatus59R = crate::BitReader;
#[doc = "Field `ENA_STATUS_59` writer - 27:27\\]
Enabled Status for intr_in\\[59\\]"]
pub type EnaStatus59W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_60` reader - 28:28\\]
Enabled Status for intr_in\\[60\\]"]
pub type EnaStatus60R = crate::BitReader;
#[doc = "Field `ENA_STATUS_60` writer - 28:28\\]
Enabled Status for intr_in\\[60\\]"]
pub type EnaStatus60W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_61` reader - 29:29\\]
Enabled Status for intr_in\\[61\\]"]
pub type EnaStatus61R = crate::BitReader;
#[doc = "Field `ENA_STATUS_61` writer - 29:29\\]
Enabled Status for intr_in\\[61\\]"]
pub type EnaStatus61W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_62` reader - 30:30\\]
Enabled Status for intr_in\\[62\\]"]
pub type EnaStatus62R = crate::BitReader;
#[doc = "Field `ENA_STATUS_62` writer - 30:30\\]
Enabled Status for intr_in\\[62\\]"]
pub type EnaStatus62W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENA_STATUS_63` reader - 31:31\\]
Enabled Status for intr_in\\[63\\]"]
pub type EnaStatus63R = crate::BitReader;
#[doc = "Field `ENA_STATUS_63` writer - 31:31\\]
Enabled Status for intr_in\\[63\\]"]
pub type EnaStatus63W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enabled Status for intr_in\\[32\\]"]
    #[inline(always)]
    pub fn ena_status_32(&self) -> EnaStatus32R {
        EnaStatus32R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enabled Status for intr_in\\[33\\]"]
    #[inline(always)]
    pub fn ena_status_33(&self) -> EnaStatus33R {
        EnaStatus33R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enabled Status for intr_in\\[34\\]"]
    #[inline(always)]
    pub fn ena_status_34(&self) -> EnaStatus34R {
        EnaStatus34R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enabled Status for intr_in\\[35\\]"]
    #[inline(always)]
    pub fn ena_status_35(&self) -> EnaStatus35R {
        EnaStatus35R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enabled Status for intr_in\\[36\\]"]
    #[inline(always)]
    pub fn ena_status_36(&self) -> EnaStatus36R {
        EnaStatus36R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enabled Status for intr_in\\[37\\]"]
    #[inline(always)]
    pub fn ena_status_37(&self) -> EnaStatus37R {
        EnaStatus37R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enabled Status for intr_in\\[38\\]"]
    #[inline(always)]
    pub fn ena_status_38(&self) -> EnaStatus38R {
        EnaStatus38R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enabled Status for intr_in\\[39\\]"]
    #[inline(always)]
    pub fn ena_status_39(&self) -> EnaStatus39R {
        EnaStatus39R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enabled Status for intr_in\\[40\\]"]
    #[inline(always)]
    pub fn ena_status_40(&self) -> EnaStatus40R {
        EnaStatus40R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enabled Status for intr_in\\[41\\]"]
    #[inline(always)]
    pub fn ena_status_41(&self) -> EnaStatus41R {
        EnaStatus41R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enabled Status for intr_in\\[42\\]"]
    #[inline(always)]
    pub fn ena_status_42(&self) -> EnaStatus42R {
        EnaStatus42R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enabled Status for intr_in\\[43\\]"]
    #[inline(always)]
    pub fn ena_status_43(&self) -> EnaStatus43R {
        EnaStatus43R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enabled Status for intr_in\\[44\\]"]
    #[inline(always)]
    pub fn ena_status_44(&self) -> EnaStatus44R {
        EnaStatus44R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enabled Status for intr_in\\[45\\]"]
    #[inline(always)]
    pub fn ena_status_45(&self) -> EnaStatus45R {
        EnaStatus45R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enabled Status for intr_in\\[46\\]"]
    #[inline(always)]
    pub fn ena_status_46(&self) -> EnaStatus46R {
        EnaStatus46R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enabled Status for intr_in\\[47\\]"]
    #[inline(always)]
    pub fn ena_status_47(&self) -> EnaStatus47R {
        EnaStatus47R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enabled Status for intr_in\\[48\\]"]
    #[inline(always)]
    pub fn ena_status_48(&self) -> EnaStatus48R {
        EnaStatus48R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enabled Status for intr_in\\[49\\]"]
    #[inline(always)]
    pub fn ena_status_49(&self) -> EnaStatus49R {
        EnaStatus49R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enabled Status for intr_in\\[50\\]"]
    #[inline(always)]
    pub fn ena_status_50(&self) -> EnaStatus50R {
        EnaStatus50R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enabled Status for intr_in\\[51\\]"]
    #[inline(always)]
    pub fn ena_status_51(&self) -> EnaStatus51R {
        EnaStatus51R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enabled Status for intr_in\\[52\\]"]
    #[inline(always)]
    pub fn ena_status_52(&self) -> EnaStatus52R {
        EnaStatus52R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enabled Status for intr_in\\[53\\]"]
    #[inline(always)]
    pub fn ena_status_53(&self) -> EnaStatus53R {
        EnaStatus53R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enabled Status for intr_in\\[54\\]"]
    #[inline(always)]
    pub fn ena_status_54(&self) -> EnaStatus54R {
        EnaStatus54R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enabled Status for intr_in\\[55\\]"]
    #[inline(always)]
    pub fn ena_status_55(&self) -> EnaStatus55R {
        EnaStatus55R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enabled Status for intr_in\\[56\\]"]
    #[inline(always)]
    pub fn ena_status_56(&self) -> EnaStatus56R {
        EnaStatus56R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enabled Status for intr_in\\[57\\]"]
    #[inline(always)]
    pub fn ena_status_57(&self) -> EnaStatus57R {
        EnaStatus57R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enabled Status for intr_in\\[58\\]"]
    #[inline(always)]
    pub fn ena_status_58(&self) -> EnaStatus58R {
        EnaStatus58R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enabled Status for intr_in\\[59\\]"]
    #[inline(always)]
    pub fn ena_status_59(&self) -> EnaStatus59R {
        EnaStatus59R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enabled Status for intr_in\\[60\\]"]
    #[inline(always)]
    pub fn ena_status_60(&self) -> EnaStatus60R {
        EnaStatus60R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enabled Status for intr_in\\[61\\]"]
    #[inline(always)]
    pub fn ena_status_61(&self) -> EnaStatus61R {
        EnaStatus61R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enabled Status for intr_in\\[62\\]"]
    #[inline(always)]
    pub fn ena_status_62(&self) -> EnaStatus62R {
        EnaStatus62R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enabled Status for intr_in\\[63\\]"]
    #[inline(always)]
    pub fn ena_status_63(&self) -> EnaStatus63R {
        EnaStatus63R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enabled Status for intr_in\\[32\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_32(&mut self) -> EnaStatus32W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus32W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enabled Status for intr_in\\[33\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_33(&mut self) -> EnaStatus33W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus33W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enabled Status for intr_in\\[34\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_34(&mut self) -> EnaStatus34W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus34W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enabled Status for intr_in\\[35\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_35(&mut self) -> EnaStatus35W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus35W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enabled Status for intr_in\\[36\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_36(&mut self) -> EnaStatus36W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus36W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enabled Status for intr_in\\[37\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_37(&mut self) -> EnaStatus37W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus37W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enabled Status for intr_in\\[38\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_38(&mut self) -> EnaStatus38W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus38W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enabled Status for intr_in\\[39\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_39(&mut self) -> EnaStatus39W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus39W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enabled Status for intr_in\\[40\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_40(&mut self) -> EnaStatus40W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus40W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enabled Status for intr_in\\[41\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_41(&mut self) -> EnaStatus41W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus41W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enabled Status for intr_in\\[42\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_42(&mut self) -> EnaStatus42W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus42W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enabled Status for intr_in\\[43\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_43(&mut self) -> EnaStatus43W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus43W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enabled Status for intr_in\\[44\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_44(&mut self) -> EnaStatus44W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus44W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enabled Status for intr_in\\[45\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_45(&mut self) -> EnaStatus45W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus45W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enabled Status for intr_in\\[46\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_46(&mut self) -> EnaStatus46W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus46W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enabled Status for intr_in\\[47\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_47(&mut self) -> EnaStatus47W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus47W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enabled Status for intr_in\\[48\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_48(&mut self) -> EnaStatus48W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus48W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enabled Status for intr_in\\[49\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_49(&mut self) -> EnaStatus49W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus49W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enabled Status for intr_in\\[50\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_50(&mut self) -> EnaStatus50W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus50W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enabled Status for intr_in\\[51\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_51(&mut self) -> EnaStatus51W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus51W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enabled Status for intr_in\\[52\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_52(&mut self) -> EnaStatus52W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus52W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enabled Status for intr_in\\[53\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_53(&mut self) -> EnaStatus53W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus53W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enabled Status for intr_in\\[54\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_54(&mut self) -> EnaStatus54W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus54W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enabled Status for intr_in\\[55\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_55(&mut self) -> EnaStatus55W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus55W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enabled Status for intr_in\\[56\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_56(&mut self) -> EnaStatus56W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus56W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enabled Status for intr_in\\[57\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_57(&mut self) -> EnaStatus57W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus57W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enabled Status for intr_in\\[58\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_58(&mut self) -> EnaStatus58W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus58W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enabled Status for intr_in\\[59\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_59(&mut self) -> EnaStatus59W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus59W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enabled Status for intr_in\\[60\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_60(&mut self) -> EnaStatus60W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus60W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enabled Status for intr_in\\[61\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_61(&mut self) -> EnaStatus61W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus61W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enabled Status for intr_in\\[62\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_62(&mut self) -> EnaStatus62W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus62W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enabled Status for intr_in\\[63\\]"]
    #[inline(always)]
    #[must_use]
    pub fn ena_status_63(&mut self) -> EnaStatus63W<Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec> {
        EnaStatus63W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG1\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_ena_status_reg1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_ena_status_reg1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_ena_status_reg1::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_ena_status_reg1::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENA_STATUS_REG1 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnaStatusReg1Spec {
    const RESET_VALUE: u32 = 0;
}
