//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Tue Jun  3 07:05:49 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/gowin_clkdiv/gowin_clkdiv.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/gowin_rpll/gowin_rpll.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/msx_slot/msx_slot.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/ram/ip_ram.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/tangprimer20k_vdp_cartridge_test.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_color_bus.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_color_decoder.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_command.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_graphic123m.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_graphic4567.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_inst.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_interrupt.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_ram_256byte.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_ram_palette.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_register.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_spinforam.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_sprite.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_ssg.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_text12.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/v9958/vdp_wait_control.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/video_out/video_double_buffer.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/video_out/video_out.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/video_out/video_out_bilinear.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/video_out/video_out_hmag.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9958_16K/src/video_out/video_ram_line_buffer.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk86m
)
;
input clk14m_d;
output clk86m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk86m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2A-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.32";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk86m,
  p_slot_reset_n_d,
  clk42m
)
;
input clk86m;
input p_slot_reset_n_d;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk86m),
    .RESETN(p_slot_reset_n_d) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  p_slot_ioreq_n_d,
  p_slot_wr_n_d,
  p_slot_mreq_n_d,
  p_slot_sltsl_n_d,
  p_slot_reset_n_d,
  p_slot_address_d,
  p_slot_data_in,
  w_bus_valid,
  n41_6,
  w_bus_address,
  w_bus_wdata
)
;
input clk42m;
input p_slot_ioreq_n_d;
input p_slot_wr_n_d;
input p_slot_mreq_n_d;
input p_slot_sltsl_n_d;
input p_slot_reset_n_d;
input [7:0] p_slot_address_d;
input [7:0] p_slot_data_in;
output w_bus_valid;
output n41_6;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
wire w_iorq_wr;
wire w_merq_wr;
wire w_active;
wire n43_5;
wire ff_merq_wr;
wire ff_iorq_wr_pre;
wire ff_merq_wr_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(p_slot_ioreq_n_d),
    .I1(p_slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT3 w_merq_wr_s0 (
    .F(w_merq_wr),
    .I0(p_slot_wr_n_d),
    .I1(p_slot_mreq_n_d),
    .I2(p_slot_sltsl_n_d) 
);
defparam w_merq_wr_s0.INIT=8'h01;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_merq_wr) 
);
defparam w_active_s0.INIT=4'hE;
  LUT3 n43_s1 (
    .F(n43_5),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_merq_wr) 
);
defparam n43_s1.INIT=8'h54;
  DFFC ff_merq_wr_s0 (
    .Q(ff_merq_wr),
    .D(ff_merq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_merq_wr_pre_s0 (
    .Q(ff_merq_wr_pre),
    .D(w_merq_wr),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n43_5),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(p_slot_address_d[7]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(p_slot_address_d[6]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(p_slot_address_d[5]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(p_slot_address_d[4]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(p_slot_address_d[3]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(p_slot_address_d[2]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(p_slot_address_d[1]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(p_slot_address_d[0]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(p_slot_data_in[7]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(p_slot_data_in[6]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(p_slot_data_in[5]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(p_slot_data_in[4]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(p_slot_data_in[3]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(p_slot_data_in[2]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(p_slot_data_in[1]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(p_slot_data_in[0]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  INV n41_s2 (
    .O(n41_6),
    .I(p_slot_reset_n_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_color_bus (
  clk42m,
  n41_6,
  w_vdp_enable,
  n2386_6,
  n1786_7,
  w_vram_addr_set_req,
  ff_local_dot_counter_x_8_7,
  n227_9,
  n251_26,
  w_vram_rd_req,
  ff_state_1_15,
  n73_7,
  w_vdp_mode_is_highres,
  reg_r25_cmd_Z,
  w_vram_write_req,
  ff_vram_wr_req,
  n575_15,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  ff_prewindow_x,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n1234_8,
  n1208_4,
  n1211_4,
  ff_rdata,
  w_dot_state,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  reg_r0_disp_mode,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  ff_wait_cnt,
  reg_r1_disp_mode,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  w_eight_dot_state,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_main_state,
  w_bus_wdata,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  w_vdpcmd_vram_write_ack,
  n1245_4,
  n563_26,
  n822_9,
  n1530_4,
  n1530_9,
  n341_13,
  n850_19,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  n983_7,
  n984_15,
  n987_10,
  ff_dram_rdata,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input clk42m;
input n41_6;
input w_vdp_enable;
input n2386_6;
input n1786_7;
input w_vram_addr_set_req;
input ff_local_dot_counter_x_8_7;
input n227_9;
input n251_26;
input w_vram_rd_req;
input ff_state_1_15;
input n73_7;
input w_vdp_mode_is_highres;
input reg_r25_cmd_Z;
input w_vram_write_req;
input ff_vram_wr_req;
input n575_15;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input ff_prewindow_x;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n1234_8;
input n1208_4;
input n1211_4;
input [7:0] ff_rdata;
input [1:0] w_dot_state;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [3:1] reg_r0_disp_mode;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [15:15] ff_wait_cnt;
input [1:0] reg_r1_disp_mode;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [2:0] w_eight_dot_state;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input [1:0] ff_main_state;
input [6:6] w_bus_wdata;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output w_vdpcmd_vram_write_ack;
output n1245_4;
output n563_26;
output n822_9;
output n1530_4;
output n1530_9;
output n341_13;
output n850_19;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output n983_7;
output n984_15;
output n987_10;
output [7:0] ff_dram_rdata;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n822_6;
wire n823_4;
wire n824_4;
wire n825_4;
wire n826_4;
wire n827_4;
wire n828_4;
wire n829_4;
wire n830_4;
wire n831_4;
wire n832_4;
wire n833_4;
wire n834_4;
wire n835_4;
wire n850_5;
wire n853_5;
wire n854_5;
wire n855_5;
wire n856_5;
wire n857_5;
wire n858_5;
wire n859_5;
wire n860_5;
wire n861_5;
wire n862_5;
wire n863_5;
wire n864_5;
wire n865_5;
wire n866_5;
wire n867_3;
wire n868_3;
wire n869_3;
wire n884_3;
wire n885_3;
wire n886_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n891_3;
wire n1530_3;
wire n1590_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n822_7;
wire n822_8;
wire n823_5;
wire n824_5;
wire n824_6;
wire n825_5;
wire n826_5;
wire n827_5;
wire n827_6;
wire n828_5;
wire n828_6;
wire n828_7;
wire n829_5;
wire n830_5;
wire n830_6;
wire n831_5;
wire n831_6;
wire n832_5;
wire n832_6;
wire n833_5;
wire n833_6;
wire n834_5;
wire n835_5;
wire n850_6;
wire n850_7;
wire n853_6;
wire n853_7;
wire n853_8;
wire n854_6;
wire n854_7;
wire n854_8;
wire n855_6;
wire n855_7;
wire n856_6;
wire n856_7;
wire n857_6;
wire n857_7;
wire n858_6;
wire n858_7;
wire n858_8;
wire n859_6;
wire n859_7;
wire n860_6;
wire n860_7;
wire n860_8;
wire n861_6;
wire n861_7;
wire n862_6;
wire n862_7;
wire n863_6;
wire n863_7;
wire n864_6;
wire n864_7;
wire n865_6;
wire n865_7;
wire n865_8;
wire n866_6;
wire n866_7;
wire n866_8;
wire n867_4;
wire n868_4;
wire n868_5;
wire n869_4;
wire n884_4;
wire n1489_4;
wire n1530_5;
wire n1590_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_9;
wire n341_6;
wire n341_7;
wire n822_10;
wire n822_11;
wire n822_12;
wire n822_13;
wire n823_6;
wire n824_7;
wire n824_8;
wire n824_9;
wire n824_10;
wire n825_6;
wire n826_6;
wire n826_7;
wire n827_7;
wire n827_8;
wire n827_9;
wire n829_6;
wire n829_7;
wire n830_7;
wire n830_8;
wire n830_9;
wire n832_7;
wire n832_8;
wire n832_9;
wire n834_6;
wire n834_7;
wire n850_8;
wire n850_9;
wire n850_10;
wire n850_11;
wire n850_12;
wire n853_10;
wire n853_11;
wire n853_12;
wire n854_10;
wire n854_13;
wire n854_14;
wire n855_8;
wire n855_9;
wire n855_10;
wire n855_11;
wire n856_8;
wire n856_9;
wire n856_10;
wire n856_11;
wire n857_8;
wire n857_9;
wire n857_10;
wire n857_11;
wire n857_12;
wire n858_10;
wire n858_13;
wire n859_8;
wire n859_9;
wire n859_10;
wire n859_11;
wire n860_10;
wire n860_13;
wire n861_8;
wire n861_9;
wire n861_10;
wire n861_11;
wire n861_12;
wire n862_8;
wire n862_9;
wire n862_10;
wire n862_11;
wire n863_8;
wire n863_9;
wire n863_10;
wire n863_11;
wire n864_8;
wire n864_9;
wire n864_10;
wire n864_11;
wire n865_10;
wire n865_11;
wire n865_12;
wire n866_10;
wire n867_5;
wire n867_7;
wire n868_6;
wire n868_7;
wire n869_5;
wire n869_6;
wire n1530_6;
wire n1530_7;
wire n1530_8;
wire ff_dram_address_16_10;
wire n341_9;
wire n341_10;
wire n341_11;
wire n341_12;
wire n341_14;
wire n822_14;
wire n822_15;
wire n822_16;
wire n850_14;
wire n850_15;
wire n853_13;
wire n853_14;
wire n854_15;
wire n855_12;
wire n856_12;
wire n857_13;
wire n858_14;
wire n859_12;
wire n860_14;
wire n861_13;
wire n862_12;
wire n863_12;
wire n864_12;
wire n865_13;
wire n866_11;
wire n867_8;
wire n868_8;
wire n868_9;
wire ff_dram_address_16_12;
wire n341_16;
wire n867_10;
wire n884_7;
wire ff_dram_address_16_14;
wire ff_dram_address_16_16;
wire n341_18;
wire n341_20;
wire n892_8;
wire n893_9;
wire n1528_5;
wire n866_13;
wire n865_15;
wire n860_16;
wire n858_16;
wire n854_17;
wire n853_16;
wire n864_15;
wire n863_15;
wire n862_15;
wire n861_16;
wire n856_15;
wire n855_15;
wire n860_18;
wire n860_20;
wire n858_18;
wire n858_20;
wire n854_19;
wire n854_21;
wire n987_7;
wire n1277_8;
wire n984_7;
wire n341_22;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_addr_set_ack;
wire w_vram_rd_ack;
wire n983_10;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 n1245_s1 (
    .F(n1245_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n1245_s1.INIT=8'h80;
  LUT4 n822_s3 (
    .F(n822_6),
    .I0(w_vram_address_cpu[13]),
    .I1(n822_7),
    .I2(n822_8),
    .I3(n822_9) 
);
defparam n822_s3.INIT=16'h030A;
  LUT3 n823_s1 (
    .F(n823_4),
    .I0(n823_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n822_9) 
);
defparam n823_s1.INIT=8'h5C;
  LUT4 n824_s1 (
    .F(n824_4),
    .I0(n824_5),
    .I1(n824_6),
    .I2(w_vram_address_cpu[11]),
    .I3(n822_9) 
);
defparam n824_s1.INIT=16'hEEF0;
  LUT3 n825_s1 (
    .F(n825_4),
    .I0(n825_5),
    .I1(w_vram_address_cpu[10]),
    .I2(n822_9) 
);
defparam n825_s1.INIT=8'h5C;
  LUT3 n826_s1 (
    .F(n826_4),
    .I0(n826_5),
    .I1(w_vram_address_cpu[9]),
    .I2(n822_9) 
);
defparam n826_s1.INIT=8'h5C;
  LUT4 n827_s1 (
    .F(n827_4),
    .I0(w_vram_address_cpu[8]),
    .I1(n827_5),
    .I2(n827_6),
    .I3(n822_9) 
);
defparam n827_s1.INIT=16'h030A;
  LUT4 n828_s1 (
    .F(n828_4),
    .I0(n828_5),
    .I1(ff_vram_access_address[7]),
    .I2(n828_6),
    .I3(n828_7) 
);
defparam n828_s1.INIT=16'h3CAA;
  LUT3 n829_s1 (
    .F(n829_4),
    .I0(n829_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n822_9) 
);
defparam n829_s1.INIT=8'h5C;
  LUT4 n830_s1 (
    .F(n830_4),
    .I0(n830_5),
    .I1(n830_6),
    .I2(w_vram_address_cpu[5]),
    .I3(n822_9) 
);
defparam n830_s1.INIT=16'hEEF0;
  LUT4 n831_s1 (
    .F(n831_4),
    .I0(n831_5),
    .I1(ff_vram_access_address[4]),
    .I2(n831_6),
    .I3(n828_7) 
);
defparam n831_s1.INIT=16'h3CAA;
  LUT4 n832_s1 (
    .F(n832_4),
    .I0(n822_9),
    .I1(w_vram_address_cpu[3]),
    .I2(n832_5),
    .I3(n832_6) 
);
defparam n832_s1.INIT=16'hFFF4;
  LUT4 n833_s1 (
    .F(n833_4),
    .I0(n833_5),
    .I1(ff_vram_access_address[2]),
    .I2(n833_6),
    .I3(n828_7) 
);
defparam n833_s1.INIT=16'h3CAA;
  LUT4 n834_s1 (
    .F(n834_4),
    .I0(n834_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n828_7) 
);
defparam n834_s1.INIT=16'h3CAA;
  LUT3 n835_s1 (
    .F(n835_4),
    .I0(n822_9),
    .I1(w_vram_address_cpu[0]),
    .I2(n835_5) 
);
defparam n835_s1.INIT=8'h0E;
  LUT3 n850_s2 (
    .F(n850_5),
    .I0(n850_6),
    .I1(n850_7),
    .I2(n822_9) 
);
defparam n850_s2.INIT=8'h35;
  LUT4 n853_s2 (
    .F(n853_5),
    .I0(n853_6),
    .I1(n853_7),
    .I2(n853_8),
    .I3(n822_9) 
);
defparam n853_s2.INIT=16'hF0EE;
  LUT4 n854_s2 (
    .F(n854_5),
    .I0(n854_6),
    .I1(n854_7),
    .I2(n854_8),
    .I3(n822_9) 
);
defparam n854_s2.INIT=16'h0FEE;
  LUT3 n855_s2 (
    .F(n855_5),
    .I0(n855_6),
    .I1(n855_7),
    .I2(n822_9) 
);
defparam n855_s2.INIT=8'hCA;
  LUT3 n856_s2 (
    .F(n856_5),
    .I0(n856_6),
    .I1(n856_7),
    .I2(n822_9) 
);
defparam n856_s2.INIT=8'h3A;
  LUT3 n857_s2 (
    .F(n857_5),
    .I0(n857_6),
    .I1(n857_7),
    .I2(n822_9) 
);
defparam n857_s2.INIT=8'hCA;
  LUT4 n858_s2 (
    .F(n858_5),
    .I0(n858_6),
    .I1(n858_7),
    .I2(n858_8),
    .I3(n822_9) 
);
defparam n858_s2.INIT=16'hF0EE;
  LUT3 n859_s2 (
    .F(n859_5),
    .I0(n859_6),
    .I1(n859_7),
    .I2(n822_9) 
);
defparam n859_s2.INIT=8'h3A;
  LUT4 n860_s2 (
    .F(n860_5),
    .I0(n860_6),
    .I1(n860_7),
    .I2(n860_8),
    .I3(n822_9) 
);
defparam n860_s2.INIT=16'hF0EE;
  LUT3 n861_s2 (
    .F(n861_5),
    .I0(n861_6),
    .I1(n861_7),
    .I2(n822_9) 
);
defparam n861_s2.INIT=8'h3A;
  LUT3 n862_s2 (
    .F(n862_5),
    .I0(n862_6),
    .I1(n862_7),
    .I2(n822_9) 
);
defparam n862_s2.INIT=8'hCA;
  LUT3 n863_s2 (
    .F(n863_5),
    .I0(n863_6),
    .I1(n863_7),
    .I2(n822_9) 
);
defparam n863_s2.INIT=8'h3A;
  LUT3 n864_s2 (
    .F(n864_5),
    .I0(n864_6),
    .I1(n864_7),
    .I2(n822_9) 
);
defparam n864_s2.INIT=8'h3A;
  LUT4 n865_s2 (
    .F(n865_5),
    .I0(n865_6),
    .I1(n865_7),
    .I2(n865_8),
    .I3(n822_9) 
);
defparam n865_s2.INIT=16'h0FEE;
  LUT4 n866_s2 (
    .F(n866_5),
    .I0(n866_6),
    .I1(n866_7),
    .I2(n822_9),
    .I3(n866_8) 
);
defparam n866_s2.INIT=16'hFE0F;
  LUT3 n867_s0 (
    .F(n867_3),
    .I0(w_vram_address_cpu[16]),
    .I1(n867_4),
    .I2(n822_9) 
);
defparam n867_s0.INIT=8'h3A;
  LUT4 n868_s0 (
    .F(n868_3),
    .I0(w_vram_address_cpu[15]),
    .I1(n868_4),
    .I2(n868_5),
    .I3(n822_9) 
);
defparam n868_s0.INIT=16'hC3AA;
  LUT3 n869_s0 (
    .F(n869_3),
    .I0(n869_4),
    .I1(w_vram_address_cpu[14]),
    .I2(n822_9) 
);
defparam n869_s0.INIT=8'h5C;
  LUT4 n884_s0 (
    .F(n884_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n828_7) 
);
defparam n884_s0.INIT=16'hF888;
  LUT4 n885_s0 (
    .F(n885_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n828_7) 
);
defparam n885_s0.INIT=16'hF888;
  LUT4 n886_s0 (
    .F(n886_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n828_7) 
);
defparam n886_s0.INIT=16'hF888;
  LUT4 n887_s0 (
    .F(n887_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n828_7) 
);
defparam n887_s0.INIT=16'hF888;
  LUT4 n888_s0 (
    .F(n888_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n828_7) 
);
defparam n888_s0.INIT=16'hF888;
  LUT4 n889_s0 (
    .F(n889_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n828_7) 
);
defparam n889_s0.INIT=16'hF888;
  LUT4 n890_s0 (
    .F(n890_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n828_7) 
);
defparam n890_s0.INIT=16'hF888;
  LUT4 n891_s0 (
    .F(n891_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n828_7) 
);
defparam n891_s0.INIT=16'hF888;
  LUT4 n1530_s0 (
    .F(n1530_3),
    .I0(n1530_4),
    .I1(n341_18),
    .I2(w_vdp_enable),
    .I3(n1530_5) 
);
defparam n1530_s0.INIT=16'h4000;
  LUT4 n1590_s0 (
    .F(n1590_3),
    .I0(n1489_4),
    .I1(n1245_4),
    .I2(n1590_4),
    .I3(w_vdp_enable) 
);
defparam n1590_s0.INIT=16'h0E00;
  LUT2 n563_s22 (
    .F(n563_26),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n563_s22.INIT=4'hB;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=16'hEF00;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1245_4),
    .I1(n1590_4),
    .I2(w_vdp_enable),
    .I3(n822_9) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF222;
  LUT3 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(ff_dram_address_16_16),
    .I1(ff_dram_address_16_9),
    .I2(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=8'hD0;
  LUT2 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[6]) 
);
defparam w_vram_data_Z_6_s.INIT=4'h4;
  LUT2 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[5]) 
);
defparam w_vram_data_Z_5_s.INIT=4'h4;
  LUT2 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[4]) 
);
defparam w_vram_data_Z_4_s.INIT=4'h4;
  LUT2 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[3]) 
);
defparam w_vram_data_Z_3_s.INIT=4'h4;
  LUT2 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[2]) 
);
defparam w_vram_data_Z_2_s.INIT=4'h4;
  LUT2 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[1]) 
);
defparam w_vram_data_Z_1_s.INIT=4'h4;
  LUT2 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[0]) 
);
defparam w_vram_data_Z_0_s.INIT=4'h4;
  LUT2 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[7]) 
);
defparam w_vram_data_Z_7_s.INIT=4'h4;
  LUT4 n822_s4 (
    .F(n822_7),
    .I0(n822_10),
    .I1(n822_11),
    .I2(n822_12),
    .I3(n1530_4) 
);
defparam n822_s4.INIT=16'hB400;
  LUT4 n822_s5 (
    .F(n822_8),
    .I0(ff_vram_access_address[12]),
    .I1(n822_13),
    .I2(ff_vram_access_address[13]),
    .I3(n828_7) 
);
defparam n822_s5.INIT=16'h8700;
  LUT4 n822_s6 (
    .F(n822_9),
    .I0(n563_26),
    .I1(n341_6),
    .I2(n341_16),
    .I3(n341_7) 
);
defparam n822_s6.INIT=16'h0001;
  LUT4 n823_s2 (
    .F(n823_5),
    .I0(n823_6),
    .I1(ff_vram_access_address[12]),
    .I2(n822_13),
    .I3(n1530_4) 
);
defparam n823_s2.INIT=16'hAAC3;
  LUT4 n824_s2 (
    .F(n824_5),
    .I0(n824_7),
    .I1(n824_8),
    .I2(n824_9),
    .I3(n1530_4) 
);
defparam n824_s2.INIT=16'h8700;
  LUT4 n824_s3 (
    .F(n824_6),
    .I0(ff_vram_access_address[10]),
    .I1(n824_10),
    .I2(n1530_4),
    .I3(ff_vram_access_address[11]) 
);
defparam n824_s3.INIT=16'h0708;
  LUT4 n825_s2 (
    .F(n825_5),
    .I0(n825_6),
    .I1(ff_vram_access_address[10]),
    .I2(n824_10),
    .I3(n1530_4) 
);
defparam n825_s2.INIT=16'hAAC3;
  LUT4 n826_s2 (
    .F(n826_5),
    .I0(n826_6),
    .I1(n826_7),
    .I2(n824_7),
    .I3(n1530_4) 
);
defparam n826_s2.INIT=16'h3CAA;
  LUT4 n827_s2 (
    .F(n827_5),
    .I0(n827_7),
    .I1(n827_8),
    .I2(n827_9),
    .I3(n1530_4) 
);
defparam n827_s2.INIT=16'hB400;
  LUT4 n827_s3 (
    .F(n827_6),
    .I0(ff_vram_access_address[7]),
    .I1(n828_6),
    .I2(ff_vram_access_address[8]),
    .I3(n828_7) 
);
defparam n827_s3.INIT=16'h8700;
  LUT4 n828_s2 (
    .F(n828_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n827_7),
    .I2(n827_8),
    .I3(n1489_4) 
);
defparam n828_s2.INIT=16'hC3AA;
  LUT4 n828_s3 (
    .F(n828_6),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n831_6) 
);
defparam n828_s3.INIT=16'h8000;
  LUT2 n828_s4 (
    .F(n828_7),
    .I0(n1530_4),
    .I1(n822_9) 
);
defparam n828_s4.INIT=4'h4;
  LUT4 n829_s2 (
    .F(n829_5),
    .I0(n829_6),
    .I1(n829_7),
    .I2(ff_vram_access_address[6]),
    .I3(n1530_4) 
);
defparam n829_s2.INIT=16'hAAC3;
  LUT4 n830_s2 (
    .F(n830_5),
    .I0(ff_vram_access_address[4]),
    .I1(n831_6),
    .I2(n1530_4),
    .I3(ff_vram_access_address[5]) 
);
defparam n830_s2.INIT=16'h0708;
  LUT4 n830_s3 (
    .F(n830_6),
    .I0(n830_7),
    .I1(n830_8),
    .I2(n830_9),
    .I3(n1530_4) 
);
defparam n830_s3.INIT=16'h4B00;
  LUT4 n831_s2 (
    .F(n831_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n830_7),
    .I2(n830_8),
    .I3(n1489_4) 
);
defparam n831_s2.INIT=16'hC3AA;
  LUT4 n831_s3 (
    .F(n831_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n831_s3.INIT=16'h8000;
  LUT4 n832_s2 (
    .F(n832_5),
    .I0(ff_vram_access_address[2]),
    .I1(n833_6),
    .I2(ff_vram_access_address[3]),
    .I3(n828_7) 
);
defparam n832_s2.INIT=16'h7800;
  LUT4 n832_s3 (
    .F(n832_6),
    .I0(n832_7),
    .I1(n832_8),
    .I2(n832_9),
    .I3(n1489_4) 
);
defparam n832_s3.INIT=16'h4B00;
  LUT4 n833_s2 (
    .F(n833_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n832_7),
    .I2(n832_8),
    .I3(n1489_4) 
);
defparam n833_s2.INIT=16'hC3AA;
  LUT2 n833_s3 (
    .F(n833_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]) 
);
defparam n833_s3.INIT=4'h8;
  LUT4 n834_s2 (
    .F(n834_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n834_6),
    .I2(n834_7),
    .I3(n1489_4) 
);
defparam n834_s2.INIT=16'h3CAA;
  LUT4 n835_s2 (
    .F(n835_5),
    .I0(n834_6),
    .I1(ff_vram_access_address[0]),
    .I2(n1530_4),
    .I3(n822_9) 
);
defparam n835_s2.INIT=16'h5C00;
  LUT4 n850_s3 (
    .F(n850_6),
    .I0(n850_8),
    .I1(n850_9),
    .I2(n850_10),
    .I3(n850_11) 
);
defparam n850_s3.INIT=16'h0FEE;
  LUT3 n850_s4 (
    .F(n850_7),
    .I0(n835_5),
    .I1(n850_12),
    .I2(n850_19) 
);
defparam n850_s4.INIT=8'h53;
  LUT4 n853_s3 (
    .F(n853_6),
    .I0(n853_16),
    .I1(n853_10),
    .I2(n850_11),
    .I3(n341_20) 
);
defparam n853_s3.INIT=16'h0C05;
  LUT4 n853_s4 (
    .F(n853_7),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n850_19),
    .I3(n850_11) 
);
defparam n853_s4.INIT=16'hAC00;
  LUT4 n853_s5 (
    .F(n853_8),
    .I0(n853_11),
    .I1(ff_vram_access_address[14]),
    .I2(n850_19),
    .I3(n853_12) 
);
defparam n853_s5.INIT=16'hC05F;
  LUT4 n854_s3 (
    .F(n854_6),
    .I0(n854_17),
    .I1(n854_10),
    .I2(n341_20),
    .I3(ff_dram_address_16_9) 
);
defparam n854_s3.INIT=16'h0C05;
  LUT4 n854_s4 (
    .F(n854_7),
    .I0(n854_21),
    .I1(n854_19),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n854_s4.INIT=16'hC500;
  LUT4 n854_s5 (
    .F(n854_8),
    .I0(ff_vram_access_address[13]),
    .I1(n822_12),
    .I2(n850_19),
    .I3(n854_14) 
);
defparam n854_s5.INIT=16'hC05F;
  LUT4 n855_s3 (
    .F(n855_6),
    .I0(n855_8),
    .I1(n855_9),
    .I2(n855_10),
    .I3(n850_11) 
);
defparam n855_s3.INIT=16'h0FEE;
  LUT4 n855_s4 (
    .F(n855_7),
    .I0(ff_vram_access_address[12]),
    .I1(n822_10),
    .I2(n850_19),
    .I3(n855_11) 
);
defparam n855_s4.INIT=16'hAF30;
  LUT4 n856_s3 (
    .F(n856_6),
    .I0(n856_8),
    .I1(n856_9),
    .I2(n856_10),
    .I3(n850_11) 
);
defparam n856_s3.INIT=16'h0FEE;
  LUT4 n856_s4 (
    .F(n856_7),
    .I0(n824_9),
    .I1(ff_vram_access_address[11]),
    .I2(n850_19),
    .I3(n856_11) 
);
defparam n856_s4.INIT=16'h30AF;
  LUT4 n857_s3 (
    .F(n857_6),
    .I0(n857_8),
    .I1(n857_9),
    .I2(n857_10),
    .I3(n850_11) 
);
defparam n857_s3.INIT=16'h0FEE;
  LUT4 n857_s4 (
    .F(n857_7),
    .I0(n857_11),
    .I1(ff_vram_access_address[10]),
    .I2(n850_19),
    .I3(n857_12) 
);
defparam n857_s4.INIT=16'hC05F;
  LUT4 n858_s3 (
    .F(n858_6),
    .I0(n858_16),
    .I1(n858_10),
    .I2(n341_20),
    .I3(ff_dram_address_16_9) 
);
defparam n858_s3.INIT=16'h0305;
  LUT4 n858_s4 (
    .F(n858_7),
    .I0(n858_20),
    .I1(n858_18),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n858_s4.INIT=16'h3500;
  LUT4 n858_s5 (
    .F(n858_8),
    .I0(n826_7),
    .I1(ff_vram_access_address[9]),
    .I2(n850_19),
    .I3(n858_13) 
);
defparam n858_s5.INIT=16'hC05F;
  LUT4 n859_s3 (
    .F(n859_6),
    .I0(n859_8),
    .I1(n859_9),
    .I2(n859_10),
    .I3(n850_11) 
);
defparam n859_s3.INIT=16'h0FEE;
  LUT4 n859_s4 (
    .F(n859_7),
    .I0(n827_9),
    .I1(ff_vram_access_address[8]),
    .I2(n850_19),
    .I3(n859_11) 
);
defparam n859_s4.INIT=16'h30AF;
  LUT4 n860_s3 (
    .F(n860_6),
    .I0(n860_16),
    .I1(n860_10),
    .I2(n341_20),
    .I3(ff_dram_address_16_9) 
);
defparam n860_s3.INIT=16'h0305;
  LUT4 n860_s4 (
    .F(n860_7),
    .I0(n860_20),
    .I1(n860_18),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n860_s4.INIT=16'h3500;
  LUT4 n860_s5 (
    .F(n860_8),
    .I0(n827_7),
    .I1(ff_vram_access_address[7]),
    .I2(n850_19),
    .I3(n860_13) 
);
defparam n860_s5.INIT=16'hC05F;
  LUT4 n861_s3 (
    .F(n861_6),
    .I0(n861_8),
    .I1(n861_9),
    .I2(n861_10),
    .I3(n850_11) 
);
defparam n861_s3.INIT=16'h0FEE;
  LUT4 n861_s4 (
    .F(n861_7),
    .I0(n861_11),
    .I1(ff_vram_access_address[6]),
    .I2(n850_19),
    .I3(n861_12) 
);
defparam n861_s4.INIT=16'h30AF;
  LUT4 n862_s3 (
    .F(n862_6),
    .I0(n862_8),
    .I1(n862_9),
    .I2(n862_10),
    .I3(n850_11) 
);
defparam n862_s3.INIT=16'h0FEE;
  LUT4 n862_s4 (
    .F(n862_7),
    .I0(n830_9),
    .I1(ff_vram_access_address[5]),
    .I2(n850_19),
    .I3(n862_11) 
);
defparam n862_s4.INIT=16'hC05F;
  LUT4 n863_s3 (
    .F(n863_6),
    .I0(n863_8),
    .I1(n863_9),
    .I2(n863_10),
    .I3(n850_11) 
);
defparam n863_s3.INIT=16'h0FEE;
  LUT4 n863_s4 (
    .F(n863_7),
    .I0(n830_7),
    .I1(ff_vram_access_address[4]),
    .I2(n850_19),
    .I3(n863_11) 
);
defparam n863_s4.INIT=16'h30AF;
  LUT4 n864_s3 (
    .F(n864_6),
    .I0(n864_8),
    .I1(n864_9),
    .I2(n864_10),
    .I3(n850_11) 
);
defparam n864_s3.INIT=16'h0FEE;
  LUT4 n864_s4 (
    .F(n864_7),
    .I0(n832_9),
    .I1(ff_vram_access_address[3]),
    .I2(n850_19),
    .I3(n864_11) 
);
defparam n864_s4.INIT=16'h30AF;
  LUT4 n865_s3 (
    .F(n865_6),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(n850_19),
    .I3(n850_11) 
);
defparam n865_s3.INIT=16'hCA00;
  LUT4 n865_s4 (
    .F(n865_7),
    .I0(n865_15),
    .I1(n865_10),
    .I2(n850_11),
    .I3(n341_20) 
);
defparam n865_s4.INIT=16'h0305;
  LUT3 n865_s5 (
    .F(n865_8),
    .I0(n865_11),
    .I1(n865_12),
    .I2(n850_19) 
);
defparam n865_s5.INIT=8'h3A;
  LUT4 n866_s3 (
    .F(n866_6),
    .I0(n866_13),
    .I1(n866_10),
    .I2(n850_11),
    .I3(n341_20) 
);
defparam n866_s3.INIT=16'h0C05;
  LUT4 n866_s4 (
    .F(n866_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(n850_19),
    .I3(n850_11) 
);
defparam n866_s4.INIT=16'hAC00;
  LUT4 n866_s5 (
    .F(n866_8),
    .I0(n865_11),
    .I1(n835_5),
    .I2(n850_19),
    .I3(n822_9) 
);
defparam n866_s5.INIT=16'h5CF3;
  LUT4 n867_s1 (
    .F(n867_4),
    .I0(n867_5),
    .I1(n867_10),
    .I2(n867_7),
    .I3(n1530_4) 
);
defparam n867_s1.INIT=16'h3CAA;
  LUT4 n868_s1 (
    .F(n868_4),
    .I0(w_vram_address_cpu[15]),
    .I1(n1590_4),
    .I2(ff_vram_access_address[15]),
    .I3(n1530_4) 
);
defparam n868_s1.INIT=16'h1DF0;
  LUT3 n868_s2 (
    .F(n868_5),
    .I0(n868_6),
    .I1(n868_7),
    .I2(n1530_4) 
);
defparam n868_s2.INIT=8'hA3;
  LUT4 n869_s1 (
    .F(n869_4),
    .I0(n869_5),
    .I1(n869_6),
    .I2(n853_11),
    .I3(n1530_4) 
);
defparam n869_s1.INIT=16'h3CAA;
  LUT3 n884_s1 (
    .F(n884_4),
    .I0(n341_18),
    .I1(n1530_4),
    .I2(n884_7) 
);
defparam n884_s1.INIT=8'h80;
  LUT2 n1489_s1 (
    .F(n1489_4),
    .I0(n822_9),
    .I1(n1530_4) 
);
defparam n1489_s1.INIT=4'h8;
  LUT4 n1530_s1 (
    .F(n1530_4),
    .I0(n1530_6),
    .I1(n1530_7),
    .I2(n1530_8),
    .I3(n341_6) 
);
defparam n1530_s1.INIT=16'h00D0;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1786_7),
    .I1(n1530_9),
    .I2(ff_wait_cnt[15]),
    .I3(n341_6) 
);
defparam n1530_s2.INIT=16'h00EF;
  LUT2 n1590_s1 (
    .F(n1590_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1590_s1.INIT=4'h9;
  LUT3 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n822_9) 
);
defparam ff_vram_access_address_16_s3.INIT=8'h70;
  LUT3 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n884_7),
    .I1(n1530_4),
    .I2(ff_dram_address_16_14) 
);
defparam ff_dram_address_16_s5.INIT=8'hB0;
  LUT4 n341_s3 (
    .F(n341_6),
    .I0(n341_9),
    .I1(reg_r1_disp_mode[1]),
    .I2(n341_10),
    .I3(n341_11) 
);
defparam n341_s3.INIT=16'h7000;
  LUT4 n341_s4 (
    .F(n341_7),
    .I0(n341_12),
    .I1(n341_13),
    .I2(ff_local_dot_counter_x_8_7),
    .I3(n341_14) 
);
defparam n341_s4.INIT=16'h8F00;
  LUT4 n822_s7 (
    .F(n822_10),
    .I0(ff_vram_access_address[12]),
    .I1(w_vram_address_cpu[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n822_s7.INIT=16'h5335;
  LUT4 n822_s8 (
    .F(n822_11),
    .I0(n822_14),
    .I1(n830_7),
    .I2(n830_8),
    .I3(n822_15) 
);
defparam n822_s8.INIT=16'h2000;
  LUT4 n822_s9 (
    .F(n822_12),
    .I0(ff_vram_access_address[13]),
    .I1(w_vram_address_cpu[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n822_s9.INIT=16'h5335;
  LUT4 n822_s10 (
    .F(n822_13),
    .I0(n822_16),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_access_address[10]),
    .I3(n828_6) 
);
defparam n822_s10.INIT=16'h8000;
  LUT2 n823_s3 (
    .F(n823_6),
    .I0(n822_10),
    .I1(n822_11) 
);
defparam n823_s3.INIT=4'h6;
  LUT3 n824_s4 (
    .F(n824_7),
    .I0(n830_7),
    .I1(n830_8),
    .I2(n822_15) 
);
defparam n824_s4.INIT=8'h40;
  LUT2 n824_s5 (
    .F(n824_8),
    .I0(n857_11),
    .I1(n826_7) 
);
defparam n824_s5.INIT=4'h1;
  LUT4 n824_s6 (
    .F(n824_9),
    .I0(ff_vram_access_address[11]),
    .I1(w_vram_address_cpu[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n824_s6.INIT=16'h5335;
  LUT4 n824_s7 (
    .F(n824_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n828_6) 
);
defparam n824_s7.INIT=16'h8000;
  LUT3 n825_s3 (
    .F(n825_6),
    .I0(n826_7),
    .I1(n824_7),
    .I2(n857_11) 
);
defparam n825_s3.INIT=8'hB4;
  LUT4 n826_s3 (
    .F(n826_6),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n828_6),
    .I3(ff_vram_access_address[9]) 
);
defparam n826_s3.INIT=16'h807F;
  LUT4 n826_s4 (
    .F(n826_7),
    .I0(ff_vram_access_address[9]),
    .I1(w_vram_address_cpu[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n826_s4.INIT=16'h5335;
  LUT4 n827_s4 (
    .F(n827_7),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n827_s4.INIT=16'h5335;
  LUT4 n827_s5 (
    .F(n827_8),
    .I0(n830_7),
    .I1(n830_8),
    .I2(n830_9),
    .I3(n861_11) 
);
defparam n827_s5.INIT=16'h0004;
  LUT4 n827_s6 (
    .F(n827_9),
    .I0(ff_vram_access_address[8]),
    .I1(w_vram_address_cpu[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n827_s6.INIT=16'h5335;
  LUT4 n829_s3 (
    .F(n829_6),
    .I0(n830_7),
    .I1(n830_8),
    .I2(n830_9),
    .I3(n861_11) 
);
defparam n829_s3.INIT=16'hFB04;
  LUT3 n829_s4 (
    .F(n829_7),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n831_6) 
);
defparam n829_s4.INIT=8'h80;
  LUT4 n830_s4 (
    .F(n830_7),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n830_s4.INIT=16'h5335;
  LUT4 n830_s5 (
    .F(n830_8),
    .I0(n832_9),
    .I1(n834_6),
    .I2(n834_7),
    .I3(n832_7) 
);
defparam n830_s5.INIT=16'h0001;
  LUT4 n830_s6 (
    .F(n830_9),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n830_s6.INIT=16'h5335;
  LUT4 n832_s4 (
    .F(n832_7),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n832_s4.INIT=16'h5335;
  LUT2 n832_s5 (
    .F(n832_8),
    .I0(n834_6),
    .I1(n834_7) 
);
defparam n832_s5.INIT=4'h1;
  LUT4 n832_s6 (
    .F(n832_9),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n832_s6.INIT=16'h5335;
  LUT4 n834_s3 (
    .F(n834_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n834_s3.INIT=16'h5335;
  LUT4 n834_s4 (
    .F(n834_7),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n834_s4.INIT=16'h5335;
  LUT4 n850_s5 (
    .F(n850_8),
    .I0(w_vram_address_text12_16),
    .I1(n850_14),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n850_s5.INIT=16'h0503;
  LUT4 n850_s6 (
    .F(n850_9),
    .I0(ff_preread_address_0),
    .I1(n854_13),
    .I2(n850_15),
    .I3(n341_20) 
);
defparam n850_s6.INIT=16'h4F00;
  LUT3 n850_s7 (
    .F(n850_10),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(n850_19) 
);
defparam n850_s7.INIT=8'hAC;
  LUT3 n850_s8 (
    .F(n850_11),
    .I0(n1530_4),
    .I1(n1530_5),
    .I2(ff_dram_address_16_14) 
);
defparam n850_s8.INIT=8'h60;
  LUT3 n850_s9 (
    .F(n850_12),
    .I0(n867_10),
    .I1(ff_vram_access_address[16]),
    .I2(n1530_4) 
);
defparam n850_s9.INIT=8'h5C;
  LUT4 n853_s7 (
    .F(n853_10),
    .I0(ff_preread_address_14),
    .I1(ff_y_test_address_14),
    .I2(n854_13),
    .I3(n853_14) 
);
defparam n853_s7.INIT=16'hC0AF;
  LUT4 n853_s8 (
    .F(n853_11),
    .I0(ff_vram_access_address[14]),
    .I1(w_vram_address_cpu[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n853_s8.INIT=16'h5335;
  LUT4 n853_s9 (
    .F(n853_12),
    .I0(ff_vram_access_address[13]),
    .I1(n822_12),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n853_s9.INIT=16'h0CF5;
  LUT3 n854_s7 (
    .F(n854_10),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n850_19) 
);
defparam n854_s7.INIT=8'hCA;
  LUT2 n854_s10 (
    .F(n854_13),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n854_s10.INIT=4'h8;
  LUT4 n854_s11 (
    .F(n854_14),
    .I0(n822_10),
    .I1(ff_vram_access_address[12]),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n854_s11.INIT=16'hF50C;
  LUT4 n855_s5 (
    .F(n855_8),
    .I0(w_vram_address_text12_11),
    .I1(n855_12),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n855_s5.INIT=16'h0A0C;
  LUT4 n855_s6 (
    .F(n855_9),
    .I0(n855_15),
    .I1(n854_21),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n855_s6.INIT=16'h3500;
  LUT3 n855_s7 (
    .F(n855_10),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(n850_19) 
);
defparam n855_s7.INIT=8'h35;
  LUT4 n855_s8 (
    .F(n855_11),
    .I0(ff_vram_access_address[11]),
    .I1(n824_9),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n855_s8.INIT=16'h03FA;
  LUT4 n856_s5 (
    .F(n856_8),
    .I0(w_vram_address_text12_10),
    .I1(n856_12),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n856_s5.INIT=16'h0A0C;
  LUT4 n856_s6 (
    .F(n856_9),
    .I0(n856_15),
    .I1(n855_15),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n856_s6.INIT=16'h3500;
  LUT3 n856_s7 (
    .F(n856_10),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(n850_19) 
);
defparam n856_s7.INIT=8'h35;
  LUT4 n856_s8 (
    .F(n856_11),
    .I0(ff_vram_access_address[10]),
    .I1(n857_11),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n856_s8.INIT=16'h03FA;
  LUT4 n857_s5 (
    .F(n857_8),
    .I0(w_vram_address_text12_9),
    .I1(n857_13),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n857_s5.INIT=16'h0A0C;
  LUT4 n857_s6 (
    .F(n857_9),
    .I0(n858_18),
    .I1(n856_15),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n857_s6.INIT=16'h3500;
  LUT3 n857_s7 (
    .F(n857_10),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(n850_19) 
);
defparam n857_s7.INIT=8'h35;
  LUT4 n857_s8 (
    .F(n857_11),
    .I0(ff_vram_access_address[10]),
    .I1(w_vram_address_cpu[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n857_s8.INIT=16'h5335;
  LUT4 n857_s9 (
    .F(n857_12),
    .I0(ff_vram_access_address[9]),
    .I1(n826_7),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n857_s9.INIT=16'h0CF5;
  LUT3 n858_s7 (
    .F(n858_10),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(n850_19) 
);
defparam n858_s7.INIT=8'h35;
  LUT4 n858_s10 (
    .F(n858_13),
    .I0(ff_vram_access_address[8]),
    .I1(n827_9),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n858_s10.INIT=16'h0CF5;
  LUT4 n859_s5 (
    .F(n859_8),
    .I0(w_vram_address_text12_7),
    .I1(n859_12),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n859_s5.INIT=16'h0A0C;
  LUT4 n859_s6 (
    .F(n859_9),
    .I0(n860_18),
    .I1(n858_20),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n859_s6.INIT=16'h3500;
  LUT3 n859_s7 (
    .F(n859_10),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(n850_19) 
);
defparam n859_s7.INIT=8'h35;
  LUT4 n859_s8 (
    .F(n859_11),
    .I0(ff_vram_access_address[7]),
    .I1(n827_7),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n859_s8.INIT=16'h03FA;
  LUT3 n860_s7 (
    .F(n860_10),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(n850_19) 
);
defparam n860_s7.INIT=8'h35;
  LUT4 n860_s10 (
    .F(n860_13),
    .I0(ff_vram_access_address[6]),
    .I1(n861_11),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n860_s10.INIT=16'h0CF5;
  LUT4 n861_s5 (
    .F(n861_8),
    .I0(w_vram_address_text12_5),
    .I1(n861_13),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n861_s5.INIT=16'h0A0C;
  LUT4 n861_s6 (
    .F(n861_9),
    .I0(n861_16),
    .I1(n860_20),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n861_s6.INIT=16'h3500;
  LUT3 n861_s7 (
    .F(n861_10),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(n850_19) 
);
defparam n861_s7.INIT=8'h35;
  LUT4 n861_s8 (
    .F(n861_11),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n861_s8.INIT=16'h5335;
  LUT4 n861_s9 (
    .F(n861_12),
    .I0(ff_vram_access_address[5]),
    .I1(n830_9),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n861_s9.INIT=16'h03FA;
  LUT4 n862_s5 (
    .F(n862_8),
    .I0(w_vram_address_text12_4),
    .I1(n862_12),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n862_s5.INIT=16'h0A0C;
  LUT4 n862_s6 (
    .F(n862_9),
    .I0(n862_15),
    .I1(n861_16),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n862_s6.INIT=16'h3500;
  LUT3 n862_s7 (
    .F(n862_10),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(n850_19) 
);
defparam n862_s7.INIT=8'h35;
  LUT4 n862_s8 (
    .F(n862_11),
    .I0(ff_vram_access_address[4]),
    .I1(n830_7),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n862_s8.INIT=16'h0CF5;
  LUT4 n863_s5 (
    .F(n863_8),
    .I0(w_vram_address_text12_3),
    .I1(n863_12),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n863_s5.INIT=16'h0A0C;
  LUT4 n863_s6 (
    .F(n863_9),
    .I0(n863_15),
    .I1(n862_15),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n863_s6.INIT=16'h3500;
  LUT3 n863_s7 (
    .F(n863_10),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(n850_19) 
);
defparam n863_s7.INIT=8'h35;
  LUT4 n863_s8 (
    .F(n863_11),
    .I0(ff_vram_access_address[3]),
    .I1(n832_9),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n863_s8.INIT=16'h03FA;
  LUT4 n864_s5 (
    .F(n864_8),
    .I0(w_vram_address_text12_2),
    .I1(n864_12),
    .I2(n341_20),
    .I3(n227_9) 
);
defparam n864_s5.INIT=16'h0A0C;
  LUT4 n864_s6 (
    .F(n864_9),
    .I0(n864_15),
    .I1(n863_15),
    .I2(n854_13),
    .I3(n341_20) 
);
defparam n864_s6.INIT=16'h3500;
  LUT3 n864_s7 (
    .F(n864_10),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(n850_19) 
);
defparam n864_s7.INIT=8'h35;
  LUT4 n864_s8 (
    .F(n864_11),
    .I0(ff_vram_access_address[2]),
    .I1(n832_7),
    .I2(n850_19),
    .I3(n1530_4) 
);
defparam n864_s8.INIT=16'h03FA;
  LUT4 n865_s7 (
    .F(n865_10),
    .I0(n251_26),
    .I1(ff_preread_address_1),
    .I2(n864_15),
    .I3(n854_13) 
);
defparam n865_s7.INIT=16'hF0BB;
  LUT3 n865_s8 (
    .F(n865_11),
    .I0(n834_7),
    .I1(ff_vram_access_address[1]),
    .I2(n1530_4) 
);
defparam n865_s8.INIT=8'hA3;
  LUT3 n865_s9 (
    .F(n865_12),
    .I0(n832_7),
    .I1(ff_vram_access_address[2]),
    .I2(n1530_4) 
);
defparam n865_s9.INIT=8'h5C;
  LUT4 n866_s7 (
    .F(n866_10),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n251_26),
    .I3(n854_13) 
);
defparam n866_s7.INIT=16'h0A0C;
  LUT4 n867_s2 (
    .F(n867_5),
    .I0(n867_8),
    .I1(ff_vram_access_address[13]),
    .I2(n822_13),
    .I3(ff_vram_access_address[16]) 
);
defparam n867_s2.INIT=16'h807F;
  LUT4 n867_s4 (
    .F(n867_7),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(n1590_4),
    .I3(n868_6) 
);
defparam n867_s4.INIT=16'hCA00;
  LUT4 n868_s3 (
    .F(n868_6),
    .I0(n868_8),
    .I1(n830_8),
    .I2(n822_15),
    .I3(n868_9) 
);
defparam n868_s3.INIT=16'h8000;
  LUT4 n868_s4 (
    .F(n868_7),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[12]),
    .I3(n822_13) 
);
defparam n868_s4.INIT=16'h8000;
  LUT4 n869_s2 (
    .F(n869_5),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[12]),
    .I2(n822_13),
    .I3(ff_vram_access_address[14]) 
);
defparam n869_s2.INIT=16'h807F;
  LUT3 n869_s3 (
    .F(n869_6),
    .I0(n822_10),
    .I1(n822_11),
    .I2(n822_12) 
);
defparam n869_s3.INIT=8'h04;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_1_15) 
);
defparam n1530_s3.INIT=16'h0090;
  LUT4 n1530_s4 (
    .F(n1530_7),
    .I0(n73_7),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r25_cmd_Z),
    .I3(n1530_9) 
);
defparam n1530_s4.INIT=16'h00FE;
  LUT2 n1530_s5 (
    .F(n1530_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n1530_s5.INIT=4'h9;
  LUT2 n1530_s6 (
    .F(n1530_9),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam n1530_s6.INIT=4'h9;
  LUT4 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(ff_dram_address_16_12),
    .I1(n227_9),
    .I2(n850_19),
    .I3(n575_15) 
);
defparam ff_dram_address_16_s6.INIT=16'h0001;
  LUT4 n341_s6 (
    .F(n341_9),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n341_s6.INIT=16'h0007;
  LUT2 n341_s7 (
    .F(n341_10),
    .I0(w_prewindow_y_sp),
    .I1(w_sp_vram_accessing) 
);
defparam n341_s7.INIT=4'h8;
  LUT4 n341_s8 (
    .F(n341_11),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n341_s8.INIT=16'h0B33;
  LUT4 n341_s9 (
    .F(n341_12),
    .I0(ff_tx_vram_read_en2),
    .I1(reg_r0_disp_mode[2]),
    .I2(ff_tx_vram_read_en),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n341_s9.INIT=16'h00F8;
  LUT4 n341_s10 (
    .F(n341_13),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n341_s10.INIT=16'h0700;
  LUT3 n341_s11 (
    .F(n341_14),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n341_s11.INIT=8'h80;
  LUT3 n822_s11 (
    .F(n822_14),
    .I0(n857_11),
    .I1(n824_9),
    .I2(n826_7) 
);
defparam n822_s11.INIT=8'h01;
  LUT4 n822_s12 (
    .F(n822_15),
    .I0(n830_9),
    .I1(n861_11),
    .I2(n827_9),
    .I3(n827_7) 
);
defparam n822_s12.INIT=16'h0001;
  LUT3 n822_s13 (
    .F(n822_16),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]) 
);
defparam n822_s13.INIT=8'h80;
  LUT3 n850_s11 (
    .F(n850_14),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(ff_dram_address_16_12) 
);
defparam n850_s11.INIT=8'hAC;
  LUT4 n850_s12 (
    .F(n850_15),
    .I0(ff_preread_address_16),
    .I1(ff_y_test_address_16),
    .I2(n854_13),
    .I3(n251_26) 
);
defparam n850_s12.INIT=16'h0CFA;
  LUT3 n853_s10 (
    .F(n853_13),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(ff_dram_address_16_12) 
);
defparam n853_s10.INIT=8'hAC;
  LUT4 n853_s11 (
    .F(n853_14),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(n854_13),
    .I3(n251_26) 
);
defparam n853_s11.INIT=16'hF503;
  LUT3 n854_s12 (
    .F(n854_15),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(ff_dram_address_16_12) 
);
defparam n854_s12.INIT=8'h53;
  LUT3 n855_s9 (
    .F(n855_12),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(ff_dram_address_16_12) 
);
defparam n855_s9.INIT=8'hAC;
  LUT3 n856_s9 (
    .F(n856_12),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(ff_dram_address_16_12) 
);
defparam n856_s9.INIT=8'hAC;
  LUT3 n857_s10 (
    .F(n857_13),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(ff_dram_address_16_12) 
);
defparam n857_s10.INIT=8'hAC;
  LUT3 n858_s11 (
    .F(n858_14),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(ff_dram_address_16_12) 
);
defparam n858_s11.INIT=8'hAC;
  LUT3 n859_s9 (
    .F(n859_12),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(ff_dram_address_16_12) 
);
defparam n859_s9.INIT=8'hAC;
  LUT3 n860_s11 (
    .F(n860_14),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(ff_dram_address_16_12) 
);
defparam n860_s11.INIT=8'hAC;
  LUT3 n861_s10 (
    .F(n861_13),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(ff_dram_address_16_12) 
);
defparam n861_s10.INIT=8'hAC;
  LUT3 n862_s9 (
    .F(n862_12),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(ff_dram_address_16_12) 
);
defparam n862_s9.INIT=8'hAC;
  LUT3 n863_s9 (
    .F(n863_12),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(ff_dram_address_16_12) 
);
defparam n863_s9.INIT=8'hAC;
  LUT3 n864_s9 (
    .F(n864_12),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(ff_dram_address_16_12) 
);
defparam n864_s9.INIT=8'hAC;
  LUT3 n865_s10 (
    .F(n865_13),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(ff_dram_address_16_12) 
);
defparam n865_s10.INIT=8'hAC;
  LUT3 n866_s8 (
    .F(n866_11),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(ff_dram_address_16_12) 
);
defparam n866_s8.INIT=8'hAC;
  LUT3 n867_s5 (
    .F(n867_8),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address[15]) 
);
defparam n867_s5.INIT=8'h80;
  LUT3 n868_s5 (
    .F(n868_8),
    .I0(n830_7),
    .I1(n826_7),
    .I2(n853_11) 
);
defparam n868_s5.INIT=8'h01;
  LUT4 n868_s6 (
    .F(n868_9),
    .I0(n822_10),
    .I1(n857_11),
    .I2(n824_9),
    .I3(n822_12) 
);
defparam n868_s6.INIT=16'h0001;
  LUT4 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_12),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_9) 
);
defparam ff_dram_address_16_s8.INIT=16'h0301;
  LUT4 n341_s12 (
    .F(n341_16),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_ack),
    .I3(w_vram_rd_req) 
);
defparam n341_s12.INIT=16'h9009;
  LUT4 n867_s6 (
    .F(n867_10),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n867_s6.INIT=16'h3553;
  LUT4 n884_s3 (
    .F(n884_7),
    .I0(n1786_7),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(ff_wait_cnt[15]) 
);
defparam n884_s3.INIT=16'h1400;
  LUT3 ff_dram_address_16_s9 (
    .F(ff_dram_address_16_14),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n341_7) 
);
defparam ff_dram_address_16_s9.INIT=8'h04;
  LUT4 ff_dram_address_16_s10 (
    .F(ff_dram_address_16_16),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address_16_10),
    .I3(n822_9) 
);
defparam ff_dram_address_16_s10.INIT=16'h00FB;
  LUT4 n341_s13 (
    .F(n341_18),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n341_7),
    .I3(n341_16) 
);
defparam n341_s13.INIT=16'h0400;
  LUT3 n341_s14 (
    .F(n341_20),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n341_6) 
);
defparam n341_s14.INIT=8'h40;
  LUT4 n892_s2 (
    .F(n892_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n828_7),
    .I3(n884_4) 
);
defparam n892_s2.INIT=16'hFFFB;
  LUT4 n893_s3 (
    .F(n893_9),
    .I0(n828_7),
    .I1(n341_18),
    .I2(n1530_4),
    .I3(n884_7) 
);
defparam n893_s3.INIT=16'h1555;
  LUT4 n1528_s1 (
    .F(n1528_5),
    .I0(w_vdp_enable),
    .I1(n341_18),
    .I2(n1530_4),
    .I3(n884_7) 
);
defparam n1528_s1.INIT=16'h8000;
  LUT4 n850_s14 (
    .F(n850_19),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n850_s14.INIT=16'h1000;
  LUT4 n866_s9 (
    .F(n866_13),
    .I0(w_vram_address_text12_0),
    .I1(n866_11),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n866_s9.INIT=16'h3533;
  LUT4 n865_s11 (
    .F(n865_15),
    .I0(w_vram_address_text12_1),
    .I1(n865_13),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n865_s11.INIT=16'h3533;
  LUT4 n860_s12 (
    .F(n860_16),
    .I0(w_vram_address_text12_6),
    .I1(n860_14),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n860_s12.INIT=16'h3533;
  LUT4 n858_s12 (
    .F(n858_16),
    .I0(w_vram_address_text12_8),
    .I1(n858_14),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n858_s12.INIT=16'h3533;
  LUT4 n854_s13 (
    .F(n854_17),
    .I0(w_vram_address_text12_12),
    .I1(n854_15),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n854_s13.INIT=16'hC5CC;
  LUT4 n853_s12 (
    .F(n853_16),
    .I0(w_vram_address_text12_13),
    .I1(n853_13),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n853_s12.INIT=16'h3533;
  LUT4 n864_s11 (
    .F(n864_15),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n864_s11.INIT=16'h5355;
  LUT4 n863_s11 (
    .F(n863_15),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n863_s11.INIT=16'h5355;
  LUT4 n862_s11 (
    .F(n862_15),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n862_s11.INIT=16'h5355;
  LUT4 n861_s12 (
    .F(n861_16),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n861_s12.INIT=16'h5355;
  LUT4 n856_s11 (
    .F(n856_15),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n856_s11.INIT=16'h5355;
  LUT4 n855_s11 (
    .F(n855_15),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n855_s11.INIT=16'h5355;
  LUT4 n860_s13 (
    .F(n860_18),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n860_s13.INIT=16'h5355;
  LUT4 n860_s14 (
    .F(n860_20),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n860_s14.INIT=16'h5355;
  LUT4 n858_s13 (
    .F(n858_18),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n858_s13.INIT=16'h5355;
  LUT4 n858_s14 (
    .F(n858_20),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n858_s14.INIT=16'h5355;
  LUT4 n854_s14 (
    .F(n854_19),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n854_s14.INIT=16'hACAA;
  LUT4 n854_s15 (
    .F(n854_21),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n854_s15.INIT=16'h5355;
  LUT4 n983_s3 (
    .F(n983_7),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_4),
    .I3(n1211_4) 
);
defparam n983_s3.INIT=16'h333A;
  LUT4 n987_s3 (
    .F(n987_7),
    .I0(ff_vdpcmd_vram_reading_req),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n987_s3.INIT=16'hCACC;
  LUT4 n1277_s3 (
    .F(n1277_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1277_s3.INIT=16'h1400;
  LUT4 n984_s3 (
    .F(n984_7),
    .I0(w_vdp_enable),
    .I1(n822_9),
    .I2(n1530_4),
    .I3(w_vram_rd_ack) 
);
defparam n984_s3.INIT=16'h7F80;
  LUT4 n984_s6 (
    .F(n984_15),
    .I0(w_vram_rd_ack),
    .I1(w_vram_rd_req),
    .I2(w_bus_wdata[6]),
    .I3(n1211_4) 
);
defparam n984_s6.INIT=16'hC5CC;
  LUT4 n341_s15 (
    .F(n341_22),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n341_6),
    .I3(n341_18) 
);
defparam n341_s15.INIT=16'hBF00;
  DFFRE ff_dram_rdata_7_s0 (
    .Q(ff_dram_rdata[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_6_s0 (
    .Q(ff_dram_rdata[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_5_s0 (
    .Q(ff_dram_rdata[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_4_s0 (
    .Q(ff_dram_rdata[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_3_s0 (
    .Q(ff_dram_rdata[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_2_s0 (
    .Q(ff_dram_rdata[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_1_s0 (
    .Q(ff_dram_rdata[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_dram_rdata_0_s0 (
    .Q(ff_dram_rdata[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(n1277_8),
    .RESET(n41_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n850_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n853_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n854_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n855_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n856_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n857_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n858_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n859_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n860_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n861_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n862_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n863_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n864_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n865_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n866_5),
    .CLK(clk42m),
    .CE(ff_dram_address_16_7),
    .SET(n41_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n884_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n885_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n886_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n887_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n888_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n889_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n890_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n891_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n892_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .SET(n41_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n893_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .SET(n41_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n867_3),
    .CLK(clk42m),
    .CE(ff_vram_access_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n868_3),
    .CLK(clk42m),
    .CE(ff_vram_access_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n869_3),
    .CLK(clk42m),
    .CE(ff_vram_access_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n822_6),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n823_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n824_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n825_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n826_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n827_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n828_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n829_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n830_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n831_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n832_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n833_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n834_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n835_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n987_10),
    .CLK(clk42m),
    .CE(n1530_3),
    .RESET(n41_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n341_22),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_set_ack_s1 (
    .Q(w_vram_addr_set_ack),
    .D(n983_10),
    .CLK(clk42m),
    .CE(n1590_3),
    .RESET(n41_6) 
);
defparam ff_vram_address_set_ack_s1.INIT=1'b0;
  DFFRE ff_vdpcmd_vram_write_ack_s1 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_6),
    .CLK(clk42m),
    .CE(n1528_5),
    .RESET(n41_6) 
);
defparam ff_vdpcmd_vram_write_ack_s1.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n987_7),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n984_7),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_8),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  INV n983_s5 (
    .O(n983_10),
    .I(w_vram_addr_set_ack) 
);
  INV n987_s5 (
    .O(n987_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  clk42m,
  w_vdp_enable,
  n41_6,
  n86_7,
  n87_9,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n260_13,
  n67_12,
  p_slot_reset_n_d,
  n1011_9,
  n260_12,
  n76_10,
  ff_prewindow_x_7,
  reg_r25_msk_Z,
  n1011_7,
  n2432_5,
  reg_r27_h_scroll_Z,
  reg_r23_vstart_line_Z,
  reg_r18_adj,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  ff_pre_x_cnt_8_5,
  w_h_cnt_end_12,
  n965_6,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter_0,
  w_vcounter_2,
  w_vcounter_3,
  w_vcounter_4,
  w_vcounter_5,
  w_vcounter_6,
  w_vcounter_7,
  w_vcounter_8,
  w_vcounter_9,
  w_vcounter_10,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input clk42m;
input w_vdp_enable;
input n41_6;
input n86_7;
input n87_9;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n260_13;
input n67_12;
input p_slot_reset_n_d;
input n1011_9;
input n260_12;
input n76_10;
input ff_prewindow_x_7;
input reg_r25_msk_Z;
input n1011_7;
input n2432_5;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r23_vstart_line_Z;
input [7:0] reg_r18_adj;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output ff_pre_x_cnt_8_5;
output w_h_cnt_end_12;
output n965_6;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output w_vcounter_0;
output w_vcounter_2;
output w_vcounter_3;
output w_vcounter_4;
output w_vcounter_5;
output w_vcounter_6;
output w_vcounter_7;
output w_vcounter_8;
output w_vcounter_9;
output w_vcounter_10;
output [1:1] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n1472_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n972_4;
wire n973_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1047_3;
wire n1048_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n404_7;
wire n403_7;
wire n190_7;
wire n187_7;
wire n184_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n42_7;
wire n41_7;
wire n40_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n694_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire w_h_cnt_end_11;
wire n1670_4;
wire n550_4;
wire n553_4;
wire n556_4;
wire n790_6;
wire n790_7;
wire n964_4;
wire n965_5;
wire n970_4;
wire n973_4;
wire n973_5;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_8;
wire n193_9;
wire n191_8;
wire n188_8;
wire n186_8;
wire n185_8;
wire n183_8;
wire n123_8;
wire n122_8;
wire n120_8;
wire n119_8;
wire n117_8;
wire n41_8;
wire n40_8;
wire n38_8;
wire n35_8;
wire n695_7;
wire n693_7;
wire n1470_5;
wire w_h_cnt_end_13;
wire w_h_cnt_end_14;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n1670_8;
wire n550_5;
wire n790_8;
wire n970_5;
wire n970_6;
wire n973_6;
wire n973_7;
wire w_v_blanking_end_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n1470_6;
wire n1670_9;
wire n1670_10;
wire n790_10;
wire ff_pre_window_y_10;
wire n790_12;
wire n1041_5;
wire n965_8;
wire n1046_5;
wire n1049_5;
wire n555_6;
wire n790_14;
wire n794_16;
wire n552_6;
wire n551_6;
wire n189_10;
wire n191_10;
wire n38_10;
wire n696_9;
wire n698_10;
wire n43_9;
wire n1481_5;
wire w_h_cnt_end;
wire n693_9;
wire n695_9;
wire n696_11;
wire n699_9;
wire n700_9;
wire n183_10;
wire n185_10;
wire n186_10;
wire n188_10;
wire n189_12;
wire n192_9;
wire n193_11;
wire n1513_5;
wire n1670_12;
wire n1123_9;
wire n1124_9;
wire n1125_9;
wire n1126_9;
wire n1127_9;
wire n1128_9;
wire n1129_9;
wire n1130_9;
wire n378_10;
wire n377_9;
wire n405_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire w_field;
wire n1171_2;
wire n1171_3;
wire n1170_2;
wire n1170_3;
wire n1169_2;
wire n1169_3;
wire n1168_2;
wire n1168_3;
wire n1167_2;
wire n1167_3;
wire n1166_2;
wire n1166_3;
wire n1165_2;
wire n1165_3;
wire n1164_2;
wire n1164_0_COUT;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n336_5;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_10;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT3 n1470_s0 (
    .F(n1470_3),
    .I0(w_h_cnt_end),
    .I1(n1470_4),
    .I2(w_vdp_enable) 
);
defparam n1470_s0.INIT=8'hE0;
  LUT2 n1472_s0 (
    .F(n1472_3),
    .I0(w_field),
    .I1(n1670_12) 
);
defparam n1472_s0.INIT=4'h8;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n260_13),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT4 n551_s0 (
    .F(n551_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n551_6),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n550_4) 
);
defparam n551_s0.INIT=16'hAA3C;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n552_6),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n550_4) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n553_4),
    .I2(w_pre_dot_counter_x[5]),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n67_12),
    .I3(n550_4) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n555_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n550_4) 
);
defparam n555_s0.INIT=16'hAA3C;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_14),
    .I1(ff_x_cnt[3]),
    .I2(n790_6),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'h9000;
  LUT2 n964_s0 (
    .F(n964_3),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[8]) 
);
defparam n964_s0.INIT=4'h6;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n965_8),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n965_s0.INIT=16'h7F80;
  LUT3 n966_s0 (
    .F(n966_3),
    .I0(n965_8),
    .I1(n965_5),
    .I2(w_pre_dot_counter_yp[6]) 
);
defparam n966_s0.INIT=8'h78;
  LUT4 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(n965_8),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n967_s0.INIT=16'h7F80;
  LUT3 n968_s0 (
    .F(n968_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n965_8),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam n968_s0.INIT=8'h78;
  LUT2 n969_s0 (
    .F(n969_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n965_8) 
);
defparam n969_s0.INIT=4'h6;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT2 n972_s1 (
    .F(n972_4),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n970_4) 
);
defparam n972_s1.INIT=4'h9;
  LUT2 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_5) 
);
defparam n973_s0.INIT=4'h1;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_3),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_3),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_4),
    .I3(w_v_blanking_end_5) 
);
defparam w_v_blanking_end_s0.INIT=16'h1000;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(p_slot_reset_n_d),
    .I2(n1607_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n790_4),
    .I1(ff_window_x_6),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_9),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT4 n190_s2 (
    .F(n190_7),
    .I0(w_vcounter_2),
    .I1(n191_8),
    .I2(n193_9),
    .I3(w_vcounter_3) 
);
defparam n190_s2.INIT=16'h0708;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(w_vcounter_5),
    .I1(n188_8),
    .I2(n193_9),
    .I3(w_vcounter_6) 
);
defparam n187_s2.INIT=16'h0708;
  LUT4 n184_s2 (
    .F(n184_7),
    .I0(w_vcounter_8),
    .I1(n185_8),
    .I2(n193_9),
    .I3(w_vcounter_9) 
);
defparam n184_s2.INIT=16'h0708;
  LUT2 n126_s2 (
    .F(n126_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_4) 
);
defparam n126_s2.INIT=4'h1;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(n1670_4),
    .I1(n123_8),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=8'h14;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_8) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(n1670_4),
    .I1(n120_8),
    .I2(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=8'h14;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT3 n117_s2 (
    .F(n117_7),
    .I0(n1670_4),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=8'h14;
  LUT4 n42_s2 (
    .F(n42_7),
    .I0(w_h_cnt_end_12),
    .I1(w_h_cnt_end_11),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n42_s2.INIT=16'h3740;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(w_h_cnt_end_12),
    .I1(w_h_cnt_end_11),
    .I2(n41_8),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h3740;
  LUT2 n40_s2 (
    .F(n40_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8) 
);
defparam n40_s2.INIT=4'h6;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_8),
    .I2(w_h_cnt_end),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(w_h_cnt_end),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(w_h_cnt_end),
    .I1(n35_8),
    .I2(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=8'h14;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(ff_x_cnt[2]),
    .I1(n698_8),
    .I2(n260_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(ff_x_cnt[5]),
    .I1(n695_7),
    .I2(n260_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(ff_x_cnt[7]),
    .I1(n693_7),
    .I2(n260_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[9]),
    .I2(n76_10),
    .I3(n1470_5) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 w_h_cnt_end_s8 (
    .F(w_h_cnt_end_11),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam w_h_cnt_end_s8.INIT=4'h8;
  LUT4 w_h_cnt_end_s9 (
    .F(w_h_cnt_end_12),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_h_cnt_end_13),
    .I3(w_h_cnt_end_14) 
);
defparam w_h_cnt_end_s9.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7),
    .I3(n1670_8) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_hcounter[0]),
    .I1(n550_5),
    .I2(w_vdp_hcounter[1]),
    .I3(ff_prewindow_x_7) 
);
defparam n550_s1.INIT=16'h1000;
  LUT2 n553_s1 (
    .F(n553_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n67_12) 
);
defparam n553_s1.INIT=4'h8;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n790_8) 
);
defparam n790_s3.INIT=16'h8700;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n796_6),
    .I2(n790_12),
    .I3(ff_x_cnt[2]) 
);
defparam n790_s4.INIT=16'h8070;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n965_8),
    .I3(n965_5) 
);
defparam n964_s1.INIT=16'h8000;
  LUT3 n965_s2 (
    .F(n965_5),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]) 
);
defparam n965_s2.INIT=8'h80;
  LUT4 n970_s1 (
    .F(n970_4),
    .I0(n970_5),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n970_6) 
);
defparam n970_s1.INIT=16'h8000;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n965_5) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(n973_6),
    .I1(n965_8),
    .I2(n973_7),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n973_s2.INIT=16'hF35F;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s1.INIT=16'h0100;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[8]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_pal_mode),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s2.INIT=16'h4100;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(n973_5),
    .I1(ff_pre_window_y_8),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_9) 
);
defparam ff_pre_window_y_s4.INIT=16'hC500;
  LUT2 n698_s3 (
    .F(n698_8),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT2 n193_s4 (
    .F(n193_9),
    .I0(w_field),
    .I1(n1670_4) 
);
defparam n193_s4.INIT=4'h8;
  LUT2 n191_s3 (
    .F(n191_8),
    .I0(w_vcounter_0),
    .I1(w_vdp_vcounter[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT4 n188_s3 (
    .F(n188_8),
    .I0(w_vcounter_2),
    .I1(w_vcounter_3),
    .I2(w_vcounter_4),
    .I3(n191_8) 
);
defparam n188_s3.INIT=16'h8000;
  LUT3 n186_s3 (
    .F(n186_8),
    .I0(w_vcounter_5),
    .I1(w_vcounter_6),
    .I2(n188_8) 
);
defparam n186_s3.INIT=8'h80;
  LUT4 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter_5),
    .I1(w_vcounter_6),
    .I2(w_vcounter_7),
    .I3(n188_8) 
);
defparam n185_s3.INIT=16'h8000;
  LUT3 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter_8),
    .I1(w_vcounter_9),
    .I2(n185_8) 
);
defparam n183_s3.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n122_s3.INIT=16'h8000;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n119_s3 (
    .F(n119_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n122_8) 
);
defparam n119_s3.INIT=16'h8000;
  LUT3 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(n119_8) 
);
defparam n117_s3.INIT=8'h80;
  LUT2 n41_s3 (
    .F(n41_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n41_s3.INIT=4'h8;
  LUT4 n40_s3 (
    .F(n40_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_h_cnt_end_11) 
);
defparam n40_s3.INIT=16'h8000;
  LUT3 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_8) 
);
defparam n38_s3.INIT=8'h80;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]),
    .I3(n38_8) 
);
defparam n35_s3.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n698_8) 
);
defparam n695_s2.INIT=16'h8000;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n695_7) 
);
defparam n693_s2.INIT=8'h80;
  LUT4 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[2]),
    .I1(n1470_6),
    .I2(w_vdp_hcounter[3]),
    .I3(w_h_cnt_end_11) 
);
defparam n1470_s2.INIT=16'h4000;
  LUT3 w_h_cnt_end_s10 (
    .F(w_h_cnt_end_13),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[10]) 
);
defparam w_h_cnt_end_s10.INIT=8'h40;
  LUT4 w_h_cnt_end_s11 (
    .F(w_h_cnt_end_14),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_h_cnt_end_s11.INIT=16'h1000;
  LUT3 n1670_s2 (
    .F(n1670_5),
    .I0(n1670_9),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[2]) 
);
defparam n1670_s2.INIT=8'h2B;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_pal_mode),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n1670_s3.INIT=16'hC531;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(n1670_10),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_interlace_mode) 
);
defparam n1670_s4.INIT=16'h0BB0;
  LUT3 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n1670_s5.INIT=8'h10;
  LUT2 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode) 
);
defparam n550_s2.INIT=4'h6;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(n790_10),
    .I3(w_hcounter[0]) 
);
defparam n790_s5.INIT=16'h1000;
  LUT3 n965_s3 (
    .F(n965_6),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n965_s3.INIT=8'h80;
  LUT3 n970_s2 (
    .F(n970_5),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n970_s2.INIT=8'h40;
  LUT4 n970_s3 (
    .F(n970_6),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n970_s3.INIT=16'h8000;
  LUT4 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n970_4) 
);
defparam n973_s3.INIT=16'h0100;
  LUT3 n973_s4 (
    .F(n973_7),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam n973_s4.INIT=8'h2B;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(w_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h8700;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_10),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam ff_pre_window_y_s5.INIT=16'h0100;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n965_5),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam ff_pre_window_y_s6.INIT=16'h1400;
  LUT2 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]) 
);
defparam n1470_s3.INIT=4'h4;
  LUT4 n1670_s6 (
    .F(n1670_9),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n1670_s6.INIT=16'h0100;
  LUT4 n1670_s7 (
    .F(n1670_10),
    .I0(ff_v_cnt_in_field[3]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(ff_v_cnt_in_field[4]) 
);
defparam n1670_s7.INIT=16'h4000;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(n970_4),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam ff_pre_window_y_s7.INIT=16'hEFF7;
  LUT4 n790_s8 (
    .F(n790_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n790_s8.INIT=16'h28D7;
  LUT4 n1041_s1 (
    .F(n1041_5),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp[8]),
    .I2(n936_2),
    .I3(w_v_blanking_end) 
);
defparam n1041_s1.INIT=16'hF066;
  LUT4 n965_s4 (
    .F(n965_8),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n965_s4.INIT=16'h4000;
  LUT4 n1046_s1 (
    .F(n1046_5),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n965_8),
    .I2(n941_2),
    .I3(w_v_blanking_end) 
);
defparam n1046_s1.INIT=16'hF066;
  LUT4 n1049_s1 (
    .F(n1049_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n970_4),
    .I2(n944_2),
    .I3(w_v_blanking_end) 
);
defparam n1049_s1.INIT=16'hF099;
  LUT3 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n555_s2.INIT=8'h80;
  LUT4 n790_s9 (
    .F(n790_14),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[2]),
    .I2(reg_r27_h_scroll_Z[1]),
    .I3(reg_r27_h_scroll_Z[0]) 
);
defparam n790_s9.INIT=16'h0002;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT3 n552_s2 (
    .F(n552_6),
    .I0(n67_12),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]) 
);
defparam n552_s2.INIT=8'h80;
  LUT4 n551_s2 (
    .F(n551_6),
    .I0(w_pre_dot_counter_x[6]),
    .I1(n67_12),
    .I2(w_pre_dot_counter_x[4]),
    .I3(w_pre_dot_counter_x[5]) 
);
defparam n551_s2.INIT=16'h8000;
  LUT4 n189_s4 (
    .F(n189_10),
    .I0(w_vcounter_2),
    .I1(w_vcounter_3),
    .I2(w_vcounter_0),
    .I3(w_vdp_vcounter[1]) 
);
defparam n189_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_10),
    .I0(n193_9),
    .I1(w_vcounter_2),
    .I2(w_vcounter_0),
    .I3(w_vdp_vcounter[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT4 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(n40_8) 
);
defparam n38_s4.INIT=16'h6AAA;
  LUT4 n696_s3 (
    .F(n696_9),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_10),
    .I0(n260_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s1 (
    .F(n1481_5),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s1.INIT=8'h80;
  LUT3 w_h_cnt_end_s12 (
    .F(w_h_cnt_end),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_h_cnt_end_12) 
);
defparam w_h_cnt_end_s12.INIT=8'h80;
  LUT4 n693_s3 (
    .F(n693_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n260_13),
    .I2(ff_x_cnt[7]),
    .I3(n693_7) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n260_13),
    .I2(ff_x_cnt[5]),
    .I3(n695_7) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_11),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n260_13),
    .I2(ff_x_cnt[4]),
    .I3(n696_9) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n260_13),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n260_13) 
);
defparam n700_s3.INIT=8'h15;
  LUT3 n1607_s1 (
    .F(n1607_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n260_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1607_s1.INIT=8'h80;
  LUT4 n183_s4 (
    .F(n183_10),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n183_8),
    .I3(w_vcounter_10) 
);
defparam n183_s4.INIT=16'h0770;
  LUT4 n185_s4 (
    .F(n185_10),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_vcounter_8),
    .I3(n185_8) 
);
defparam n185_s4.INIT=16'h0770;
  LUT4 n186_s4 (
    .F(n186_10),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n186_8),
    .I3(w_vcounter_7) 
);
defparam n186_s4.INIT=16'h0770;
  LUT4 n188_s4 (
    .F(n188_10),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_vcounter_5),
    .I3(n188_8) 
);
defparam n188_s4.INIT=16'h0770;
  LUT4 n189_s5 (
    .F(n189_12),
    .I0(w_field),
    .I1(n1670_4),
    .I2(n189_10),
    .I3(w_vcounter_4) 
);
defparam n189_s5.INIT=16'h0770;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_vcounter_0),
    .I3(w_vdp_vcounter[1]) 
);
defparam n192_s3.INIT=16'h0770;
  LUT3 n193_s5 (
    .F(n193_11),
    .I0(w_vcounter_0),
    .I1(w_field),
    .I2(n1670_4) 
);
defparam n193_s5.INIT=8'h15;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_vdp_enable) 
);
defparam n1513_s1.INIT=16'h1000;
  LUT4 n1670_s8 (
    .F(n1670_12),
    .I0(w_h_cnt_end),
    .I1(n1470_4),
    .I2(w_vdp_enable),
    .I3(n1670_4) 
);
defparam n1670_s8.INIT=16'hE000;
  LUT4 n1123_s3 (
    .F(n1123_9),
    .I0(w_pre_dot_counter_y[7]),
    .I1(p_slot_reset_n_d),
    .I2(n1164_2),
    .I3(w_vdp_enable) 
);
defparam n1123_s3.INIT=16'hF088;
  LUT4 n1124_s3 (
    .F(n1124_9),
    .I0(w_pre_dot_counter_y[6]),
    .I1(p_slot_reset_n_d),
    .I2(n1165_2),
    .I3(w_vdp_enable) 
);
defparam n1124_s3.INIT=16'hF088;
  LUT4 n1125_s3 (
    .F(n1125_9),
    .I0(w_pre_dot_counter_y[5]),
    .I1(p_slot_reset_n_d),
    .I2(n1166_2),
    .I3(w_vdp_enable) 
);
defparam n1125_s3.INIT=16'hF088;
  LUT4 n1126_s3 (
    .F(n1126_9),
    .I0(w_pre_dot_counter_y[4]),
    .I1(p_slot_reset_n_d),
    .I2(n1167_2),
    .I3(w_vdp_enable) 
);
defparam n1126_s3.INIT=16'hF088;
  LUT4 n1127_s3 (
    .F(n1127_9),
    .I0(w_pre_dot_counter_y[3]),
    .I1(p_slot_reset_n_d),
    .I2(n1168_2),
    .I3(w_vdp_enable) 
);
defparam n1127_s3.INIT=16'hF088;
  LUT4 n1128_s3 (
    .F(n1128_9),
    .I0(w_pre_dot_counter_y[2]),
    .I1(p_slot_reset_n_d),
    .I2(n1169_2),
    .I3(w_vdp_enable) 
);
defparam n1128_s3.INIT=16'hF088;
  LUT4 n1129_s3 (
    .F(n1129_9),
    .I0(w_pre_dot_counter_y[1]),
    .I1(p_slot_reset_n_d),
    .I2(n1170_2),
    .I3(w_vdp_enable) 
);
defparam n1129_s3.INIT=16'hF088;
  LUT4 n1130_s3 (
    .F(n1130_9),
    .I0(w_pre_dot_counter_y[0]),
    .I1(p_slot_reset_n_d),
    .I2(n1171_2),
    .I3(w_vdp_enable) 
);
defparam n1130_s3.INIT=16'hF088;
  LUT4 n378_s4 (
    .F(n378_10),
    .I0(w_dot_state[1]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_h_cnt_end_12) 
);
defparam n378_s4.INIT=16'h1555;
  LUT4 n377_s3 (
    .F(n377_9),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_h_cnt_end_12),
    .I3(w_dot_state[0]) 
);
defparam n377_s3.INIT=16'h7F00;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(n1011_7),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n2432_5) 
);
defparam n405_s4.INIT=16'h5155;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n86_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n87_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter_10),
    .D(n183_10),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter_9),
    .D(n184_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter_8),
    .D(n185_10),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter_7),
    .D(n186_10),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter_6),
    .D(n187_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter_5),
    .D(n188_10),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter_4),
    .D(n189_12),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter_3),
    .D(n190_7),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter_2),
    .D(n191_10),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_9),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vcounter_0),
    .D(n193_11),
    .CLK(clk42m),
    .CE(n1470_3),
    .RESET(n41_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(clk42m),
    .CE(n1472_3),
    .RESET(n41_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(clk42m),
    .CE(n1472_3),
    .RESET(n41_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_10),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(clk42m),
    .CE(n1481_5),
    .RESET(n41_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(clk42m),
    .CE(n1481_5),
    .RESET(n41_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(clk42m),
    .CE(n1481_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_9),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_9),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_11),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_10),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_9),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_9),
    .CLK(clk42m),
    .CE(n1513_5),
    .RESET(n41_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(clk42m),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(clk42m),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(clk42m),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(clk42m),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(clk42m),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(clk42m),
    .CE(ff_window_x_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n1041_5),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n1042_3),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n1043_3),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n1044_3),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n1045_3),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n1046_5),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n1047_3),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n1048_3),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n1049_5),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(clk42m),
    .CE(ff_pre_window_y_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(clk42m),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n41_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_4),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_field_s1 (
    .Q(w_field),
    .D(n336_5),
    .CLK(clk42m),
    .CE(n1670_12),
    .RESET(n41_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_9),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_10),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n336_s2 (
    .O(n336_5),
    .I(w_field) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_10),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  clk42m,
  n41_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  w_vdp_mode_is_highres,
  reg_r8_col0_on_Z,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n341_13,
  w_vdp_enable,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  reg_r7_frame_col_Z,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_color_code_text12,
  reg_r1_disp_mode,
  w_dot_state,
  w_color_code_graphic123m,
  n227_4,
  n73_7,
  n227_9,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input clk42m;
input n41_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input w_vdp_mode_is_highres;
input reg_r8_col0_on_Z;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n341_13;
input w_vdp_enable;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [7:0] reg_r7_frame_col_Z;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:0] w_yjk_r;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [3:1] reg_r0_disp_mode;
input [3:0] w_color_code_text12;
input [1:0] reg_r1_disp_mode;
input [1:0] w_dot_state;
input [3:0] w_color_code_graphic123m;
output n227_4;
output n73_7;
output n227_9;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_5;
wire n227_6;
wire n227_7;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n226_9;
wire n73_6;
wire n227_8;
wire n227_11;
wire n227_12;
wire n227_13;
wire n228_7;
wire n226_10;
wire n226_11;
wire n226_12;
wire n225_9;
wire n227_15;
wire n227_16;
wire n227_18;
wire n226_13;
wire n225_10;
wire n227_19;
wire n227_20;
wire n492_5;
wire n228_10;
wire n227_22;
wire n227_24;
wire n227_26;
wire n225_12;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(ff_yjk_r[5]),
    .I1(n73_4),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hA3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_yjk_r[4]),
    .I1(n74_4),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hA3;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(ff_yjk_r[3]),
    .I1(n75_4),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hA3;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(ff_yjk_r[2]),
    .I1(n76_4),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hA3;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(ff_yjk_r[1]),
    .I1(n77_4),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_yjk_r[0]),
    .I1(n78_4),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hA3;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_yjk_g[5]),
    .I1(n79_4),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hA3;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_yjk_g[4]),
    .I1(n80_4),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hA3;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_yjk_g[3]),
    .I1(n81_4),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hA3;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_yjk_g[2]),
    .I1(n82_4),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hA3;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_yjk_g[1]),
    .I1(n83_4),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hA3;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_yjk_g[0]),
    .I1(n84_4),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hA3;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_yjk_b[5]),
    .I1(n85_4),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hA3;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(ff_yjk_b[4]),
    .I1(n86_4),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hA3;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(ff_yjk_b[3]),
    .I1(n87_4),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hA3;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_yjk_b[2]),
    .I1(n88_4),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hA3;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(ff_yjk_b[1]),
    .I1(n89_4),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hA3;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(ff_yjk_b[0]),
    .I1(n90_4),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hA3;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'h00FE;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(n228_4),
    .I2(n228_5),
    .I3(n228_6) 
);
defparam n228_s0.INIT=16'hFFF8;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(n247_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n247_s0.INIT=16'h44F0;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT4 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n254_s0.INIT=16'hEEF0;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n227_4),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h0C0A;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n225_12),
    .I2(n227_4),
    .I3(n226_9) 
);
defparam n225_s2.INIT=16'h0A0C;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'h35;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[3]),
    .I3(n73_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'h35;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'h35;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'h35;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'h35;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'h53;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'h35;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'h35;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'h35;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'h35;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'h35;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'h53;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'h35;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'h35;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'h35;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'h35;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'h35;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'h53;
  LUT2 n227_s1 (
    .F(n227_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n227_s1.INIT=4'h4;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(w_color_code_text12[1]),
    .I1(n227_8),
    .I2(n227_9),
    .I3(n290_4) 
);
defparam n227_s2.INIT=16'hAC00;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_26),
    .I1(n227_11),
    .I2(n290_4),
    .I3(reg_r7_frame_col_Z[1]) 
);
defparam n227_s3.INIT=16'h8F00;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(n227_12),
    .I1(n290_4),
    .I2(n227_13),
    .I3(n227_22) 
);
defparam n227_s4.INIT=16'hF400;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n227_11),
    .I1(n290_4),
    .I2(n227_4),
    .I3(n227_5) 
);
defparam n228_s1.INIT=16'h000B;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_7),
    .I3(n227_22) 
);
defparam n228_s2.INIT=16'h7000;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n227_26),
    .I1(n226_8),
    .I2(n228_10),
    .I3(n290_4) 
);
defparam n228_s3.INIT=16'hC500;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n247_s1.INIT=8'h0E;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n254_s1.INIT=8'h10;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_sp_color_code_en),
    .I1(n226_10),
    .I2(n226_11),
    .I3(n226_12) 
);
defparam n226_s3.INIT=16'h001F;
  LUT4 n226_s4 (
    .F(n226_9),
    .I0(n227_26),
    .I1(n227_11),
    .I2(n290_4),
    .I3(n227_5) 
);
defparam n226_s4.INIT=16'h008F;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[3]),
    .I2(n73_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n73_s4 (
    .F(n73_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n73_s4.INIT=16'h1000;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(n227_15),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s5.INIT=8'hC5;
  LUT2 n227_s6 (
    .F(n227_9),
    .I0(reg_r0_disp_mode[3]),
    .I1(n341_13) 
);
defparam n227_s6.INIT=4'h4;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n225_9),
    .I1(n227_9),
    .I2(n226_8),
    .I3(n227_24) 
);
defparam n227_s8.INIT=16'h0E00;
  LUT4 n227_s9 (
    .F(n227_12),
    .I0(n227_16),
    .I1(n226_8),
    .I2(reg_r8_col0_on_Z),
    .I3(w_dot_state[1]) 
);
defparam n227_s9.INIT=16'h030A;
  LUT3 n227_s10 (
    .F(n227_13),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s10.INIT=8'h35;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s4.INIT=8'hCA;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n226_s5.INIT=16'h3533;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(reg_r0_disp_mode[3]),
    .I1(n341_13),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n226_s6.INIT=16'h0BBB;
  LUT3 n226_s7 (
    .F(n226_12),
    .I0(w_color_code_text12[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n341_13) 
);
defparam n226_s7.INIT=8'h10;
  LUT3 n225_s4 (
    .F(n225_9),
    .I0(n225_10),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam n225_s4.INIT=8'h3A;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n227_s12.INIT=16'h3533;
  LUT3 n227_s13 (
    .F(n227_16),
    .I0(n227_19),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s13.INIT=8'h3A;
  LUT4 n227_s15 (
    .F(n227_18),
    .I0(n225_10),
    .I1(n227_15),
    .I2(w_sp_color_code_en),
    .I3(n227_20) 
);
defparam n227_s15.INIT=16'hFA0C;
  LUT4 n226_s8 (
    .F(n226_13),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n226_s8.INIT=16'h001F;
  LUT4 n225_s5 (
    .F(n225_10),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n225_s5.INIT=16'h3533;
  LUT4 n227_s16 (
    .F(n227_19),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n226_13) 
);
defparam n227_s16.INIT=16'h3533;
  LUT4 n227_s17 (
    .F(n227_20),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en),
    .I3(w_dot_state[1]) 
);
defparam n227_s17.INIT=16'h5F30;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT3 n228_s6 (
    .F(n228_10),
    .I0(w_dot_state[1]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres) 
);
defparam n228_s6.INIT=8'h20;
  LUT4 n227_s18 (
    .F(n227_22),
    .I0(n227_18),
    .I1(n290_4),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n227_s18.INIT=16'h0B00;
  LUT4 n227_s19 (
    .F(n227_24),
    .I0(reg_r0_disp_mode[3]),
    .I1(n341_13),
    .I2(w_color_code_text12[3]),
    .I3(reg_r8_col0_on_Z) 
);
defparam n227_s19.INIT=16'h00BF;
  LUT4 n227_s20 (
    .F(n227_26),
    .I0(n227_16),
    .I1(w_color_code_text12[0]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n227_s20.INIT=16'hA3AA;
  LUT4 n225_s6 (
    .F(n225_12),
    .I0(n225_9),
    .I1(w_color_code_text12[3]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n341_13) 
);
defparam n225_s6.INIT=16'h5C55;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(clk42m) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(clk42m) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(clk42m),
    .CE(ff_yjk_r_5_6),
    .RESET(n41_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(clk42m),
    .CE(n492_5),
    .RESET(n41_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  clk42m,
  n41_6,
  n473_3,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  n67_13,
  w_vdp_enable,
  n1245_4,
  n2432_5,
  n965_6,
  p_slot_reset_n_d,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n100_6,
  n100_7,
  n1017_7,
  n1011_7,
  n1011_9,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input clk42m;
input n41_6;
input n473_3;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input n67_13;
input w_vdp_enable;
input n1245_4;
input n2432_5;
input n965_6;
input p_slot_reset_n_d;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n100_6;
output n100_7;
output n1017_7;
output n1011_7;
output n1011_9;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n100_5;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n1016_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n427_13;
wire n426_13;
wire n425_13;
wire n424_13;
wire n423_13;
wire n422_13;
wire n421_15;
wire n111_7;
wire n849_7;
wire n848_7;
wire n847_7;
wire n112_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n120_8;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire w_logical_vram_addr_nam_11_5;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1017_5;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_9;
wire n424_14;
wire n423_14;
wire n421_16;
wire n847_8;
wire n800_7;
wire n800_8;
wire n74_5;
wire n1016_5;
wire n1016_6;
wire n1016_7;
wire n236_27;
wire ff_tx_vram_read_en2_8;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_ramadr_16_10;
wire ff_prepattern_7_10;
wire ff_tx_prewindow_x_9;
wire ff_tx_char_counter_start_of_line_11_13;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire n850_13;
wire ff_blink_period_cnt_3_9;
wire n361_9;
wire n360_9;
wire n359_9;
wire n358_9;
wire n357_9;
wire n356_9;
wire n355_9;
wire n354_9;
wire n353_9;
wire n352_9;
wire n351_9;
wire n350_9;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n473_3),
    .I1(reg_r1_bl_clks_Z),
    .I2(ff_pattern_generator_7_9),
    .I3(n1011_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT4 n100_s2 (
    .F(n100_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_6),
    .I3(n100_7) 
);
defparam n100_s2.INIT=16'h8000;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT2 n1016_s0 (
    .F(n1016_3),
    .I0(n1011_3),
    .I1(n1016_4) 
);
defparam n1016_s0.INIT=4'h8;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pattern_generator_Z_5),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'h3A;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pattern_generator_Z_2),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'h3A;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'h3A;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'h3A;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'h3A;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'h3A;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'h3A;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'h3A;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'h3A;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'h3A;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'h3A;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'h3A;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'h3A;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(n507_5),
    .I2(n1017_7),
    .I3(n507_6) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n507_6),
    .I2(n100_5),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(n100_7),
    .I1(n67_13),
    .I2(ff_tx_prewindow_x_9),
    .I3(n1018_6) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_7) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_7) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n473_3),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en2_7),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hD000;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_pattern_generator_7_9),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_x_6_9),
    .I3(n1245_4) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF888;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(n1245_4) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n425_s7 (
    .F(n425_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n425_s7.INIT=16'h7800;
  LUT3 n424_s7 (
    .F(n424_13),
    .I0(n424_14),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n424_s7.INIT=8'h60;
  LUT3 n423_s7 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_14),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT3 n421_s9 (
    .F(n421_15),
    .I0(n421_16),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n421_s9.INIT=8'h60;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_5),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h14;
  LUT4 n848_s2 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n848_s2.INIT=16'h0708;
  LUT3 n847_s2 (
    .F(n847_7),
    .I0(n1016_4),
    .I1(n847_8),
    .I2(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=8'h14;
  LUT2 n112_s2 (
    .F(n112_7),
    .I0(ff_dot_counter24[3]),
    .I1(n100_5) 
);
defparam n112_s2.INIT=4'h1;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(ff_blink_state),
    .I1(n800_7),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0D;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(ff_dot_counter24[0]),
    .I1(n100_5) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_5),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n74_5),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n74_s1.INIT=16'h1000;
  LUT2 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n100_s3.INIT=4'h1;
  LUT2 n100_s4 (
    .F(n100_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5) 
);
defparam n100_s4.INIT=4'h4;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n1011_7) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT2 n1017_s2 (
    .F(n1017_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n1017_s2.INIT=4'h4;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6),
    .I3(n1016_7) 
);
defparam n1016_s1.INIT=16'hEEE8;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT2 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=4'h4;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n67_13),
    .I1(n965_6),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[0]),
    .I1(n507_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'hF400;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT3 n424_s8 (
    .F(n424_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n424_s8.INIT=8'h80;
  LUT4 n423_s8 (
    .F(n423_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n423_s8.INIT=16'h8000;
  LUT3 n421_s10 (
    .F(n421_16),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n423_14) 
);
defparam n421_s10.INIT=8'h80;
  LUT3 n847_s3 (
    .F(n847_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT2 n74_s2 (
    .F(n74_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n74_s2.INIT=4'h4;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'h35;
  LUT4 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_8),
    .I1(n1016_9),
    .I2(ff_blink_period_cnt[1]),
    .I3(n1016_10) 
);
defparam n1016_s3.INIT=16'h0071;
  LUT4 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state),
    .I3(ff_blink_period_cnt[2]) 
);
defparam n1016_s4.INIT=16'h3500;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en2_s4.INIT=4'h4;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s5.INIT=8'hCA;
  LUT4 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s6.INIT=16'h0C0A;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_period_cnt[2]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n1017_5),
    .I2(p_slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h4000;
  LUT3 n1017_s3 (
    .F(n1017_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n1017_s3.INIT=8'h20;
  LUT4 n1011_s3 (
    .F(n1011_7),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n1011_s3.INIT=16'h0001;
  LUT4 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_9),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_prewindow_x_s4.INIT=16'h0008;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s4 (
    .F(n1011_9),
    .I0(n1011_7),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n2432_5) 
);
defparam n1011_s4.INIT=8'h20;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'h5553;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'h5553;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'h5553;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'h5553;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'h5553;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'h5553;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'h5553;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'h5553;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'h5553;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'h5553;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'h5553;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'h5553;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'h5553;
  LUT4 n850_s4 (
    .F(n850_13),
    .I0(n1016_4),
    .I1(n1011_3),
    .I2(ff_blink_period_cnt_3_7),
    .I3(ff_blink_period_cnt[0]) 
);
defparam n850_s4.INIT=16'h3740;
  LUT3 ff_blink_period_cnt_3_s4 (
    .F(ff_blink_period_cnt_3_9),
    .I0(ff_blink_period_cnt_3_7),
    .I1(n1016_4),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s4.INIT=8'hE0;
  LUT4 n361_s3 (
    .F(n361_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n2432_5),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_7),
    .CLK(clk42m),
    .CE(ff_dot_counter24_3_6),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_8),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_5),
    .CLK(clk42m),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(clk42m),
    .CE(ff_tx_window_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(ff_pattern_num_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(clk42m),
    .CE(ff_ramadr_16_7),
    .RESET(n41_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(clk42m),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(clk42m),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_15),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(n507_4),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_9),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(clk42m),
    .CE(ff_is_foreground_9),
    .RESET(n41_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(clk42m),
    .CE(n733_4),
    .RESET(n41_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(clk42m),
    .CE(n1016_3),
    .RESET(n41_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(clk42m),
    .CE(n1011_3),
    .RESET(n41_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(clk42m),
    .CE(n1011_3),
    .RESET(n41_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(clk42m),
    .CE(n1011_3),
    .RESET(n41_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(clk42m),
    .CE(n1011_3),
    .RESET(n41_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(clk42m),
    .CE(ff_blink_period_cnt_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_7),
    .CLK(clk42m),
    .CE(ff_blink_period_cnt_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(clk42m),
    .CE(ff_blink_period_cnt_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(clk42m),
    .CE(ff_dot_counter24_3_6),
    .RESET(n41_6) 
);
  DFFR ff_blink_period_cnt_0_s2 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_13),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_blink_period_cnt_0_s2.INIT=1'b0;
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  clk42m,
  n1018_6,
  n41_6,
  n1017_7,
  n1514_4,
  n1245_4,
  n1582_5,
  n313_6,
  w_vdp_enable,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_eight_dot_state,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  w_dot_state,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  n635_4,
  ff_pattern_generator_7_7,
  n587_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input clk42m;
input n1018_6;
input n41_6;
input n1017_7;
input n1514_4;
input n1245_4;
input n1582_5;
input n313_6;
input w_vdp_enable;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [2:0] w_eight_dot_state;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input [1:0] w_dot_state;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
output n635_4;
output ff_pattern_generator_7_7;
output n587_6;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n419_3;
wire n420_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire ff_vram_address_16_5;
wire n152_11;
wire n155_11;
wire n156_11;
wire n157_11;
wire n158_11;
wire n159_11;
wire n160_11;
wire n161_11;
wire n162_11;
wire n163_11;
wire n164_11;
wire n165_11;
wire n166_11;
wire n167_11;
wire n168_11;
wire n241_4;
wire n152_12;
wire n152_13;
wire n155_12;
wire n156_12;
wire n156_13;
wire n157_12;
wire n157_13;
wire n158_12;
wire n159_12;
wire n160_12;
wire n161_12;
wire n162_12;
wire n163_12;
wire n164_12;
wire n164_13;
wire n165_12;
wire n166_12;
wire n166_13;
wire n167_12;
wire n167_13;
wire n168_12;
wire n168_13;
wire n152_14;
wire n156_14;
wire n157_14;
wire n158_13;
wire n159_13;
wire n160_13;
wire n161_13;
wire n162_13;
wire n166_14;
wire n167_14;
wire n168_14;
wire n619_5;
wire n419_6;
wire n603_5;
wire n426_8;
wire n587_8;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_ram_dat;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n241_s0 (
    .F(n241_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n241_4) 
);
defparam n241_s0.INIT=8'hCA;
  LUT3 n242_s0 (
    .F(n242_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n241_4) 
);
defparam n242_s0.INIT=8'hCA;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n241_4) 
);
defparam n243_s0.INIT=8'hCA;
  LUT3 n244_s0 (
    .F(n244_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n241_4) 
);
defparam n244_s0.INIT=8'hCA;
  LUT3 n419_s0 (
    .F(n419_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n419_6) 
);
defparam n419_s0.INIT=8'hAC;
  LUT3 n420_s0 (
    .F(n420_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n419_6) 
);
defparam n420_s0.INIT=8'hAC;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n419_6) 
);
defparam n421_s0.INIT=8'hAC;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n419_6) 
);
defparam n422_s0.INIT=8'hAC;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n419_6) 
);
defparam n423_s0.INIT=8'hAC;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n419_6) 
);
defparam n424_s0.INIT=8'hAC;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n419_6) 
);
defparam n425_s0.INIT=8'hAC;
  LUT4 ff_vram_address_16_s2 (
    .F(ff_vram_address_16_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n1245_4) 
);
defparam ff_vram_address_16_s2.INIT=16'h0B00;
  LUT4 n152_s7 (
    .F(n152_11),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_10),
    .I2(n1582_5),
    .I3(n152_13) 
);
defparam n152_s7.INIT=16'h40FF;
  LUT4 n155_s7 (
    .F(n155_11),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_7),
    .I2(n1582_5),
    .I3(n155_12) 
);
defparam n155_s7.INIT=16'h40FF;
  LUT4 n156_s7 (
    .F(n156_11),
    .I0(n635_4),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n156_12),
    .I3(n156_13) 
);
defparam n156_s7.INIT=16'hFFF8;
  LUT4 n157_s7 (
    .F(n157_11),
    .I0(n635_4),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n157_12),
    .I3(n157_13) 
);
defparam n157_s7.INIT=16'hFFF8;
  LUT3 n158_s7 (
    .F(n158_11),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(n635_4),
    .I2(n158_12) 
);
defparam n158_s7.INIT=8'h8F;
  LUT3 n159_s7 (
    .F(n159_11),
    .I0(w_pre_dot_counter_y[7]),
    .I1(n635_4),
    .I2(n159_12) 
);
defparam n159_s7.INIT=8'h8F;
  LUT3 n160_s7 (
    .F(n160_11),
    .I0(n635_4),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n160_12) 
);
defparam n160_s7.INIT=8'hF8;
  LUT3 n161_s7 (
    .F(n161_11),
    .I0(n635_4),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n161_12) 
);
defparam n161_s7.INIT=8'hF8;
  LUT3 n162_s7 (
    .F(n162_11),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n635_4),
    .I2(n162_12) 
);
defparam n162_s7.INIT=8'h8F;
  LUT4 n163_s7 (
    .F(n163_11),
    .I0(n163_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n635_4) 
);
defparam n163_s7.INIT=16'hF444;
  LUT4 n164_s7 (
    .F(n164_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n1582_5),
    .I2(n164_12),
    .I3(n164_13) 
);
defparam n164_s7.INIT=16'h80FF;
  LUT4 n165_s7 (
    .F(n165_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n1582_5),
    .I2(n164_12),
    .I3(n165_12) 
);
defparam n165_s7.INIT=16'h80FF;
  LUT4 n166_s7 (
    .F(n166_11),
    .I0(n166_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n166_13) 
);
defparam n166_s7.INIT=16'h0007;
  LUT4 n167_s7 (
    .F(n167_11),
    .I0(n167_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n167_13) 
);
defparam n167_s7.INIT=16'h0007;
  LUT4 n168_s7 (
    .F(n168_11),
    .I0(n168_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n168_13) 
);
defparam n168_s7.INIT=16'h0007;
  LUT3 n241_s1 (
    .F(n241_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n152_12) 
);
defparam n241_s1.INIT=8'hC5;
  LUT3 n635_s1 (
    .F(n635_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n635_s1.INIT=8'h01;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n152_s8 (
    .F(n152_12),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n152_s8.INIT=16'h0100;
  LUT4 n152_s9 (
    .F(n152_13),
    .I0(n635_4),
    .I1(reg_r2_pattern_name_Z_6),
    .I2(n152_14),
    .I3(reg_r4_pattern_generator_Z_5) 
);
defparam n152_s9.INIT=16'h7077;
  LUT4 n155_s8 (
    .F(n155_12),
    .I0(n635_4),
    .I1(reg_r2_pattern_name_Z_3),
    .I2(n152_14),
    .I3(reg_r4_pattern_generator_Z_2) 
);
defparam n155_s8.INIT=16'h7077;
  LUT4 n156_s8 (
    .F(n156_12),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n587_6),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n156_s8.INIT=16'hE000;
  LUT4 n156_s9 (
    .F(n156_13),
    .I0(reg_r4_pattern_generator_Z_1),
    .I1(n156_14),
    .I2(n152_12),
    .I3(n1582_5) 
);
defparam n156_s9.INIT=16'hAC00;
  LUT4 n157_s8 (
    .F(n157_12),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n587_6),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n157_s8.INIT=16'hE000;
  LUT4 n157_s9 (
    .F(n157_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n157_14),
    .I2(n152_12),
    .I3(n1582_5) 
);
defparam n157_s9.INIT=16'hAC00;
  LUT4 n158_s8 (
    .F(n158_12),
    .I0(n164_12),
    .I1(n587_6),
    .I2(ff_pre_pattern_num[7]),
    .I3(n158_13) 
);
defparam n158_s8.INIT=16'h053F;
  LUT4 n159_s8 (
    .F(n159_12),
    .I0(n164_12),
    .I1(n587_6),
    .I2(ff_pre_pattern_num[6]),
    .I3(n159_13) 
);
defparam n159_s8.INIT=16'h053F;
  LUT4 n160_s8 (
    .F(n160_12),
    .I0(n164_12),
    .I1(n587_6),
    .I2(n160_13),
    .I3(ff_pre_pattern_num[5]) 
);
defparam n160_s8.INIT=16'hFCA0;
  LUT4 n161_s8 (
    .F(n161_12),
    .I0(n164_12),
    .I1(n587_6),
    .I2(n161_13),
    .I3(ff_pre_pattern_num[4]) 
);
defparam n161_s8.INIT=16'hFCA0;
  LUT4 n162_s8 (
    .F(n162_12),
    .I0(n164_12),
    .I1(n587_6),
    .I2(ff_pre_pattern_num[3]),
    .I3(n162_13) 
);
defparam n162_s8.INIT=16'h053F;
  LUT3 n163_s8 (
    .F(n163_12),
    .I0(n164_12),
    .I1(n1582_5),
    .I2(n587_6) 
);
defparam n163_s8.INIT=8'h0B;
  LUT4 n164_s8 (
    .F(n164_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n164_s8.INIT=16'h0100;
  LUT4 n164_s9 (
    .F(n164_13),
    .I0(n635_4),
    .I1(w_dot_counter_x[7]),
    .I2(n163_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n164_s9.INIT=16'h7077;
  LUT4 n165_s8 (
    .F(n165_12),
    .I0(n635_4),
    .I1(w_dot_counter_x[6]),
    .I2(n163_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n165_s8.INIT=16'h7077;
  LUT3 n166_s8 (
    .F(n166_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n166_14),
    .I2(n152_12) 
);
defparam n166_s8.INIT=8'h5C;
  LUT4 n166_s9 (
    .F(n166_13),
    .I0(w_dot_counter_x[5]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n166_s9.INIT=16'h03F5;
  LUT3 n167_s8 (
    .F(n167_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n167_14),
    .I2(n152_12) 
);
defparam n167_s8.INIT=8'h5C;
  LUT4 n167_s9 (
    .F(n167_13),
    .I0(w_dot_counter_x[4]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n167_s9.INIT=16'h03F5;
  LUT3 n168_s8 (
    .F(n168_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n168_14),
    .I2(n152_12) 
);
defparam n168_s8.INIT=8'h5C;
  LUT4 n168_s9 (
    .F(n168_13),
    .I0(w_dot_counter_x[3]),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n168_s9.INIT=16'h03F5;
  LUT3 n152_s10 (
    .F(n152_14),
    .I0(n1582_5),
    .I1(n152_12),
    .I2(n587_6) 
);
defparam n152_s10.INIT=8'h07;
  LUT3 n156_s10 (
    .F(n156_14),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n156_s10.INIT=8'hE0;
  LUT3 n157_s10 (
    .F(n157_14),
    .I0(n164_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n157_s10.INIT=8'hE0;
  LUT3 n158_s9 (
    .F(n158_13),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_4),
    .I2(n1582_5) 
);
defparam n158_s9.INIT=8'hE0;
  LUT3 n159_s9 (
    .F(n159_13),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_3),
    .I2(n1582_5) 
);
defparam n159_s9.INIT=8'hE0;
  LUT3 n160_s9 (
    .F(n160_13),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_2),
    .I2(n1582_5) 
);
defparam n160_s9.INIT=8'hE0;
  LUT3 n161_s9 (
    .F(n161_13),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_1),
    .I2(n1582_5) 
);
defparam n161_s9.INIT=8'hE0;
  LUT3 n162_s9 (
    .F(n162_13),
    .I0(n152_12),
    .I1(reg_r10r3_color_Z_0),
    .I2(n1582_5) 
);
defparam n162_s9.INIT=8'hE0;
  LUT3 n166_s10 (
    .F(n166_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n164_12) 
);
defparam n166_s10.INIT=8'h35;
  LUT3 n167_s10 (
    .F(n167_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n164_12) 
);
defparam n167_s10.INIT=8'h35;
  LUT3 n168_s10 (
    .F(n168_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n164_12) 
);
defparam n168_s10.INIT=8'h35;
  LUT4 n619_s1 (
    .F(n619_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n619_s1.INIT=16'h4000;
  LUT3 n587_s2 (
    .F(n587_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n587_s2.INIT=8'h10;
  LUT3 n419_s2 (
    .F(n419_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n635_4) 
);
defparam n419_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n603_s1 (
    .F(n603_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n603_s1.INIT=16'h0200;
  LUT4 n426_s2 (
    .F(n426_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n635_4) 
);
defparam n426_s2.INIT=16'h0200;
  LUT4 n587_s3 (
    .F(n587_8),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n587_s3.INIT=16'h0200;
  DFFE ff_ram_dat_6_s0 (
    .Q(ff_ram_dat[6]),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_5_s0 (
    .Q(ff_ram_dat[5]),
    .D(w_vram_data_Z[5]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_4_s0 (
    .Q(ff_ram_dat[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_3_s0 (
    .Q(ff_ram_dat[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_2_s0 (
    .Q(ff_ram_dat[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_1_s0 (
    .Q(ff_ram_dat[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_0_s0 (
    .Q(ff_ram_dat[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n152_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n155_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n156_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n157_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n158_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n159_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n160_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n161_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n162_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n163_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n164_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n165_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n166_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n167_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n168_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_5),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n241_3),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n242_3),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n243_3),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n244_3),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_ram_dat[7]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_ram_dat[6]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_ram_dat[5]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_ram_dat[4]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_ram_dat[3]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_ram_dat[2]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_ram_dat[1]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_ram_dat[0]),
    .CLK(clk42m),
    .CE(n587_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_ram_dat[7]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_ram_dat[6]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_ram_dat[5]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_ram_dat[4]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_ram_dat[3]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_ram_dat[2]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_ram_dat[1]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_ram_dat[0]),
    .CLK(clk42m),
    .CE(n603_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_ram_dat[7]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_ram_dat[6]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_ram_dat[5]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_ram_dat[4]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_ram_dat[3]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_ram_dat[2]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_ram_dat[1]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_ram_dat[0]),
    .CLK(clk42m),
    .CE(n619_5),
    .RESET(n41_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n419_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n420_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n421_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n422_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n423_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n424_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n425_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n426_8),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_9),
    .RESET(n41_6) 
);
  DFFE ff_ram_dat_7_s0 (
    .Q(ff_ram_dat[7]),
    .D(w_vram_data_Z[7]),
    .CLK(clk42m),
    .CE(n1018_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  clk42m,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input clk42m;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(clk42m),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  clk42m,
  n41_6,
  n1017_7,
  w_vdp_enable,
  ff_pattern_generator_7_9,
  n1011_9,
  ff_pattern_generator_7_7,
  n100_7,
  w_vdp_mode_is_highres,
  n1018_6,
  n635_4,
  reg_r25_yae_Z,
  n1245_4,
  n1976_9,
  reg_r25_yjk_Z,
  n563_26,
  n100_6,
  n850_19,
  n313_6,
  p_slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_dot_state,
  ff_dram_address,
  ff_dram_rdata,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  w_yjk_en,
  ff_local_dot_counter_x_8_7,
  n575_15,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input clk42m;
input n41_6;
input n1017_7;
input w_vdp_enable;
input ff_pattern_generator_7_9;
input n1011_9;
input ff_pattern_generator_7_7;
input n100_7;
input w_vdp_mode_is_highres;
input n1018_6;
input n635_4;
input reg_r25_yae_Z;
input n1245_4;
input n1976_9;
input reg_r25_yjk_Z;
input n563_26;
input n100_6;
input n850_19;
input n313_6;
input p_slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:2] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [1:0] w_dot_state;
input [16:16] ff_dram_address;
input [7:0] ff_dram_rdata;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [6:0] w_pre_dot_counter_y;
output w_yjk_en;
output ff_local_dot_counter_x_8_7;
output n575_15;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n1344_3;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n118_4;
wire n126_5;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n995_18;
wire n510_8;
wire n575_12;
wire n574_12;
wire n573_12;
wire n572_13;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n990_16;
wire n991_15;
wire n992_15;
wire n993_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire n365_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_3_8;
wire w_b_4_8;
wire w_b_5_8;
wire ff_local_dot_counter_x_8_9;
wire ff_fifo_read_address_7_10;
wire n110_6;
wire n996_21;
wire n365_9;
wire n366_9;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire p_vram_address_16_7;
wire n600_6;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT3 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[7]) 
);
defparam w_fifo_wdata_7_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[6]) 
);
defparam w_fifo_wdata_6_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[5]) 
);
defparam w_fifo_wdata_5_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[4]) 
);
defparam w_fifo_wdata_4_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[3]) 
);
defparam w_fifo_wdata_3_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[2]) 
);
defparam w_fifo_wdata_2_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=8'h90;
  LUT3 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(w_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[0]) 
);
defparam w_fifo_wdata_0_s0.INIT=8'h90;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT3 n1344_s0 (
    .F(n1344_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s0.INIT=8'h10;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n576_s4.INIT=16'h33AC;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n577_s4.INIT=16'h33AC;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n578_s4.INIT=16'h33AC;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n579_s4.INIT=16'h33AC;
  LUT4 n990_s10 (
    .F(n990_14),
    .I0(w_dot_counter_x[7]),
    .I1(n990_15),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n990_16) 
);
defparam n990_s10.INIT=16'h3CAA;
  LUT4 n991_s10 (
    .F(n991_14),
    .I0(w_dot_counter_x[6]),
    .I1(n991_15),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n990_16) 
);
defparam n991_s10.INIT=16'h3CAA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_15),
    .I3(n990_16) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT4 n993_s10 (
    .F(n993_14),
    .I0(w_dot_counter_x[4]),
    .I1(n993_15),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n990_16) 
);
defparam n993_s10.INIT=16'h3CAA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(n994_15),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n990_16) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_7) 
);
defparam n118_s1.INIT=8'h40;
  LUT3 n126_s2 (
    .F(n126_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n126_s2.INIT=8'h10;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(n1514_4),
    .I1(n1011_9),
    .I2(ff_pattern_generator_7_7),
    .I3(w_ram_we) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'h8F88;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(n100_7),
    .I1(ff_fifo_read_address_7_7),
    .I2(ff_fifo_read_address_7_10),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hF800;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(w_vdp_mode_is_highres),
    .I1(n1018_6),
    .I2(reg_r0_disp_mode[1]),
    .I3(n1017_7) 
);
defparam pcolorcode_7_s2.INIT=16'hFF80;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(w_dot_state[0]),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(ff_fifo_write_8),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h1F00;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(n990_16),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n995_s12.INIT=8'h28;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n635_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT4 n575_s6 (
    .F(n575_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_13),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n575_15),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_13),
    .I0(w_dot_state[1]),
    .I1(n448_14),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_13),
    .I0(w_dot_state[1]),
    .I1(n447_14),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n1245_4) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n1245_4) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n1245_4) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n1245_4) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(n1976_9),
    .I1(n1245_4),
    .I2(ff_pattern_name_base_address[6]) 
);
defparam n844_s1.INIT=8'h40;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h1;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(w_b_2_8),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(w_b_3_8),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_8),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n576_s5.INIT=16'h33AC;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n575_15),
    .I1(reg_r25_yae_Z),
    .I2(n1976_9),
    .I3(w_eight_dot_state[0]) 
);
defparam n576_s6.INIT=16'hE0EE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'h33AC;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'h33AC;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1976_9),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'h33AC;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_15) 
);
defparam n990_s11.INIT=8'h80;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n990_s12.INIT=8'h1E;
  LUT2 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_15) 
);
defparam n991_s11.INIT=4'h8;
  LUT4 n992_s11 (
    .F(n992_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n992_s11.INIT=16'h8000;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n993_s11.INIT=8'h80;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n563_26),
    .I2(w_pre_dot_counter_x[2]),
    .I3(n100_6) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h1000;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n990_16),
    .I1(n850_19),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam ff_fifo_write_s4.INIT=16'h700F;
  LUT3 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_14) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_7) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_7),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_8),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_8),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_8) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 ff_fifo_read_address_7_s5 (
    .F(ff_fifo_read_address_7_10),
    .I0(n1976_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_read_address_7_s5.INIT=16'h0B00;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n575_s8.INIT=16'h2C00;
  LUT3 n110_s2 (
    .F(n110_6),
    .I0(n1017_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=8'h20;
  LUT4 n996_s14 (
    .F(n996_21),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n996_s14.INIT=16'h0154;
  LUT4 n365_s3 (
    .F(n365_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1514_s0.INIT=16'h0002;
  LUT4 n851_s2 (
    .F(n851_8),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n851_s2.INIT=16'h8000;
  LUT4 n852_s2 (
    .F(n852_8),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n852_s2.INIT=16'h8000;
  LUT4 n853_s2 (
    .F(n853_8),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n853_s2.INIT=16'h8000;
  LUT4 n854_s2 (
    .F(n854_8),
    .I0(ff_local_dot_counter_x[7]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n854_s2.INIT=16'h8000;
  LUT4 n855_s2 (
    .F(n855_8),
    .I0(ff_local_dot_counter_x[6]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n855_s2.INIT=16'h8000;
  LUT4 n856_s2 (
    .F(n856_8),
    .I0(ff_local_dot_counter_x[5]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n856_s2.INIT=16'h8000;
  LUT4 n857_s2 (
    .F(n857_8),
    .I0(ff_local_dot_counter_x[4]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n857_s2.INIT=16'h8000;
  LUT4 n858_s2 (
    .F(n858_8),
    .I0(ff_local_dot_counter_x[3]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n858_s2.INIT=16'h8000;
  LUT4 n859_s2 (
    .F(n859_8),
    .I0(ff_local_dot_counter_x[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n859_s2.INIT=16'h8000;
  LUT4 n860_s2 (
    .F(n860_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n860_s2.INIT=16'h8000;
  LUT4 p_vram_address_16_s4 (
    .F(p_vram_address_16_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(p_slot_reset_n_d) 
);
defparam p_vram_address_16_s4.INIT=16'h80FF;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam n600_s2.INIT=16'h2000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(clk42m),
    .CE(n110_6) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(clk42m),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(clk42m),
    .CE(n126_5) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(clk42m),
    .CE(n1344_3) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_9),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_9),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(clk42m),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(clk42m),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(clk42m),
    .CE(ff_fifo_write_7),
    .RESET(n41_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(clk42m),
    .CE(n600_6),
    .RESET(n41_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(clk42m),
    .CE(n600_6),
    .RESET(n41_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(clk42m),
    .CE(n600_6),
    .RESET(n41_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(clk42m),
    .CE(n600_6),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_13),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_12),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_12),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_12),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(clk42m),
    .CE(pcolorcode_7_4),
    .RESET(n41_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(clk42m),
    .CE(n1514_4),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_21),
    .CLK(clk42m),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n41_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(clk42m),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFE p_vram_address_9_s1 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_9_s1.INIT=1'b0;
  DFFE p_vram_address_8_s1 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_8_s1.INIT=1'b0;
  DFFE p_vram_address_7_s1 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_7_s1.INIT=1'b0;
  DFFE p_vram_address_6_s1 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_6_s1.INIT=1'b0;
  DFFE p_vram_address_5_s1 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_5_s1.INIT=1'b0;
  DFFE p_vram_address_4_s1 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_4_s1.INIT=1'b0;
  DFFE p_vram_address_3_s1 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_3_s1.INIT=1'b0;
  DFFE p_vram_address_2_s1 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_2_s1.INIT=1'b0;
  DFFE p_vram_address_1_s1 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_1_s1.INIT=1'b0;
  DFFE p_vram_address_0_s1 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_8),
    .CLK(clk42m),
    .CE(p_vram_address_16_7) 
);
defparam p_vram_address_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  clk42m,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input clk42m;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  clk42m,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input clk42m;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(clk42m),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  clk42m,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input clk42m;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(clk42m),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  clk42m,
  n41_6,
  n1245_4,
  n1018_6,
  n563_26,
  n1017_7,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n1011_9,
  reg_r8_sp_off_Z,
  n100_6,
  n100_7,
  n1011_7,
  reg_r8_col0_on_Z,
  p_slot_reset_n_d,
  ff_pattern_generator_7_9,
  n587_6,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  reg_r23_vstart_line_Z,
  w_pre_dot_counter_x,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  ff_dram_rdata,
  ff_dram_address,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n473_3,
  n2432_5,
  n1582_5,
  n251_26,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code,
  ff_main_state
)
;
input clk42m;
input n41_6;
input n1245_4;
input n1018_6;
input n563_26;
input n1017_7;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n1011_9;
input reg_r8_sp_off_Z;
input n100_6;
input n100_7;
input n1011_7;
input reg_r8_col0_on_Z;
input p_slot_reset_n_d;
input ff_pattern_generator_7_9;
input n587_6;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [8:0] w_pre_dot_counter_yp;
input [7:0] reg_r23_vstart_line_Z;
input [8:0] w_pre_dot_counter_x;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [7:0] ff_dram_rdata;
input [16:16] ff_dram_address;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n473_3;
output n2432_5;
output n1582_5;
output n251_26;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1699_3;
wire n1700_3;
wire n1701_3;
wire n1702_3;
wire n1703_3;
wire n1704_3;
wire n1705_3;
wire n1706_3;
wire n1707_3;
wire n1735_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1739_3;
wire n1740_3;
wire n1741_3;
wire n1742_3;
wire n1743_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_5;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n1590_4;
wire n2105_7;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_y_test_listup_addr_3_6;
wire ff_preread_address_16_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1653_7;
wire n1652_5;
wire n1708_6;
wire n595_7;
wire n594_7;
wire n593_7;
wire n544_7;
wire n543_7;
wire n542_7;
wire n541_7;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1927_7;
wire n1362_11;
wire n1815_6;
wire ff_info_ram_we_7;
wire n1178_17;
wire n1177_16;
wire n1177_18;
wire n1902_4;
wire n473_4;
wire n473_5;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1739_4;
wire n1740_4;
wire n1741_4;
wire n1816_4;
wire n1819_6;
wire n1819_7;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2447_4;
wire n2447_5;
wire n3147_4;
wire n3187_4;
wire n3217_4;
wire n3217_5;
wire n1182_16;
wire n1185_24;
wire n1186_24;
wire n1370_15;
wire n1551_5;
wire n2105_10;
wire n2105_11;
wire n2105_12;
wire sp_vram_accessing_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_local_plane_num_2_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_sp_predraw_end_7;
wire ff_sp_predraw_end_8;
wire ff_window_x_7;
wire n593_8;
wire n542_8;
wire n541_8;
wire n420_13;
wire n2443_8;
wire ff_info_ram_we_8;
wire n1693_5;
wire n3217_6;
wire n3217_7;
wire n2105_13;
wire sp_vram_accessing_6;
wire ff_y_test_en_9;
wire n3217_8;
wire n3217_9;
wire n2105_14;
wire sp_vram_accessing_7;
wire n3217_10;
wire n3217_11;
wire ff_prepare_end_10;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire n1551_8;
wire n3147_7;
wire n1359_12;
wire n2432_8;
wire ff_y_test_en_11;
wire n1551_10;
wire n1381_18;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1380_18;
wire n1372_16;
wire n1294_5;
wire n1378_18;
wire n1382_18;
wire n1379_18;
wire w_read_color_address_9_7;
wire n1582_7;
wire n1360_14;
wire n3320_9;
wire n1361_13;
wire ff_prepare_end_12;
wire ff_prepare_plane_num_4_7;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire ff_line_buf_draw_we_9;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n251_24;
wire n252_24;
wire n1903_7;
wire n1904_8;
wire ff_info_pattern_15_11;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_18;
wire ff_predraw_local_plane_num_2_11;
wire n1561_6;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n2249_7;
wire n2917_5;
wire n596_10;
wire n545_10;
wire n509_8;
wire n1919_9;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire n286_1;
wire n286_2;
wire n285_1;
wire n285_2;
wire n284_1;
wire n284_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_0_COUT;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT4 n473_s0 (
    .F(n473_3),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(n473_4),
    .I3(n473_5) 
);
defparam n473_s0.INIT=16'h1000;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1693_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1693_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1693_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1693_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1693_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1693_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT3 n1699_s0 (
    .F(n1699_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1693_4) 
);
defparam n1699_s0.INIT=8'hAC;
  LUT3 n1700_s0 (
    .F(n1700_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1693_4) 
);
defparam n1700_s0.INIT=8'hAC;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'hAC;
  LUT3 n1702_s0 (
    .F(n1702_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1693_4) 
);
defparam n1702_s0.INIT=8'hAC;
  LUT3 n1703_s0 (
    .F(n1703_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1693_4) 
);
defparam n1703_s0.INIT=8'hAC;
  LUT3 n1704_s0 (
    .F(n1704_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1693_4) 
);
defparam n1704_s0.INIT=8'hAC;
  LUT3 n1705_s0 (
    .F(n1705_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1693_4) 
);
defparam n1705_s0.INIT=8'hAC;
  LUT3 n1706_s0 (
    .F(n1706_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1693_4) 
);
defparam n1706_s0.INIT=8'hAC;
  LUT3 n1707_s0 (
    .F(n1707_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1693_4) 
);
defparam n1707_s0.INIT=8'hAC;
  LUT4 n1735_s0 (
    .F(n1735_3),
    .I0(w_info_rdata[30]),
    .I1(n1735_4),
    .I2(ff_draw_x[8]),
    .I3(n1693_4) 
);
defparam n1735_s0.INIT=16'hAA3C;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_info_rdata[28]),
    .I1(n1737_4),
    .I2(ff_draw_x[6]),
    .I3(n1693_4) 
);
defparam n1737_s0.INIT=16'hAA3C;
  LUT4 n1738_s0 (
    .F(n1738_3),
    .I0(w_info_rdata[27]),
    .I1(n1738_4),
    .I2(ff_draw_x[5]),
    .I3(n1693_4) 
);
defparam n1738_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_4),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1740_s0 (
    .F(n1740_3),
    .I0(w_info_rdata[25]),
    .I1(n1740_4),
    .I2(ff_draw_x[3]),
    .I3(n1693_4) 
);
defparam n1740_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(n1741_4),
    .I2(ff_draw_x[2]),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1743_s0 (
    .F(n1743_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1693_4) 
);
defparam n1743_s0.INIT=8'hA3;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_4) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_4) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_4) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s2 (
    .F(n1819_5),
    .I0(ff_draw_color[3]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1819_7) 
);
defparam n1819_s2.INIT=16'h222F;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(ff_draw_color[2]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1820_5) 
);
defparam n1820_s1.INIT=16'h222F;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(ff_draw_color[1]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1821_5) 
);
defparam n1821_s1.INIT=16'h222F;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(ff_draw_color[0]),
    .I1(n1819_6),
    .I2(n1816_4),
    .I3(n1822_5) 
);
defparam n1822_s1.INIT=16'h222F;
  LUT4 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n2432_5),
    .I3(n2432_8) 
);
defparam n2432_s1.INIT=16'h4000;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2447_5) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2447_5) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2447_5) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT4 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_7) 
);
defparam n3147_s0.INIT=16'h1000;
  LUT4 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_7) 
);
defparam n3159_s0.INIT=16'h4000;
  LUT4 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_4),
    .I3(n3147_7) 
);
defparam n3167_s0.INIT=16'h4000;
  LUT4 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4),
    .I3(n3147_7) 
);
defparam n3177_s0.INIT=16'h8000;
  LUT4 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_7),
    .I3(n3187_4) 
);
defparam n3187_s0.INIT=16'h1000;
  LUT4 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_7),
    .I3(n3187_4) 
);
defparam n3197_s0.INIT=16'h4000;
  LUT4 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_7),
    .I3(n3187_4) 
);
defparam n3207_s0.INIT=16'h4000;
  LUT4 n3217_s0 (
    .F(n3217_3),
    .I0(n3217_4),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(n3217_5) 
);
defparam n3217_s0.INIT=16'h8000;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1178_20),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'hCA;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1179_18),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'hCA;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1180_18),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'hCA;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1181_18),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'hCA;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_16),
    .I1(n1182_19),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'hCA;
  LUT4 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1178_17),
    .I3(n1170_15) 
);
defparam n1184_s11.INIT=16'hCACC;
  LUT4 n1185_s13 (
    .F(n1185_23),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n1185_24) 
);
defparam n1185_s13.INIT=16'h7FC0;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(w_read_color_address_9_7),
    .I1(n1186_24),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n1186_s13.INIT=16'h7330;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT4 n1590_s1 (
    .F(n1590_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_8) 
);
defparam n1590_s1.INIT=16'h1000;
  LUT4 n2105_s2 (
    .F(n2105_7),
    .I0(w_info_rdata_Z[0]),
    .I1(n2105_10),
    .I2(n2105_11),
    .I3(n2105_12) 
);
defparam n2105_s2.INIT=16'h0400;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(n2917_5),
    .I1(w_read_color_address_9_7) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_7),
    .I1(n1551_10) 
);
defparam n1293_s2.INIT=4'h4;
  LUT2 n1920_s1 (
    .F(n1920_4),
    .I0(n2432_5),
    .I1(ff_predraw_local_plane_num_2_11) 
);
defparam n1920_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT3 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_11),
    .I2(n2917_5) 
);
defparam ff_y_test_en_s2.INIT=8'hF4;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_en),
    .I2(ff_y_test_en_11),
    .I3(n2917_5) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_y_test_listup_addr_3_s2 (
    .F(ff_y_test_listup_addr_3_6),
    .I0(n3217_5),
    .I1(ff_y_test_en_11),
    .I2(n2917_5) 
);
defparam ff_y_test_listup_addr_3_s2.INIT=8'hF8;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n1245_4) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n1551_5),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_6),
    .I1(n2105_12),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_9) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT3 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(n2432_5),
    .I1(ff_sp_predraw_end_7),
    .I2(ff_sp_predraw_end_8) 
);
defparam ff_sp_predraw_end_s2.INIT=8'hE0;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n2105_7),
    .I1(n1819_6),
    .I2(n2105_12),
    .I3(n2092_6) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hB000;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(n2447_5),
    .I1(ff_window_x_7),
    .I2(n1018_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n1708_s1 (
    .F(n1708_6),
    .I0(w_info_rdata[6]),
    .I1(n1693_4) 
);
defparam n1708_s1.INIT=4'h8;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_9),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_9),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_7),
    .I0(n1011_9),
    .I1(n593_8),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n593_s2.INIT=8'h14;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_9),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n543_s2 (
    .F(n543_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n1011_9),
    .I3(ff_y_test_sp_num[2]) 
);
defparam n543_s2.INIT=16'h0708;
  LUT3 n542_s2 (
    .F(n542_7),
    .I0(n1011_9),
    .I1(n542_8),
    .I2(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=8'h14;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_9),
    .I1(ff_y_test_sp_num[4]),
    .I2(n541_8) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n420_13) 
);
defparam n420_s6.INIT=8'h01;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2447_5),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2447_5),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2447_5),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_7),
    .I0(n2447_5),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam n2443_s2.INIT=8'h14;
  LUT4 n2442_s2 (
    .F(n2442_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2443_8),
    .I2(n2447_5),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n2442_s2.INIT=16'h0708;
  LUT3 n1927_s2 (
    .F(n1927_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_9) 
);
defparam n1927_s2.INIT=8'h0B;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1815_s1 (
    .F(n1815_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n2105_11),
    .I2(w_info_rdata[1]) 
);
defparam n1815_s1.INIT=8'hBF;
  LUT3 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(ff_info_ram_we_8),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam ff_info_ram_we_s3.INIT=8'h40;
  LUT2 n1178_s12 (
    .F(n1178_17),
    .I0(w_eight_dot_state[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1178_s12.INIT=4'h8;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT3 n1902_s0 (
    .F(n1902_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1902_s0.INIT=8'h78;
  LUT3 n473_s1 (
    .F(n473_4),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[2]) 
);
defparam n473_s1.INIT=8'h01;
  LUT4 n473_s2 (
    .F(n473_5),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n473_s2.INIT=16'h0001;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x[1]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n1693_5),
    .I3(w_pre_dot_counter_x[0]) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT2 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4) 
);
defparam n1735_s1.INIT=4'h8;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT3 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_4) 
);
defparam n1737_s1.INIT=8'h80;
  LUT2 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_4) 
);
defparam n1738_s1.INIT=4'h8;
  LUT4 n1739_s1 (
    .F(n1739_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[2]),
    .I2(ff_draw_x[1]),
    .I3(ff_draw_x[3]) 
);
defparam n1739_s1.INIT=16'h8000;
  LUT3 n1740_s1 (
    .F(n1740_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[2]),
    .I2(ff_draw_x[1]) 
);
defparam n1740_s1.INIT=8'h80;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1816_s1 (
    .F(n1816_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n2105_11) 
);
defparam n1816_s1.INIT=8'hB0;
  LUT4 n1819_s3 (
    .F(n1819_6),
    .I0(n1761_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n2105_11) 
);
defparam n1819_s3.INIT=16'h30AF;
  LUT3 n1819_s4 (
    .F(n1819_7),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s4.INIT=8'h35;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'h35;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'h35;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'h35;
  LUT4 n2432_s2 (
    .F(n2432_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(w_pre_dot_counter_x[8]) 
);
defparam n2432_s2.INIT=16'h0001;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT4 n2447_s2 (
    .F(n2447_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_6),
    .I3(n100_7) 
);
defparam n2447_s2.INIT=16'h4000;
  LUT4 n3147_s1 (
    .F(n3147_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_9),
    .I2(w_vdp_enable),
    .I3(n3217_5) 
);
defparam n3147_s1.INIT=16'h1000;
  LUT4 n3187_s1 (
    .F(n3187_4),
    .I0(n1011_9),
    .I1(ff_y_test_listup_addr[2]),
    .I2(w_vdp_enable),
    .I3(n3217_5) 
);
defparam n3187_s1.INIT=16'h4000;
  LUT3 n3217_s1 (
    .F(n3217_4),
    .I0(n1011_9),
    .I1(ff_y_test_listup_addr[0]),
    .I2(ff_y_test_en_11) 
);
defparam n3217_s1.INIT=8'h40;
  LUT4 n3217_s2 (
    .F(n3217_5),
    .I0(ff_y_test_listup_addr[3]),
    .I1(n3217_6),
    .I2(ff_y_test_en),
    .I3(n3217_7) 
);
defparam n3217_s2.INIT=16'h1000;
  LUT3 n1182_s12 (
    .F(n1182_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_pattern_num[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s12.INIT=8'h5C;
  LUT4 n1185_s14 (
    .F(n1185_24),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prepare_line_num[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1185_s14.INIT=16'h3CA2;
  LUT3 n1186_s14 (
    .F(n1186_24),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1186_s14.INIT=8'h0E;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT2 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n1551_s2.INIT=4'h4;
  LUT3 n1582_s2 (
    .F(n1582_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1582_s2.INIT=8'h40;
  LUT3 n2105_s4 (
    .F(n2105_10),
    .I0(n1761_3),
    .I1(w_info_rdata[1]),
    .I2(n2092_6) 
);
defparam n2105_s4.INIT=8'hB0;
  LUT3 n2105_s5 (
    .F(n2105_11),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n2105_s5.INIT=8'h35;
  LUT4 n2105_s6 (
    .F(n2105_12),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(n2105_13),
    .I3(ff_draw_pattern[15]) 
);
defparam n2105_s6.INIT=16'h0100;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_6),
    .I1(n2432_8),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=16'hF800;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n541_8),
    .I1(ff_y_test_sp_num[4]),
    .I2(n3217_6),
    .I3(ff_y_test_en_9) 
);
defparam ff_y_test_en_s3.INIT=16'h0007;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n541_8) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT3 ff_prepare_local_plane_num_2_s3 (
    .F(ff_prepare_local_plane_num_2_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_2_s3.INIT=8'h80;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_prepare_end_10),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam ff_sp_predraw_end_s3.INIT=16'hD000;
  LUT3 ff_sp_predraw_end_s4 (
    .F(ff_sp_predraw_end_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1011_7),
    .I2(n2092_6) 
);
defparam ff_sp_predraw_end_s4.INIT=8'h40;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT3 n593_s3 (
    .F(n593_8),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n593_s3.INIT=8'h80;
  LUT3 n542_s3 (
    .F(n542_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]) 
);
defparam n542_s3.INIT=8'h80;
  LUT4 n541_s3 (
    .F(n541_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n541_s3.INIT=16'h8000;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'h53;
  LUT3 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2443_s3.INIT=8'h80;
  LUT4 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(n1551_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[1]),
    .I3(n1362_11) 
);
defparam ff_info_ram_we_s4.INIT=16'h0700;
  LUT2 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[4]) 
);
defparam n1693_s2.INIT=4'h1;
  LUT4 n3217_s3 (
    .F(n3217_6),
    .I0(ff_dram_rdata[5]),
    .I1(w_read_color_address_9_7),
    .I2(w_vram_data_Z[3]),
    .I3(n3217_8) 
);
defparam n3217_s3.INIT=16'h4100;
  LUT3 n3217_s4 (
    .F(n3217_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3217_9) 
);
defparam n3217_s4.INIT=8'hB0;
  LUT4 n2105_s7 (
    .F(n2105_13),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(n2105_14) 
);
defparam n2105_s7.INIT=16'h0100;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(ff_main_state[0]),
    .I3(sp_vram_accessing_7) 
);
defparam sp_vram_accessing_s4.INIT=16'h8100;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(n3217_9) 
);
defparam ff_y_test_en_s5.INIT=16'hF400;
  LUT4 n3217_s5 (
    .F(n3217_8),
    .I0(ff_dram_rdata[2]),
    .I1(ff_dram_rdata[4]),
    .I2(n3217_10),
    .I3(w_vram_data_Z[6]) 
);
defparam n3217_s5.INIT=16'h4000;
  LUT4 n3217_s6 (
    .F(n3217_9),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3217_11) 
);
defparam n3217_s6.INIT=16'h0100;
  LUT2 n2105_s8 (
    .F(n2105_14),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam n2105_s8.INIT=4'h1;
  LUT4 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam sp_vram_accessing_s5.INIT=16'h0001;
  LUT3 n3217_s7 (
    .F(n3217_10),
    .I0(ff_dram_rdata[1]),
    .I1(ff_dram_rdata[0]),
    .I2(ff_dram_rdata[7]) 
);
defparam n3217_s7.INIT=8'h10;
  LUT4 n3217_s8 (
    .F(n3217_11),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3217_s8.INIT=16'hF331;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_prepare_end_s5.INIT=16'h8000;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(n3320_9),
    .I1(p_slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 n3147_s3 (
    .F(n3147_7),
    .I0(w_eight_dot_state[2]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n1551_5) 
);
defparam n3147_s3.INIT=16'h2000;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT3 n2432_s4 (
    .F(n2432_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n2432_s4.INIT=8'h01;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_11),
    .I0(w_eight_dot_state[2]),
    .I1(n1017_7),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_en_s6.INIT=16'h0800;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam n1551_s5.INIT=16'h2000;
  LUT3 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[4]) 
);
defparam n1381_s11.INIT=8'h10;
  LUT3 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[0]) 
);
defparam n1385_s11.INIT=8'h10;
  LUT3 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[1]) 
);
defparam n1384_s11.INIT=8'h10;
  LUT3 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[2]) 
);
defparam n1383_s11.INIT=8'h10;
  LUT3 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[5]) 
);
defparam n1380_s11.INIT=8'h10;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[5]),
    .I2(ff_info_x[5]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1372_s11.INIT=16'h0F44;
  LUT3 n1294_s1 (
    .F(n1294_5),
    .I0(w_read_color_address_9_7),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[5]) 
);
defparam n1294_s1.INIT=8'h20;
  LUT3 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[7]) 
);
defparam n1378_s11.INIT=8'h10;
  LUT3 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[3]) 
);
defparam n1382_s11.INIT=8'h10;
  LUT3 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[6]) 
);
defparam n1379_s11.INIT=8'h10;
  LUT4 w_read_color_address_9_s3 (
    .F(w_read_color_address_9_7),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s3.INIT=16'h000E;
  LUT4 n1582_s3 (
    .F(n1582_7),
    .I0(n1551_8),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n1582_s3.INIT=16'h2000;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT4 n3320_s4 (
    .F(n3320_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s4.INIT=16'h0400;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s6 (
    .F(ff_prepare_end_12),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1017_7) 
);
defparam ff_prepare_end_s6.INIT=16'hEF00;
  LUT4 ff_prepare_plane_num_4_s2 (
    .F(ff_prepare_plane_num_4_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num_2_7),
    .I3(n1017_7) 
);
defparam ff_prepare_plane_num_4_s2.INIT=16'hFB00;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s4 (
    .F(ff_line_buf_draw_we_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s4.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_7) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(n1245_4),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n2092_s2.INIT=8'h20;
  LUT4 n251_s13 (
    .F(n251_24),
    .I0(ff_prepare_end),
    .I1(sp_vram_accessing_5),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n251_s13.INIT=16'h37C0;
  LUT2 n251_s14 (
    .F(n251_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT3 n252_s13 (
    .F(n252_24),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT4 n1903_s2 (
    .F(n1903_7),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(p_slot_reset_n_d),
    .I2(ff_sp_predraw_end_8),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam n1903_s2.INIT=16'h7F80;
  LUT3 n1904_s3 (
    .F(n1904_8),
    .I0(p_slot_reset_n_d),
    .I1(ff_sp_predraw_end_8),
    .I2(ff_predraw_local_plane_num[0]) 
);
defparam n1904_s3.INIT=8'h78;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1327_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n1386_s12 (
    .F(n1386_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[7]) 
);
defparam n1386_s12.INIT=16'h0200;
  LUT4 n1387_s11 (
    .F(n1387_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[6]) 
);
defparam n1387_s11.INIT=16'h0200;
  LUT4 n1388_s11 (
    .F(n1388_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[5]) 
);
defparam n1388_s11.INIT=16'h0200;
  LUT4 n1389_s11 (
    .F(n1389_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[4]) 
);
defparam n1389_s11.INIT=16'h0200;
  LUT4 n1390_s11 (
    .F(n1390_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[3]) 
);
defparam n1390_s11.INIT=16'h0200;
  LUT4 n1391_s11 (
    .F(n1391_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[2]) 
);
defparam n1391_s11.INIT=16'h0200;
  LUT4 n1392_s11 (
    .F(n1392_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[1]) 
);
defparam n1392_s11.INIT=16'h0200;
  LUT4 n1393_s11 (
    .F(n1393_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[0]) 
);
defparam n1393_s11.INIT=16'h0200;
  LUT4 ff_predraw_local_plane_num_2_s4 (
    .F(ff_predraw_local_plane_num_2_11),
    .I0(p_slot_reset_n_d),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1011_7),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s4.INIT=16'h2000;
  LUT4 n1561_s2 (
    .F(n1561_6),
    .I0(n587_6),
    .I1(n3320_9),
    .I2(p_slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1561_s2.INIT=16'h8000;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1182_s14.INIT=16'hACCC;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1181_s13.INIT=16'hACCC;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1180_s13.INIT=16'hACCC;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1179_s13.INIT=16'hACCC;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1178_s14.INIT=16'hACCC;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(p_slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT4 n2917_s1 (
    .F(n2917_5),
    .I0(n1011_7),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n2432_5),
    .I3(n1017_7) 
);
defparam n2917_s1.INIT=16'h2000;
  LUT4 n596_s4 (
    .F(n596_10),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1011_7),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n2432_5) 
);
defparam n596_s4.INIT=16'h5155;
  LUT4 n545_s4 (
    .F(n545_10),
    .I0(ff_y_test_sp_num[0]),
    .I1(n1011_7),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n2432_5) 
);
defparam n545_s4.INIT=16'h5155;
  LUT4 n509_s2 (
    .F(n509_8),
    .I0(ff_sp_en),
    .I1(n1011_7),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n2432_5) 
);
defparam n509_s2.INIT=16'h0800;
  LUT4 n1919_s3 (
    .F(n1919_9),
    .I0(reg_r8_sp_off_Z),
    .I1(n1011_7),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n2432_5) 
);
defparam n1919_s3.INIT=16'hFBFF;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(clk42m),
    .CE(n2917_5) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(clk42m),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(clk42m),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(clk42m),
    .CE(sp_vram_accessing_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_8),
    .CLK(clk42m),
    .CE(ff_y_test_en_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_10),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_7),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_10),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_3_6),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3147_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3147_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3147_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3147_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3147_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3159_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3159_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3159_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3159_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3159_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3167_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3167_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3167_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3167_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3167_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3177_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3177_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3177_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3177_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3177_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3187_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3187_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3187_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3187_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3187_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3197_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3197_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3197_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3197_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3197_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3207_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3207_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3207_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3207_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3207_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n3217_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n3217_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n3217_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n3217_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n3217_3),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n1245_4),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(clk42m),
    .CE(ff_preread_address_16_6),
    .RESET(n41_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_9),
    .CLK(clk42m),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(clk42m),
    .CE(ff_prepare_end_12),
    .RESET(n41_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(n1551_10) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(n1551_10) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(n1551_10) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(n1551_10) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(n1551_10),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(clk42m),
    .CE(n1551_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_16),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(n1561_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(n1561_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(n1561_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(n1561_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(n1561_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(clk42m),
    .CE(n1582_7) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(clk42m),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(clk42m),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(clk42m),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(clk42m),
    .CE(n1590_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_7) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n41_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_9),
    .CLK(clk42m),
    .CE(ff_sp_predraw_end_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_3),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_6),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_6),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_5),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_3),
    .CLK(clk42m),
    .CE(n2132_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(clk42m),
    .CE(n2128_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(clk42m),
    .CE(n2128_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(clk42m),
    .CE(n2128_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(clk42m),
    .CE(n2128_7),
    .RESET(n41_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_7),
    .CLK(clk42m),
    .CE(n2092_6),
    .RESET(n41_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(clk42m),
    .CE(n2092_6),
    .RESET(n41_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(clk42m),
    .CE(n2092_6),
    .RESET(n41_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(clk42m),
    .CE(n2092_6),
    .RESET(n41_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_4),
    .CLK(clk42m),
    .CE(ff_predraw_local_plane_num_2_11),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_3),
    .CLK(clk42m),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(clk42m),
    .CE(n1018_6),
    .RESET(n41_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(clk42m),
    .CE(ff_window_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n563_26),
    .CLK(clk42m),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(clk42m),
    .CE(n1017_7),
    .RESET(n41_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(clk42m),
    .CE(n2917_5),
    .RESET(n41_6) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_24),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_24),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_1_s2 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_7),
    .CLK(clk42m),
    .RESET(n1920_4) 
);
defparam ff_predraw_local_plane_num_1_s2.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_0_s2 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_8),
    .CLK(clk42m),
    .RESET(n1920_4) 
);
defparam ff_predraw_local_plane_num_0_s2.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_1),
    .COUT(n286_2),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n286_s.ALU_MODE=0;
  ALU n285_s (
    .SUM(n285_1),
    .COUT(n285_2),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n286_2) 
);
defparam n285_s.ALU_MODE=0;
  ALU n284_s (
    .SUM(n284_1),
    .COUT(n284_2),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n285_2) 
);
defparam n284_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n284_2) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  vdp_spinforam u_sprite_info_ram (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  clk42m,
  n41_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input clk42m;
input n41_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire n113_10;
wire ff_address_3_15;
wire n114_10;
wire n118_10;
wire n119_10;
wire n123_10;
wire n124_10;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT4 n113_s4 (
    .F(n113_10),
    .I0(w_vdp_enable),
    .I1(ff_d_r[1]),
    .I2(ff_palette_r[2]),
    .I3(ff_delay_state[4]) 
);
defparam n113_s4.INIT=16'h44F0;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n114_s4 (
    .F(n114_10),
    .I0(w_vdp_enable),
    .I1(ff_d_r[0]),
    .I2(ff_palette_r[1]),
    .I3(ff_delay_state[4]) 
);
defparam n114_s4.INIT=16'h44F0;
  LUT4 n118_s4 (
    .F(n118_10),
    .I0(w_vdp_enable),
    .I1(ff_d_g[1]),
    .I2(ff_palette_g[2]),
    .I3(ff_delay_state[4]) 
);
defparam n118_s4.INIT=16'h44F0;
  LUT4 n119_s4 (
    .F(n119_10),
    .I0(w_vdp_enable),
    .I1(ff_d_g[0]),
    .I2(ff_palette_g[1]),
    .I3(ff_delay_state[4]) 
);
defparam n119_s4.INIT=16'h44F0;
  LUT4 n123_s4 (
    .F(n123_10),
    .I0(w_vdp_enable),
    .I1(ff_d_b[1]),
    .I2(ff_palette_b[2]),
    .I3(ff_delay_state[4]) 
);
defparam n123_s4.INIT=16'h44F0;
  LUT4 n124_s4 (
    .F(n124_10),
    .I0(w_vdp_enable),
    .I1(ff_d_b[0]),
    .I2(ff_palette_b[1]),
    .I3(ff_delay_state[4]) 
);
defparam n124_s4.INIT=16'h44F0;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(clk42m),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n41_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(clk42m),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(clk42m),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(clk42m),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(clk42m),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(clk42m),
    .CE(n7_1),
    .RESET(n41_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_10),
    .CLK(clk42m) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_10),
    .CLK(clk42m) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_10),
    .CLK(clk42m) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_10),
    .CLK(clk42m) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_10),
    .CLK(clk42m) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_10),
    .CLK(clk42m) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(clk42m) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(clk42m) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(clk42m) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(clk42m) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  clk42m,
  n1607_5,
  n41_6,
  w_vdp_enable,
  w_write_4,
  n983_7,
  n1530_4,
  n822_9,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3494_4,
  n984_15,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdp_mode_is_highres,
  n1208_4,
  n1211_4,
  w_vram_addr_set_req,
  n1234_8,
  n1371_7,
  n1167_7,
  w_vram_rd_req,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input clk42m;
input n1607_5;
input n41_6;
input w_vdp_enable;
input w_write_4;
input n983_7;
input n1530_4;
input n822_9;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input w_vdpcmd_tr_clr_ack;
input n3494_4;
input n984_15;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdp_mode_is_highres;
output n1208_4;
output n1211_4;
output w_vram_addr_set_req;
output n1234_8;
output n1371_7;
output n1167_7;
output w_vram_rd_req;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1235_4;
wire n1238_4;
wire n1244_4;
wire n1249_4;
wire n1265_4;
wire n1273_5;
wire n1278_4;
wire n1286_4;
wire n1294_4;
wire n1296_4;
wire n1304_4;
wire n1307_4;
wire n1315_4;
wire n1319_4;
wire n1321_4;
wire n1329_4;
wire n1335_4;
wire n1341_4;
wire n1348_4;
wire n1355_4;
wire n1189_4;
wire n1196_4;
wire ff_palette_we_5;
wire vdpregwrpulse_8;
wire vdp_reg_ptr_5_6;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire n174_7;
wire n972_4;
wire n975_4;
wire n993_4;
wire n994_4;
wire n1235_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire vdpregwrpulse_9;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire n276_7;
wire vdpregwrpulse_11;
wire n974_6;
wire n973_6;
wire n1203_8;
wire n1211_7;
wire n1226_10;
wire n984_15_0;
wire n996_7;
wire n977_8;
wire n1164_18;
wire vdpregwrpulse_16;
wire vdp_p1_data_7_8;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_palette_wr_ack;
wire vdp_p1_is_1st_byte;
wire n1273_8;
wire n1234_11;
wire n1203_11;
wire n1371_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT4 n972_s0 (
    .F(n972_3),
    .I0(vdp_p1_data[5]),
    .I1(n972_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(w_write_4) 
);
defparam n972_s0.INIT=16'h3CAA;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_write_4) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(n974_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(w_write_4) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write_4) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write_4) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(n993_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(w_write_4) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(n994_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(w_write_4) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write_4) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1235_s1 (
    .F(n1235_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1235_s1.INIT=16'h4000;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1235_5) 
);
defparam n1238_s1.INIT=16'h1000;
  LUT4 n1244_s1 (
    .F(n1244_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1235_5) 
);
defparam n1244_s1.INIT=16'h1000;
  LUT4 n1249_s1 (
    .F(n1249_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam n1249_s1.INIT=16'h8000;
  LUT4 n1265_s1 (
    .F(n1265_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s1.INIT=16'h1000;
  LUT4 n1273_s2 (
    .F(n1273_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s2.INIT=16'h1000;
  LUT4 n1208_s1 (
    .F(n1208_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1208_s1.INIT=16'h4000;
  LUT4 n1278_s1 (
    .F(n1278_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1278_s1.INIT=16'h4000;
  LUT4 n1286_s1 (
    .F(n1286_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1286_s1.INIT=16'h1000;
  LUT4 n1294_s1 (
    .F(n1294_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s1.INIT=16'h4000;
  LUT4 n1296_s1 (
    .F(n1296_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s1.INIT=16'h4000;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1307_s1 (
    .F(n1307_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s1.INIT=16'h4000;
  LUT4 n1315_s1 (
    .F(n1315_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s1.INIT=16'h1000;
  LUT4 n1319_s1 (
    .F(n1319_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1319_s1.INIT=16'h0100;
  LUT4 n1321_s1 (
    .F(n1321_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s1.INIT=16'h8000;
  LUT4 n1329_s1 (
    .F(n1329_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s1.INIT=16'h4000;
  LUT4 n1335_s1 (
    .F(n1335_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s1.INIT=16'h1000;
  LUT4 n1341_s1 (
    .F(n1341_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s1.INIT=16'h1000;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s1.INIT=16'h1000;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1355_s1.INIT=16'h0100;
  LUT4 n1189_s1 (
    .F(n1189_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(vdp_p2_is_1st_byte),
    .I3(w_write_4) 
);
defparam n1189_s1.INIT=16'h4000;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write_4) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(w_bus_address[1]),
    .I1(vdp_p1_is_1st_byte),
    .I2(w_bus_wdata[7]),
    .I3(n1211_7) 
);
defparam n1211_s1.INIT=16'h0100;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT3 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_16),
    .I2(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=8'h4F;
  LUT2 vdp_reg_ptr_5_s2 (
    .F(vdp_reg_ptr_5_6),
    .I0(w_write_4),
    .I1(vdpregwrpulse_16) 
);
defparam vdp_reg_ptr_5_s2.INIT=4'h8;
  LUT2 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1196_4),
    .I1(vdp_r16_pal_num_3_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=4'hE;
  LUT2 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(n1273_5) 
);
defparam vdp_r17_reg_num_5_s4.INIT=4'hE;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(w_bus_address[0]),
    .I1(w_write_4),
    .I2(w_bus_address[1]),
    .I3(vdp_r16_pal_num_3_9) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hFF40;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT4 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n975_4) 
);
defparam n972_s1.INIT=16'h8000;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n993_s1.INIT=8'h80;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT4 n1235_s2 (
    .F(n1235_5),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(vdp_reg_ptr[4]),
    .I3(n276_7) 
);
defparam n1235_s2.INIT=16'h4000;
  LUT4 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(vdp_reg_ptr[4]),
    .I3(n276_7) 
);
defparam n1249_s2.INIT=16'h1000;
  LUT4 n1274_s2 (
    .F(n1274_5),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdp_reg_ptr[3]),
    .I3(n276_7) 
);
defparam n1274_s2.INIT=16'h1000;
  LUT4 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(w_write_4),
    .I3(n276_7) 
);
defparam n1296_s2.INIT=16'h0100;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(w_bus_address[1]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1249_5) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(vdp_r17_inc_reg_num),
    .I3(w_write_4) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT2 n276_s4 (
    .F(n276_7),
    .I0(vdp_reg_ptr[5]),
    .I1(vdpregwrpulse) 
);
defparam n276_s4.INIT=4'h4;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT4 n1234_s4 (
    .F(n1234_8),
    .I0(n1530_4),
    .I1(w_vdp_enable),
    .I2(n822_9),
    .I3(w_vram_write_ack) 
);
defparam n1234_s4.INIT=16'hBF40;
  LUT4 n1203_s4 (
    .F(n1203_8),
    .I0(ff_palette_wr_req),
    .I1(ff_palette_wr_ack),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n1203_s4.INIT=16'hACCC;
  LUT3 n1371_s3 (
    .F(n1371_7),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n1371_s3.INIT=8'hCA;
  LUT4 n1167_s3 (
    .F(n1167_7),
    .I0(GND),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdp_enable),
    .I3(n3494_4) 
);
defparam n1167_s3.INIT=16'hACCC;
  LUT2 n1211_s3 (
    .F(n1211_7),
    .I0(w_write_4),
    .I1(w_bus_address[0]) 
);
defparam n1211_s3.INIT=4'h8;
  LUT3 n1226_s4 (
    .F(n1226_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam n1226_s4.INIT=8'h10;
  LUT2 n984_s8 (
    .F(n984_15_0),
    .I0(w_write_4),
    .I1(vdp_p2_is_1st_byte) 
);
defparam n984_s8.INIT=4'h7;
  LUT3 n996_s2 (
    .F(n996_7),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r16_pal_num[0]),
    .I2(w_write_4) 
);
defparam n996_s2.INIT=8'h3A;
  LUT3 n977_s3 (
    .F(n977_8),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_write_4) 
);
defparam n977_s3.INIT=8'h3A;
  LUT4 n1164_s7 (
    .F(n1164_18),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4),
    .I3(vdp_p1_is_1st_byte) 
);
defparam n1164_s7.INIT=16'hBF40;
  LUT4 vdpregwrpulse_s10 (
    .F(vdpregwrpulse_16),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s10.INIT=16'hF400;
  LUT4 vdp_p1_data_7_s3 (
    .F(vdp_p1_data_7_8),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_write_4),
    .I3(w_bus_address[0]) 
);
defparam vdp_p1_data_7_s3.INIT=16'hE000;
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(clk42m),
    .CE(n1607_5),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(clk42m),
    .CE(ff_palette_we_5),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(vdp_p1_data_7_8),
    .RESET(n41_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_15_0),
    .CLK(clk42m),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n41_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write_4),
    .CLK(clk42m),
    .CE(vdpregwrpulse_8),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(clk42m),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(clk42m),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(clk42m),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(clk42m),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(clk42m),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(clk42m),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_11),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1208_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1208_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1208_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1211_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1226_10),
    .RESET(n41_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1355_4),
    .RESET(n41_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1355_4),
    .RESET(n41_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1355_4),
    .RESET(n41_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1348_4),
    .RESET(n41_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1348_4),
    .RESET(n41_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1348_4),
    .RESET(n41_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1348_4),
    .RESET(n41_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1348_4),
    .RESET(n41_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1348_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1341_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1341_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1341_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1341_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1341_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1335_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1335_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1335_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1335_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1286_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1278_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1329_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1329_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1329_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1329_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1329_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1321_4),
    .RESET(n41_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1319_4),
    .RESET(n41_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1319_4),
    .RESET(n41_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1315_4),
    .RESET(n41_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1315_4),
    .RESET(n41_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1315_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1304_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1307_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1294_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1296_4),
    .RESET(n41_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(clk42m),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(clk42m),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(clk42m),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_7),
    .CLK(clk42m),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(clk42m),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(clk42m),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(clk42m),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(clk42m),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(clk42m),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_8),
    .CLK(clk42m),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n41_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_8),
    .CLK(clk42m),
    .CE(n1273_5),
    .RESET(n41_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1265_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1249_4),
    .RESET(n41_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n1244_4),
    .RESET(n41_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1244_4),
    .RESET(n41_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1244_4),
    .RESET(n41_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1244_4),
    .RESET(n41_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n1238_4),
    .RESET(n41_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n1238_4),
    .RESET(n41_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1238_4),
    .RESET(n41_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1238_4),
    .RESET(n41_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1238_4),
    .RESET(n41_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n1235_4),
    .RESET(n41_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n1235_4),
    .RESET(n41_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n1235_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_10),
    .CLK(clk42m),
    .CE(n2921_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1189_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1189_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1189_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1189_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1189_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1189_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(clk42m),
    .CE(n1196_4),
    .RESET(n41_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n983_7),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  DFFS vdp_p1_is_1st_byte_s4 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_18),
    .CLK(clk42m),
    .SET(n41_6) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=1'b1;
  DFFR vdp_vram_rd_req_s5 (
    .Q(w_vram_rd_req),
    .D(n984_15),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam vdp_vram_rd_req_s5.INIT=1'b0;
  INV n1273_s4 (
    .O(n1273_8),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s6 (
    .O(n1234_11),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s5 (
    .O(n1371_10),
    .I(w_vdpcmd_reg_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  clk42m,
  n41_6,
  n987_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  n227_4,
  p_slot_reset_n_d,
  n575_15,
  w_vdpcmd_reg_write_req,
  n1530_9,
  reg_r25_cmd_Z,
  n73_7,
  w_vdpcmd_vram_read_ack,
  w_vdpcmd_vram_write_ack,
  n1371_7,
  n1167_7,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_vram_wr_req,
  n3494_4,
  n313_6,
  n1786_7,
  ff_state_1_15,
  n1976_9,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n2386_6,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input clk42m;
input n41_6;
input n987_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input n227_4;
input p_slot_reset_n_d;
input n575_15;
input w_vdpcmd_reg_write_req;
input n1530_9;
input reg_r25_cmd_Z;
input n73_7;
input w_vdpcmd_vram_read_ack;
input w_vdpcmd_vram_write_ack;
input n1371_7;
input n1167_7;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output ff_vram_wr_req;
output n3494_4;
output n313_6;
output n1786_7;
output ff_state_1_15;
output n1976_9;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n2386_6;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1550_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2298_4;
wire n2299_4;
wire n2317_4;
wire n2318_4;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_7;
wire ff_s2_tr_5;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_10_10;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_3_10;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n317_7;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_8;
wire ff_r44_clr_3_8;
wire ff_r44_clr_1_8;
wire n190_4;
wire n190_5;
wire n312_4;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1976_5;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_35;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_34;
wire n1539_31;
wire n1539_32;
wire n1539_33;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1542_31;
wire n1542_32;
wire n1543_33;
wire n1543_34;
wire n1543_35;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1544_34;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1547_31;
wire n1547_32;
wire n1548_31;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2278_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_7_7;
wire ff_vram_rd_req_8;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_9;
wire ff_r38r39_dy_9_10;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_10_13;
wire ff_s8s9_sx_tmp_9_12;
wire ff_dx_tmp_9_11;
wire ff_dx_tmp_9_12;
wire ff_nx_tmp_9_11;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_state_1_13;
wire ff_state_1_14;
wire ff_state_0_14;
wire n1788_17;
wire n1788_18;
wire n1788_19;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1790_15;
wire n1789_12;
wire n1789_13;
wire n1789_14;
wire n1787_12;
wire n1787_13;
wire n1787_14;
wire n318_8;
wire n1646_9;
wire ff_r44_clr_7_10;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire n190_6;
wire n1806_5;
wire n1967_6;
wire n1976_7;
wire n1982_6;
wire n1527_36;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_42;
wire n1535_44;
wire n1535_45;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_40;
wire n1536_43;
wire n1537_35;
wire n1537_38;
wire n1537_39;
wire n1538_37;
wire n1538_38;
wire n1539_35;
wire n1539_36;
wire n1540_35;
wire n1541_33;
wire n1541_34;
wire n1542_33;
wire n1543_36;
wire n1543_37;
wire n1543_38;
wire n1544_35;
wire n1544_36;
wire n1545_33;
wire n1547_33;
wire n1547_34;
wire n1548_33;
wire n1548_34;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_9_10;
wire ff_s2_tr_7;
wire ff_r38r39_dy_9_11;
wire ff_s8s9_sx_tmp_10_14;
wire ff_s8s9_sx_tmp_10_15;
wire ff_dx_tmp_9_13;
wire ff_nx_tmp_9_12;
wire ff_nx_tmp_9_13;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_12;
wire ff_vram_wdata_7_13;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_state_1_17;
wire ff_state_0_15;
wire n1788_20;
wire n1788_21;
wire n1788_22;
wire n1790_16;
wire n1790_17;
wire n1790_18;
wire n1789_15;
wire n1789_16;
wire n1789_17;
wire n1787_15;
wire n1787_16;
wire n1787_17;
wire ff_r44_clr_7_14;
wire n1535_47;
wire n1535_48;
wire n1535_49;
wire n1535_50;
wire n1535_51;
wire n1535_52;
wire n1535_53;
wire n1536_44;
wire n1536_45;
wire n1536_46;
wire n1536_47;
wire n1536_48;
wire n1536_49;
wire n1536_50;
wire n1536_51;
wire n1536_52;
wire n1537_40;
wire n1538_39;
wire n1539_37;
wire n1539_38;
wire n1540_36;
wire n1541_35;
wire n1542_34;
wire n1543_39;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_r34r35_sy_9_15;
wire ff_r38r39_dy_9_13;
wire ff_s8s9_sx_tmp_10_16;
wire ff_vram_wdata_7_17;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire n1790_19;
wire n1789_18;
wire n1789_19;
wire n1787_18;
wire ff_r44_clr_7_16;
wire n1535_54;
wire n1535_56;
wire n1535_57;
wire n1535_58;
wire n1536_53;
wire n1536_54;
wire n1536_55;
wire n1536_56;
wire n1536_58;
wire n1537_41;
wire n1538_40;
wire n1540_37;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_20;
wire ff_r34r35_sy_9_21;
wire ff_r34r35_sy_9_22;
wire ff_r34r35_sy_9_23;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire ff_vram_wdata_7_30;
wire n1789_20;
wire n1537_42;
wire n1538_41;
wire n1786_9;
wire ff_r38r39_dy_7_11;
wire ff_r46_cmr_7_10;
wire ff_r42r43_ny_7_8;
wire n1536_60;
wire n1535_60;
wire n1535_62;
wire n1538_43;
wire n1537_44;
wire n1545_36;
wire ff_vram_wr_req_10;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1806_7;
wire n1536_62;
wire n1535_64;
wire n1533_31;
wire ff_state_1_19;
wire ff_state_0_17;
wire ff_s8s9_sx_tmp_9_15;
wire ff_r46_cmr_7_12;
wire ff_r38r39_dy_9_16;
wire ff_vdpcmd_start_9;
wire ff_vram_rd_req_10;
wire ff_s2_bd_13;
wire ff_state_1_21;
wire ff_r34r35_sy_9_25;
wire n1555_37;
wire n189_8;
wire n196_9;
wire n191_8;
wire n192_9;
wire n171_8;
wire n1540_39;
wire n1538_45;
wire n1537_46;
wire n1535_66;
wire n1550_34;
wire n1548_36;
wire n1546_34;
wire n312_7;
wire n311_6;
wire n315_9;
wire n316_9;
wire n318_10;
wire n2632_7;
wire n172_8;
wire n1539_40;
wire n1538_47;
wire n1537_48;
wire n1536_64;
wire n1982_8;
wire n1981_7;
wire n1980_7;
wire n1979_7;
wire n1978_7;
wire ff_s8s9_sx_tmp_9_17;
wire ff_s8s9_sx_tmp_10_18;
wire n1561_35;
wire n1558_35;
wire n1555_39;
wire n1977_7;
wire \vdp_command_processor.ff_current_y_9_9 ;
wire n1527_40;
wire ff_r44_clr_7_20;
wire ff_r44_clr_7_22;
wire ff_r38r39_dy_9_18;
wire ff_r46_cmr_7_14;
wire n2317_7;
wire n2298_7;
wire n2255_7;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_10;
wire n3494_8;
wire ff_vram_wdata_7_32;
wire n1536_66;
wire ff_r44_clr_7_24;
wire ff_r42r43_ny_9_9;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire w_vdpcmd_vram_read_req;
wire w_vdpcmd_tr;
wire w_vdpcmd_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n305_9;
wire n306_9;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] w_vdpcmd_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:9] ff_s8s9_sx_tmp;
wire [8:0] w_vdpcmd_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_8) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_8) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_8) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_8) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_8) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_8) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_8) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_8) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_8) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(n227_4),
    .I2(ff_r45_dix),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hBAF0;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(n190_4),
    .I1(n311_6),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n311_s0.INIT=16'hB830;
  LUT2 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(n312_7) 
);
defparam n312_s0.INIT=4'hE;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hC5CC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hC5CC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_6),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1585_22),
    .I1(n1584_23),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1587_22),
    .I1(n1586_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1588_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1589_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1590_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1591_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1592_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1593_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hCFA0;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_5),
    .I2(n1976_9) 
);
defparam n1976_s0.INIT=8'h5C;
  LUT4 n1983_s0 (
    .F(n1983_3),
    .I0(n1982_4),
    .I1(n227_4),
    .I2(n1983_4),
    .I3(n1983_5) 
);
defparam n1983_s0.INIT=16'hFFF4;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_40),
    .I1(n315_9),
    .I2(n1527_35),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_40),
    .I1(n316_9),
    .I2(n1527_35),
    .I3(n1779_8) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_40),
    .I1(n317_7),
    .I2(n1527_35),
    .I3(n1780_8) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_40),
    .I1(n318_10),
    .I2(n1527_35),
    .I3(n1781_8) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_40) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_40) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_40) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_40) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_66),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h10FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_46),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'h10FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1538_45),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'h10FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n311_6),
    .I1(n1539_31),
    .I2(n1539_32),
    .I3(n1539_33) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n311_6),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h40FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(n1541_32),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1541_s26.INIT=16'h335C;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(n1542_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1542_s26.INIT=16'h35CC;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(n1543_34),
    .I2(ff_nx_tmp[9]),
    .I3(n1543_35) 
);
defparam n1543_s26.INIT=16'h553C;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(n1544_32),
    .I2(n1544_33),
    .I3(n1544_34) 
);
defparam n1544_s24.INIT=16'h110F;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1545_31),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_32),
    .I3(n1544_34) 
);
defparam n1545_s24.INIT=16'hAA3C;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(ff_nx_tmp[6]),
    .I2(n1546_34),
    .I3(n1544_34) 
);
defparam n1546_s24.INIT=16'hAAC3;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1543_35),
    .I3(ff_state[3]) 
);
defparam n1547_s24.INIT=16'hCCAC;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(n1548_31),
    .I1(ff_nx_tmp[4]),
    .I2(n1548_36),
    .I3(n1544_34) 
);
defparam n1548_s24.INIT=16'hAA3C;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_32),
    .I3(n1544_34) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_30),
    .I0(n1550_31),
    .I1(ff_nx_tmp[2]),
    .I2(n1550_34),
    .I3(n1544_34) 
);
defparam n1550_s24.INIT=16'hAAC3;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'hC33A;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1552_32),
    .I1(n1544_31),
    .I2(ff_nx_tmp[0]),
    .I3(n1544_34) 
);
defparam n1552_s25.INIT=16'h220F;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(n1554_35),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1554_s28.INIT=16'h3AC0;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n946_2),
    .I1(n1555_39),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h0AF3;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'hFC05;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'h0AF3;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n949_2),
    .I1(n1558_35),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h0AF3;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n1559_30),
    .I1(n950_2),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'hFC05;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h0AF3;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n952_2),
    .I1(n1561_35),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h0AF3;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n953_2),
    .I1(n1562_30),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h0AF3;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n954_2),
    .I1(n1563_31),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h0AF3;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'hCA;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'hCA;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'hCA;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'hCA;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'hCA;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'hCA;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'hCA;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'hCA;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'hCA;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT4 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdp_enable),
    .I3(n2255_7) 
);
defparam n2255_s1.INIT=16'h4000;
  LUT3 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n2278_5) 
);
defparam n2278_s1.INIT=8'h40;
  LUT3 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2278_5) 
);
defparam n2280_s1.INIT=8'h10;
  LUT4 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdp_enable),
    .I3(n2298_7) 
);
defparam n2298_s1.INIT=16'h4000;
  LUT4 n2299_s1 (
    .F(n2299_4),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdp_enable),
    .I3(n2298_7) 
);
defparam n2299_s1.INIT=16'h1000;
  LUT4 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdp_enable),
    .I3(n2317_7) 
);
defparam n2317_s1.INIT=16'h4000;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdp_enable),
    .I3(n2317_7) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(p_slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT3 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=8'hE0;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(n2317_7),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r34r35_sy_9_7),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(n2278_5),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_r42r43_ny_9_9) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hFF80;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_14),
    .I1(ff_r46_cmr_7_12),
    .I2(ff_r46_cmr_7_10),
    .I3(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hF800;
  LUT3 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_r46_cmr_7_10),
    .I1(ff_vdpcmd_start_9),
    .I2(w_vdp_enable) 
);
defparam ff_vdpcmd_start_s2.INIT=8'hE0;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_7),
    .I0(n1544_34),
    .I1(ff_vram_rd_req_8),
    .I2(ff_r46_cmr_7_12),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_5),
    .I0(ff_state[3]),
    .I1(ff_s2_tr_6),
    .I2(n1646_8),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h4F00;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r46_cmr_7_14),
    .I1(ff_r38r39_dy_9_9),
    .I2(ff_r38r39_dy_9_10),
    .I3(w_vdp_enable) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h0E00;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r46_cmr_7_14),
    .I1(ff_r38r39_dy_7_11),
    .I2(ff_r38r39_dy_9_10),
    .I3(w_vdp_enable) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h0E00;
  LUT4 ff_s8s9_sx_tmp_10_s5 (
    .F(ff_s8s9_sx_tmp_10_10),
    .I0(ff_vram_rd_req_8),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_s8s9_sx_tmp_10_18),
    .I3(ff_s8s9_sx_tmp_10_13) 
);
defparam ff_s8s9_sx_tmp_10_s5.INIT=16'h0B00;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_15),
    .I1(ff_s8s9_sx_tmp_10_18),
    .I2(ff_s8s9_sx_tmp_9_12),
    .I3(ff_s8s9_sx_tmp_10_13) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0100;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_dx_tmp_9_11),
    .I1(ff_dx_tmp_9_12),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r42r43_ny_9_9) 
);
defparam ff_dx_tmp_9_s5.INIT=16'hFFE0;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_10_18),
    .I1(ff_s8s9_sx_tmp_9_12),
    .I2(ff_nx_tmp_9_11),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_nx_tmp_9_s5.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(w_vdpcmd_tr),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_9),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT3 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(ff_state_1_21),
    .I1(ff_state_1_13),
    .I2(ff_state_1_14) 
);
defparam ff_state_1_s6.INIT=8'h10;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state_0_17),
    .I3(ff_state_0_14) 
);
defparam ff_state_0_s7.INIT=16'h7F00;
  LUT2 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_state_1_13),
    .I1(ff_state_0_14) 
);
defparam ff_state_2_s8.INIT=4'h4;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(n1788_17),
    .I1(n1788_18),
    .I2(n1788_19),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'hEF00;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_30),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(p_slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(p_slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(p_slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(p_slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(n1790_14),
    .I2(n1790_15),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hEF00;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_12),
    .I1(n1789_13),
    .I2(n1789_14),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'hEF00;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_13),
    .I2(n3494_4),
    .I3(n1787_14) 
);
defparam n1787_s6.INIT=16'hB000;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n575_15),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(GND),
    .I3(n1646_9) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_8),
    .I0(ff_r44_clr_7_20),
    .I1(ff_r44_clr_7_10),
    .I2(ff_r44_clr_7_11),
    .I3(ff_r44_clr_7_12) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0D00;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_8),
    .I0(ff_r44_clr_7_20),
    .I1(n196_9),
    .I2(ff_r44_clr_7_11),
    .I3(ff_r44_clr_7_12) 
);
defparam ff_r44_clr_3_s5.INIT=16'h0700;
  LUT3 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_8),
    .I0(ff_r44_clr_7_20),
    .I1(ff_r44_clr_7_11),
    .I2(ff_r44_clr_7_12) 
);
defparam ff_r44_clr_1_s5.INIT=8'h10;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6) 
);
defparam n190_s1.INIT=4'h8;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n190_6) 
);
defparam n312_s1.INIT=16'h4000;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'h35;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT2 n313_s3 (
    .F(n313_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'h35;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1967_6),
    .I1(ff_state[0]),
    .I2(ff_r46_cmr_7_14) 
);
defparam n1967_s1.INIT=8'h10;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [9]),
    .I1(\vdp_command_processor.ff_current_y [8]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1967_s2.INIT=16'h0CFA;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [7]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1969_s1.INIT=16'h0CFA;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1970_s1.INIT=16'h0CFA;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1971_s1.INIT=16'h0CFA;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1972_s1.INIT=16'h0CFA;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1973_s1.INIT=16'h0CFA;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1974_s1.INIT=16'h0CFA;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4),
    .I3(n1976_9) 
);
defparam n1975_s1.INIT=16'h0CFA;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_7),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'hAC;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_7),
    .I1(n190_4),
    .I2(n575_15),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'hBBB0;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n575_15),
    .I1(n1979_4),
    .I2(n227_4),
    .I3(n1976_7) 
);
defparam n1978_s2.INIT=16'hEE0E;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n575_15),
    .I1(n1980_4),
    .I2(n227_4),
    .I3(n1978_4) 
);
defparam n1979_s2.INIT=16'hEE0E;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n575_15),
    .I1(n1981_4),
    .I2(n227_4),
    .I3(n1979_4) 
);
defparam n1980_s2.INIT=16'hEE0E;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n575_15),
    .I1(n1982_4),
    .I2(n227_4),
    .I3(n1980_4) 
);
defparam n1981_s2.INIT=16'hEE0E;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n227_4),
    .I1(n1981_4),
    .I2(n575_15),
    .I3(n1982_6) 
);
defparam n1982_s2.INIT=16'hDDD0;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4),
    .I3(n190_4) 
);
defparam n1983_s1.INIT=16'hAC00;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n575_15),
    .I3(n1967_4) 
);
defparam n1983_s2.INIT=16'h0A0C;
  LUT4 n1527_s31 (
    .F(n1527_35),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(ff_r44_clr_7_10),
    .I3(w_vdpcmd_ce) 
);
defparam n1527_s31.INIT=16'hF100;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_9),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_37),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1535_38),
    .I3(n1535_39) 
);
defparam n1535_s29.INIT=16'hEF00;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_40),
    .I1(n1535_41),
    .I2(n1535_42),
    .I3(n1535_60) 
);
defparam n1535_s30.INIT=16'hBF00;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_45),
    .I1(w_vdpcmd_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1536_35),
    .I2(n1536_36),
    .I3(n575_15) 
);
defparam n1536_s27.INIT=16'h00F4;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_37),
    .I1(n1536_38),
    .I2(n1535_41),
    .I3(n1536_60) 
);
defparam n1536_s28.INIT=16'hBF00;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_40),
    .I1(n1536_66),
    .I2(n1536_64),
    .I3(n1540_32) 
);
defparam n1536_s29.INIT=16'h4F00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_43),
    .I1(w_vdpcmd_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(n1535_40),
    .I1(n1537_35),
    .I2(n1535_42),
    .I3(n1537_44) 
);
defparam n1537_s27.INIT=16'hBF00;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(n1535_40),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1535_42),
    .I3(n1537_48) 
);
defparam n1537_s28.INIT=16'hEF00;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_39),
    .I1(w_vdpcmd_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(n1536_37),
    .I1(n1537_35),
    .I2(n1536_38),
    .I3(n1538_43) 
);
defparam n1538_s27.INIT=16'hBF00;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1536_37),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1536_38),
    .I3(n1538_47) 
);
defparam n1538_s28.INIT=16'hEF00;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_38),
    .I1(w_vdpcmd_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1535_40),
    .I1(n1535_42),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n1539_40) 
);
defparam n1539_s27.INIT=16'hBB0F;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_37),
    .I1(n1535_38),
    .I2(n1539_35),
    .I3(n1540_32) 
);
defparam n1539_s28.INIT=16'h4F00;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1539_36),
    .I1(w_vdpcmd_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s29.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_37),
    .I1(n1536_38),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(n1539_40) 
);
defparam n1540_s27.INIT=16'hBB0F;
  LUT2 n1540_s28 (
    .F(n1540_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1540_s28.INIT=4'h4;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n311_6),
    .I1(n1536_40),
    .I2(n1540_39),
    .I3(n1540_35) 
);
defparam n1540_s29.INIT=16'hEF00;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_40),
    .I1(n1535_42),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1541_33) 
);
defparam n1541_s27.INIT=16'h0FBB;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(ff_state[3]),
    .I1(n1541_34),
    .I2(ff_state[2]),
    .I3(w_vdpcmd_clr[1]) 
);
defparam n1541_s28.INIT=16'h4DE0;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1536_37),
    .I1(n1536_38),
    .I2(w_vdpcmd_vram_rdata[0]),
    .I3(n1541_33) 
);
defparam n1542_s27.INIT=16'h0FBB;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1542_33),
    .I3(w_vdpcmd_clr[0]) 
);
defparam n1542_s28.INIT=16'h358C;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(n1543_36),
    .I1(ff_nx_tmp[9]),
    .I2(n1543_37),
    .I3(ff_state[2]) 
);
defparam n1543_s27.INIT=16'hC355;
  LUT2 n1543_s28 (
    .F(n1543_34),
    .I0(ff_nx_tmp[8]),
    .I1(n1543_38) 
);
defparam n1543_s28.INIT=4'h4;
  LUT2 n1543_s29 (
    .F(n1543_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s29.INIT=4'h9;
  LUT2 n1544_s25 (
    .F(n1544_31),
    .I0(ff_state[0]),
    .I1(n1544_35) 
);
defparam n1544_s25.INIT=4'h4;
  LUT3 n1544_s26 (
    .F(n1544_32),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(w_vdp_enable) 
);
defparam n1544_s26.INIT=8'h35;
  LUT4 n1544_s27 (
    .F(n1544_33),
    .I0(n1544_36),
    .I1(n1543_38),
    .I2(ff_nx_tmp[8]),
    .I3(n1543_35) 
);
defparam n1544_s27.INIT=16'hA5C3;
  LUT2 n1544_s28 (
    .F(n1544_34),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s28.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(n1545_33),
    .I1(n1545_36),
    .I2(n1543_35),
    .I3(ff_nx_tmp[6]) 
);
defparam n1545_s26.INIT=16'hE0CC;
  LUT4 n1546_s25 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1546_s25.INIT=16'h0C0A;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1547_s25.INIT=16'h0C0A;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(n1547_33),
    .I1(n1547_34),
    .I2(n1543_35),
    .I3(ff_nx_tmp[5]) 
);
defparam n1547_s26.INIT=16'h35CA;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1548_s25.INIT=16'h0C0A;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1543_35) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1550_s25.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h6;
  LUT3 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s26.INIT=8'hCA;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'h3A;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'h5F30;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1544_31) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n1143_1),
    .I1(n718_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'hAFC0;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1544_31) 
);
defparam n1557_s26.INIT=16'hC355;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n1144_1),
    .I1(n719_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'h5F30;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h5F30;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1544_31) 
);
defparam n1559_s26.INIT=16'hC3AA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'hAFC0;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1544_31) 
);
defparam n1560_s26.INIT=16'hC355;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'h5F30;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h5F30;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1544_31) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'h5F30;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1544_31) 
);
defparam n1563_s27.INIT=16'h3C55;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n1150_1),
    .I1(n725_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h5F30;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_30) 
);
defparam n1575_s22.INIT=8'hCA;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_30) 
);
defparam n1576_s22.INIT=8'hAC;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_30) 
);
defparam n1577_s22.INIT=8'hAC;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_30) 
);
defparam n1578_s22.INIT=8'hAC;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_30) 
);
defparam n1579_s22.INIT=8'hAC;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_30) 
);
defparam n1580_s22.INIT=8'hAC;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_30) 
);
defparam n1581_s22.INIT=8'hAC;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_30) 
);
defparam n1582_s22.INIT=8'hAC;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_30) 
);
defparam n1583_s22.INIT=8'hAC;
  LUT3 n2278_s2 (
    .F(n2278_5),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8) 
);
defparam n2278_s2.INIT=8'h40;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_14) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT4 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(ff_r34r35_sy_9_9),
    .I1(ff_r46_cmr_7_14),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_r34r35_sy_9_25) 
);
defparam ff_r34r35_sy_9_s3.INIT=16'h8000;
  LUT3 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2317_7) 
);
defparam ff_r34r35_sy_9_s4.INIT=8'h80;
  LUT2 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s3.INIT=4'h4;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1544_34) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_s2_tr_s3 (
    .F(ff_s2_tr_6),
    .I0(ff_state[2]),
    .I1(ff_vram_wr_req_8),
    .I2(ff_s2_tr_7),
    .I3(n3494_4) 
);
defparam ff_s2_tr_s3.INIT=16'hF400;
  LUT3 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2298_7) 
);
defparam ff_r38r39_dy_9_s4.INIT=8'h80;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_r34r35_sy_9_25),
    .I3(ff_r38r39_dy_9_18) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'hBF00;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_s8s9_sx_tmp_10_14),
    .I1(ff_s8s9_sx_tmp_10_15),
    .I2(ff_state[3]),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'h3E00;
  LUT3 ff_s8s9_sx_tmp_9_s7 (
    .F(ff_s8s9_sx_tmp_9_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_s8s9_sx_tmp_9_17) 
);
defparam ff_s8s9_sx_tmp_9_s7.INIT=8'hD0;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(n1530_9),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1540_32) 
);
defparam ff_dx_tmp_9_s6.INIT=16'h8000;
  LUT4 ff_dx_tmp_9_s7 (
    .F(ff_dx_tmp_9_12),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[2]),
    .I2(ff_dx_tmp_9_13),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_dx_tmp_9_s7.INIT=16'hC200;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_dx_tmp_9_11),
    .I1(ff_nx_tmp_9_12),
    .I2(ff_s2_tr_7),
    .I3(ff_nx_tmp_9_13) 
);
defparam ff_nx_tmp_9_s6.INIT=16'h000D;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_vram_wdata_7_11),
    .I1(ff_vram_wdata_7_12),
    .I2(ff_vram_wdata_7_13),
    .I3(n1544_34) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h4F00;
  LUT4 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_vram_wdata_7_32),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_vram_wdata_7_15),
    .I3(ff_vram_wdata_7_16) 
);
defparam ff_vram_wdata_7_s7.INIT=16'h8300;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_s8s9_sx_tmp_10_18),
    .I1(ff_state_1_19),
    .I2(n3494_4),
    .I3(ff_state[1]) 
);
defparam ff_state_1_s8.INIT=16'hC0A0;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(ff_r46_cmr_7_10),
    .I1(ff_r46_cmr_7_14),
    .I2(ff_state_1_17),
    .I3(w_vdp_enable) 
);
defparam ff_state_1_s9.INIT=16'h0E00;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(n3494_4),
    .I1(ff_state_0_15),
    .I2(ff_state_1_15),
    .I3(ff_state_1_14) 
);
defparam ff_state_0_s9.INIT=16'hFD00;
  LUT4 n1788_s12 (
    .F(n1788_17),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_32),
    .I2(ff_state[0]),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam n1788_s12.INIT=16'h1F00;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(ff_state[1]),
    .I1(n1788_20),
    .I2(n1788_21),
    .I3(ff_s8s9_sx_tmp_9_17) 
);
defparam n1788_s13.INIT=16'hEF00;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(ff_nx_tmp_9_12),
    .I1(ff_state[2]),
    .I2(n1788_22),
    .I3(ff_state[3]) 
);
defparam n1788_s14.INIT=16'hFD3F;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(ff_nx_tmp_9_12) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT3 n1790_s8 (
    .F(n1790_13),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_state[1]),
    .I2(n1788_17) 
);
defparam n1790_s8.INIT=8'hB0;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(n1331_21),
    .I1(n1788_20),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s9.INIT=16'hEF00;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(n1790_16),
    .I1(n1790_17),
    .I2(n1527_36),
    .I3(n1790_18) 
);
defparam n1790_s10.INIT=16'h001F;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(n1788_20),
    .I1(n1789_15),
    .I2(ff_vram_wdata_7_13),
    .I3(n1544_34) 
);
defparam n1789_s7.INIT=16'hE000;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(ff_vram_wdata_7_32),
    .I1(ff_state[2]),
    .I2(n1789_16),
    .I3(ff_state[3]) 
);
defparam n1789_s8.INIT=16'h0700;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(ff_vram_wr_req_8),
    .I1(ff_r34r35_sy_9_10),
    .I2(n1789_17),
    .I3(ff_state[3]) 
);
defparam n1789_s9.INIT=16'h77F0;
  LUT4 n1787_s7 (
    .F(n1787_12),
    .I0(n1788_20),
    .I1(n1787_15),
    .I2(ff_state[2]),
    .I3(ff_vram_wdata_7_13) 
);
defparam n1787_s7.INIT=16'h0E00;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(ff_r38r39_dy_9_11),
    .I1(n1787_16),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1787_s8.INIT=16'h030E;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_state[1]),
    .I3(n1787_17) 
);
defparam n1787_s9.INIT=16'h00BF;
  LUT3 n1786_s2 (
    .F(n1786_7),
    .I0(reg_r25_cmd_Z),
    .I1(n73_7),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1786_s2.INIT=8'h01;
  LUT3 n318_s3 (
    .F(n318_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n318_s3.INIT=8'hD3;
  LUT3 n1646_s4 (
    .F(n1646_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2255_7) 
);
defparam n1646_s4.INIT=8'h10;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_10),
    .I0(n190_5),
    .I1(n318_8),
    .I2(w_vdp_enable),
    .I3(n313_6) 
);
defparam ff_r44_clr_7_s7.INIT=16'h1000;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_11),
    .I0(n1788_20),
    .I1(ff_vram_wdata_7_13),
    .I2(n1544_34),
    .I3(ff_r44_clr_7_22) 
);
defparam ff_r44_clr_7_s8.INIT=16'hBF00;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wr_req_8),
    .I2(ff_r44_clr_7_14),
    .I3(ff_r44_clr_7_24) 
);
defparam ff_r44_clr_7_s9.INIT=16'h004F;
  LUT4 n190_s3 (
    .F(n190_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n190_s3.INIT=16'h0110;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT3 n1976_s4 (
    .F(n1976_7),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1976_s4.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1982_s3.INIT=8'h53;
  LUT2 n1527_s32 (
    .F(n1527_36),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1527_s32.INIT=4'h4;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1535_62),
    .I1(ff_r46_cmr[0]),
    .I2(n311_3),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s33.INIT=16'h8100;
  LUT4 n1535_s34 (
    .F(n1535_38),
    .I0(n1535_47),
    .I1(n311_3),
    .I2(n1536_35),
    .I3(n1535_48) 
);
defparam n1535_s34.INIT=16'h000D;
  LUT4 n1535_s35 (
    .F(n1535_39),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1536_35),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_4) 
);
defparam n1535_s35.INIT=16'h1F00;
  LUT3 n1535_s36 (
    .F(n1535_40),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_35),
    .I2(n1535_49) 
);
defparam n1535_s36.INIT=8'h01;
  LUT2 n1535_s37 (
    .F(n1535_41),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s37.INIT=4'h1;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(n1536_35),
    .I1(n1535_50),
    .I2(ff_r46_cmr[2]),
    .I3(n313_3) 
);
defparam n1535_s38.INIT=16'hBF45;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(n1535_51),
    .I1(n1535_52),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n1536_35) 
);
defparam n1535_s40.INIT=16'h0FEE;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_53),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1535_s41.INIT=16'h0777;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(n1536_44),
    .I1(ff_r44_clr_7_10),
    .I2(n1536_45),
    .I3(n1536_46) 
);
defparam n1536_s31.INIT=16'h0D00;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_47),
    .I1(n1536_48),
    .I2(n1536_35),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s32.INIT=16'h050C;
  LUT3 n1536_s33 (
    .F(n1536_37),
    .I0(n1536_49),
    .I1(ff_r46_cmr[2]),
    .I2(n1536_35) 
);
defparam n1536_s33.INIT=8'h02;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(n314_3),
    .I1(n1536_35),
    .I2(n1536_50),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s34.INIT=16'hB0BB;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_51),
    .I2(n1536_35),
    .I3(n1536_52) 
);
defparam n1536_s36.INIT=16'h0E00;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_53),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_11) 
);
defparam n1536_s39.INIT=16'h0777;
  LUT2 n1537_s31 (
    .F(n1537_35),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s31.INIT=4'h4;
  LUT3 n1537_s34 (
    .F(n1537_38),
    .I0(n1537_40),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1536_35) 
);
defparam n1537_s34.INIT=8'hC5;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_53) 
);
defparam n1537_s35.INIT=16'h0777;
  LUT3 n1538_s33 (
    .F(n1538_37),
    .I0(n1538_39),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(n1536_35) 
);
defparam n1538_s33.INIT=8'hC5;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(ff_r38r39_dy_9_11),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_53) 
);
defparam n1538_s34.INIT=16'h0777;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(n1536_35),
    .I1(n311_3),
    .I2(n311_6) 
);
defparam n1539_s31.INIT=8'h07;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(n311_3),
    .I1(n1539_37),
    .I2(n1539_38) 
);
defparam n1539_s32.INIT=8'h5C;
  LUT4 n1540_s31 (
    .F(n1540_35),
    .I0(n1540_36),
    .I1(w_vdpcmd_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s31.INIT=16'h3AF3;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n311_6) 
);
defparam n1541_s29.INIT=8'h70;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n1539_38) 
);
defparam n1541_s30.INIT=8'h53;
  LUT3 n1542_s29 (
    .F(n1542_33),
    .I0(n314_3),
    .I1(n1542_34),
    .I2(n1539_38) 
);
defparam n1542_s29.INIT=8'h5C;
  LUT4 n1543_s30 (
    .F(n1543_36),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_8),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1543_s30.INIT=16'h0C0A;
  LUT4 n1543_s31 (
    .F(n1543_37),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1545_33) 
);
defparam n1543_s31.INIT=16'h8000;
  LUT4 n1543_s32 (
    .F(n1543_38),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1548_34),
    .I3(n1543_39) 
);
defparam n1543_s32.INIT=16'h1000;
  LUT4 n1544_s29 (
    .F(n1544_35),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1544_s29.INIT=16'h4000;
  LUT3 n1544_s30 (
    .F(n1544_36),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_33) 
);
defparam n1544_s30.INIT=8'h80;
  LUT3 n1545_s27 (
    .F(n1545_33),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1548_33) 
);
defparam n1545_s27.INIT=8'h80;
  LUT2 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1548_34) 
);
defparam n1547_s27.INIT=4'h4;
  LUT2 n1547_s28 (
    .F(n1547_34),
    .I0(ff_nx_tmp[4]),
    .I1(n1548_33) 
);
defparam n1547_s28.INIT=4'h8;
  LUT4 n1548_s27 (
    .F(n1548_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1548_s27.INIT=16'h8000;
  LUT4 n1548_s28 (
    .F(n1548_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1548_s28.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s30.INIT=8'hAC;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'hAC;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s29.INIT=8'hAC;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'h53;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s29.INIT=8'hAC;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT2 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s5.INIT=4'h6;
  LUT4 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_r34r35_sy_9_14),
    .I3(ff_r34r35_sy_9_15) 
);
defparam ff_r34r35_sy_9_s6.INIT=16'hEEE0;
  LUT3 ff_s2_tr_s4 (
    .F(ff_s2_tr_7),
    .I0(ff_state[1]),
    .I1(ff_r38r39_dy_9_11),
    .I2(ff_s2_bd_13) 
);
defparam ff_s2_tr_s4.INIT=8'h40;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h1000;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_state[1]),
    .I1(ff_r45_eq),
    .I2(n709_3),
    .I3(ff_s2_bd_13) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h7D00;
  LUT4 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_15),
    .I0(ff_state[1]),
    .I1(ff_s8s9_sx_tmp_10_16),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=16'h0305;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h8F00;
  LUT3 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam ff_nx_tmp_9_s7.INIT=8'h40;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s8.INIT=16'h2003;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_vram_wdata_7_17),
    .I1(ff_vram_wdata_7_18),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_19) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(n1555_37),
    .I1(ff_vram_wdata_7_20),
    .I2(ff_r34r35_sy_9_15),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s9.INIT=16'h00F1;
  LUT2 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_wdata_7_s10.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_state_1_15),
    .I1(ff_vram_wdata_7_13),
    .I2(n1543_35),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam ff_vram_wdata_7_s12.INIT=16'hC807;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(n1544_34),
    .I2(ff_vram_wdata_7_21),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wdata_7_s13.INIT=16'hBF00;
  LUT2 ff_state_1_s10 (
    .F(ff_state_1_15),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_1_s10.INIT=4'h9;
  LUT4 ff_state_1_s12 (
    .F(ff_state_1_17),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr),
    .I2(ff_state[1]),
    .I3(n1544_34) 
);
defparam ff_state_1_s12.INIT=16'h8000;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_0_s10.INIT=16'hFB1F;
  LUT4 n1788_s15 (
    .F(n1788_20),
    .I0(ff_r34r35_sy_9_13),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_vram_wdata_7_11),
    .I3(ff_vram_wdata_7_12) 
);
defparam n1788_s15.INIT=16'h0E00;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1788_s16.INIT=16'hD388;
  LUT4 n1788_s17 (
    .F(n1788_22),
    .I0(ff_state_1_15),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s17.INIT=16'h3AF3;
  LUT3 n1790_s11 (
    .F(n1790_16),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam n1790_s11.INIT=8'h90;
  LUT4 n1790_s12 (
    .F(n1790_17),
    .I0(n1790_19),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'h04DF;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(n1544_35),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1540_32) 
);
defparam n1790_s13.INIT=16'h4F00;
  LUT4 n1789_s10 (
    .F(n1789_15),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s10.INIT=16'hB433;
  LUT4 n1789_s11 (
    .F(n1789_16),
    .I0(ff_state_1_15),
    .I1(ff_vram_wdata_7_13),
    .I2(ff_state[2]),
    .I3(n1789_18) 
);
defparam n1789_s11.INIT=16'h3037;
  LUT3 n1789_s12 (
    .F(n1789_17),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(n1789_19) 
);
defparam n1789_s12.INIT=8'h35;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'h03F5;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(ff_state_1_15),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s11.INIT=16'hA33F;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(ff_nx_tmp_9_12),
    .I1(ff_state[2]),
    .I2(n1787_18),
    .I3(ff_state[0]) 
);
defparam n1787_s12.INIT=16'hD000;
  LUT4 ff_r44_clr_7_s11 (
    .F(ff_r44_clr_7_14),
    .I0(ff_vram_wdata_7_32),
    .I1(ff_vram_wdata_7_13),
    .I2(n3494_4),
    .I3(ff_state[3]) 
);
defparam ff_r44_clr_7_s11.INIT=16'h7000;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[1]),
    .I2(n1535_54),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s43.INIT=16'hBF00;
  LUT4 n1535_s44 (
    .F(n1535_48),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_54) 
);
defparam n1535_s44.INIT=16'h1003;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_64),
    .I2(ff_r46_cmr[1]),
    .I3(n313_3) 
);
defparam n1535_s45.INIT=16'h7CC4;
  LUT4 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_64) 
);
defparam n1535_s46.INIT=16'h1001;
  LUT4 n1535_s47 (
    .F(n1535_51),
    .I0(n1535_56),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[1]),
    .I3(n1535_57) 
);
defparam n1535_s47.INIT=16'h2003;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(n315_9),
    .I1(n1535_57),
    .I2(n1535_58),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s48.INIT=16'hC551;
  LUT3 n1535_s49 (
    .F(n1535_53),
    .I0(n1539_38),
    .I1(n575_15),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1535_s49.INIT=8'h07;
  LUT3 n1536_s40 (
    .F(n1536_44),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(n1536_53) 
);
defparam n1536_s40.INIT=8'h0E;
  LUT4 n1536_s41 (
    .F(n1536_45),
    .I0(n1535_54),
    .I1(n1536_54),
    .I2(n1536_55),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1536_s41.INIT=16'h0EEE;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1536_s42.INIT=16'h1F00;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(n1536_56),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s43.INIT=16'hCCC5;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n316_9),
    .I3(n1536_56) 
);
defparam n1536_s44.INIT=16'h823F;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(n1536_62) 
);
defparam n1536_s45.INIT=16'h823F;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(n1536_62),
    .I1(n314_3),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s46.INIT=16'hCCC5;
  LUT3 n1536_s47 (
    .F(n1536_51),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_54),
    .I2(ff_r46_cmr[2]) 
);
defparam n1536_s47.INIT=8'hE3;
  LUT4 n1536_s48 (
    .F(n1536_52),
    .I0(ff_r46_cmr[1]),
    .I1(n312_4),
    .I2(n312_7),
    .I3(n1536_58) 
);
defparam n1536_s48.INIT=16'h03FD;
  LUT4 n1537_s36 (
    .F(n1537_40),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1537_41) 
);
defparam n1537_s36.INIT=16'h823F;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r46_cmr[0]),
    .I1(n1538_40),
    .I2(n318_10),
    .I3(ff_r46_cmr[1]) 
);
defparam n1538_s35.INIT=16'h2C3B;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1539_s33.INIT=8'h53;
  LUT4 n1539_s34 (
    .F(n1539_38),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s34.INIT=16'h1000;
  LUT4 n1540_s32 (
    .F(n1540_36),
    .I0(n311_6),
    .I1(n1540_37),
    .I2(n312_4),
    .I3(n1539_38) 
);
defparam n1540_s32.INIT=16'h0B33;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1541_s31.INIT=8'hAC;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1542_s30.INIT=8'h53;
  LUT2 n1543_s33 (
    .F(n1543_39),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1543_s33.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(ff_r34r35_sy_9_16),
    .I2(w_vdp_enable),
    .I3(ff_r34r35_sy_9_17) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h3037;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_r34r35_sy_9_18),
    .I1(ff_r34r35_sy_9_19),
    .I2(ff_r34r35_sy_9_20),
    .I3(ff_r34r35_sy_9_21) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'h004F;
  LUT2 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(n1555_37),
    .I1(ff_vram_wdata_7_20) 
);
defparam ff_r34r35_sy_9_s10.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(ff_r34r35_sy_9_22),
    .I1(ff_r34r35_sy_9_23),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'h5322;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_13),
    .I0(ff_s8s9_sx_tmp_10_16),
    .I1(ff_r38r39_dy_9_16),
    .I2(ff_state[2]),
    .I3(ff_r45_mm) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'hF53F;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_16),
    .I0(n1530_9),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h8000;
  LUT4 ff_vram_wdata_7_s14 (
    .F(ff_vram_wdata_7_17),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_vram_wdata_7_22),
    .I2(ff_vram_wdata_7_23),
    .I3(ff_vram_wdata_7_24) 
);
defparam ff_vram_wdata_7_s14.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_vram_wdata_7_25),
    .I2(ff_vram_wdata_7_26),
    .I3(ff_vram_wdata_7_27) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_28),
    .I3(n1806_5) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(n1548_34),
    .I1(n1543_39),
    .I2(ff_vram_wdata_7_29),
    .I3(ff_vram_wdata_7_30) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h7F00;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s18.INIT=16'hFA3F;
  LUT4 n1790_s14 (
    .F(n1790_19),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(ff_state[1]) 
);
defparam n1790_s14.INIT=16'h3335;
  LUT4 n1789_s13 (
    .F(n1789_18),
    .I0(w_current_vdp_command[5]),
    .I1(ff_nx_tmp_9_12),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s13.INIT=16'h4F00;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(n1789_20),
    .I1(ff_state[0]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[1]) 
);
defparam n1789_s14.INIT=16'h3017;
  LUT2 n1787_s13 (
    .F(n1787_18),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam n1787_s13.INIT=4'h8;
  LUT4 ff_r44_clr_7_s13 (
    .F(ff_r44_clr_7_16),
    .I0(ff_state_1_15),
    .I1(ff_vram_wr_req_8),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s13.INIT=16'hF800;
  LUT3 n1535_s50 (
    .F(n1535_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s50.INIT=8'hE0;
  LUT2 n1535_s52 (
    .F(n1535_56),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(ff_r46_cmr[0]) 
);
defparam n1535_s52.INIT=4'h8;
  LUT3 n1535_s53 (
    .F(n1535_57),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s53.INIT=8'hE0;
  LUT3 n1535_s54 (
    .F(n1535_58),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[0]) 
);
defparam n1535_s54.INIT=8'h14;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1536_s49.INIT=16'h0001;
  LUT3 n1536_s50 (
    .F(n1536_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s50.INIT=8'hE0;
  LUT4 n1536_s51 (
    .F(n1536_55),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1536_s51.INIT=16'h0700;
  LUT3 n1536_s52 (
    .F(n1536_56),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s52.INIT=8'hE0;
  LUT4 n1536_s54 (
    .F(n1536_58),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_54) 
);
defparam n1536_s54.INIT=16'hE3FC;
  LUT4 n1537_s37 (
    .F(n1537_41),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1537_42) 
);
defparam n1537_s37.INIT=16'h2F30;
  LUT4 n1538_s36 (
    .F(n1538_40),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1538_41) 
);
defparam n1538_s36.INIT=16'hE3FC;
  LUT3 n1540_s33 (
    .F(n1540_37),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(ff_r38r39_dy_9_11) 
);
defparam n1540_s33.INIT=8'hAC;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(w_vdpcmd_sx_tmp[8]),
    .I2(w_vdp_enable),
    .I3(w_vdp_mode_is_highres) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'h5333;
  LUT2 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(\vdp_command_processor.maxxmask [1]) 
);
defparam ff_r34r35_sy_9_s13.INIT=4'h4;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h0C0A;
  LUT4 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(ff_r34r35_sy_9_23),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_r34r35_sy_9_s15.INIT=16'h008F;
  LUT4 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(n1548_34),
    .I1(n1543_39),
    .I2(w_current_vdp_command[7]),
    .I3(ff_vram_wdata_7_29) 
);
defparam ff_r34r35_sy_9_s16.INIT=16'h70F0;
  LUT4 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s17.INIT=16'h1000;
  LUT3 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_22),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s18.INIT=8'h3D;
  LUT3 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_23),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s19.INIT=8'h0E;
  LUT2 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s19.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s21.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[1]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]) 
);
defparam ff_vram_wdata_7_s22.INIT=8'h14;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h0001;
  LUT3 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_30),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s27.INIT=8'h90;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s15.INIT=16'h415F;
  LUT3 n1537_s38 (
    .F(n1537_42),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s38.INIT=8'hE0;
  LUT3 n1538_s37 (
    .F(n1538_41),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s37.INIT=8'hE0;
  LUT4 n1786_s3 (
    .F(n1786_9),
    .I0(reg_r25_cmd_Z),
    .I1(n73_7),
    .I2(w_vdp_mode_is_highres),
    .I3(n3494_4) 
);
defparam n1786_s3.INIT=16'h00FE;
  LUT3 ff_r38r39_dy_7_s5 (
    .F(ff_r38r39_dy_7_11),
    .I0(n2298_7),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]) 
);
defparam ff_r38r39_dy_7_s5.INIT=8'h20;
  LUT3 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_10),
    .I0(n2255_7),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]) 
);
defparam ff_r46_cmr_7_s7.INIT=8'h20;
  LUT4 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_8),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2278_5),
    .I3(ff_r42r43_ny_9_9) 
);
defparam ff_r42r43_ny_7_s3.INIT=16'hFF40;
  LUT4 n1536_s55 (
    .F(n1536_60),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n227_4) 
);
defparam n1536_s55.INIT=16'h1F00;
  LUT4 n1535_s55 (
    .F(n1535_60),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n227_4) 
);
defparam n1535_s55.INIT=16'h1F00;
  LUT4 n1535_s56 (
    .F(n1535_62),
    .I0(ff_r46_cmr[2]),
    .I1(\vdp_command_processor.ff_col_mask [3]),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s56.INIT=16'h5400;
  LUT4 n1538_s38 (
    .F(n1538_43),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n227_4) 
);
defparam n1538_s38.INIT=16'h4F00;
  LUT4 n1537_s39 (
    .F(n1537_44),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n227_4) 
);
defparam n1537_s39.INIT=16'h4F00;
  LUT4 n1545_s29 (
    .F(n1545_36),
    .I0(n1543_35),
    .I1(n1548_34),
    .I2(ff_nx_tmp[4]),
    .I3(ff_nx_tmp[5]) 
);
defparam n1545_s29.INIT=16'h0004;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1540_32),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5) 
);
defparam n1807_s2.INIT=8'h10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT3 n1536_s56 (
    .F(n1536_62),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s56.INIT=8'hA8;
  LUT3 n1535_s57 (
    .F(n1535_64),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s57.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(w_vdpcmd_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_state_1_s13 (
    .F(ff_state_1_19),
    .I0(ff_state[0]),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(n1540_32) 
);
defparam ff_state_1_s13.INIT=16'h2800;
  LUT4 ff_state_0_s11 (
    .F(ff_state_0_17),
    .I0(n3494_4),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(n1540_32) 
);
defparam ff_state_0_s11.INIT=16'h2800;
  LUT4 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_15),
    .I0(ff_vram_rd_req_8),
    .I1(ff_s8s9_sx_tmp[10]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=16'h7000;
  LUT4 ff_r46_cmr_7_s8 (
    .F(ff_r46_cmr_7_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_r46_cmr_7_s8.INIT=16'h8000;
  LUT3 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_16),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_r38r39_dy_9_s10.INIT=8'h02;
  LUT4 ff_vdpcmd_start_s4 (
    .F(ff_vdpcmd_start_9),
    .I0(ff_r46_cmr_7_14),
    .I1(n1544_34),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vdpcmd_start_s4.INIT=16'h0008;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(n1543_35),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s6.INIT=16'h0004;
  LUT4 ff_s2_bd_s8 (
    .F(ff_s2_bd_13),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_s2_bd_s8.INIT=16'h9000;
  LUT4 ff_state_1_s14 (
    .F(ff_state_1_21),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(n1527_40),
    .I3(ff_vram_wdata_7_13) 
);
defparam ff_state_1_s14.INIT=16'h6000;
  LUT4 ff_r34r35_sy_9_s20 (
    .F(ff_r34r35_sy_9_25),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(n1544_34),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r34r35_sy_9_s20.INIT=16'h0400;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n227_4),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n196_s3 (
    .F(n196_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hEAFF;
  LUT3 n191_s2 (
    .F(n191_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n575_15) 
);
defparam n191_s2.INIT=8'h7F;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n318_8),
    .I3(n313_6) 
);
defparam n192_s3.INIT=16'hF8FF;
  LUT4 n171_s2 (
    .F(n171_8),
    .I0(n575_15),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r40r41_nx[9]) 
);
defparam n171_s2.INIT=16'h7F00;
  LUT4 n1540_s34 (
    .F(n1540_39),
    .I0(n1536_35),
    .I1(n312_3),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1540_s34.INIT=16'h0D00;
  LUT4 n1538_s39 (
    .F(n1538_45),
    .I0(n575_15),
    .I1(n1538_37),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s39.INIT=16'h0E00;
  LUT4 n1537_s40 (
    .F(n1537_46),
    .I0(n575_15),
    .I1(n1537_38),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1537_s40.INIT=16'h0E00;
  LUT4 n1535_s58 (
    .F(n1535_66),
    .I0(n1535_44),
    .I1(n575_15),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1535_s58.INIT=16'h0D00;
  LUT4 n1550_s27 (
    .F(n1550_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'h7EE7;
  LUT4 n1548_s29 (
    .F(n1548_36),
    .I0(n1548_33),
    .I1(n1548_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s29.INIT=16'hACCA;
  LUT4 n1546_s27 (
    .F(n1546_34),
    .I0(n1545_33),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1545_36) 
);
defparam n1546_s27.INIT=16'h007D;
  LUT4 n312_s3 (
    .F(n312_7),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[2]) 
);
defparam n312_s3.INIT=16'hFE00;
  LUT3 n311_s2 (
    .F(n311_6),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n311_s2.INIT=8'h01;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(n318_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s3.INIT=16'hFE00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(n318_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s3.INIT=16'hFE00;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(n318_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s4.INIT=16'hFE00;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n172_s3 (
    .F(n172_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n190_6) 
);
defparam n172_s3.INIT=16'h8000;
  LUT4 n1539_s35 (
    .F(n1539_40),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(n190_6),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s35.INIT=16'h1500;
  LUT4 n1538_s40 (
    .F(n1538_47),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n190_6) 
);
defparam n1538_s40.INIT=16'h7000;
  LUT4 n1537_s41 (
    .F(n1537_48),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n190_6) 
);
defparam n1537_s41.INIT=16'h7000;
  LUT4 n1536_s57 (
    .F(n1536_64),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n190_6) 
);
defparam n1536_s57.INIT=16'h7000;
  LUT4 n1982_s4 (
    .F(n1982_8),
    .I0(n1982_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(n190_6),
    .I3(n1982_5) 
);
defparam n1982_s4.INIT=16'h40FF;
  LUT4 n1981_s3 (
    .F(n1981_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1981_4),
    .I3(n1981_5) 
);
defparam n1981_s3.INIT=16'h08FF;
  LUT4 n1980_s3 (
    .F(n1980_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1980_4),
    .I3(n1980_5) 
);
defparam n1980_s3.INIT=16'h08FF;
  LUT4 n1979_s3 (
    .F(n1979_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1979_4),
    .I3(n1979_5) 
);
defparam n1979_s3.INIT=16'h08FF;
  LUT4 n1978_s3 (
    .F(n1978_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(n190_6),
    .I2(n1978_4),
    .I3(n1978_5) 
);
defparam n1978_s3.INIT=16'h08FF;
  LUT3 ff_s8s9_sx_tmp_9_s10 (
    .F(ff_s8s9_sx_tmp_9_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_9_s10.INIT=8'h02;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_18),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h0001;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam n1561_s30.INIT=16'h3A33;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam n1558_s30.INIT=16'h3A33;
  LUT4 n1555_s33 (
    .F(n1555_39),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n1544_35) 
);
defparam n1555_s33.INIT=16'h3A33;
  LUT4 n1976_s5 (
    .F(n1976_9),
    .I0(n73_7),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1976_s5.INIT=16'hD0DD;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n1977_4),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h04FF;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_9 ),
    .I0(w_vdp_enable),
    .I1(n1967_6),
    .I2(ff_state[0]),
    .I3(ff_r46_cmr_7_14) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0200;
  LUT4 n1527_s34 (
    .F(n1527_40),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s34.INIT=16'h0900;
  LUT4 ff_r44_clr_7_s15 (
    .F(ff_r44_clr_7_20),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_r44_clr_7_s15.INIT=16'h9099;
  LUT4 ff_r44_clr_7_s16 (
    .F(ff_r44_clr_7_22),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_s2_tr_7),
    .I3(ff_r44_clr_7_16) 
);
defparam ff_r44_clr_7_s16.INIT=16'h0009;
  LUT4 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_18),
    .I0(ff_r38r39_dy_9_13),
    .I1(ff_state[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r38r39_dy_9_s11.INIT=16'hB00B;
  LUT4 ff_r46_cmr_7_s9 (
    .F(ff_r46_cmr_7_14),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(GND) 
);
defparam ff_r46_cmr_7_s9.INIT=16'h9009;
  LUT4 n2317_s3 (
    .F(n2317_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n2317_s3.INIT=16'h0110;
  LUT4 n2298_s3 (
    .F(n2298_7),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n2298_s3.INIT=16'h0440;
  LUT4 n2255_s3 (
    .F(n2255_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n2255_s3.INIT=16'h0880;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT4 n650_s4 (
    .F(n650_10),
    .I0(ff_state[0]),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_vram_wr_req_7),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n650_s4.INIT=16'h5CCC;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_32),
    .I0(n1233_3),
    .I1(ff_nx_tmp[9]),
    .I2(ff_r40r41_nx[9]),
    .I3(ff_r34r35_sy_9_15) 
);
defparam ff_vram_wdata_7_s28.INIT=16'h00BE;
  LUT4 n1536_s58 (
    .F(n1536_66),
    .I0(n1536_35),
    .I1(n312_4),
    .I2(n312_7),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1536_s58.INIT=16'h00FD;
  LUT4 ff_r44_clr_7_s17 (
    .F(ff_r44_clr_7_24),
    .I0(n1646_9),
    .I1(w_vdp_enable),
    .I2(w_vdp_enable),
    .I3(ff_r46_cmr_7_14) 
);
defparam ff_r44_clr_7_s17.INIT=16'h0777;
  LUT4 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_9),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_14),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_r34r35_sy_9_25) 
);
defparam ff_r42r43_ny_9_s4.INIT=16'h8000;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(clk42m),
    .CE(ff_state_2_12),
    .RESET(n41_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(clk42m),
    .CE(ff_state_3_10),
    .RESET(n41_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(clk42m),
    .CE(ff_state_0_12),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2317_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2318_4),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(clk42m),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2298_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2299_4),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(clk42m),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(clk42m),
    .CE(n2278_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2278_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2280_4),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(clk42m),
    .CE(ff_r42r43_ny_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(w_vdpcmd_clr[7]),
    .D(n1527_33),
    .CLK(clk42m),
    .CE(ff_r44_clr_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(w_vdpcmd_clr[6]),
    .D(n1528_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(w_vdpcmd_clr[5]),
    .D(n1529_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(w_vdpcmd_clr[4]),
    .D(n1530_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(w_vdpcmd_clr[3]),
    .D(n1531_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_3_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(w_vdpcmd_clr[2]),
    .D(n1532_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_3_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(w_vdpcmd_clr[1]),
    .D(n1533_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_1_8),
    .RESET(n41_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(w_vdpcmd_clr[0]),
    .D(n1534_28),
    .CLK(clk42m),
    .CE(ff_r44_clr_1_8),
    .RESET(n41_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(clk42m),
    .CE(n2255_4),
    .RESET(n41_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(clk42m),
    .CE(n2255_4),
    .RESET(n41_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(clk42m),
    .CE(n2255_4),
    .RESET(n41_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(clk42m),
    .CE(n2255_4),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(clk42m),
    .CE(ff_r46_cmr_7_5),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_10_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(w_vdpcmd_sx_tmp[8]),
    .D(n1555_30),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(w_vdpcmd_sx_tmp[7]),
    .D(n1556_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(w_vdpcmd_sx_tmp[6]),
    .D(n1557_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(w_vdpcmd_sx_tmp[5]),
    .D(n1558_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(w_vdpcmd_sx_tmp[4]),
    .D(n1559_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(w_vdpcmd_sx_tmp[3]),
    .D(n1560_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(w_vdpcmd_sx_tmp[2]),
    .D(n1561_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(w_vdpcmd_sx_tmp[1]),
    .D(n1562_29),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(w_vdpcmd_sx_tmp[0]),
    .D(n1563_30),
    .CLK(clk42m),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(clk42m),
    .CE(ff_dx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(clk42m),
    .CE(ff_nx_tmp_9_10),
    .RESET(n41_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_9),
    .CLK(clk42m),
    .CE(ff_vdpcmd_start_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_6),
    .CLK(clk42m),
    .CE(ff_vram_wr_req_10),
    .RESET(n41_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n987_10),
    .CLK(clk42m),
    .CE(ff_vram_rd_req_10),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(clk42m),
    .CE(ff_vram_wdata_7_8),
    .RESET(n41_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(w_vdpcmd_tr),
    .D(n1646_8),
    .CLK(clk42m),
    .CE(ff_s2_tr_5),
    .SET(n41_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(w_vdpcmd_ce),
    .D(n1518_27),
    .CLK(clk42m),
    .CE(ff_s2_ce_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(clk42m),
    .CE(ff_vram_rd_req_10),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(clk42m),
    .CE(ff_vram_rd_req_10),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(clk42m),
    .CE(\vdp_command_processor.ff_current_y_9_9 ),
    .RESET(n41_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(clk42m),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(clk42m),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(clk42m),
    .CE(ff_state_3_10),
    .RESET(n41_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_7),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(w_vdpcmd_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(w_vdpcmd_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(w_vdpcmd_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(w_vdpcmd_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(w_vdpcmd_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(w_vdpcmd_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(w_vdpcmd_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(w_vdpcmd_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(w_vdpcmd_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(w_vdpcmd_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(w_vdpcmd_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(w_vdpcmd_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(w_vdpcmd_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_10),
    .I1(w_vdpcmd_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(w_vdpcmd_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_9),
    .I1(w_vdpcmd_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_9),
    .I1(w_vdpcmd_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s3 (
    .O(n2386_6),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  clk42m,
  n41_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input clk42m;
input n41_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_5;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_6;
wire n73_7;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hA0CF;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n387_3),
    .I1(n174_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hA0CF;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n388_3),
    .I1(n175_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hA0CF;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n389_3),
    .I1(n176_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hA0CF;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n390_3),
    .I1(n177_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hA0CF;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n391_3),
    .I1(n178_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hA0CF;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n392_3),
    .I1(n179_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hA0CF;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n393_3),
    .I1(n180_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hA0CF;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n394_3),
    .I1(n181_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hA0CF;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n395_3),
    .I1(n182_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hA0CF;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n396_3),
    .I1(n183_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hA0CF;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n397_3),
    .I1(n184_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hA0CF;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n187_7),
    .I1(n417_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'hF503;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n420_1),
    .I1(n190_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'h03F5;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n421_1),
    .I1(n191_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'h03F5;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n422_1),
    .I1(n192_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'h03F5;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n423_1),
    .I1(n193_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'h03F5;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n424_1),
    .I1(n194_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'h03F5;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n425_1),
    .I1(n195_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'h03F5;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n426_1),
    .I1(n196_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'h03F5;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n427_1),
    .I1(n197_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'h03F5;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n428_1),
    .I1(n198_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'h03F5;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n429_1),
    .I1(n199_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'h03F5;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n430_1),
    .I1(n200_8),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'h03F5;
  LUT4 n171_s1 (
    .F(n73_5),
    .I0(n73_6),
    .I1(n73_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_6),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_7),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(clk42m),
    .CE(n549_3),
    .RESET(n41_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_5),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  clk42m,
  n41_6,
  w_vdp_enable,
  w_bus_valid,
  n86_7,
  n87_9,
  p_slot_reset_n_d,
  w_bus_address,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_3,
  w_dram_oe_n,
  w_dram_we_n,
  n13_5,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input clk42m;
input n41_6;
input w_vdp_enable;
input w_bus_valid;
input n86_7;
input n87_9;
input p_slot_reset_n_d;
input [7:0] w_bus_address;
input [7:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_3;
output w_dram_oe_n;
output w_dram_we_n;
output n13_5;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n76_6;
wire n167_3;
wire n174_3;
wire n260_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n67_12;
wire n67_13;
wire n76_7;
wire n167_4;
wire n167_5;
wire n260_13;
wire ff_prewindow_x_7;
wire ff_prewindow_x_8;
wire ff_bwindow_y_8;
wire w_write_5;
wire w_write_6;
wire n67_14;
wire n76_9;
wire n76_10;
wire n167_6;
wire n167_7;
wire n167_8;
wire n167_9;
wire n167_10;
wire n167_11;
wire ff_prewindow_x_9;
wire ff_bwindow_y_9;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire n167_12;
wire ff_bwindow_y_12;
wire ff_bwindow_y_13;
wire n167_13;
wire ff_bwindow_y_14;
wire n76_12;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire w_vdpcmd_vram_write_ack;
wire n1245_4;
wire n563_26;
wire n822_9;
wire n1530_4;
wire n1530_9;
wire n341_13;
wire n850_19;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire n983_7;
wire n984_15;
wire n987_10;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire ff_pre_x_cnt_8_5;
wire w_h_cnt_end_12;
wire n965_6;
wire n1607_5;
wire n227_4;
wire n73_7;
wire n227_9;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n100_6;
wire n100_7;
wire n1017_7;
wire n1011_7;
wire n1011_9;
wire n1018_6;
wire n635_4;
wire ff_pattern_generator_7_7;
wire n587_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire ff_local_dot_counter_x_8_7;
wire n575_15;
wire n1514_4;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n473_3;
wire n2432_5;
wire n1582_5;
wire n251_26;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdp_mode_is_highres;
wire n1208_4;
wire n1211_4;
wire w_vram_addr_set_req;
wire n1234_8;
wire n1371_7;
wire n1167_7;
wire w_vram_rd_req;
wire ff_vram_wr_req;
wire n3494_4;
wire n313_6;
wire n1786_7;
wire ff_state_1_15;
wire n1976_9;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n2386_6;
wire [7:0] ff_dram_rdata;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [10:0] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n76_7),
    .I3(n76_12) 
);
defparam n76_s3.INIT=16'h1000;
  LUT4 n167_s0 (
    .F(n167_3),
    .I0(n167_4),
    .I1(n167_5),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam n167_s0.INIT=16'hACCC;
  LUT2 n174_s0 (
    .F(n174_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n174_s0.INIT=4'h8;
  LUT2 n260_s9 (
    .F(n260_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n260_13) 
);
defparam n260_s9.INIT=4'h8;
  LUT2 p_vdp_r_5_s1 (
    .F(p_vdp_r_5_3),
    .I0(ff_bwindow),
    .I1(w_vdp_enable) 
);
defparam p_vdp_r_5_s1.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(w_h_cnt_end_12),
    .I1(ff_pre_x_cnt_8_5),
    .I2(w_vdp_enable),
    .I3(n76_6) 
);
defparam ff_bwindow_x_s2.INIT=16'hF888;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(ff_prewindow_x_8),
    .I2(n260_13),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam ff_prewindow_x_s2.INIT=16'hD000;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(w_vcounter[7]),
    .I1(ff_bwindow_y_8),
    .I2(n167_3),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hF100;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_write_5),
    .I3(w_write_6) 
);
defparam w_write_s1.INIT=16'h1000;
  LUT4 n67_s9 (
    .F(n67_12),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n67_s9.INIT=16'h8000;
  LUT4 n67_s10 (
    .F(n67_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n67_14) 
);
defparam n67_s10.INIT=16'h4000;
  LUT4 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]),
    .I3(n76_9) 
);
defparam n76_s4.INIT=16'h1000;
  LUT4 n167_s1 (
    .F(n167_4),
    .I0(w_vcounter[0]),
    .I1(n167_6),
    .I2(n167_7),
    .I3(n167_8) 
);
defparam n167_s1.INIT=16'h4000;
  LUT4 n167_s2 (
    .F(n167_5),
    .I0(n167_9),
    .I1(n167_10),
    .I2(n167_11),
    .I3(w_vcounter[3]) 
);
defparam n167_s2.INIT=16'hF800;
  LUT4 n260_s10 (
    .F(n260_13),
    .I0(w_pre_dot_counter_x[6]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n67_12),
    .I3(n67_14) 
);
defparam n260_s10.INIT=16'h8000;
  LUT4 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(ff_prewindow_x_9),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[5]),
    .I3(n76_12) 
);
defparam ff_prewindow_x_s3.INIT=16'h8000;
  LUT2 ff_prewindow_x_s4 (
    .F(ff_prewindow_x_8),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z) 
);
defparam ff_prewindow_x_s4.INIT=4'h6;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(ff_bwindow_y_9),
    .I1(ff_bwindow_y_10),
    .I2(w_vcounter[3]),
    .I3(ff_bwindow_y_11) 
);
defparam ff_bwindow_y_s4.INIT=16'hB0BB;
  LUT2 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address[7]),
    .I1(w_bus_valid) 
);
defparam w_write_s2.INIT=4'h8;
  LUT4 w_write_s3 (
    .F(w_write_6),
    .I0(w_bus_address[4]),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[2]),
    .I3(w_bus_address[3]) 
);
defparam w_write_s3.INIT=16'h0700;
  LUT2 n67_s11 (
    .F(n67_14),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]) 
);
defparam n67_s11.INIT=4'h8;
  LUT2 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]) 
);
defparam n76_s6.INIT=4'h4;
  LUT3 n76_s7 (
    .F(n76_10),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[7]) 
);
defparam n76_s7.INIT=8'h10;
  LUT3 n167_s3 (
    .F(n167_6),
    .I0(w_vcounter[3]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vcounter[2]) 
);
defparam n167_s3.INIT=8'h10;
  LUT3 n167_s4 (
    .F(n167_7),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]) 
);
defparam n167_s4.INIT=8'h10;
  LUT4 n167_s5 (
    .F(n167_8),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(w_vdp_vcounter[1]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam n167_s5.INIT=16'h1001;
  LUT4 n167_s6 (
    .F(n167_9),
    .I0(w_vcounter[0]),
    .I1(w_vcounter[2]),
    .I2(w_vdp_vcounter[1]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n167_s6.INIT=16'h1000;
  LUT4 n167_s7 (
    .F(n167_10),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[7]),
    .I3(n167_7) 
);
defparam n167_s7.INIT=16'h4000;
  LUT4 n167_s8 (
    .F(n167_11),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(w_vcounter[5]),
    .I3(n167_12) 
);
defparam n167_s8.INIT=16'h1000;
  LUT3 ff_prewindow_x_s5 (
    .F(ff_prewindow_x_9),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[4]),
    .I2(reg_r25_msk_Z) 
);
defparam ff_prewindow_x_s5.INIT=8'h14;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(reg_r9_pal_mode_Z),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[0]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s5.INIT=16'hCFF2;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(ff_bwindow_y_12),
    .I1(w_vcounter[3]),
    .I2(ff_bwindow_y_13),
    .I3(n167_7) 
);
defparam ff_bwindow_y_s6.INIT=16'h0E00;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[6]),
    .I3(n167_12) 
);
defparam ff_bwindow_y_s7.INIT=16'h0100;
  LUT4 n167_s9 (
    .F(n167_12),
    .I0(w_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[2]),
    .I3(n167_13) 
);
defparam n167_s9.INIT=16'h0100;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[6]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_bwindow_y_s8.INIT=16'h8000;
  LUT4 ff_bwindow_y_s9 (
    .F(ff_bwindow_y_13),
    .I0(w_vdp_vcounter[1]),
    .I1(ff_bwindow_y_14),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[3]) 
);
defparam ff_bwindow_y_s9.INIT=16'hBFF0;
  LUT3 n167_s10 (
    .F(n167_13),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[9]),
    .I2(w_vcounter[10]) 
);
defparam n167_s10.INIT=8'h01;
  LUT4 ff_bwindow_y_s10 (
    .F(ff_bwindow_y_14),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[6]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_bwindow_y_s10.INIT=16'h0001;
  LUT4 n76_s8 (
    .F(n76_12),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n76_s8.INIT=16'h0100;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(clk42m),
    .CE(ff_bwindow_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n167_3),
    .CLK(clk42m),
    .CE(ff_bwindow_y_7),
    .RESET(n41_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n174_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n260_12),
    .CLK(clk42m),
    .CE(ff_prewindow_x_6),
    .RESET(n41_6) 
);
  vdp_color_bus u_vdp_color_bus (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .n2386_6(n2386_6),
    .n1786_7(n1786_7),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n227_9(n227_9),
    .n251_26(n251_26),
    .w_vram_rd_req(w_vram_rd_req),
    .ff_state_1_15(ff_state_1_15),
    .n73_7(n73_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .w_vram_write_req(w_vram_write_req),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n575_15(n575_15),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .ff_prewindow_x(ff_prewindow_x),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n1234_8(n1234_8),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .ff_rdata(ff_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_bus_wdata(w_bus_wdata[6]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1245_4(n1245_4),
    .n563_26(n563_26),
    .n822_9(n822_9),
    .n1530_4(n1530_4),
    .n1530_9(n1530_9),
    .n341_13(n341_13),
    .n850_19(n850_19),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .n983_7(n983_7),
    .n984_15(n984_15),
    .n987_10(n987_10),
    .ff_dram_rdata(ff_dram_rdata[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .n41_6(n41_6),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n260_13(n260_13),
    .n67_12(n67_12),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .n1011_9(n1011_9),
    .n260_12(n260_12),
    .n76_10(n76_10),
    .ff_prewindow_x_7(ff_prewindow_x_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .n1011_7(n1011_7),
    .n2432_5(n2432_5),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .ff_pre_x_cnt_8_5(ff_pre_x_cnt_8_5),
    .w_h_cnt_end_12(w_h_cnt_end_12),
    .n965_6(n965_6),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter_0(w_vcounter[0]),
    .w_vcounter_2(w_vcounter[2]),
    .w_vcounter_3(w_vcounter[3]),
    .w_vcounter_4(w_vcounter[4]),
    .w_vcounter_5(w_vcounter[5]),
    .w_vcounter_6(w_vcounter[6]),
    .w_vcounter_7(w_vcounter[7]),
    .w_vcounter_8(w_vcounter[8]),
    .w_vcounter_9(w_vcounter[9]),
    .w_vcounter_10(w_vcounter[10]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n341_13(n341_13),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .n227_4(n227_4),
    .n73_7(n73_7),
    .n227_9(n227_9),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .n473_3(n473_3),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n67_13(n67_13),
    .w_vdp_enable(w_vdp_enable),
    .n1245_4(n1245_4),
    .n2432_5(n2432_5),
    .n965_6(n965_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n100_6(n100_6),
    .n100_7(n100_7),
    .n1017_7(n1017_7),
    .n1011_7(n1011_7),
    .n1011_9(n1011_9),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .clk42m(clk42m),
    .n1018_6(n1018_6),
    .n41_6(n41_6),
    .n1017_7(n1017_7),
    .n1514_4(n1514_4),
    .n1245_4(n1245_4),
    .n1582_5(n1582_5),
    .n313_6(n313_6),
    .w_vdp_enable(w_vdp_enable),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .n635_4(n635_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n587_6(n587_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .n1017_7(n1017_7),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n1011_9(n1011_9),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n100_7(n100_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1018_6(n1018_6),
    .n635_4(n635_4),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n1245_4(n1245_4),
    .n1976_9(n1976_9),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n563_26(n563_26),
    .n100_6(n100_6),
    .n850_19(n850_19),
    .n313_6(n313_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .ff_dram_address(ff_dram_address[16]),
    .ff_dram_rdata(ff_dram_rdata[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .w_yjk_en(w_yjk_en),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n575_15(n575_15),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .n1245_4(n1245_4),
    .n1018_6(n1018_6),
    .n563_26(n563_26),
    .n1017_7(n1017_7),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n1011_9(n1011_9),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n100_6(n100_6),
    .n100_7(n100_7),
    .n1011_7(n1011_7),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n587_6(n587_6),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_dram_rdata(ff_dram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n473_3(n473_3),
    .n2432_5(n2432_5),
    .n1582_5(n1582_5),
    .n251_26(n251_26),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .clk42m(clk42m),
    .n1607_5(n1607_5),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write_4(w_write_4),
    .n983_7(n983_7),
    .n1530_4(n1530_4),
    .n822_9(n822_9),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3494_4(n3494_4),
    .n984_15(n984_15),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1208_4(n1208_4),
    .n1211_4(n1211_4),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1234_8(n1234_8),
    .n1371_7(n1371_7),
    .n1167_7(n1167_7),
    .w_vram_rd_req(w_vram_rd_req),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .n987_10(n987_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n227_4(n227_4),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .n575_15(n575_15),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .n1530_9(n1530_9),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n73_7(n73_7),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1371_7(n1371_7),
    .n1167_7(n1167_7),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n3494_4(n3494_4),
    .n313_6(n313_6),
    .n1786_7(n1786_7),
    .ff_state_1_15(ff_state_1_15),
    .n1976_9(n1976_9),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n2386_6(n2386_6),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  clk42m,
  n41_6,
  w_dram_rdata_en,
  p_slot_reset_n_d,
  w_bus_valid,
  n86_7,
  n87_9,
  w_dram_rdata,
  w_bus_address,
  w_bus_wdata,
  w_dram_write,
  w_vdp_enable,
  w_dram_valid,
  p_vdp_r_5_3,
  n13_5,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input clk42m;
input n41_6;
input w_dram_rdata_en;
input p_slot_reset_n_d;
input w_bus_valid;
input n86_7;
input n87_9;
input [7:0] w_dram_rdata;
input [7:0] w_bus_address;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_vdp_enable;
output w_dram_valid;
output p_vdp_r_5_3;
output n13_5;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire ff_write_6;
wire n401_4;
wire n22_9;
wire n75_10;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [7:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT3 n367_s1 (
    .F(ff_write_6),
    .I0(w_dram_we_n),
    .I1(w_dram_oe_n),
    .I2(w_dram_valid) 
);
defparam n367_s1.INIT=8'h07;
  LUT3 n401_s1 (
    .F(n401_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n401_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(p_slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT3 n75_s4 (
    .F(n75_10),
    .I0(w_dram_oe_n),
    .I1(w_dram_we_n),
    .I2(w_dram_valid) 
);
defparam n75_s4.INIT=8'h07;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(clk42m),
    .CE(n401_4),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_dram_rdata[7]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_dram_rdata[6]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_dram_rdata[5]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_dram_rdata[4]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_dram_rdata[3]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_dram_rdata[2]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_dram_rdata[1]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_dram_rdata[0]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n41_6),
    .CLK(clk42m) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(clk42m),
    .RESET(w_vdp_enable) 
);
  DFFR ff_valid_s4 (
    .Q(w_dram_valid),
    .D(n75_10),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_valid_s4.INIT=1'b0;
  vdp u_v9958_core (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_valid(w_bus_valid),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_bus_address(w_bus_address[7:0]),
    .ff_rdata(ff_rdata[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .n13_5(n13_5),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module ip_ram (
  clk42m,
  n41_6,
  w_dram_write,
  w_dram_valid,
  p_slot_reset_n_d,
  w_dram_wdata_Z,
  w_dram_address_Z,
  w_dram_rdata_en,
  w_dram_rdata
)
;
input clk42m;
input n41_6;
input w_dram_write;
input w_dram_valid;
input p_slot_reset_n_d;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
output w_dram_rdata_en;
output [7:0] w_dram_rdata;
wire n8_3;
wire n46_3;
wire w_dram_rdata_0_44;
wire w_dram_rdata_0_37;
wire [7:0] w_dram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 n8_s0 (
    .F(n8_3),
    .I0(w_dram_write),
    .I1(w_dram_valid) 
);
defparam n8_s0.INIT=4'h4;
  LUT2 n46_s0 (
    .F(n46_3),
    .I0(w_dram_valid),
    .I1(w_dram_write) 
);
defparam n46_s0.INIT=4'h8;
  LUT2 w_dram_rdata_7_s8 (
    .F(w_dram_rdata[7]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[7]) 
);
defparam w_dram_rdata_7_s8.INIT=4'h4;
  LUT2 w_dram_rdata_6_s8 (
    .F(w_dram_rdata[6]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[6]) 
);
defparam w_dram_rdata_6_s8.INIT=4'h4;
  LUT2 w_dram_rdata_5_s8 (
    .F(w_dram_rdata[5]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[5]) 
);
defparam w_dram_rdata_5_s8.INIT=4'h4;
  LUT2 w_dram_rdata_4_s8 (
    .F(w_dram_rdata[4]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[4]) 
);
defparam w_dram_rdata_4_s8.INIT=4'h4;
  LUT2 w_dram_rdata_3_s8 (
    .F(w_dram_rdata[3]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[3]) 
);
defparam w_dram_rdata_3_s8.INIT=4'h4;
  LUT2 w_dram_rdata_2_s8 (
    .F(w_dram_rdata[2]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[2]) 
);
defparam w_dram_rdata_2_s8.INIT=4'h4;
  LUT2 w_dram_rdata_1_s8 (
    .F(w_dram_rdata[1]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[1]) 
);
defparam w_dram_rdata_1_s8.INIT=4'h4;
  LUT2 w_dram_rdata_0_s30 (
    .F(w_dram_rdata[0]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[0]) 
);
defparam w_dram_rdata_0_s30.INIT=4'h4;
  LUT3 w_dram_rdata_0_s31 (
    .F(w_dram_rdata_0_44),
    .I0(p_slot_reset_n_d),
    .I1(w_dram_write),
    .I2(w_dram_valid) 
);
defparam w_dram_rdata_0_s31.INIT=8'hDF;
  DFFR ff_rdata_en_s0 (
    .Q(w_dram_rdata_en),
    .D(n8_3),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFF w_dram_rdata_0_s27 (
    .Q(w_dram_rdata_0_37),
    .D(w_dram_rdata_0_44),
    .CLK(clk42m) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_dram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_dram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_dram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_dram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_dram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_dram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_dram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_dram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module video_ram_line_buffer (
  clk42m,
  n13_5,
  ff_we_e,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  ff_d_1,
  out_e
)
;
input clk42m;
input n13_5;
input ff_we_e;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
output [17:0] ff_d_1;
output [17:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [35:18] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(clk42m),
    .RESET(w_vdp_enable) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_1[17]),
    .D(ff_d[17]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_1[16]),
    .D(ff_d[16]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_1[15]),
    .D(ff_d[15]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_1[14]),
    .D(ff_d[14]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_1[13]),
    .D(ff_d[13]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_1[12]),
    .D(ff_d[12]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_1[11]),
    .D(ff_d[11]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_1[10]),
    .D(ff_d[10]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_1[9]),
    .D(ff_d[9]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_1[8]),
    .D(ff_d[8]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_1[7]),
    .D(ff_d[7]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_1[6]),
    .D(ff_d[6]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_1[5]),
    .D(ff_d[5]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_1[4]),
    .D(ff_d[4]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_1[3]),
    .D(ff_d[3]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_1[2]),
    .D(ff_d[2]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_1[1]),
    .D(ff_d[1]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_1[0]),
    .D(ff_d[0]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],out_e[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_1[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  clk42m,
  n13_5,
  ff_we_o,
  w_vdp_enable,
  ff_addr_o,
  ff_d,
  out_o
)
;
input clk42m;
input n13_5;
input ff_we_o;
input w_vdp_enable;
input [9:0] ff_addr_o;
input [17:0] ff_d;
output [17:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [35:18] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(clk42m),
    .RESET(w_vdp_enable) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],out_o[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  clk42m,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  w_vdp_vcounter,
  n73_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input clk42m;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
input [1:1] w_vdp_vcounter;
output n73_6;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_4;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_4;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n66_4;
wire n67_5;
wire n69_4;
wire n70_4;
wire n72_4;
wire n75_4;
wire n74_6;
wire n71_6;
wire ff_we_e;
wire ff_we_o;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] ff_d;
wire [17:0] ff_d_0;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n69_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n69_s0.INIT=16'hAA3C;
  LUT4 n70_s0 (
    .F(n70_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n70_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n70_s0.INIT=16'hAA3C;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n71_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n71_s0.INIT=16'hAAC3;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n72_s0.INIT=16'hAA3C;
  LUT4 n73_s0 (
    .F(n73_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n73_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n73_s0.INIT=16'hAAC3;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n74_s0.INIT=8'hC5;
  LUT4 n75_s0 (
    .F(n75_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n75_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n75_s0.INIT=16'hAA3C;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n76_s0.INIT=16'hAAC3;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n77_s1.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n78_s0.INIT=8'hAC;
  LUT4 n79_s0 (
    .F(n79_3),
    .I0(ff_x_position_r[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n69_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n79_s0.INIT=16'h3CAA;
  LUT4 n80_s0 (
    .F(n80_3),
    .I0(ff_x_position_r[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n70_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n80_s0.INIT=16'h3CAA;
  LUT4 n81_s0 (
    .F(n81_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n71_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n81_s0.INIT=16'hC3AA;
  LUT4 n82_s0 (
    .F(n82_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n82_s0.INIT=16'h3CAA;
  LUT4 n83_s0 (
    .F(n83_3),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n73_6),
    .I3(w_vdp_vcounter[1]) 
);
defparam n83_s0.INIT=16'hC3AA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_x_position_r[4]),
    .I1(n74_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n84_s0.INIT=8'h3A;
  LUT4 n85_s0 (
    .F(n85_3),
    .I0(ff_x_position_r[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n75_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n85_s0.INIT=16'h3CAA;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n86_s0.INIT=16'hC3AA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n87_s1.INIT=8'h3A;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=8'hCA;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hCA;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=8'hCA;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n97_s0 (
    .F(n97_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s0.INIT=8'hCA;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hCA;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'hCA;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=8'hCA;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n66_s1.INIT=4'h8;
  LUT2 n67_s2 (
    .F(n67_5),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n67_s2.INIT=4'h4;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n71_6) 
);
defparam n69_s1.INIT=8'h01;
  LUT2 n70_s1 (
    .F(n70_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n71_6) 
);
defparam n70_s1.INIT=4'h1;
  LUT2 n72_s1 (
    .F(n72_4),
    .I0(n73_6),
    .I1(w_vdp_hcounter[6]) 
);
defparam n72_s1.INIT=4'h4;
  LUT2 n75_s1 (
    .F(n75_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n75_s1.INIT=4'h1;
  LUT4 n74_s2 (
    .F(n74_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n74_s2.INIT=16'h01FE;
  LUT4 n73_s2 (
    .F(n73_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n73_s2.INIT=16'h0001;
  LUT3 n71_s2 (
    .F(n71_6),
    .I0(w_vdp_hcounter[7]),
    .I1(n73_6),
    .I2(w_vdp_hcounter[6]) 
);
defparam n71_s2.INIT=8'h20;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n66_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n67_5) 
);
  DFFE ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n69_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n70_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n71_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n72_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n73_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n74_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n75_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n76_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n77_4),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n78_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n79_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n80_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n81_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n82_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n83_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n84_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n85_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n86_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n87_4),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n88_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFRE ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFE ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n89_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n90_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n91_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n92_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n93_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n94_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n95_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n96_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n97_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n98_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n99_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n100_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n101_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n102_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n103_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n104_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n105_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n106_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  video_ram_line_buffer u_buf_even (
    .clk42m(clk42m),
    .n13_5(n13_5),
    .ff_we_e(ff_we_e),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .ff_d_1(ff_d_0[17:0]),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .clk42m(clk42m),
    .n13_5(n13_5),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d_0[17:0]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  clk42m,
  ff_tap1_0_5,
  ff_pixel_r,
  ff_coeff,
  w_data_r_out
)
;
input clk42m;
input ff_tap1_0_5;
input [5:0] ff_pixel_r;
input [4:1] ff_coeff;
output [7:3] w_data_r_out;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:2] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_r[0]),
    .CLK(clk42m) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_r_out[7]),
    .D(n73_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_r_out[6]),
    .D(n74_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_r_out[5]),
    .D(n75_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_r_out[4]),
    .D(n76_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_r_out[3]),
    .D(n77_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_r[5]),
    .CLK(clk42m) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(clk42m) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:2],DOUT[5:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_r[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  clk42m,
  ff_tap1_0_5,
  ff_pixel_g,
  ff_coeff,
  w_data_g_out
)
;
input clk42m;
input ff_tap1_0_5;
input [5:0] ff_pixel_g;
input [4:1] ff_coeff;
output [7:3] w_data_g_out;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:2] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_g[0]),
    .CLK(clk42m) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_g_out[7]),
    .D(n73_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_g_out[6]),
    .D(n74_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_g_out[5]),
    .D(n75_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_g_out[4]),
    .D(n76_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_g_out[3]),
    .D(n77_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_g[5]),
    .CLK(clk42m) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(clk42m) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:2],DOUT[5:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_g[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  clk42m,
  ff_pixel_b,
  ff_coeff,
  ff_tap1_0_5,
  w_data_b_out
)
;
input clk42m;
input [5:0] ff_pixel_b;
input [4:1] ff_coeff;
output ff_tap1_0_5;
output [7:3] w_data_b_out;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire ff_tap1_0_18;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:2] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_b[0]),
    .CLK(clk42m) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_b_out[7]),
    .D(n73_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_b_out[6]),
    .D(n74_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_b_out[5]),
    .D(n75_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_b_out[4]),
    .D(n76_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_b_out[3]),
    .D(n77_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_0_s2 (
    .Q(ff_tap1_0_5),
    .D(ff_tap1_0_18),
    .CLK(clk42m) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(clk42m) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:2],DOUT[5:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_b[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  INV ff_tap1_0_s12 (
    .O(ff_tap1_0_18),
    .I(ff_tap1_0_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  clk42m,
  n41_6,
  p_slot_reset_n_d,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  ff_h_cnt,
  w_vdp_hcounter,
  w_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  w_active_start_7,
  w_active_start_8,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input clk42m;
input n41_6;
input p_slot_reset_n_d;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [9:2] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [0:0] w_hcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output w_active_start_7;
output w_active_start_8;
output [7:3] w_data_r_out;
output [7:3] w_data_g_out;
output [7:3] w_data_b_out;
wire n374_4;
wire n365_4;
wire n110_3;
wire n111_3;
wire n112_3;
wire w_active_start;
wire ff_x_position_r_8_6;
wire w_we_buf;
wire ff_numerator_4_7;
wire n374_5;
wire n374_6;
wire n374_7;
wire w_we_buf_39;
wire ff_active;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_0_COUT;
wire n57_6;
wire n113_6;
wire n73_6;
wire ff_tap1_0_5;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [4:1] ff_coeff;
wire [5:0] ff_pixel_r;
wire [5:0] ff_pixel_g;
wire [5:0] ff_pixel_b;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire VCC;
wire GND;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(n374_5),
    .I1(ff_x_position_r[2]),
    .I2(n374_6),
    .I3(p_slot_reset_n_d) 
);
defparam n374_s1.INIT=16'h80FF;
  LUT2 n365_s1 (
    .F(n365_4),
    .I0(w_active_start),
    .I1(p_slot_reset_n_d) 
);
defparam n365_s1.INIT=4'hB;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]) 
);
defparam n110_s0.INIT=8'h87;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[6]),
    .I3(ff_numerator[5]) 
);
defparam n111_s0.INIT=16'h0EF0;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[7]),
    .I3(ff_numerator[5]) 
);
defparam n112_s0.INIT=16'h01FC;
  LUT4 w_active_start_s3 (
    .F(w_active_start),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_active_start_7),
    .I3(w_active_start_8) 
);
defparam w_active_start_s3.INIT=16'h8000;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_6),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hF800;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_we_buf_39),
    .I3(w_vdp_hcounter[10]) 
);
defparam w_we_buf_s24.INIT=16'h51EF;
  LUT4 ff_numerator_4_s2 (
    .F(ff_numerator_4_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_numerator_4_s2.INIT=16'h0700;
  LUT3 n374_s2 (
    .F(n374_5),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[4]),
    .I2(ff_x_position_r[5]) 
);
defparam n374_s2.INIT=8'h80;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r[1]),
    .I3(n374_7) 
);
defparam n374_s3.INIT=16'h4000;
  LUT4 w_active_start_s4 (
    .F(w_active_start_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_active_start_s4.INIT=16'h0100;
  LUT4 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_cnt[6]) 
);
defparam w_active_start_s5.INIT=16'h0100;
  LUT3 n374_s4 (
    .F(n374_7),
    .I0(ff_x_position_r[7]),
    .I1(ff_x_position_r[8]),
    .I2(ff_x_position_r[9]) 
);
defparam n374_s4.INIT=8'h10;
  LUT4 w_we_buf_s26 (
    .F(w_we_buf_39),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n73_6),
    .I3(w_vdp_hcounter[6]) 
);
defparam w_we_buf_s26.INIT=16'h7177;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n49_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n50_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n51_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n52_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n53_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n54_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n55_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n56_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n57_6),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n110_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n111_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n112_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n113_6),
    .CLK(clk42m),
    .CE(ff_numerator_4_7),
    .RESET(n365_4) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(ff_numerator[7]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(ff_numerator[6]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(ff_numerator[5]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(ff_numerator[4]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_active_start),
    .RESET(n374_4) 
);
  DFF ff_pixel_r_5_s0 (
    .Q(ff_pixel_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_4_s0 (
    .Q(ff_pixel_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_3_s0 (
    .Q(ff_pixel_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_2_s0 (
    .Q(ff_pixel_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_1_s0 (
    .Q(ff_pixel_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_0_s0 (
    .Q(ff_pixel_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_5_s0 (
    .Q(ff_pixel_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_4_s0 (
    .Q(ff_pixel_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_3_s0 (
    .Q(ff_pixel_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_2_s0 (
    .Q(ff_pixel_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_1_s0 (
    .Q(ff_pixel_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_0_s0 (
    .Q(ff_pixel_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_5_s0 (
    .Q(ff_pixel_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_4_s0 (
    .Q(ff_pixel_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_3_s0 (
    .Q(ff_pixel_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_2_s0 (
    .Q(ff_pixel_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_1_s0 (
    .Q(ff_pixel_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_0_s0 (
    .Q(ff_pixel_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk42m) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n48_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  INV n57_s2 (
    .O(n57_6),
    .I(ff_x_position_r[0]) 
);
  INV n113_s3 (
    .O(n113_6),
    .I(ff_numerator[4]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .n73_6(n73_6),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .clk42m(clk42m),
    .ff_tap1_0_5(ff_tap1_0_5),
    .ff_pixel_r(ff_pixel_r[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_r_out(w_data_r_out[7:3])
);
  video_out_bilinear_0 u_bilinear_g (
    .clk42m(clk42m),
    .ff_tap1_0_5(ff_tap1_0_5),
    .ff_pixel_g(ff_pixel_g[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_g_out(w_data_g_out[7:3])
);
  video_out_bilinear_1 u_bilinear_b (
    .clk42m(clk42m),
    .ff_pixel_b(ff_pixel_b[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .ff_tap1_0_5(ff_tap1_0_5),
    .w_data_b_out(w_data_b_out[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  clk42m,
  w_vdp_enable,
  n41_6,
  p_slot_reset_n_d,
  p_vdp_r_5_3,
  n13_5,
  w_hcounter,
  w_vdp_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  p_video_hs_d,
  p_video_vs_d,
  n86_7,
  n87_9,
  p_video_b_d,
  p_video_g_d,
  p_video_r_d
)
;
input clk42m;
input w_vdp_enable;
input n41_6;
input p_slot_reset_n_d;
input p_vdp_r_5_3;
input n13_5;
input [0:0] w_hcounter;
input [10:1] w_vdp_hcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output p_video_hs_d;
output p_video_vs_d;
output n86_7;
output n87_9;
output [4:0] p_video_b_d;
output [4:0] p_video_g_d;
output [4:0] p_video_r_d;
wire w_v_back_porch_end;
wire ff_h_sync_5;
wire ff_h_active_6;
wire ff_v_sync_5;
wire n154_7;
wire n152_7;
wire n150_7;
wire n149_7;
wire n148_7;
wire n85_7;
wire n84_7;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n121_7;
wire n129_7;
wire n234_7;
wire w_v_back_porch_end_8;
wire w_v_back_porch_end_9;
wire ff_h_sync_6;
wire ff_h_active_7;
wire ff_v_active_7;
wire ff_v_sync_6;
wire n155_8;
wire n155_9;
wire n151_8;
wire n148_8;
wire n84_8;
wire n83_8;
wire n80_8;
wire n78_8;
wire n121_8;
wire n121_9;
wire n129_8;
wire w_v_back_porch_end_10;
wire ff_h_active_8;
wire n151_10;
wire n234_10;
wire n153_10;
wire n155_11;
wire ff_v_active_9;
wire n153_13;
wire n306_7;
wire n156_10;
wire n157_11;
wire ff_h_active;
wire ff_v_active;
wire w_active_start_7;
wire w_active_start_8;
wire [9:2] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:3] w_data_r_out;
wire [7:3] w_data_g_out;
wire [7:3] w_data_b_out;
wire VCC;
wire GND;
  LUT2 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end),
    .I0(w_v_back_porch_end_8),
    .I1(w_v_back_porch_end_9) 
);
defparam w_v_back_porch_end_s4.INIT=4'h8;
  LUT3 ff_h_sync_s2 (
    .F(ff_h_sync_5),
    .I0(n121_7),
    .I1(ff_h_sync_6),
    .I2(w_vdp_enable) 
);
defparam ff_h_sync_s2.INIT=8'hD0;
  LUT3 ff_h_active_s2 (
    .F(ff_h_active_6),
    .I0(ff_h_active_7),
    .I1(n129_7),
    .I2(w_vdp_enable) 
);
defparam ff_h_active_s2.INIT=8'hB0;
  LUT4 ff_v_sync_s2 (
    .F(ff_v_sync_5),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_sync_6),
    .I2(n306_7),
    .I3(w_v_back_porch_end_9) 
);
defparam ff_v_sync_s2.INIT=16'h4000;
  LUT3 p_video_b_d_0_s (
    .F(p_video_b_d[0]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_b_out[3]) 
);
defparam p_video_b_d_0_s.INIT=8'h80;
  LUT3 p_video_b_d_1_s (
    .F(p_video_b_d[1]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_b_out[4]) 
);
defparam p_video_b_d_1_s.INIT=8'h80;
  LUT3 p_video_b_d_2_s (
    .F(p_video_b_d[2]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_b_out[5]) 
);
defparam p_video_b_d_2_s.INIT=8'h80;
  LUT3 p_video_b_d_3_s (
    .F(p_video_b_d[3]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_b_out[6]) 
);
defparam p_video_b_d_3_s.INIT=8'h80;
  LUT3 p_video_b_d_4_s (
    .F(p_video_b_d[4]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_b_out[7]) 
);
defparam p_video_b_d_4_s.INIT=8'h80;
  LUT3 p_video_g_d_0_s (
    .F(p_video_g_d[0]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_g_out[3]) 
);
defparam p_video_g_d_0_s.INIT=8'h80;
  LUT3 p_video_g_d_1_s (
    .F(p_video_g_d[1]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_g_out[4]) 
);
defparam p_video_g_d_1_s.INIT=8'h80;
  LUT3 p_video_g_d_2_s (
    .F(p_video_g_d[2]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_g_out[5]) 
);
defparam p_video_g_d_2_s.INIT=8'h80;
  LUT3 p_video_g_d_3_s (
    .F(p_video_g_d[3]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_g_out[6]) 
);
defparam p_video_g_d_3_s.INIT=8'h80;
  LUT3 p_video_g_d_4_s (
    .F(p_video_g_d[4]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_g_out[7]) 
);
defparam p_video_g_d_4_s.INIT=8'h80;
  LUT3 p_video_r_d_0_s (
    .F(p_video_r_d[0]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_r_out[3]) 
);
defparam p_video_r_d_0_s.INIT=8'h80;
  LUT3 p_video_r_d_1_s (
    .F(p_video_r_d[1]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_r_out[4]) 
);
defparam p_video_r_d_1_s.INIT=8'h80;
  LUT3 p_video_r_d_2_s (
    .F(p_video_r_d[2]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_r_out[5]) 
);
defparam p_video_r_d_2_s.INIT=8'h80;
  LUT3 p_video_r_d_3_s (
    .F(p_video_r_d[3]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_r_out[6]) 
);
defparam p_video_r_d_3_s.INIT=8'h80;
  LUT3 p_video_r_d_4_s (
    .F(p_video_r_d[4]),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(w_data_r_out[7]) 
);
defparam p_video_r_d_4_s.INIT=8'h80;
  LUT4 n154_s2 (
    .F(n154_7),
    .I0(ff_v_cnt[2]),
    .I1(n155_9),
    .I2(n155_8),
    .I3(ff_v_cnt[3]) 
);
defparam n154_s2.INIT=16'h0708;
  LUT3 n152_s2 (
    .F(n152_7),
    .I0(ff_v_cnt[4]),
    .I1(n153_10),
    .I2(ff_v_cnt[5]) 
);
defparam n152_s2.INIT=8'h78;
  LUT3 n150_s2 (
    .F(n150_7),
    .I0(ff_v_cnt[6]),
    .I1(n151_8),
    .I2(ff_v_cnt[7]) 
);
defparam n150_s2.INIT=8'h78;
  LUT4 n149_s2 (
    .F(n149_7),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(n151_8),
    .I3(ff_v_cnt[8]) 
);
defparam n149_s2.INIT=16'h7F80;
  LUT3 n148_s2 (
    .F(n148_7),
    .I0(n155_8),
    .I1(n148_8),
    .I2(ff_v_cnt[9]) 
);
defparam n148_s2.INIT=8'h14;
  LUT2 n86_s2 (
    .F(n86_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n86_s2.INIT=4'h6;
  LUT4 n85_s2 (
    .F(n85_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(n121_7) 
);
defparam n85_s2.INIT=16'h7800;
  LUT3 n84_s2 (
    .F(n84_7),
    .I0(n84_8),
    .I1(ff_h_cnt[3]),
    .I2(n121_7) 
);
defparam n84_s2.INIT=8'h60;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(ff_h_cnt[4]),
    .I1(n83_8) 
);
defparam n83_s2.INIT=4'h6;
  LUT4 n82_s2 (
    .F(n82_7),
    .I0(ff_h_cnt[4]),
    .I1(n83_8),
    .I2(ff_h_cnt[5]),
    .I3(n121_7) 
);
defparam n82_s2.INIT=16'h7800;
  LUT4 n81_s2 (
    .F(n81_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(n83_8),
    .I3(ff_h_cnt[6]) 
);
defparam n81_s2.INIT=16'h7F80;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(ff_h_cnt[7]),
    .I1(n80_8),
    .I2(n121_7) 
);
defparam n80_s2.INIT=8'h60;
  LUT3 n79_s2 (
    .F(n79_7),
    .I0(ff_h_cnt[7]),
    .I1(n80_8),
    .I2(ff_h_cnt[8]) 
);
defparam n79_s2.INIT=8'h78;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(n78_8),
    .I1(ff_h_cnt[9]),
    .I2(n121_7) 
);
defparam n78_s2.INIT=8'h60;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(n121_8),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(n121_9) 
);
defparam n121_s2.INIT=16'h7FFF;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(w_hcounter[0]),
    .I1(n129_8),
    .I2(w_vdp_hcounter[1]),
    .I3(n121_9) 
);
defparam n129_s2.INIT=16'hBFFF;
  LUT4 n234_s2 (
    .F(n234_7),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[9]),
    .I3(n234_10) 
);
defparam n234_s2.INIT=16'hEFFF;
  LUT4 w_v_back_porch_end_s5 (
    .F(w_v_back_porch_end_8),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[0]),
    .I2(w_v_back_porch_end_10),
    .I3(ff_v_cnt[2]) 
);
defparam w_v_back_porch_end_s5.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s6 (
    .F(w_v_back_porch_end_9),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s6.INIT=16'h0001;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_active_start_8),
    .I3(n83_8) 
);
defparam ff_h_sync_s3.INIT=16'h1000;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_7),
    .I0(ff_h_active_8),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[5]),
    .I3(w_active_start_7) 
);
defparam ff_h_active_s3.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(ff_v_cnt[8]) 
);
defparam ff_v_active_s3.INIT=16'h7FFE;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[9]),
    .I3(n155_9) 
);
defparam ff_v_sync_s3.INIT=16'h1800;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[9]),
    .I3(n234_10) 
);
defparam n155_s3.INIT=16'h4000;
  LUT2 n155_s4 (
    .F(n155_9),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n155_s4.INIT=4'h8;
  LUT3 n151_s3 (
    .F(n151_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(n153_10) 
);
defparam n151_s3.INIT=8'h80;
  LUT4 n148_s3 (
    .F(n148_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(n151_8) 
);
defparam n148_s3.INIT=16'h8000;
  LUT3 n84_s3 (
    .F(n84_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]) 
);
defparam n84_s3.INIT=8'h80;
  LUT4 n83_s3 (
    .F(n83_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam n83_s3.INIT=16'h8000;
  LUT4 n80_s3 (
    .F(n80_8),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(n83_8) 
);
defparam n80_s3.INIT=16'h8000;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(n80_8) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n121_s3 (
    .F(n121_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[5]) 
);
defparam n121_s3.INIT=16'h1000;
  LUT4 n121_s4 (
    .F(n121_9),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[9]) 
);
defparam n121_s4.INIT=16'h1000;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[2]) 
);
defparam n129_s3.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s7 (
    .F(w_v_back_porch_end_10),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]) 
);
defparam w_v_back_porch_end_s7.INIT=8'h40;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_cnt[6]) 
);
defparam ff_h_active_s4.INIT=16'h0100;
  LUT4 n151_s4 (
    .F(n151_10),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[5]),
    .I3(n153_10) 
);
defparam n151_s4.INIT=16'h6AAA;
  LUT4 n234_s4 (
    .F(n234_10),
    .I0(ff_v_cnt[2]),
    .I1(w_v_back_porch_end_9),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n234_s4.INIT=16'h4000;
  LUT4 n153_s4 (
    .F(n153_10),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n153_s4.INIT=16'h8000;
  LUT4 n155_s5 (
    .F(n155_11),
    .I0(n155_8),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n155_s5.INIT=16'h1444;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_9),
    .I0(ff_v_active_7),
    .I1(n121_7),
    .I2(w_vdp_enable),
    .I3(w_v_back_porch_end_8) 
);
defparam ff_v_active_s4.INIT=16'h1000;
  LUT4 n153_s6 (
    .F(n153_13),
    .I0(n121_7),
    .I1(n153_10),
    .I2(w_vdp_enable),
    .I3(ff_v_cnt[4]) 
);
defparam n153_s6.INIT=16'hBF40;
  LUT2 n306_s1 (
    .F(n306_7),
    .I0(n121_7),
    .I1(w_vdp_enable) 
);
defparam n306_s1.INIT=4'h4;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(n121_7),
    .I1(w_vdp_enable),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n156_s4.INIT=16'hBF40;
  LUT3 n157_s5 (
    .F(n157_11),
    .I0(n121_7),
    .I1(w_vdp_enable),
    .I2(ff_v_cnt[0]) 
);
defparam n157_s5.INIT=8'hB4;
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n79_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n80_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n81_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n82_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n83_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n84_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n85_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFSE ff_h_sync_s0 (
    .Q(p_video_hs_d),
    .D(n121_7),
    .CLK(clk42m),
    .CE(ff_h_sync_5),
    .SET(n41_6) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n129_7),
    .CLK(clk42m),
    .CE(ff_h_active_6),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n148_7),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n149_7),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n150_7),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n151_10),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n154_7),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n155_11),
    .CLK(clk42m),
    .CE(n306_7),
    .RESET(n41_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(clk42m),
    .CE(ff_v_active_9),
    .RESET(n41_6) 
);
  DFFRE ff_v_sync_s0 (
    .Q(p_video_vs_d),
    .D(n234_7),
    .CLK(clk42m),
    .CE(ff_v_sync_5),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n78_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFR ff_v_cnt_4_s1 (
    .Q(ff_v_cnt[4]),
    .D(n153_13),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_4_s1.INIT=1'b0;
  DFFR ff_v_cnt_1_s1 (
    .Q(ff_v_cnt[1]),
    .D(n156_10),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_1_s1.INIT=1'b0;
  DFFR ff_v_cnt_0_s1 (
    .Q(ff_v_cnt[0]),
    .D(n157_11),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_0_s1.INIT=1'b0;
  INV n87_s4 (
    .O(n87_9),
    .I(w_hcounter[0]) 
);
  video_out_hmag i187 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .ff_h_cnt(ff_h_cnt[9:2]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_active_start_7(w_active_start_7),
    .w_active_start_8(w_active_start_8),
    .w_data_r_out(w_data_r_out[7:3]),
    .w_data_g_out(w_data_g_out[7:3]),
    .w_data_b_out(w_data_b_out[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
module tangprimer20k_vdp_cartridge_test (
  clk14m,
  clk27m,
  dipsw,
  p_slot_reset_n,
  p_slot_sltsl_n,
  p_slot_mreq_n,
  p_slot_ioreq_n,
  p_slot_wr_n,
  p_slot_rd_n,
  p_slot_m1_n,
  p_slot_rfsh_n,
  p_slot_address,
  p_slot_data,
  p_slot_data_dir,
  p_slot_busdir,
  p_slot_oe_n,
  p_slot_int,
  p_slot_wait,
  p_video_hs,
  p_video_vs,
  p_video_r,
  p_video_g,
  p_video_b,
  uart_tx
)
;
input clk14m;
input clk27m;
input [4:0] dipsw;
input p_slot_reset_n;
input p_slot_sltsl_n;
input p_slot_mreq_n;
input p_slot_ioreq_n;
input p_slot_wr_n;
input p_slot_rd_n;
input p_slot_m1_n;
input p_slot_rfsh_n;
input [15:0] p_slot_address;
inout [7:0] p_slot_data;
output p_slot_data_dir;
output p_slot_busdir;
output p_slot_oe_n;
output p_slot_int;
output p_slot_wait;
output p_video_hs;
output p_video_vs;
output [4:0] p_video_r;
output [4:0] p_video_g;
output [4:0] p_video_b;
output uart_tx;
wire clk14m_d;
wire p_slot_reset_n_d;
wire p_slot_sltsl_n_d;
wire p_slot_mreq_n_d;
wire p_slot_ioreq_n_d;
wire p_slot_wr_n_d;
wire clk86m;
wire clk42m;
wire w_bus_valid;
wire n41_6;
wire w_dram_write;
wire w_vdp_enable;
wire w_dram_valid;
wire p_vdp_r_5_3;
wire n13_5;
wire w_dram_rdata_en;
wire p_video_hs_d;
wire p_video_vs_d;
wire n86_7;
wire n87_9;
wire [7:0] p_slot_address_d;
wire [7:0] p_slot_data_in;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [0:0] w_hcounter;
wire [1:1] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_dram_rdata;
wire [4:0] p_video_b_d;
wire [4:0] p_video_g_d;
wire [4:0] p_video_r_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF p_slot_reset_n_ibuf (
    .O(p_slot_reset_n_d),
    .I(p_slot_reset_n) 
);
  IBUF p_slot_sltsl_n_ibuf (
    .O(p_slot_sltsl_n_d),
    .I(p_slot_sltsl_n) 
);
  IBUF p_slot_mreq_n_ibuf (
    .O(p_slot_mreq_n_d),
    .I(p_slot_mreq_n) 
);
  IBUF p_slot_ioreq_n_ibuf (
    .O(p_slot_ioreq_n_d),
    .I(p_slot_ioreq_n) 
);
  IBUF p_slot_wr_n_ibuf (
    .O(p_slot_wr_n_d),
    .I(p_slot_wr_n) 
);
  IBUF p_slot_address_0_ibuf (
    .O(p_slot_address_d[0]),
    .I(p_slot_address[0]) 
);
  IBUF p_slot_address_1_ibuf (
    .O(p_slot_address_d[1]),
    .I(p_slot_address[1]) 
);
  IBUF p_slot_address_2_ibuf (
    .O(p_slot_address_d[2]),
    .I(p_slot_address[2]) 
);
  IBUF p_slot_address_3_ibuf (
    .O(p_slot_address_d[3]),
    .I(p_slot_address[3]) 
);
  IBUF p_slot_address_4_ibuf (
    .O(p_slot_address_d[4]),
    .I(p_slot_address[4]) 
);
  IBUF p_slot_address_5_ibuf (
    .O(p_slot_address_d[5]),
    .I(p_slot_address[5]) 
);
  IBUF p_slot_address_6_ibuf (
    .O(p_slot_address_d[6]),
    .I(p_slot_address[6]) 
);
  IBUF p_slot_address_7_ibuf (
    .O(p_slot_address_d[7]),
    .I(p_slot_address[7]) 
);
  IOBUF p_slot_data_0_iobuf (
    .O(p_slot_data_in[0]),
    .IO(p_slot_data[0]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_1_iobuf (
    .O(p_slot_data_in[1]),
    .IO(p_slot_data[1]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_2_iobuf (
    .O(p_slot_data_in[2]),
    .IO(p_slot_data[2]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_3_iobuf (
    .O(p_slot_data_in[3]),
    .IO(p_slot_data[3]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_4_iobuf (
    .O(p_slot_data_in[4]),
    .IO(p_slot_data[4]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_5_iobuf (
    .O(p_slot_data_in[5]),
    .IO(p_slot_data[5]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_6_iobuf (
    .O(p_slot_data_in[6]),
    .IO(p_slot_data[6]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_7_iobuf (
    .O(p_slot_data_in[7]),
    .IO(p_slot_data[7]),
    .I(GND),
    .OEN(VCC) 
);
  OBUF p_slot_data_dir_obuf (
    .O(p_slot_data_dir),
    .I(GND) 
);
  OBUF p_slot_busdir_obuf (
    .O(p_slot_busdir),
    .I(GND) 
);
  OBUF p_slot_oe_n_obuf (
    .O(p_slot_oe_n),
    .I(GND) 
);
  OBUF p_slot_int_obuf (
    .O(p_slot_int),
    .I(GND) 
);
  OBUF p_slot_wait_obuf (
    .O(p_slot_wait),
    .I(GND) 
);
  OBUF p_video_hs_obuf (
    .O(p_video_hs),
    .I(p_video_hs_d) 
);
  OBUF p_video_vs_obuf (
    .O(p_video_vs),
    .I(p_video_vs_d) 
);
  OBUF p_video_r_0_obuf (
    .O(p_video_r[0]),
    .I(p_video_r_d[0]) 
);
  OBUF p_video_r_1_obuf (
    .O(p_video_r[1]),
    .I(p_video_r_d[1]) 
);
  OBUF p_video_r_2_obuf (
    .O(p_video_r[2]),
    .I(p_video_r_d[2]) 
);
  OBUF p_video_r_3_obuf (
    .O(p_video_r[3]),
    .I(p_video_r_d[3]) 
);
  OBUF p_video_r_4_obuf (
    .O(p_video_r[4]),
    .I(p_video_r_d[4]) 
);
  OBUF p_video_g_0_obuf (
    .O(p_video_g[0]),
    .I(p_video_g_d[0]) 
);
  OBUF p_video_g_1_obuf (
    .O(p_video_g[1]),
    .I(p_video_g_d[1]) 
);
  OBUF p_video_g_2_obuf (
    .O(p_video_g[2]),
    .I(p_video_g_d[2]) 
);
  OBUF p_video_g_3_obuf (
    .O(p_video_g[3]),
    .I(p_video_g_d[3]) 
);
  OBUF p_video_g_4_obuf (
    .O(p_video_g[4]),
    .I(p_video_g_d[4]) 
);
  OBUF p_video_b_0_obuf (
    .O(p_video_b[0]),
    .I(p_video_b_d[0]) 
);
  OBUF p_video_b_1_obuf (
    .O(p_video_b[1]),
    .I(p_video_b_d[1]) 
);
  OBUF p_video_b_2_obuf (
    .O(p_video_b[2]),
    .I(p_video_b_d[2]) 
);
  OBUF p_video_b_3_obuf (
    .O(p_video_b[3]),
    .I(p_video_b_d[3]) 
);
  OBUF p_video_b_4_obuf (
    .O(p_video_b[4]),
    .I(p_video_b_d[4]) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(GND) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk86m(clk86m)
);
  Gowin_CLKDIV u_clkdiv (
    .clk86m(clk86m),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .p_slot_ioreq_n_d(p_slot_ioreq_n_d),
    .p_slot_wr_n_d(p_slot_wr_n_d),
    .p_slot_mreq_n_d(p_slot_mreq_n_d),
    .p_slot_sltsl_n_d(p_slot_sltsl_n_d),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .p_slot_address_d(p_slot_address_d[7:0]),
    .p_slot_data_in(p_slot_data_in[7:0]),
    .w_bus_valid(w_bus_valid),
    .n41_6(n41_6),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0])
);
  vdp_inst u_v9918 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_dram_rdata_en(w_dram_rdata_en),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_bus_valid(w_bus_valid),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .w_dram_rdata(w_dram_rdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_vdp_enable(w_vdp_enable),
    .w_dram_valid(w_dram_valid),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  ip_ram u_vram16k (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_rdata_en(w_dram_rdata_en),
    .w_dram_rdata(w_dram_rdata[7:0])
);
  video_out u_video_out (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .n41_6(n41_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .p_video_hs_d(p_video_hs_d),
    .p_video_vs_d(p_video_vs_d),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .p_video_b_d(p_video_b_d[4:0]),
    .p_video_g_d(p_video_g_d[4:0]),
    .p_video_r_d(p_video_r_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangprimer20k_vdp_cartridge_test */
