

================================================================
== Vitis HLS Report for 'IDST7B8_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Mon Dec 22 13:45:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  59.994 ns|  59.994 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       16|       16|        10|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_35"   --->   Operation 15 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff"   --->   Operation 16 'read' 'cutoff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_34"   --->   Operation 17 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax"   --->   Operation 18 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin"   --->   Operation 19 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_33"   --->   Operation 20 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i"   --->   Operation 21 'read' 'sh_prom_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i"   --->   Operation 22 'read' 'sh_prom_i9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i"   --->   Operation 23 'read' 'conv3_i12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val"   --->   Operation 24 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val"   --->   Operation 25 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val"   --->   Operation 26 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val"   --->   Operation 27 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val"   --->   Operation 28 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val"   --->   Operation 29 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val"   --->   Operation 30 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val"   --->   Operation 31 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read"   --->   Operation 32 'zext' 'sh_prom_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read"   --->   Operation 33 'zext' 'sh_prom_i9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read"   --->   Operation 34 'sext' 'conv3_i12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.68ns)   --->   "%icmp50 = icmp_sgt  i29 %tmp_2, i29 0"   --->   Operation 35 'icmp' 'icmp50' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6"   --->   Operation 36 'icmp' 'cmp_i_i_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5"   --->   Operation 37 'icmp' 'cmp_i_i_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4"   --->   Operation 38 'icmp' 'cmp_i_i_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.68ns)   --->   "%icmp47 = icmp_sgt  i30 %tmp_1, i30 0"   --->   Operation 39 'icmp' 'icmp47' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2"   --->   Operation 40 'icmp' 'cmp_i_i_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 41 'icmp' 'icmp' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0"   --->   Operation 42 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.36ns)   --->   "%store_ln21 = store i4 0, i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 43 'store' 'store_ln21' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 44 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 45 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.66ns)   --->   "%add_ln21 = add i4 %j_1, i4 1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 46 'add' 'add_ln21' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.43ns)   --->   "%icmp_ln21 = icmp_eq  i4 %j_1, i4 8" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 47 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.i.split_ifconv, void %_Z12INV_MATMUL_8PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA8_S1_.exit.exitStub" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 48 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %j_1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 49 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i4 %j_1" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 50 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_0_addr = getelementptr i7 %p_ZL7idst7_8_0, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 51 'getelementptr' 'p_ZL7idst7_8_0_addr' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_0_load = muxlogic i3 %p_ZL7idst7_8_0_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_0_load' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 53 'load' 'p_ZL7idst7_8_0_load' <Predicate = (!icmp_ln21 & cmp_i_i)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_1_addr = getelementptr i8 %p_ZL7idst7_8_1, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 54 'getelementptr' 'p_ZL7idst7_8_1_addr' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_1_load = muxlogic i3 %p_ZL7idst7_8_1_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_1_load' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 56 'load' 'p_ZL7idst7_8_1_load' <Predicate = (!icmp_ln21 & icmp)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_2_addr = getelementptr i8 %p_ZL7idst7_8_2, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 57 'getelementptr' 'p_ZL7idst7_8_2_addr' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_2_load = muxlogic i3 %p_ZL7idst7_8_2_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_2_load' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 59 'load' 'p_ZL7idst7_8_2_load' <Predicate = (!icmp_ln21 & cmp_i_i_2)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_3_addr = getelementptr i8 %p_ZL7idst7_8_3, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 60 'getelementptr' 'p_ZL7idst7_8_3_addr' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_3_load = muxlogic i3 %p_ZL7idst7_8_3_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_3_load' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 62 'load' 'p_ZL7idst7_8_3_load' <Predicate = (!icmp_ln21 & icmp47)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_4_addr = getelementptr i8 %p_ZL7idst7_8_4, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 63 'getelementptr' 'p_ZL7idst7_8_4_addr' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_4_load = muxlogic i3 %p_ZL7idst7_8_4_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_4_load' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 65 'load' 'p_ZL7idst7_8_4_load' <Predicate = (!icmp_ln21 & cmp_i_i_4)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_5_addr = getelementptr i8 %p_ZL7idst7_8_5, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 66 'getelementptr' 'p_ZL7idst7_8_5_addr' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_5_load = muxlogic i3 %p_ZL7idst7_8_5_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_5_load' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 68 'load' 'p_ZL7idst7_8_5_load' <Predicate = (!icmp_ln21 & cmp_i_i_5)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_6_addr = getelementptr i8 %p_ZL7idst7_8_6, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 69 'getelementptr' 'p_ZL7idst7_8_6_addr' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_6_load = muxlogic i3 %p_ZL7idst7_8_6_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_6_load' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 71 'load' 'p_ZL7idst7_8_6_load' <Predicate = (!icmp_ln21 & cmp_i_i_6)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL7idst7_8_7_addr = getelementptr i8 %p_ZL7idst7_8_7, i64 0, i64 %zext_ln21" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 72 'getelementptr' 'p_ZL7idst7_8_7_addr' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL7idst7_8_7_load = muxlogic i3 %p_ZL7idst7_8_7_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_p_ZL7idst7_8_7_load' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.63ns)   --->   "%p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 74 'load' 'p_ZL7idst7_8_7_load' <Predicate = (!icmp_ln21 & icmp50)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 75 [1/1] (0.36ns)   --->   "%switch_ln35 = switch i3 %trunc_ln21, void %arrayidx22.i8.case.7, i3 0, void %arrayidx22.i8.case.0, i3 1, void %arrayidx22.i8.case.1, i3 2, void %arrayidx22.i8.case.2, i3 3, void %arrayidx22.i8.case.3, i3 4, void %arrayidx22.i8.case.4, i3 5, void %arrayidx22.i8.case.5, i3 6, void %arrayidx22.i8.case.6" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 75 'switch' 'switch_ln35' <Predicate = (!icmp_ln21)> <Delay = 0.36>
ST_1 : Operation 76 [1/1] (0.36ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %j" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 76 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.36>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body.i" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 77 'br' 'br_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 78 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 78 'load' 'p_ZL7idst7_8_0_load' <Predicate = (cmp_i_i)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %p_ZL7idst7_8_0_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 79 'zext' 'zext_ln30' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %zext_ln30"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.43>
ST_2 : Operation 81 [2/2] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %src_0_val_read"   --->   Operation 81 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.43>
ST_2 : Operation 82 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 82 'load' 'p_ZL7idst7_8_1_load' <Predicate = (icmp)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i8 %p_ZL7idst7_8_1_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 83 'sext' 'sext_ln30' <Predicate = (icmp)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30 = muxlogic i32 %sext_ln30"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_mul_ln30' <Predicate = (icmp)> <Delay = 1.16>
ST_2 : Operation 85 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30 = muxlogic i32 %src_1_val_read"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_mul_ln30' <Predicate = (icmp)> <Delay = 1.16>
ST_2 : Operation 86 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 86 'load' 'p_ZL7idst7_8_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 87 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 87 'load' 'p_ZL7idst7_8_3_load' <Predicate = (icmp47)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 88 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 88 'load' 'p_ZL7idst7_8_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 89 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 89 'load' 'p_ZL7idst7_8_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 90 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 90 'load' 'p_ZL7idst7_8_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 91 [1/2] ( I:0.89ns O:0.89ns )   --->   "%p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 91 'load' 'p_ZL7idst7_8_7_load' <Predicate = (icmp50)> <Delay = 0.89> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 92 [1/2] (0.00ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %zext_ln30"   --->   Operation 92 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 93 [1/2] (0.00ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %src_0_val_read"   --->   Operation 93 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (2.18ns) (share mux size 3)   --->   "%sum = mul i32 %zext_ln30, i32 %src_0_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 94 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30 = muxlogic i32 %sext_ln30"   --->   Operation 95 'muxlogic' 'muxLogicI0_to_mul_ln30' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30 = muxlogic i32 %src_1_val_read"   --->   Operation 96 'muxlogic' 'muxLogicI1_to_mul_ln30' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30 = mul i32 %sext_ln30, i32 %src_1_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 97 'mul' 'mul_ln30' <Predicate = (icmp)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i8 %p_ZL7idst7_8_2_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 98 'sext' 'sext_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_1 = muxlogic i32 %sext_ln30_1"   --->   Operation 99 'muxlogic' 'muxLogicI0_to_mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 1.16>
ST_3 : Operation 100 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_1 = muxlogic i32 %src_2_val_read"   --->   Operation 100 'muxlogic' 'muxLogicI1_to_mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 1.16>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i8 %p_ZL7idst7_8_3_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 101 'sext' 'sext_ln30_2' <Predicate = (icmp47)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_2 = muxlogic i32 %sext_ln30_2"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_mul_ln30_2' <Predicate = (icmp47)> <Delay = 1.16>
ST_3 : Operation 103 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_2 = muxlogic i32 %src_3_val_read"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_mul_ln30_2' <Predicate = (icmp47)> <Delay = 1.16>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 104 [1/2] (0.28ns) (share mux size 3)   --->   "%sum = mul i32 %zext_ln30, i32 %src_0_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 104 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.41ns)   --->   "%sum_1 = select i1 %cmp_i_i, i32 %sum, i32 0" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 105 'select' 'sum_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30 = mul i32 %sext_ln30, i32 %src_1_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 106 'mul' 'mul_ln30' <Predicate = (icmp)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.85ns)   --->   "%sum_2 = add i32 %mul_ln30, i32 %sum_1" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 107 'add' 'sum_2' <Predicate = (icmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.41ns)   --->   "%sum_3 = select i1 %icmp, i32 %sum_2, i32 %sum_1" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 108 'select' 'sum_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_1 = muxlogic i32 %sext_ln30_1"   --->   Operation 109 'muxlogic' 'muxLogicI0_to_mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_4 : Operation 110 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_1 = muxlogic i32 %src_2_val_read"   --->   Operation 110 'muxlogic' 'muxLogicI1_to_mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30_1 = mul i32 %sext_ln30_1, i32 %src_2_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 111 'mul' 'mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_2 = muxlogic i32 %sext_ln30_2"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_mul_ln30_2' <Predicate = (icmp47)> <Delay = 0.00>
ST_4 : Operation 113 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_2 = muxlogic i32 %src_3_val_read"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_mul_ln30_2' <Predicate = (icmp47)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30_2 = mul i32 %sext_ln30_2, i32 %src_3_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 114 'mul' 'mul_ln30_2' <Predicate = (icmp47)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i8 %p_ZL7idst7_8_4_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 115 'sext' 'sext_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_3 = muxlogic i32 %sext_ln30_3"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 1.16>
ST_4 : Operation 117 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_3 = muxlogic i32 %src_4_val_read"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 1.16>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 118 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30_1 = mul i32 %sext_ln30_1, i32 %src_2_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 118 'mul' 'mul_ln30_1' <Predicate = (cmp_i_i_2)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.85ns)   --->   "%sum_4 = add i32 %mul_ln30_1, i32 %sum_3" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 119 'add' 'sum_4' <Predicate = (cmp_i_i_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.41ns)   --->   "%sum_5 = select i1 %cmp_i_i_2, i32 %sum_4, i32 %sum_3" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 120 'select' 'sum_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30_2 = mul i32 %sext_ln30_2, i32 %src_3_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 121 'mul' 'mul_ln30_2' <Predicate = (icmp47)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.85ns)   --->   "%sum_6 = add i32 %mul_ln30_2, i32 %sum_5" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 122 'add' 'sum_6' <Predicate = (icmp47)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_3 = muxlogic i32 %sext_ln30_3"   --->   Operation 123 'muxlogic' 'muxLogicI0_to_mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_5 : Operation 124 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_3 = muxlogic i32 %src_4_val_read"   --->   Operation 124 'muxlogic' 'muxLogicI1_to_mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30_3 = mul i32 %sext_ln30_3, i32 %src_4_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 125 'mul' 'mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i8 %p_ZL7idst7_8_5_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 126 'sext' 'sext_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_4 = muxlogic i32 %sext_ln30_4"   --->   Operation 127 'muxlogic' 'muxLogicI0_to_mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 1.16>
ST_5 : Operation 128 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_4 = muxlogic i32 %src_5_val_read"   --->   Operation 128 'muxlogic' 'muxLogicI1_to_mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 1.16>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i8 %p_ZL7idst7_8_6_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 129 'sext' 'sext_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_5 = muxlogic i32 %sext_ln30_5"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 1.16>
ST_5 : Operation 131 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_5 = muxlogic i32 %src_6_val_read"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 1.16>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 132 [1/1] (0.41ns)   --->   "%sum_7 = select i1 %icmp47, i32 %sum_6, i32 %sum_5" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 132 'select' 'sum_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30_3 = mul i32 %sext_ln30_3, i32 %src_4_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 133 'mul' 'mul_ln30_3' <Predicate = (cmp_i_i_4)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.85ns)   --->   "%sum_8 = add i32 %mul_ln30_3, i32 %sum_7" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 134 'add' 'sum_8' <Predicate = (cmp_i_i_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.41ns)   --->   "%sum_9 = select i1 %cmp_i_i_4, i32 %sum_8, i32 %sum_7" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 135 'select' 'sum_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_4 = muxlogic i32 %sext_ln30_4"   --->   Operation 136 'muxlogic' 'muxLogicI0_to_mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_6 : Operation 137 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_4 = muxlogic i32 %src_5_val_read"   --->   Operation 137 'muxlogic' 'muxLogicI1_to_mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30_4 = mul i32 %sext_ln30_4, i32 %src_5_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 138 'mul' 'mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_5 = muxlogic i32 %sext_ln30_5"   --->   Operation 139 'muxlogic' 'muxLogicI0_to_mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_6 : Operation 140 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_5 = muxlogic i32 %src_6_val_read"   --->   Operation 140 'muxlogic' 'muxLogicI1_to_mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30_5 = mul i32 %sext_ln30_5, i32 %src_6_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 141 'mul' 'mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i8 %p_ZL7idst7_8_7_load" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 142 'sext' 'sext_ln30_6' <Predicate = (icmp50)> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_6 = muxlogic i32 %sext_ln30_6"   --->   Operation 143 'muxlogic' 'muxLogicI0_to_mul_ln30_6' <Predicate = (icmp50)> <Delay = 1.16>
ST_6 : Operation 144 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_6 = muxlogic i32 %src_7_val_read"   --->   Operation 144 'muxlogic' 'muxLogicI1_to_mul_ln30_6' <Predicate = (icmp50)> <Delay = 1.16>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 145 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30_4 = mul i32 %sext_ln30_4, i32 %src_5_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 145 'mul' 'mul_ln30_4' <Predicate = (cmp_i_i_5)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.85ns)   --->   "%sum_10 = add i32 %mul_ln30_4, i32 %sum_9" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 146 'add' 'sum_10' <Predicate = (cmp_i_i_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.41ns)   --->   "%sum_11 = select i1 %cmp_i_i_5, i32 %sum_10, i32 %sum_9" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 147 'select' 'sum_11' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30_5 = mul i32 %sext_ln30_5, i32 %src_6_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 148 'mul' 'mul_ln30_5' <Predicate = (cmp_i_i_6)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.85ns)   --->   "%sum_12 = add i32 %mul_ln30_5, i32 %sum_11" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 149 'add' 'sum_12' <Predicate = (cmp_i_i_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln30_6 = muxlogic i32 %sext_ln30_6"   --->   Operation 150 'muxlogic' 'muxLogicI0_to_mul_ln30_6' <Predicate = (icmp50)> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln30_6 = muxlogic i32 %src_7_val_read"   --->   Operation 151 'muxlogic' 'muxLogicI1_to_mul_ln30_6' <Predicate = (icmp50)> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln30_6 = mul i32 %sext_ln30_6, i32 %src_7_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 152 'mul' 'mul_ln30_6' <Predicate = (icmp50)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.11>
ST_8 : Operation 153 [1/1] (0.41ns)   --->   "%sum_13 = select i1 %cmp_i_i_6, i32 %sum_12, i32 %sum_11" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 153 'select' 'sum_13' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 154 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln30_6 = mul i32 %sext_ln30_6, i32 %src_7_val_read" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 154 'mul' 'mul_ln30_6' <Predicate = (icmp50)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.85ns)   --->   "%sum_14 = add i32 %mul_ln30_6, i32 %sum_13" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 155 'add' 'sum_14' <Predicate = (icmp50)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sum_15 = select i1 %icmp50, i32 %sum_14, i32 %sum_13" [src/IDST7.cpp:30->src/IDST7.cpp:114]   --->   Operation 156 'select' 'sum_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sext_ln34 = sext i32 %sum_15" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 157 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln34 = add i33 %sext_ln34, i33 %conv3_i12_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 158 'add' 'add_ln34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 159 [1/1] (1.06ns)   --->   "%shl_ln34 = shl i33 %add_ln34, i33 %sh_prom_i9_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 159 'shl' 'shl_ln34' <Predicate = (tmp_3)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (1.06ns)   --->   "%ashr_ln34 = ashr i33 %add_ln34, i33 %sh_prom_i_i_i_cast" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 160 'ashr' 'ashr_ln34' <Predicate = (!tmp_3)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i33 %shl_ln34" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 161 'trunc' 'trunc_ln34' <Predicate = (tmp_3)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i33 %ashr_ln34" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 162 'trunc' 'trunc_ln34_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.41ns)   --->   "%scaled = select i1 %tmp_3, i32 %trunc_ln34, i32 %trunc_ln34_1" [src/IDST7.cpp:34->src/IDST7.cpp:114]   --->   Operation 163 'select' 'scaled' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 187 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.28>

State 10 <SV = 9> <Delay = 1.08>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/IDST7.cpp:23->src/IDST7.cpp:114]   --->   Operation 164 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/IDST7.cpp:21->src/IDST7.cpp:114]   --->   Operation 166 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.67ns)   --->   "%icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read" [src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 167 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read" [src/IDST7.cpp:9->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 168 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled" [src/IDST7.cpp:9->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 169 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 170 'select' 'select_ln8' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 171 'write' 'write_ln35' <Predicate = (trunc_ln21 == 6)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 172 'br' 'br_ln35' <Predicate = (trunc_ln21 == 6)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 173 'write' 'write_ln35' <Predicate = (trunc_ln21 == 5)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 174 'br' 'br_ln35' <Predicate = (trunc_ln21 == 5)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 175 'write' 'write_ln35' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 176 'br' 'br_ln35' <Predicate = (trunc_ln21 == 4)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 177 'write' 'write_ln35' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 178 'br' 'br_ln35' <Predicate = (trunc_ln21 == 3)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 179 'write' 'write_ln35' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 180 'br' 'br_ln35' <Predicate = (trunc_ln21 == 2)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 181 'write' 'write_ln35' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 182 'br' 'br_ln35' <Predicate = (trunc_ln21 == 1)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 183 'write' 'write_ln35' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 184 'br' 'br_ln35' <Predicate = (trunc_ln21 == 0)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 185 'write' 'write_ln35' <Predicate = (trunc_ln21 == 7)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx22.i8.exit" [src/IDST7.cpp:35->src/IDST7.cpp:114]   --->   Operation 186 'br' 'br_ln35' <Predicate = (trunc_ln21 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.431ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', src/IDST7.cpp:21->src/IDST7.cpp:114) of constant 0 on local variable 'j', src/IDST7.cpp:21->src/IDST7.cpp:114 [65]  (0.360 ns)
	'load' operation 4 bit ('j', src/IDST7.cpp:21->src/IDST7.cpp:114) on local variable 'j', src/IDST7.cpp:21->src/IDST7.cpp:114 [68]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', src/IDST7.cpp:21->src/IDST7.cpp:114) [70]  (0.434 ns)
	'muxlogic' operation 7 bit ('muxLogicRAMAddr_to_p_ZL7idst7_8_0_load') [79]  (0.000 ns)
	'load' operation 7 bit ('p_ZL7idst7_8_0_load', src/IDST7.cpp:30->src/IDST7.cpp:114) on array 'p_ZL7idst7_8_0' [80]  (0.637 ns)

 <State 2>: 2.058ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL7idst7_8_1_load', src/IDST7.cpp:30->src/IDST7.cpp:114) on array 'p_ZL7idst7_8_1' [88]  (0.892 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln30') [90]  (1.166 ns)

 <State 3>: 2.189ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum') [82]  (0.000 ns)
	'mul' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [84]  (2.189 ns)

 <State 4>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln30_1') [99]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln30_1', src/IDST7.cpp:30->src/IDST7.cpp:114) [101]  (2.153 ns)

 <State 5>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln30_1', src/IDST7.cpp:30->src/IDST7.cpp:114) [101]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [102]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [103]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [111]  (0.850 ns)

 <State 6>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln30_4') [126]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln30_4', src/IDST7.cpp:30->src/IDST7.cpp:114) [128]  (2.153 ns)

 <State 7>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln30_4', src/IDST7.cpp:30->src/IDST7.cpp:114) [128]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [129]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [130]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [138]  (0.850 ns)

 <State 8>: 2.113ns
The critical path consists of the following:
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [139]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [147]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:30->src/IDST7.cpp:114) [148]  (0.000 ns)
	'add' operation 33 bit ('add_ln34', src/IDST7.cpp:34->src/IDST7.cpp:114) [150]  (0.850 ns)

 <State 9>: 1.482ns
The critical path consists of the following:
	'shl' operation 33 bit ('shl_ln34', src/IDST7.cpp:34->src/IDST7.cpp:114) [151]  (1.069 ns)
	'select' operation 32 bit ('scaled', src/IDST7.cpp:34->src/IDST7.cpp:114) [155]  (0.413 ns)

 <State 10>: 1.084ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln8', src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114) [156]  (0.671 ns)
	'select' operation 32 bit ('select_ln8', src/IDST7.cpp:8->src/IDST7.cpp:35->src/IDST7.cpp:114) [159]  (0.413 ns)
	wire write operation ('write_ln35', src/IDST7.cpp:35->src/IDST7.cpp:114) on port 'dst_6' (src/IDST7.cpp:35->src/IDST7.cpp:114) [162]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
