Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Nov 12 18:26:03 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file gen_clk_wrapper_timing_summary_routed.rpt -pb gen_clk_wrapper_timing_summary_routed.pb -rpx gen_clk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : gen_clk_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (16957)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (16957)
----------------------------------
 There are 16957 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.394        0.000                      0               165662        0.037        0.000                      0               165662        3.000        0.000                       0                 16963  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
sys_clk_pin                       {0.000 5.000}      10.000          100.000         
  clk_out1_gen_clk_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
sysclk                            {0.000 5.000}      10.000          100.000         
  clk_out1_gen_clk_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0_1        0.396        0.000                      0               165662        0.121        0.000                      0               165662        8.750        0.000                       0                 16959  
  clkfbout_gen_clk_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0          0.394        0.000                      0               165662        0.121        0.000                      0               165662        8.750        0.000                       0                 16959  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_gen_clk_clk_wiz_0_0    clk_out1_gen_clk_clk_wiz_0_0_1        0.394        0.000                      0               165662        0.037        0.000                      0               165662  
clk_out1_gen_clk_clk_wiz_0_0_1  clk_out1_gen_clk_clk_wiz_0_0          0.394        0.000                      0               165662        0.037        0.000                      0               165662  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.519ns  (logic 4.044ns (20.718%)  route 15.475ns (79.282%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.961    11.466    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X122Y78        LUT3 (Prop_lut3_I2_O)        0.328    11.794 r  cpu0/execute0/alu0/rd_data[25]_i_1/O
                         net (fo=2, routed)           0.626    12.420    cpu0/decoder0/i__carry__2_i_5[16]
    SLICE_X122Y74        LUT5 (Prop_lut5_I2_O)        0.327    12.747 r  cpu0/decoder0/ans0_carry__5_i_19/O
                         net (fo=7, routed)           0.911    13.658    cpu0/decoder0/using_r2_reg_8
    SLICE_X129Y71        LUT4 (Prop_lut4_I3_O)        0.124    13.782 r  cpu0/decoder0/i__carry__2_i_4/O
                         net (fo=2, routed)           0.811    14.593    cpu0/execute0/alu0/alu_result[0]_i_7_0[0]
    SLICE_X130Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.119 r  cpu0/execute0/alu0/ans0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.861    15.980    cpu0/execute0/alu0/data2
    SLICE_X125Y69        LUT6 (Prop_lut6_I5_O)        0.124    16.104 r  cpu0/execute0/alu0/alu_result[0]_i_7/O
                         net (fo=1, routed)           0.677    16.781    cpu0/decoder0/branch_pc_reg[0]
    SLICE_X127Y67        LUT4 (Prop_lut4_I1_O)        0.118    16.899 r  cpu0/decoder0/alu_result[0]_i_2/O
                         net (fo=2, routed)           0.312    17.210    cpu0/decoder0/alu_result[0]_i_2_n_0
    SLICE_X127Y66        LUT6 (Prop_lut6_I2_O)        0.326    17.536 r  cpu0/decoder0/alu_result[0]_i_1/O
                         net (fo=1, routed)           0.828    18.365    cpu0/execute0/D[0]
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.722    18.429    cpu0/execute0/cpuclk
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.082    18.829    
    SLICE_X127Y71        FDRE (Setup_fdre_C_D)       -0.069    18.760    cpu0/execute0/alu_result_reg[0]
  -------------------------------------------------------------------
                         required time                         18.760    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 3.123ns (16.303%)  route 16.034ns (83.697%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.368    18.002    cpu0/execute0/D[2]
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.266    cpu0/execute0/cpuclk
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/C
                         clock pessimism              0.474    18.740    
                         clock uncertainty           -0.082    18.658    
    SLICE_X122Y151       FDRE (Setup_fdre_C_D)       -0.067    18.591    cpu0/execute0/alu_result_reg[2]_replica_5
  -------------------------------------------------------------------
                         required time                         18.591    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.146ns  (logic 3.123ns (16.311%)  route 16.023ns (83.689%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.039    17.992    cpu0/execute0/D[4]
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.539    18.247    cpu0/execute0/cpuclk
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/C
                         clock pessimism              0.554    18.800    
                         clock uncertainty           -0.082    18.719    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)       -0.067    18.652    cpu0/execute0/alu_result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 3.123ns (16.295%)  route 16.043ns (83.705%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.582    18.011    cpu0/execute0/D[5]
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.267    cpu0/execute0/cpuclk
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/C
                         clock pessimism              0.554    18.820    
                         clock uncertainty           -0.082    18.739    
    SLICE_X106Y137       FDRE (Setup_fdre_C_D)       -0.067    18.672    cpu0/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.672    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.088ns  (logic 3.123ns (16.361%)  route 15.965ns (83.639%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 18.250 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.980    17.933    cpu0/execute0/D[4]
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.542    18.250    cpu0/execute0/cpuclk
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.554    18.803    
                         clock uncertainty           -0.082    18.722    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)       -0.067    18.655    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 3.123ns (16.376%)  route 15.948ns (83.624%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.487    17.916    cpu0/execute0/D[5]
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.082    18.732    
    SLICE_X109Y128       FDRE (Setup_fdre_C_D)       -0.067    18.665    cpu0/execute0/alu_result_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 3.123ns (16.323%)  route 16.009ns (83.677%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 18.399 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.025    17.978    cpu0/execute0/D[4]
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.692    18.399    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
                         clock pessimism              0.482    18.881    
                         clock uncertainty           -0.082    18.799    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.067    18.732    cpu0/execute0/alu_result_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         18.732    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.012ns  (logic 3.123ns (16.426%)  route 15.889ns (83.574%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.224    17.857    cpu0/execute0/D[2]
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.534    18.242    cpu0/execute0/cpuclk
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.795    
                         clock uncertainty           -0.082    18.714    
    SLICE_X97Y125        FDRE (Setup_fdre_C_D)       -0.067    18.647    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.647    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.023ns  (logic 3.123ns (16.417%)  route 15.900ns (83.583%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.916    17.869    cpu0/execute0/D[4]
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.082    18.738    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)       -0.067    18.671    cpu0/execute0/alu_result_reg[4]_replica_6
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.123ns (16.416%)  route 15.901ns (83.584%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 18.262 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.002    12.461    cpu0/execute0/x[21]
    SLICE_X133Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.585 r  cpu0/execute0/branch_pc[13]_i_12/O
                         net (fo=4, routed)           0.993    13.577    cpu0/execute0/branch_pc[13]_i_12_n_0
    SLICE_X133Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.701 r  cpu0/execute0/branch_pc[9]_i_9/O
                         net (fo=2, routed)           0.816    14.517    cpu0/decoder0/branch_pc_reg[8]_0
    SLICE_X134Y72        LUT6 (Prop_lut6_I5_O)        0.124    14.641 r  cpu0/decoder0/branch_pc[9]_i_4/O
                         net (fo=1, routed)           0.465    15.106    cpu0/decoder0/branch_pc[9]_i_4_n_0
    SLICE_X134Y73        LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  cpu0/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.093    16.324    cpu0/decoder0/alucode_reg[3]_0[9]
    SLICE_X117Y89        LUT3 (Prop_lut3_I2_O)        0.124    16.448 r  cpu0/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           1.421    17.869    cpu0/execute0/D[9]
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.554    18.262    cpu0/execute0/cpuclk
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/C
                         clock pessimism              0.554    18.815    
                         clock uncertainty           -0.082    18.734    
    SLICE_X103Y109       FDRE (Setup_fdre_C_D)       -0.058    18.676    cpu0/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[3]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.076    -0.571    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[1]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.075    -0.572    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.071    -0.576    cpu0/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.397    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.397    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.397    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13     cpu0/fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y11     cpu0/fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y10     cpu0/fetch0/ir_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13     cpu0/fetch0/ir_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     cpu0/fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     cpu0/fetch0/ir_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y14     cpu0/fetch0/ir_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y12     cpu0/fetch0/ir_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y13     cpu0/fetch0/ir_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y12     cpu0/fetch0/ir_reg_0_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y93     cpu0/datamem0/datamem_reg_13568_13823_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y93     cpu0/datamem0/datamem_reg_13568_13823_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y93     cpu0/datamem0/datamem_reg_13568_13823_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y96     cpu0/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y96     cpu0/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y96     cpu0/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0_1
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.519ns  (logic 4.044ns (20.718%)  route 15.475ns (79.282%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.961    11.466    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X122Y78        LUT3 (Prop_lut3_I2_O)        0.328    11.794 r  cpu0/execute0/alu0/rd_data[25]_i_1/O
                         net (fo=2, routed)           0.626    12.420    cpu0/decoder0/i__carry__2_i_5[16]
    SLICE_X122Y74        LUT5 (Prop_lut5_I2_O)        0.327    12.747 r  cpu0/decoder0/ans0_carry__5_i_19/O
                         net (fo=7, routed)           0.911    13.658    cpu0/decoder0/using_r2_reg_8
    SLICE_X129Y71        LUT4 (Prop_lut4_I3_O)        0.124    13.782 r  cpu0/decoder0/i__carry__2_i_4/O
                         net (fo=2, routed)           0.811    14.593    cpu0/execute0/alu0/alu_result[0]_i_7_0[0]
    SLICE_X130Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.119 r  cpu0/execute0/alu0/ans0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.861    15.980    cpu0/execute0/alu0/data2
    SLICE_X125Y69        LUT6 (Prop_lut6_I5_O)        0.124    16.104 r  cpu0/execute0/alu0/alu_result[0]_i_7/O
                         net (fo=1, routed)           0.677    16.781    cpu0/decoder0/branch_pc_reg[0]
    SLICE_X127Y67        LUT4 (Prop_lut4_I1_O)        0.118    16.899 r  cpu0/decoder0/alu_result[0]_i_2/O
                         net (fo=2, routed)           0.312    17.210    cpu0/decoder0/alu_result[0]_i_2_n_0
    SLICE_X127Y66        LUT6 (Prop_lut6_I2_O)        0.326    17.536 r  cpu0/decoder0/alu_result[0]_i_1/O
                         net (fo=1, routed)           0.828    18.365    cpu0/execute0/D[0]
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.722    18.429    cpu0/execute0/cpuclk
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X127Y71        FDRE (Setup_fdre_C_D)       -0.069    18.758    cpu0/execute0/alu_result_reg[0]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 3.123ns (16.303%)  route 16.034ns (83.697%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.368    18.002    cpu0/execute0/D[2]
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.266    cpu0/execute0/cpuclk
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/C
                         clock pessimism              0.474    18.740    
                         clock uncertainty           -0.084    18.656    
    SLICE_X122Y151       FDRE (Setup_fdre_C_D)       -0.067    18.589    cpu0/execute0/alu_result_reg[2]_replica_5
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.146ns  (logic 3.123ns (16.311%)  route 16.023ns (83.689%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.039    17.992    cpu0/execute0/D[4]
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.539    18.247    cpu0/execute0/cpuclk
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/C
                         clock pessimism              0.554    18.800    
                         clock uncertainty           -0.084    18.717    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)       -0.067    18.650    cpu0/execute0/alu_result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 3.123ns (16.295%)  route 16.043ns (83.705%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.582    18.011    cpu0/execute0/D[5]
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.267    cpu0/execute0/cpuclk
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/C
                         clock pessimism              0.554    18.820    
                         clock uncertainty           -0.084    18.737    
    SLICE_X106Y137       FDRE (Setup_fdre_C_D)       -0.067    18.670    cpu0/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.088ns  (logic 3.123ns (16.361%)  route 15.965ns (83.639%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 18.250 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.980    17.933    cpu0/execute0/D[4]
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.542    18.250    cpu0/execute0/cpuclk
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.554    18.803    
                         clock uncertainty           -0.084    18.720    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)       -0.067    18.653    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 3.123ns (16.376%)  route 15.948ns (83.624%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.487    17.916    cpu0/execute0/D[5]
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.084    18.730    
    SLICE_X109Y128       FDRE (Setup_fdre_C_D)       -0.067    18.663    cpu0/execute0/alu_result_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 3.123ns (16.323%)  route 16.009ns (83.677%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 18.399 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.025    17.978    cpu0/execute0/D[4]
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.692    18.399    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
                         clock pessimism              0.482    18.881    
                         clock uncertainty           -0.084    18.797    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.067    18.730    cpu0/execute0/alu_result_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.012ns  (logic 3.123ns (16.426%)  route 15.889ns (83.574%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.224    17.857    cpu0/execute0/D[2]
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.534    18.242    cpu0/execute0/cpuclk
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.795    
                         clock uncertainty           -0.084    18.712    
    SLICE_X97Y125        FDRE (Setup_fdre_C_D)       -0.067    18.645    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.023ns  (logic 3.123ns (16.417%)  route 15.900ns (83.583%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.916    17.869    cpu0/execute0/D[4]
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.084    18.736    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[4]_replica_6
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.123ns (16.416%)  route 15.901ns (83.584%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 18.262 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.002    12.461    cpu0/execute0/x[21]
    SLICE_X133Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.585 r  cpu0/execute0/branch_pc[13]_i_12/O
                         net (fo=4, routed)           0.993    13.577    cpu0/execute0/branch_pc[13]_i_12_n_0
    SLICE_X133Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.701 r  cpu0/execute0/branch_pc[9]_i_9/O
                         net (fo=2, routed)           0.816    14.517    cpu0/decoder0/branch_pc_reg[8]_0
    SLICE_X134Y72        LUT6 (Prop_lut6_I5_O)        0.124    14.641 r  cpu0/decoder0/branch_pc[9]_i_4/O
                         net (fo=1, routed)           0.465    15.106    cpu0/decoder0/branch_pc[9]_i_4_n_0
    SLICE_X134Y73        LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  cpu0/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.093    16.324    cpu0/decoder0/alucode_reg[3]_0[9]
    SLICE_X117Y89        LUT3 (Prop_lut3_I2_O)        0.124    16.448 r  cpu0/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           1.421    17.869    cpu0/execute0/D[9]
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.554    18.262    cpu0/execute0/cpuclk
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/C
                         clock pessimism              0.554    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X103Y109       FDRE (Setup_fdre_C_D)       -0.058    18.674    cpu0/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[3]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.076    -0.571    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[1]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.075    -0.572    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.242    -0.647    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.071    -0.576    cpu0/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/CLK
                         clock pessimism              0.257    -0.650    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.340    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.397    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.397    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.256    -0.651    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.397    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13     cpu0/fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y11     cpu0/fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y10     cpu0/fetch0/ir_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13     cpu0/fetch0/ir_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     cpu0/fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     cpu0/fetch0/ir_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y14     cpu0/fetch0/ir_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y12     cpu0/fetch0/ir_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y13     cpu0/fetch0/ir_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y12     cpu0/fetch0/ir_reg_0_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y93     cpu0/datamem0/datamem_reg_13568_13823_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y93     cpu0/datamem0/datamem_reg_13568_13823_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y93     cpu0/datamem0/datamem_reg_13568_13823_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y96     cpu0/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y96     cpu0/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y96     cpu0/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X140Y100   cpu0/datamem0/datamem_reg_1792_2047_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y148    cpu0/datamem0/datamem_reg_20224_20479_22_22/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.519ns  (logic 4.044ns (20.718%)  route 15.475ns (79.282%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.961    11.466    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X122Y78        LUT3 (Prop_lut3_I2_O)        0.328    11.794 r  cpu0/execute0/alu0/rd_data[25]_i_1/O
                         net (fo=2, routed)           0.626    12.420    cpu0/decoder0/i__carry__2_i_5[16]
    SLICE_X122Y74        LUT5 (Prop_lut5_I2_O)        0.327    12.747 r  cpu0/decoder0/ans0_carry__5_i_19/O
                         net (fo=7, routed)           0.911    13.658    cpu0/decoder0/using_r2_reg_8
    SLICE_X129Y71        LUT4 (Prop_lut4_I3_O)        0.124    13.782 r  cpu0/decoder0/i__carry__2_i_4/O
                         net (fo=2, routed)           0.811    14.593    cpu0/execute0/alu0/alu_result[0]_i_7_0[0]
    SLICE_X130Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.119 r  cpu0/execute0/alu0/ans0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.861    15.980    cpu0/execute0/alu0/data2
    SLICE_X125Y69        LUT6 (Prop_lut6_I5_O)        0.124    16.104 r  cpu0/execute0/alu0/alu_result[0]_i_7/O
                         net (fo=1, routed)           0.677    16.781    cpu0/decoder0/branch_pc_reg[0]
    SLICE_X127Y67        LUT4 (Prop_lut4_I1_O)        0.118    16.899 r  cpu0/decoder0/alu_result[0]_i_2/O
                         net (fo=2, routed)           0.312    17.210    cpu0/decoder0/alu_result[0]_i_2_n_0
    SLICE_X127Y66        LUT6 (Prop_lut6_I2_O)        0.326    17.536 r  cpu0/decoder0/alu_result[0]_i_1/O
                         net (fo=1, routed)           0.828    18.365    cpu0/execute0/D[0]
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.722    18.429    cpu0/execute0/cpuclk
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X127Y71        FDRE (Setup_fdre_C_D)       -0.069    18.758    cpu0/execute0/alu_result_reg[0]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 3.123ns (16.303%)  route 16.034ns (83.697%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.368    18.002    cpu0/execute0/D[2]
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.266    cpu0/execute0/cpuclk
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/C
                         clock pessimism              0.474    18.740    
                         clock uncertainty           -0.084    18.656    
    SLICE_X122Y151       FDRE (Setup_fdre_C_D)       -0.067    18.589    cpu0/execute0/alu_result_reg[2]_replica_5
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.146ns  (logic 3.123ns (16.311%)  route 16.023ns (83.689%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.039    17.992    cpu0/execute0/D[4]
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.539    18.247    cpu0/execute0/cpuclk
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/C
                         clock pessimism              0.554    18.800    
                         clock uncertainty           -0.084    18.717    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)       -0.067    18.650    cpu0/execute0/alu_result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 3.123ns (16.295%)  route 16.043ns (83.705%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.582    18.011    cpu0/execute0/D[5]
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.267    cpu0/execute0/cpuclk
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/C
                         clock pessimism              0.554    18.820    
                         clock uncertainty           -0.084    18.737    
    SLICE_X106Y137       FDRE (Setup_fdre_C_D)       -0.067    18.670    cpu0/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.088ns  (logic 3.123ns (16.361%)  route 15.965ns (83.639%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 18.250 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.980    17.933    cpu0/execute0/D[4]
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.542    18.250    cpu0/execute0/cpuclk
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.554    18.803    
                         clock uncertainty           -0.084    18.720    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)       -0.067    18.653    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 3.123ns (16.376%)  route 15.948ns (83.624%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.487    17.916    cpu0/execute0/D[5]
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.084    18.730    
    SLICE_X109Y128       FDRE (Setup_fdre_C_D)       -0.067    18.663    cpu0/execute0/alu_result_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 3.123ns (16.323%)  route 16.009ns (83.677%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 18.399 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.025    17.978    cpu0/execute0/D[4]
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.692    18.399    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
                         clock pessimism              0.482    18.881    
                         clock uncertainty           -0.084    18.797    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.067    18.730    cpu0/execute0/alu_result_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.012ns  (logic 3.123ns (16.426%)  route 15.889ns (83.574%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.224    17.857    cpu0/execute0/D[2]
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.534    18.242    cpu0/execute0/cpuclk
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.795    
                         clock uncertainty           -0.084    18.712    
    SLICE_X97Y125        FDRE (Setup_fdre_C_D)       -0.067    18.645    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.023ns  (logic 3.123ns (16.417%)  route 15.900ns (83.583%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.916    17.869    cpu0/execute0/D[4]
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.084    18.736    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[4]_replica_6
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.123ns (16.416%)  route 15.901ns (83.584%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 18.262 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.002    12.461    cpu0/execute0/x[21]
    SLICE_X133Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.585 r  cpu0/execute0/branch_pc[13]_i_12/O
                         net (fo=4, routed)           0.993    13.577    cpu0/execute0/branch_pc[13]_i_12_n_0
    SLICE_X133Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.701 r  cpu0/execute0/branch_pc[9]_i_9/O
                         net (fo=2, routed)           0.816    14.517    cpu0/decoder0/branch_pc_reg[8]_0
    SLICE_X134Y72        LUT6 (Prop_lut6_I5_O)        0.124    14.641 r  cpu0/decoder0/branch_pc[9]_i_4/O
                         net (fo=1, routed)           0.465    15.106    cpu0/decoder0/branch_pc[9]_i_4_n_0
    SLICE_X134Y73        LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  cpu0/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.093    16.324    cpu0/decoder0/alucode_reg[3]_0[9]
    SLICE_X117Y89        LUT3 (Prop_lut3_I2_O)        0.124    16.448 r  cpu0/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           1.421    17.869    cpu0/execute0/D[9]
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.554    18.262    cpu0/execute0/cpuclk
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/C
                         clock pessimism              0.554    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X103Y109       FDRE (Setup_fdre_C_D)       -0.058    18.674    cpu0/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[3]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.084    -0.564    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.076    -0.488    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[1]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.084    -0.564    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.075    -0.489    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.084    -0.564    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.071    -0.493    cpu0/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.256    -0.651    
                         clock uncertainty            0.084    -0.568    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.314    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.256    -0.651    
                         clock uncertainty            0.084    -0.568    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.314    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.256    -0.651    
                         clock uncertainty            0.084    -0.568    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.314    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0_1
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.519ns  (logic 4.044ns (20.718%)  route 15.475ns (79.282%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 18.429 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.961    11.466    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X122Y78        LUT3 (Prop_lut3_I2_O)        0.328    11.794 r  cpu0/execute0/alu0/rd_data[25]_i_1/O
                         net (fo=2, routed)           0.626    12.420    cpu0/decoder0/i__carry__2_i_5[16]
    SLICE_X122Y74        LUT5 (Prop_lut5_I2_O)        0.327    12.747 r  cpu0/decoder0/ans0_carry__5_i_19/O
                         net (fo=7, routed)           0.911    13.658    cpu0/decoder0/using_r2_reg_8
    SLICE_X129Y71        LUT4 (Prop_lut4_I3_O)        0.124    13.782 r  cpu0/decoder0/i__carry__2_i_4/O
                         net (fo=2, routed)           0.811    14.593    cpu0/execute0/alu0/alu_result[0]_i_7_0[0]
    SLICE_X130Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.119 r  cpu0/execute0/alu0/ans0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.861    15.980    cpu0/execute0/alu0/data2
    SLICE_X125Y69        LUT6 (Prop_lut6_I5_O)        0.124    16.104 r  cpu0/execute0/alu0/alu_result[0]_i_7/O
                         net (fo=1, routed)           0.677    16.781    cpu0/decoder0/branch_pc_reg[0]
    SLICE_X127Y67        LUT4 (Prop_lut4_I1_O)        0.118    16.899 r  cpu0/decoder0/alu_result[0]_i_2/O
                         net (fo=2, routed)           0.312    17.210    cpu0/decoder0/alu_result[0]_i_2_n_0
    SLICE_X127Y66        LUT6 (Prop_lut6_I2_O)        0.326    17.536 r  cpu0/decoder0/alu_result[0]_i_1/O
                         net (fo=1, routed)           0.828    18.365    cpu0/execute0/D[0]
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.722    18.429    cpu0/execute0/cpuclk
    SLICE_X127Y71        FDRE                                         r  cpu0/execute0/alu_result_reg[0]/C
                         clock pessimism              0.482    18.911    
                         clock uncertainty           -0.084    18.827    
    SLICE_X127Y71        FDRE (Setup_fdre_C_D)       -0.069    18.758    cpu0/execute0/alu_result_reg[0]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 3.123ns (16.303%)  route 16.034ns (83.697%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.368    18.002    cpu0/execute0/D[2]
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.266    cpu0/execute0/cpuclk
    SLICE_X122Y151       FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_5/C
                         clock pessimism              0.474    18.740    
                         clock uncertainty           -0.084    18.656    
    SLICE_X122Y151       FDRE (Setup_fdre_C_D)       -0.067    18.589    cpu0/execute0/alu_result_reg[2]_replica_5
  -------------------------------------------------------------------
                         required time                         18.589    
                         arrival time                         -18.002    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.146ns  (logic 3.123ns (16.311%)  route 16.023ns (83.689%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 18.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.039    17.992    cpu0/execute0/D[4]
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.539    18.247    cpu0/execute0/cpuclk
    SLICE_X101Y123       FDRE                                         r  cpu0/execute0/alu_result_reg[4]/C
                         clock pessimism              0.554    18.800    
                         clock uncertainty           -0.084    18.717    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)       -0.067    18.650    cpu0/execute0/alu_result_reg[4]
  -------------------------------------------------------------------
                         required time                         18.650    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 3.123ns (16.295%)  route 16.043ns (83.705%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 18.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.582    18.011    cpu0/execute0/D[5]
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.559    18.267    cpu0/execute0/cpuclk
    SLICE_X106Y137       FDRE                                         r  cpu0/execute0/alu_result_reg[5]/C
                         clock pessimism              0.554    18.820    
                         clock uncertainty           -0.084    18.737    
    SLICE_X106Y137       FDRE (Setup_fdre_C_D)       -0.067    18.670    cpu0/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.088ns  (logic 3.123ns (16.361%)  route 15.965ns (83.639%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 18.250 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.980    17.933    cpu0/execute0/D[4]
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.542    18.250    cpu0/execute0/cpuclk
    SLICE_X93Y113        FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_2/C
                         clock pessimism              0.554    18.803    
                         clock uncertainty           -0.084    18.720    
    SLICE_X93Y113        FDRE (Setup_fdre_C_D)       -0.067    18.653    cpu0/execute0/alu_result_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.933    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 3.123ns (16.376%)  route 15.948ns (83.624%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 18.260 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.853    11.358    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X127Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.690 r  cpu0/execute0/alu0/ans0_carry__3_i_2/O
                         net (fo=17, routed)          1.153    12.843    cpu0/execute0/x[18]
    SLICE_X135Y71        LUT5 (Prop_lut5_I0_O)        0.124    12.967 r  cpu0/execute0/branch_pc[10]_i_10/O
                         net (fo=4, routed)           0.892    13.859    cpu0/execute0/branch_pc[10]_i_10_n_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I3_O)        0.124    13.983 r  cpu0/execute0/branch_pc[6]_i_7/O
                         net (fo=2, routed)           0.446    14.429    cpu0/decoder0/branch_pc_reg[5]_0
    SLICE_X133Y74        LUT6 (Prop_lut6_I1_O)        0.124    14.553 r  cpu0/decoder0/branch_pc[5]_i_3/O
                         net (fo=1, routed)           1.456    16.009    cpu0/decoder0/branch_pc[5]_i_3_n_0
    SLICE_X106Y99        LUT6 (Prop_lut6_I3_O)        0.124    16.133 r  cpu0/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.171    16.304    cpu0/decoder0/alucode_reg[3]_0[5]
    SLICE_X106Y99        LUT3 (Prop_lut3_I2_O)        0.124    16.428 r  cpu0/decoder0/alu_result[5]_i_1/O
                         net (fo=5, routed)           1.487    17.916    cpu0/execute0/D[5]
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.552    18.260    cpu0/execute0/cpuclk
    SLICE_X109Y128       FDRE                                         r  cpu0/execute0/alu_result_reg[5]_replica_1/C
                         clock pessimism              0.554    18.813    
                         clock uncertainty           -0.084    18.730    
    SLICE_X109Y128       FDRE (Setup_fdre_C_D)       -0.067    18.663    cpu0/execute0/alu_result_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 3.123ns (16.323%)  route 16.009ns (83.677%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.601ns = ( 18.399 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           2.025    17.978    cpu0/execute0/D[4]
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.692    18.399    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
                         clock pessimism              0.482    18.881    
                         clock uncertainty           -0.084    18.797    
    SLICE_X75Y82         FDRE (Setup_fdre_C_D)       -0.067    18.730    cpu0/execute0/alu_result_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                         -17.978    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.012ns  (logic 3.123ns (16.426%)  route 15.889ns (83.574%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 18.242 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.617    11.122    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X129Y77        LUT6 (Prop_lut6_I5_O)        0.332    11.454 r  cpu0/execute0/alu0/ans0_carry__6_i_3/O
                         net (fo=19, routed)          0.861    12.316    cpu0/execute0/x[28]
    SLICE_X130Y78        LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  cpu0/execute0/alu_result[0]_i_19/O
                         net (fo=5, routed)           1.280    13.719    cpu0/execute0/pc2_reg[4]_0
    SLICE_X127Y67        LUT6 (Prop_lut6_I1_O)        0.124    13.843 r  cpu0/execute0/branch_pc[2]_i_9/O
                         net (fo=2, routed)           0.467    14.310    cpu0/decoder0/branch_pc_reg[1]
    SLICE_X123Y68        LUT6 (Prop_lut6_I5_O)        0.124    14.434 r  cpu0/decoder0/branch_pc[2]_i_5/O
                         net (fo=1, routed)           0.426    14.861    cpu0/decoder0/branch_pc[2]_i_5_n_0
    SLICE_X125Y67        LUT6 (Prop_lut6_I5_O)        0.124    14.985 r  cpu0/decoder0/branch_pc[2]_i_1/O
                         net (fo=2, routed)           0.525    15.509    cpu0/decoder0/alucode_reg[3]_0[2]
    SLICE_X123Y74        LUT3 (Prop_lut3_I2_O)        0.124    15.633 r  cpu0/decoder0/alu_result[2]_i_1/O
                         net (fo=13, routed)          2.224    17.857    cpu0/execute0/D[2]
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.534    18.242    cpu0/execute0/cpuclk
    SLICE_X97Y125        FDRE                                         r  cpu0/execute0/alu_result_reg[2]/C
                         clock pessimism              0.554    18.795    
                         clock uncertainty           -0.084    18.712    
    SLICE_X97Y125        FDRE (Setup_fdre_C_D)       -0.067    18.645    cpu0/execute0/alu_result_reg[2]
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -17.858    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[4]_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.023ns  (logic 3.123ns (16.417%)  route 15.900ns (83.583%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 18.266 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.290    12.748    cpu0/execute0/x[21]
    SLICE_X125Y67        LUT6 (Prop_lut6_I1_O)        0.124    12.872 r  cpu0/execute0/alu_result[0]_i_15/O
                         net (fo=5, routed)           1.078    13.951    cpu0/execute0/alu_result[0]_i_15_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I5_O)        0.124    14.075 r  cpu0/execute0/branch_pc[5]_i_9/O
                         net (fo=2, routed)           0.770    14.845    cpu0/decoder0/branch_pc_reg[4]
    SLICE_X134Y75        LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  cpu0/decoder0/branch_pc[4]_i_4/O
                         net (fo=1, routed)           0.287    15.256    cpu0/decoder0/branch_pc[4]_i_4_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I4_O)        0.124    15.380 r  cpu0/decoder0/branch_pc[4]_i_1/O
                         net (fo=2, routed)           0.449    15.829    cpu0/decoder0/alucode_reg[3]_0[4]
    SLICE_X133Y76        LUT3 (Prop_lut3_I2_O)        0.124    15.953 r  cpu0/decoder0/alu_result[4]_i_1/O
                         net (fo=9, routed)           1.916    17.869    cpu0/execute0/D[4]
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.558    18.266    cpu0/execute0/cpuclk
    SLICE_X126Y129       FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_6/C
                         clock pessimism              0.554    18.819    
                         clock uncertainty           -0.084    18.736    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)       -0.067    18.669    cpu0/execute0/alu_result_reg[4]_replica_6
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 cpu0/execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 3.123ns (16.416%)  route 15.901ns (83.584%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT6=9 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.738ns = ( 18.262 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.664    -1.155    cpu0/execute0/cpuclk
    SLICE_X99Y116        FDRE                                         r  cpu0/execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  cpu0/execute0/alu_result_reg[3]/Q
                         net (fo=16418, routed)       4.116     3.417    cpu0/datamem0/datamem_reg_24832_25087_23_23/A1
    SLICE_X144Y169       RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     3.541 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.541    cpu0/datamem0/datamem_reg_24832_25087_23_23/OD
    SLICE_X144Y169       MUXF7 (Prop_muxf7_I0_O)      0.241     3.782 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F7.B/O
                         net (fo=1, routed)           0.000     3.782    cpu0/datamem0/datamem_reg_24832_25087_23_23/O0
    SLICE_X144Y169       MUXF8 (Prop_muxf8_I0_O)      0.098     3.880 r  cpu0/datamem0/datamem_reg_24832_25087_23_23/F8/O
                         net (fo=1, routed)           1.057     4.936    cpu0/datamem0/datamem_reg_24832_25087_23_23_n_0
    SLICE_X141Y152       LUT6 (Prop_lut6_I3_O)        0.319     5.255 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_49/O
                         net (fo=1, routed)           0.000     5.255    cpu0/datamem0/datamem_reg_0_255_23_23_i_49_n_0
    SLICE_X141Y152       MUXF7 (Prop_muxf7_I0_O)      0.238     5.493 r  cpu0/datamem0/datamem_reg_0_255_23_23_i_23/O
                         net (fo=2, routed)           1.012     6.505    cpu0/datamem0/datamem_reg_0_255_23_23_i_23_n_0
    SLICE_X138Y135       LUT6 (Prop_lut6_I5_O)        0.298     6.803 r  cpu0/datamem0/rd_data[15]_i_16/O
                         net (fo=1, routed)           1.055     7.858    cpu0/execute0/alu0/rd_data[15]_i_2_0
    SLICE_X137Y116       LUT6 (Prop_lut6_I1_O)        0.124     7.982 r  cpu0/execute0/alu0/rd_data[15]_i_7/O
                         net (fo=1, routed)           0.997     8.979    cpu0/execute0/alu0/rd_data[15]_i_7_n_0
    SLICE_X134Y95        LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  cpu0/execute0/alu0/rd_data[15]_i_2/O
                         net (fo=11, routed)          1.253    10.356    cpu0/execute0/alu0/rd_data[15]_i_2_n_0
    SLICE_X129Y81        LUT4 (Prop_lut4_I1_O)        0.149    10.505 r  cpu0/execute0/alu0/rd_data[31]_i_2/O
                         net (fo=32, routed)          0.621    11.126    cpu0/execute0/alu0/rd_data[31]_i_2_n_0
    SLICE_X125Y80        LUT6 (Prop_lut6_I5_O)        0.332    11.458 r  cpu0/execute0/alu0/ans0_carry__4_i_3/O
                         net (fo=17, routed)          1.002    12.461    cpu0/execute0/x[21]
    SLICE_X133Y80        LUT6 (Prop_lut6_I0_O)        0.124    12.585 r  cpu0/execute0/branch_pc[13]_i_12/O
                         net (fo=4, routed)           0.993    13.577    cpu0/execute0/branch_pc[13]_i_12_n_0
    SLICE_X133Y71        LUT6 (Prop_lut6_I3_O)        0.124    13.701 r  cpu0/execute0/branch_pc[9]_i_9/O
                         net (fo=2, routed)           0.816    14.517    cpu0/decoder0/branch_pc_reg[8]_0
    SLICE_X134Y72        LUT6 (Prop_lut6_I5_O)        0.124    14.641 r  cpu0/decoder0/branch_pc[9]_i_4/O
                         net (fo=1, routed)           0.465    15.106    cpu0/decoder0/branch_pc[9]_i_4_n_0
    SLICE_X134Y73        LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  cpu0/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.093    16.324    cpu0/decoder0/alucode_reg[3]_0[9]
    SLICE_X117Y89        LUT3 (Prop_lut3_I2_O)        0.124    16.448 r  cpu0/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           1.421    17.869    cpu0/execute0/D[9]
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       1.554    18.262    cpu0/execute0/cpuclk
    SLICE_X103Y109       FDRE                                         r  cpu0/execute0/alu_result_reg[9]/C
                         clock pessimism              0.554    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X103Y109       FDRE (Setup_fdre_C_D)       -0.058    18.674    cpu0/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                  0.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[3]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[3]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.084    -0.564    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.076    -0.488    cpu0/execute0/dstreg_addrE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[1]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[1]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.084    -0.564    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.075    -0.489    cpu0/execute0/dstreg_addrE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu0/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.652    -0.647    cpu0/decoder0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  cpu0/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.450    cpu0/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.925    -0.889    cpu0/execute0/cpuclk
    SLICE_X113Y67        FDRE                                         r  cpu0/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.242    -0.647    
                         clock uncertainty            0.084    -0.564    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.071    -0.493    cpu0/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.429%)  route 0.322ns (69.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.634    -0.665    cpu0/execute0/cpuclk
    SLICE_X75Y81         FDRE                                         r  cpu0/execute0/alu_result_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.524 r  cpu0/execute0/alu_result_reg[2]_replica_1/Q
                         net (fo=416, routed)         0.322    -0.202    cpu0/datamem0/datamem_reg_3840_4095_26_26/A0
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D/CLK
                         clock pessimism              0.257    -0.650    
                         clock uncertainty            0.084    -0.567    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.257    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A/CLK
                         clock pessimism              0.256    -0.651    
                         clock uncertainty            0.084    -0.568    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.314    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B/CLK
                         clock pessimism              0.256    -0.651    
                         clock uncertainty            0.084    -0.568    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.314    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu0/execute0/alu_result_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.131%)  route 0.272ns (65.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.635    -0.664    cpu0/execute0/cpuclk
    SLICE_X75Y82         FDRE                                         r  cpu0/execute0/alu_result_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  cpu0/execute0/alu_result_reg[4]_replica_1/Q
                         net (fo=416, routed)         0.272    -0.251    cpu0/datamem0/datamem_reg_3840_4095_26_26/A2
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    gen_clk_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  gen_clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    gen_clk_i/clk_wiz_0/inst/clk_in1_gen_clk_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16957, routed)       0.907    -0.907    cpu0/datamem0/datamem_reg_3840_4095_26_26/WCLK
    SLICE_X74Y82         RAMS64E                                      r  cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C/CLK
                         clock pessimism              0.256    -0.651    
                         clock uncertainty            0.084    -0.568    
    SLICE_X74Y82         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.314    cpu0/datamem0/datamem_reg_3840_4095_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.062    





