// Seed: 625215541
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
  logic id_3;
endmodule
module module_1 #(
    parameter id_8 = 32'd38,
    parameter id_9 = 32'd71
) (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri _id_8,
    input tri1 _id_9,
    output tri0 id_10,
    output wor id_11,
    output wor id_12,
    output supply1 id_13,
    output uwire id_14
);
  assign id_4 = ~id_9 == 1;
  assign id_5 = id_0 == -1;
  wire [id_9 : id_8] id_16;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_18;
endmodule
