
*** Running vivado
    with args -log design_1_add_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_add_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_add_0_0.tcl -notrace
Command: synth_design -top design_1_add_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 376.648 ; gain = 81.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_add_0_0' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.vhd:75]
INFO: [Synth 8-3491] module 'add' declared at 'd:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:12' bound to instance 'U0' of component 'add' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'add' [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:523]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:529]
WARNING: [Synth 8-6014] Unused sequential element in1_TDATA_blk_n_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element in2_TDATA_blk_n_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:607]
WARNING: [Synth 8-6014] Unused sequential element out_r_TDATA_blk_n_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:712]
WARNING: [Synth 8-6014] Unused sequential element in1_last_V_0_ack_out_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element in2_data_0_ack_out_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element in2_last_V_0_ack_out_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:307]
WARNING: [Synth 8-6014] Unused sequential element out_data_1_vld_in_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element out_last_V_1_vld_in_reg was removed.  [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:389]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ipshared/17e4/hdl/vhdl/add.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_add_0_0' (2#1) [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/synth/design_1_add_0_0.vhd:75]
WARNING: [Synth 8-3331] design add has unconnected port in2_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 416.727 ; gain = 122.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 416.727 ; gain = 122.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.srcs/sources_1/bd/design_1/ip/design_1_add_0_0/constraints/add_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.runs/design_1_add_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 739.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.runs/design_1_add_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "in1_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in1_last_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in2_data_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_data_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design add has unconnected port in2_TLAST[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    76|
|5     |LUT4   |     4|
|6     |LUT5   |    11|
|7     |LUT6   |    41|
|8     |FDRE   |   220|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   363|
|2     |  U0     |add    |   363|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 739.871 ; gain = 122.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 739.871 ; gain = 445.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 739.871 ; gain = 445.191
INFO: [Common 17-1381] The checkpoint 'D:/vivado_2017.1/DPR/PR_add_sub_int/PR_add_sub_int.runs/design_1_add_0_0_synth_1/design_1_add_0_0.dcp' has been generated.
