1
 
****************************************
Report : area
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:37 2020
****************************************

Library(s) Used:

    c35_CORELIB_WC (File: /net/vlsiserver/usr1/library/AMS/AMS_4.1_CDS/synopsys/c35_3.3V/c35_CORELIB_WC.db)

Number of ports:                            9
Number of nets:                            26
Number of cells:                           17
Number of combinational cells:             13
Number of sequential cells:                 4
Number of macros/black boxes:               0
Number of buf/inv:                          4
Number of references:                      14

Combinational area:                964.599998
Buf/Inv area:                      182.000000
Noncombinational area:            1164.799988
Macro/Black Box area:                0.000000
Net Interconnect area:             342.000000

Total cell area:                  2129.399986
Total area:                       2471.399986
1
 
****************************************
Report : design
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:37 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    c35_CORELIB_WC (File: /net/vlsiserver/usr1/library/AMS/AMS_4.1_CDS/synopsys/c35_3.3V/c35_CORELIB_WC.db)

Local Link Library:

    {c35_CORELIB_WC.db, c35_IOLIB_WC.db, c35_IOLIBV5_WC.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WORST-MIL
    Library : c35_CORELIB_WC
    Process :   1.40
    Temperature : 150.00
    Voltage :   3.00
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   10k
Location       :   c35_CORELIB_WC
Resistance     :   0.0014
Capacitance    :   0.001633
Area           :   1.8
Slope          :   5
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     5.00



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:37 2020
****************************************


    Design: StateMachine

    max_area               0.00
  - Current Area        2471.40
  ------------------------------
    Slack              -2471.40  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay max
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:37 2020
****************************************

Operating Conditions: WORST-MIL   Library: c35_CORELIB_WC
Wire Load Model Mode: enclosed

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
S_reg/D (DF1)                       7.24 r           97.48        90.24
S (out)                             2.02 r           92.50        90.48
COUT (out)                          2.02 r           92.50        90.48
COUT_reg/D (DF1)                    6.96 f           97.50        90.54
state_reg[0]/D (DFC1)               5.88 f           97.50        91.62
state_reg[1]/D (DFC1)               5.34 f           97.50        92.16

1
 
****************************************
Report : clock_gating
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:37 2020
****************************************



                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |     4 (100.00%)  |
          |                                       |                  |
          |    Total number of registers          |        4         |
          ------------------------------------------------------------



1
Loading db file '/net/vlsiserver/usr1/library/AMS/AMS_4.1_CDS/synopsys/c35_3.3V/c35_CORELIB_WC.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:38 2020
****************************************


Library(s) Used:

    c35_CORELIB_WC (File: /net/vlsiserver/usr1/library/AMS/AMS_4.1_CDS/synopsys/c35_3.3V/c35_CORELIB_WC.db)


Operating Conditions: WORST-MIL   Library: c35_CORELIB_WC
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
StateMachine           10k               c35_CORELIB_WC


Global Operating Voltage = 3    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =  15.6544 uW   (79%)
  Net Switching Power  =   4.0662 uW   (21%)
                         ---------
Total Dynamic Power    =  19.7206 uW  (100%)

Cell Leakage Power     =  38.8498 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3322e-02        1.3974e-03        1.9688e+04        1.4739e-02  (  74.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.3328e-03        2.6687e-03        1.9162e+04        5.0207e-03  (  25.41%)
--------------------------------------------------------------------------------------------------
Total          1.5654e-02 mW     4.0662e-03 mW     3.8850e+04 pW     1.9759e-02 mW
1
 
****************************************
Report : qor
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:38 2020
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.24
  Critical Path Slack:          90.24
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 17
  Buf/Inv Cell Count:               4
  Buf Cell Count:                   2
  Inv Cell Count:                   2
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        13
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      964.599998
  Noncombinational Area:  1164.799988
  Buf/Inv Area:            182.000000
  Total Buffer Area:           109.20
  Total Inverter Area:          72.80
  Macro/Black Box Area:      0.000000
  Net Area:                342.000000
  -----------------------------------
  Cell Area:              2129.399986
  Design Area:            2471.399986


  Design Rules
  -----------------------------------
  Total Number of Nets:            26
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsilinux07

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.08
  Mapping Optimization:                0.38
  -----------------------------------------
  Overall Compile Time:                1.37
  Overall Compile Wall Clock Time:     2.26

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : hierarchy
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:38 2020
****************************************

StateMachine
    AOI221          c35_CORELIB_WC
    BUF2            c35_CORELIB_WC
    CLKBU2          c35_CORELIB_WC
    CLKIN0          c35_CORELIB_WC
    DF1             c35_CORELIB_WC
    DFC1            c35_CORELIB_WC
    INV3            c35_CORELIB_WC
    NAND31          c35_CORELIB_WC
    NOR21           c35_CORELIB_WC
    NOR23           c35_CORELIB_WC
    OAI210          c35_CORELIB_WC
    XNR20           c35_CORELIB_WC
    XNR21           c35_CORELIB_WC
    XOR21           c35_CORELIB_WC
1
 
****************************************
Report : reference
Design : StateMachine
Version: J-2014.09-SP2
Date   : Mon Oct  5 20:27:38 2020
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AOI221             c35_CORELIB_WC
                                 91.000000       1     91.000000  
BUF2               c35_CORELIB_WC
                                 54.599998       1     54.599998  
CLKBU2             c35_CORELIB_WC
                                 54.599998       1     54.599998  
CLKIN0             c35_CORELIB_WC
                                 36.400002       1     36.400002  
DF1                c35_CORELIB_WC
                                273.000000       2    546.000000  n
DFC1               c35_CORELIB_WC
                                309.399994       2    618.799988  n
INV3               c35_CORELIB_WC
                                 36.400002       1     36.400002  
NAND31             c35_CORELIB_WC
                                 72.800003       1     72.800003  
NOR21              c35_CORELIB_WC
                                 54.599998       2    109.199997  
NOR23              c35_CORELIB_WC
                                 91.000000       1     91.000000  
OAI210             c35_CORELIB_WC
                                 72.800003       1     72.800003  
XNR20              c35_CORELIB_WC
                                109.199997       1    109.199997  
XNR21              c35_CORELIB_WC
                                109.199997       1    109.199997  
XOR21              c35_CORELIB_WC
                                127.400002       1    127.400002  
-----------------------------------------------------------------------------
Total 14 references                                  2129.399986
1
