Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'threesamplefilter'

Design Information
------------------
Command Line   : map -timing -ol high -detail -pr b -register_duplication -w -o
causalFirFilter_tmp.ncd causalFirFilter.ngd 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Mon May  8 12:35:04 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:            24 out of   1,920    1%
  Number of 4 input LUTs:                78 out of   1,920    4%
Logic Distribution:
  Number of occupied Slices:             65 out of     960    6%
    Number of Slices containing only related logic:      65 out of      65 100%
    Number of Slices containing unrelated logic:          0 out of      65   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          78 out of   1,920    4%
  Number of bonded IOBs:                 17 out of      83   20%
    IOB Flip Flops:                       8
  Number of BUFGMUXs:                     1 out of      24    4%
  Number of MULT18X18SIOs:                4 out of       4  100%

Average Fanout of Non-Clock Nets:                2.53

Peak Memory Usage:  663 MB
Total REAL time to MAP completion:  6 secs 
Total CPU time to MAP completion:   6 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:34 - Speed grade not specified.  Using default "-5".

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   -40.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.320 Volts)
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| clock                              | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| input<0>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<1>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<2>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<3>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<4>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<5>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<6>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| input<7>                           | IBUF             | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0 / 2    |
| output<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| output<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
BUFGMUX "clock_BUFGP/BUFG":
DISABLE_ATTR:LOW




Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name                                 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| threesamplefilter/ |           | 0/92          | 0/24          | 0/78          | 0/0           | 0/0       | 0/0       | 1/1   | 0/0   | threesamplefilter                                      |
| +module1op         |           | 16/29         | 0/0           | 24/37         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op                            |
| ++adder            |           | 0/13          | 0/0           | 0/13          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder                      |
| +++FullAdder0      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder0           |
| ++++XOR2_0         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder0/XOR2_0    |
| +++FullAdder1      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder1           |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder1/OR2_1     |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder1/XOR2_1    |
| +++FullAdder2      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder2           |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder2/OR2_1     |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder2/XOR2_1    |
| +++FullAdder3      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder3           |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder3/OR2_1     |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder3/XOR2_1    |
| +++FullAdder4      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder4           |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder4/OR2_1     |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder4/XOR2_1    |
| +++FullAdder5      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder5           |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder5/OR2_1     |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder5/XOR2_1    |
| +++FullAdder6      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder6           |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder6/XOR2_1    |
| +++FullAdder7      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder7           |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module1op/adder/FullAdder7/XOR2_1    |
| +module2op_1       |           | 0/14          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1                          |
| ++D_FF8op          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op                  |
| +++D_FF0           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF0            |
| +++D_FF1           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF1            |
| +++D_FF2           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF2            |
| +++D_FF3           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF3            |
| +++D_FF4           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF4            |
| +++D_FF5           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF5            |
| +++D_FF6           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF6            |
| +++D_FF7           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/D_FF8op/D_FF7            |
| ++adder            |           | 0/14          | 0/0           | 0/15          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder                    |
| +++FullAdder0      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder0         |
| ++++XOR2_0         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder0/XOR2_0  |
| +++FullAdder1      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder1         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder1/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder1/XOR2_1  |
| +++FullAdder2      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder2         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder2/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder2/XOR2_1  |
| +++FullAdder3      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder3         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder3/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder3/XOR2_1  |
| +++FullAdder4      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder4         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder4/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder4/XOR2_1  |
| +++FullAdder5      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder5         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder5/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder5/XOR2_1  |
| +++FullAdder6      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder6         |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder6/XOR2_1  |
| +++FullAdder7      |           | 0/2           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder7         |
| ++++XOR2_0         |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder7/XOR2_0  |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_1/adder/FullAdder7/XOR2_1  |
| +module2op_2       |           | 0/21          | 0/8           | 0/14          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2                          |
| ++D_FF8op          |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op                  |
| +++D_FF0           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF0            |
| +++D_FF1           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF1            |
| +++D_FF2           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF2            |
| +++D_FF3           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF3            |
| +++D_FF4           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF4            |
| +++D_FF5           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF5            |
| +++D_FF6           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF6            |
| +++D_FF7           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/D_FF8op/D_FF7            |
| ++adder            |           | 0/13          | 0/0           | 0/14          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder                    |
| +++FullAdder0      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder0         |
| ++++XOR2_0         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder0/XOR2_0  |
| +++FullAdder1      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder1         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder1/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder1/XOR2_1  |
| +++FullAdder2      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder2         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder2/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder2/XOR2_1  |
| +++FullAdder3      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder3         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder3/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder3/XOR2_1  |
| +++FullAdder4      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder4         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder4/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder4/XOR2_1  |
| +++FullAdder5      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder5         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder5/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder5/XOR2_1  |
| +++FullAdder6      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder6         |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder6/XOR2_1  |
| +++FullAdder7      |           | 0/1           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder7         |
| ++++XOR2_0         |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_2/adder/FullAdder7/XOR2_0  |
| +module2op_3       |           | 0/20          | 0/8           | 0/12          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3                          |
| ++D_FF8op          |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op                  |
| +++D_FF0           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF0            |
| +++D_FF1           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF1            |
| +++D_FF2           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF2            |
| +++D_FF3           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF3            |
| +++D_FF4           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF4            |
| +++D_FF5           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF5            |
| +++D_FF6           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF6            |
| +++D_FF7           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/D_FF8op/D_FF7            |
| ++adder            |           | 0/12          | 0/0           | 0/12          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder                    |
| +++FullAdder0      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder0         |
| ++++XOR2_0         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder0/XOR2_0  |
| +++FullAdder1      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder1         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder1/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder1/XOR2_1  |
| +++FullAdder2      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder2         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder2/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder2/XOR2_1  |
| +++FullAdder3      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder3         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder3/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder3/XOR2_1  |
| +++FullAdder4      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder4         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder4/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder4/XOR2_1  |
| +++FullAdder5      |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder5         |
| ++++OR2_1          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder5/OR2_1   |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder5/XOR2_1  |
| +++FullAdder6      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder6         |
| ++++XOR2_1         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module2op_3/adder/FullAdder6/XOR2_1  |
| +module3op         |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op                            |
| ++D_FF8op          |           | 0/8           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op                    |
| +++D_FF0           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF0              |
| +++D_FF1           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF1              |
| +++D_FF2           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF2              |
| +++D_FF3           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF3              |
| +++D_FF4           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF4              |
| +++D_FF5           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF5              |
| +++D_FF6           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF6              |
| +++D_FF7           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | threesamplefilter/module3op/D_FF8op/D_FF7              |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
