//test4.f    //to test 2//

./arch_package4.sv
./ddr4_model4.sv
./ddr4_sdram_model_wrapper4.sv
./ddr4_v2_2_axi_opcode_gen4.sv
./ddr4_v2_2_axi_tg_top4.sv

+define+    +define+

./ddr4_v2_2_axi_wrapper4.sv
./ddr4_v2_2_boot_mode_gen4.sv
./ddr4_v2_2_custom_mode_gen4.sv
./ddr4_v2_2_data_chk4.sv
./ddr4_v2_2_data_gen4.sv
./ddr4_v2_2_prbs_mode_gen4.sv
./example_top4.sv
./interface4.sv
./MemoryArray4.sv
./microblaze_mcs_04.sv
./proj_package4.sv
./sim_tb_top4.sv
./StateTableCore4.sv
./StateTable4.sv
./timing_tasks4.sv
