# compile vhdl design source files
vhdl xbip_utils_v3_0_11  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_7  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_7  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_19  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" \

vhdl c_reg_fd_v12_0_7  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_5  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_7  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_7  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_16  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/add/sim/add.vhd" \
"../../../../hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/rgb2ycbcr_0_1/src/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../hdmi_vga_zybo_YCbCr_centroid.gen/sources_1/ip/rgb2ycbcr_0_1/src/c_addsub_0/sim/c_addsub_0.vhd" \

# Do not sort compile order
nosort
