- status: 0 - openlane design prep
  runtime_s: 1.99
  runtime_ts: 0h0m1s987ms
- status: 1 - synthesis - yosys
  runtime_s: 28.99
  runtime_ts: 0h0m28s989ms
- status: 2 - sta - openroad
  runtime_s: 3.06
  runtime_ts: 0h0m3s56ms
- status: 3 - sta - openroad
  runtime_s: 2.77
  runtime_ts: 0h0m2s766ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 0.92
  runtime_ts: 0h0m0s923ms
- status: 5 - ioplace - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s449ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s562ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.14
  runtime_ts: 0h0m4s141ms
- status: 8 - global placement - openroad
  runtime_s: 109.02
  runtime_ts: 0h1m49s15ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 10.93
  runtime_ts: 0h0m10s926ms
- status: 10 - write verilog - openroad
  runtime_s: 0.57
  runtime_ts: 0h0m0s567ms
- status: 11 - detailed placement - openroad
  runtime_s: 1.11
  runtime_ts: 0h0m1s114ms
