-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "02/26/2016 14:44:24"

-- 
-- Device: Altera EP4CE40F29C6 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	core_flattened IS
    PORT (
	clk : IN std_logic;
	n_reset : IN std_logic;
	net_packet_flat_i : IN std_logic_vector(64 DOWNTO 0);
	net_packet_flat_o : OUT std_logic_vector(64 DOWNTO 0);
	from_mem_flat_i : IN std_logic_vector(33 DOWNTO 0);
	to_mem_flat_o : OUT std_logic_vector(35 DOWNTO 0);
	barrier_o : OUT std_logic_vector(2 DOWNTO 0);
	exception_o : OUT std_logic;
	debug_flat_o : OUT std_logic_vector(33 DOWNTO 0);
	data_mem_addr : OUT std_logic_vector(31 DOWNTO 0)
	);
END core_flattened;

-- Design Ports Information
-- net_packet_flat_o[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[4]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[6]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[8]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[10]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[11]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[12]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[13]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[14]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[16]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[17]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[18]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[19]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[20]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[21]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[22]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[23]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[24]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[25]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[26]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[27]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[28]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[29]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[30]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[31]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[32]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[33]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[34]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[35]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[36]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[37]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[38]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[39]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[40]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[41]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[42]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[43]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[44]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[45]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[46]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[47]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[48]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[49]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[50]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[51]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[52]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[53]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[54]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[55]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[56]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[57]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[58]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[59]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[60]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[61]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[62]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[63]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_o[64]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[4]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[5]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[8]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[9]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[10]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[11]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[12]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[13]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[14]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[15]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[16]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[17]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[18]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[19]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[21]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[22]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[23]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[24]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[25]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[26]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[27]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[28]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[29]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[30]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[31]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[32]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[33]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[34]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- to_mem_flat_o[35]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- barrier_o[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- exception_o	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[1]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[6]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[9]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[10]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[12]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[13]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[14]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[15]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[16]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[17]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[19]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[20]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[21]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[22]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[23]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[24]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[25]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[26]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[27]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[28]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[29]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[31]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[32]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug_flat_o[33]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[8]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[10]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[11]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[12]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[13]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[14]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[16]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[17]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[18]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[20]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[21]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[22]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[23]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[24]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[25]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[26]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[27]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[28]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[29]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[30]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_mem_addr[31]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[4]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[6]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[7]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[10]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[11]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[12]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[13]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[14]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[15]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[16]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[17]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[18]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[19]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[20]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[21]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[22]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[23]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[24]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[25]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[26]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[28]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[29]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[30]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[31]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[32]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[33]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[34]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[35]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[36]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[37]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[38]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[39]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[40]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[41]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[42]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[43]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[44]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[45]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[46]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[47]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[48]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[49]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[50]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[51]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[52]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[53]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[54]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[55]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[56]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[57]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[58]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[59]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[60]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[61]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[62]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[63]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- net_packet_flat_i[64]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- n_reset	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[2]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[5]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[7]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[8]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[9]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[11]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[12]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[14]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[15]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[16]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[17]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[18]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[19]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[20]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[21]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[22]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[23]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[24]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[25]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[26]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[27]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[28]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[29]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[30]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[31]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[32]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- from_mem_flat_i[33]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF core_flattened IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_n_reset : std_logic;
SIGNAL ww_net_packet_flat_i : std_logic_vector(64 DOWNTO 0);
SIGNAL ww_net_packet_flat_o : std_logic_vector(64 DOWNTO 0);
SIGNAL ww_from_mem_flat_i : std_logic_vector(33 DOWNTO 0);
SIGNAL ww_to_mem_flat_o : std_logic_vector(35 DOWNTO 0);
SIGNAL ww_barrier_o : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_exception_o : std_logic;
SIGNAL ww_debug_flat_o : std_logic_vector(33 DOWNTO 0);
SIGNAL ww_data_mem_addr : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \net_packet_flat_o[0]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[1]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[2]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[3]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[4]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[5]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[6]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[7]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[8]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[9]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[10]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[11]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[12]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[13]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[14]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[15]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[16]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[17]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[18]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[19]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[20]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[21]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[22]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[23]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[24]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[25]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[26]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[27]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[28]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[29]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[30]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[31]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[32]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[33]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[34]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[35]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[36]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[37]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[38]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[39]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[40]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[41]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[42]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[43]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[44]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[45]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[46]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[47]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[48]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[49]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[50]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[51]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[52]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[53]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[54]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[55]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[56]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[57]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[58]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[59]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[60]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[61]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[62]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[63]~output_o\ : std_logic;
SIGNAL \net_packet_flat_o[64]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[0]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[1]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[2]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[3]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[4]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[5]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[6]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[7]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[8]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[9]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[10]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[11]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[12]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[13]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[14]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[15]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[16]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[17]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[18]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[19]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[20]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[21]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[22]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[23]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[24]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[25]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[26]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[27]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[28]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[29]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[30]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[31]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[32]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[33]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[34]~output_o\ : std_logic;
SIGNAL \to_mem_flat_o[35]~output_o\ : std_logic;
SIGNAL \barrier_o[0]~output_o\ : std_logic;
SIGNAL \barrier_o[1]~output_o\ : std_logic;
SIGNAL \barrier_o[2]~output_o\ : std_logic;
SIGNAL \exception_o~output_o\ : std_logic;
SIGNAL \debug_flat_o[0]~output_o\ : std_logic;
SIGNAL \debug_flat_o[1]~output_o\ : std_logic;
SIGNAL \debug_flat_o[2]~output_o\ : std_logic;
SIGNAL \debug_flat_o[3]~output_o\ : std_logic;
SIGNAL \debug_flat_o[4]~output_o\ : std_logic;
SIGNAL \debug_flat_o[5]~output_o\ : std_logic;
SIGNAL \debug_flat_o[6]~output_o\ : std_logic;
SIGNAL \debug_flat_o[7]~output_o\ : std_logic;
SIGNAL \debug_flat_o[8]~output_o\ : std_logic;
SIGNAL \debug_flat_o[9]~output_o\ : std_logic;
SIGNAL \debug_flat_o[10]~output_o\ : std_logic;
SIGNAL \debug_flat_o[11]~output_o\ : std_logic;
SIGNAL \debug_flat_o[12]~output_o\ : std_logic;
SIGNAL \debug_flat_o[13]~output_o\ : std_logic;
SIGNAL \debug_flat_o[14]~output_o\ : std_logic;
SIGNAL \debug_flat_o[15]~output_o\ : std_logic;
SIGNAL \debug_flat_o[16]~output_o\ : std_logic;
SIGNAL \debug_flat_o[17]~output_o\ : std_logic;
SIGNAL \debug_flat_o[18]~output_o\ : std_logic;
SIGNAL \debug_flat_o[19]~output_o\ : std_logic;
SIGNAL \debug_flat_o[20]~output_o\ : std_logic;
SIGNAL \debug_flat_o[21]~output_o\ : std_logic;
SIGNAL \debug_flat_o[22]~output_o\ : std_logic;
SIGNAL \debug_flat_o[23]~output_o\ : std_logic;
SIGNAL \debug_flat_o[24]~output_o\ : std_logic;
SIGNAL \debug_flat_o[25]~output_o\ : std_logic;
SIGNAL \debug_flat_o[26]~output_o\ : std_logic;
SIGNAL \debug_flat_o[27]~output_o\ : std_logic;
SIGNAL \debug_flat_o[28]~output_o\ : std_logic;
SIGNAL \debug_flat_o[29]~output_o\ : std_logic;
SIGNAL \debug_flat_o[30]~output_o\ : std_logic;
SIGNAL \debug_flat_o[31]~output_o\ : std_logic;
SIGNAL \debug_flat_o[32]~output_o\ : std_logic;
SIGNAL \debug_flat_o[33]~output_o\ : std_logic;
SIGNAL \data_mem_addr[0]~output_o\ : std_logic;
SIGNAL \data_mem_addr[1]~output_o\ : std_logic;
SIGNAL \data_mem_addr[2]~output_o\ : std_logic;
SIGNAL \data_mem_addr[3]~output_o\ : std_logic;
SIGNAL \data_mem_addr[4]~output_o\ : std_logic;
SIGNAL \data_mem_addr[5]~output_o\ : std_logic;
SIGNAL \data_mem_addr[6]~output_o\ : std_logic;
SIGNAL \data_mem_addr[7]~output_o\ : std_logic;
SIGNAL \data_mem_addr[8]~output_o\ : std_logic;
SIGNAL \data_mem_addr[9]~output_o\ : std_logic;
SIGNAL \data_mem_addr[10]~output_o\ : std_logic;
SIGNAL \data_mem_addr[11]~output_o\ : std_logic;
SIGNAL \data_mem_addr[12]~output_o\ : std_logic;
SIGNAL \data_mem_addr[13]~output_o\ : std_logic;
SIGNAL \data_mem_addr[14]~output_o\ : std_logic;
SIGNAL \data_mem_addr[15]~output_o\ : std_logic;
SIGNAL \data_mem_addr[16]~output_o\ : std_logic;
SIGNAL \data_mem_addr[17]~output_o\ : std_logic;
SIGNAL \data_mem_addr[18]~output_o\ : std_logic;
SIGNAL \data_mem_addr[19]~output_o\ : std_logic;
SIGNAL \data_mem_addr[20]~output_o\ : std_logic;
SIGNAL \data_mem_addr[21]~output_o\ : std_logic;
SIGNAL \data_mem_addr[22]~output_o\ : std_logic;
SIGNAL \data_mem_addr[23]~output_o\ : std_logic;
SIGNAL \data_mem_addr[24]~output_o\ : std_logic;
SIGNAL \data_mem_addr[25]~output_o\ : std_logic;
SIGNAL \data_mem_addr[26]~output_o\ : std_logic;
SIGNAL \data_mem_addr[27]~output_o\ : std_logic;
SIGNAL \data_mem_addr[28]~output_o\ : std_logic;
SIGNAL \data_mem_addr[29]~output_o\ : std_logic;
SIGNAL \data_mem_addr[30]~output_o\ : std_logic;
SIGNAL \data_mem_addr[31]~output_o\ : std_logic;
SIGNAL \net_packet_flat_i[0]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[1]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[2]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[3]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[4]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[5]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[6]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[7]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[8]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[9]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[10]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[11]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[12]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[13]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[14]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[15]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[16]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[17]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[18]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[19]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[20]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[21]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[22]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[23]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[24]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[25]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[26]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[27]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[28]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[29]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[30]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[31]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[32]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[33]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[34]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[35]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[36]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[37]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[38]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[39]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[40]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[41]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[42]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[43]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[44]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[45]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[46]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[47]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[48]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[49]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[50]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[51]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[52]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[53]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[54]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[55]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[56]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[57]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[58]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[59]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[60]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[61]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[62]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[63]~input_o\ : std_logic;
SIGNAL \net_packet_flat_i[64]~input_o\ : std_logic;
SIGNAL \core1|Equal4~0_combout\ : std_logic;
SIGNAL \core1|Equal4~1_combout\ : std_logic;
SIGNAL \core1|Equal4~2_combout\ : std_logic;
SIGNAL \core1|imem_wen~combout\ : std_logic;
SIGNAL \from_mem_flat_i[1]~input_o\ : std_logic;
SIGNAL \core1|net_reg_write_cmd~combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \core1|net_PC_write_cmd~combout\ : std_logic;
SIGNAL \core1|exception_n~0_combout\ : std_logic;
SIGNAL \n_reset~input_o\ : std_logic;
SIGNAL \core1|exception_o~q\ : std_logic;
SIGNAL \core1|imem_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|PC_r~1_combout\ : std_logic;
SIGNAL \core1|PC_r~0_combout\ : std_logic;
SIGNAL \core1|pc_plus1[1]~3\ : std_logic;
SIGNAL \core1|pc_plus1[2]~4_combout\ : std_logic;
SIGNAL \core1|pc_1_r[0]~0_combout\ : std_logic;
SIGNAL \core1|pc_plus1[2]~5\ : std_logic;
SIGNAL \core1|pc_plus1[3]~6_combout\ : std_logic;
SIGNAL \core1|pc_plus1[3]~7\ : std_logic;
SIGNAL \core1|pc_plus1[4]~9\ : std_logic;
SIGNAL \core1|pc_plus1[5]~11\ : std_logic;
SIGNAL \core1|pc_plus1[6]~13\ : std_logic;
SIGNAL \core1|pc_plus1[7]~14_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[7]~15\ : std_logic;
SIGNAL \core1|imm_jump_add[8]~16_combout\ : std_logic;
SIGNAL \core1|pc_plus1[7]~15\ : std_logic;
SIGNAL \core1|pc_plus1[8]~16_combout\ : std_logic;
SIGNAL \core1|PC_n[8]~18_combout\ : std_logic;
SIGNAL \core1|rf_wen~combout\ : std_logic;
SIGNAL \core1|stall~3_wirecell_combout\ : std_logic;
SIGNAL \from_mem_flat_i[2]~input_o\ : std_logic;
SIGNAL \core1|instruction_2_r~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r.opcode[0]~feeder_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor11~2_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~39_combout\ : std_logic;
SIGNAL \core1|rf_wd[0]~40_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector32~3_combout\ : std_logic;
SIGNAL \core1|pc_2_r[0]~0_combout\ : std_logic;
SIGNAL \core1|Add2~0_combout\ : std_logic;
SIGNAL \core1|pc_plus1[8]~17\ : std_logic;
SIGNAL \core1|pc_plus1[9]~18_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[8]~17\ : std_logic;
SIGNAL \core1|imm_jump_add[9]~18_combout\ : std_logic;
SIGNAL \core1|PC_n[9]~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~5_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~14_combout\ : std_logic;
SIGNAL \core1|rd_addr[1]~3_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~11_combout\ : std_logic;
SIGNAL \core1|rd_addr[2]~0_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~12_combout\ : std_logic;
SIGNAL \core1|rd_addr[3]~1_combout\ : std_logic;
SIGNAL \core1|WideOr2~2_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~15_combout\ : std_logic;
SIGNAL \core1|rd_addr[4]~5_combout\ : std_logic;
SIGNAL \core1|WideOr2~combout\ : std_logic;
SIGNAL \from_mem_flat_i[11]~input_o\ : std_logic;
SIGNAL \core1|Add2~1\ : std_logic;
SIGNAL \core1|Add2~3\ : std_logic;
SIGNAL \core1|Add2~5\ : std_logic;
SIGNAL \core1|Add2~7\ : std_logic;
SIGNAL \core1|Add2~9\ : std_logic;
SIGNAL \core1|Add2~11\ : std_logic;
SIGNAL \core1|Add2~13\ : std_logic;
SIGNAL \core1|Add2~15\ : std_logic;
SIGNAL \core1|Add2~17\ : std_logic;
SIGNAL \core1|Add2~18_combout\ : std_logic;
SIGNAL \core1|rf_wd[9]~58_combout\ : std_logic;
SIGNAL \core1|rf_wd[9]~59_combout\ : std_logic;
SIGNAL \core1|rf|RF~1769feeder_combout\ : std_logic;
SIGNAL \core1|rd_addr[5]~4_combout\ : std_logic;
SIGNAL \core1|rd_addr_2_r[3]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3420_combout\ : std_logic;
SIGNAL \core1|rf|RF~3467_combout\ : std_logic;
SIGNAL \core1|rf|RF~1769_q\ : std_logic;
SIGNAL \core1|rf|RF~3424_combout\ : std_logic;
SIGNAL \core1|rf|RF~3471_combout\ : std_logic;
SIGNAL \core1|rf|RF~1641_q\ : std_logic;
SIGNAL \core1|rf|RF~2468_combout\ : std_logic;
SIGNAL \core1|rf|RF~3422_combout\ : std_logic;
SIGNAL \core1|rf|RF~3463_combout\ : std_logic;
SIGNAL \core1|rf|RF~1897_q\ : std_logic;
SIGNAL \core1|rf|RF~3426_combout\ : std_logic;
SIGNAL \core1|rf|RF~3475_combout\ : std_logic;
SIGNAL \core1|rf|RF~2025_q\ : std_logic;
SIGNAL \core1|rf|RF~2469_combout\ : std_logic;
SIGNAL \core1|rf|RF~1993feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3410_combout\ : std_logic;
SIGNAL \core1|rf|RF~3473_combout\ : std_logic;
SIGNAL \core1|rf|RF~1993_q\ : std_logic;
SIGNAL \core1|rf|RF~3406_combout\ : std_logic;
SIGNAL \core1|rf|RF~3465_combout\ : std_logic;
SIGNAL \core1|rf|RF~1737_q\ : std_logic;
SIGNAL \core1|rf|RF~1865feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3404_combout\ : std_logic;
SIGNAL \core1|rf|RF~3460_combout\ : std_logic;
SIGNAL \core1|rf|RF~1865_q\ : std_logic;
SIGNAL \core1|rf|RF~3408_combout\ : std_logic;
SIGNAL \core1|rf|RF~3468_combout\ : std_logic;
SIGNAL \core1|rf|RF~1609_q\ : std_logic;
SIGNAL \core1|rf|RF~2461_combout\ : std_logic;
SIGNAL \core1|rf|RF~2462_combout\ : std_logic;
SIGNAL \core1|rf|RF~1673feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3414_combout\ : std_logic;
SIGNAL \core1|rf|RF~3466_combout\ : std_logic;
SIGNAL \core1|rf|RF~1673_q\ : std_logic;
SIGNAL \core1|rf|RF~3418_combout\ : std_logic;
SIGNAL \core1|rf|RF~3474_combout\ : std_logic;
SIGNAL \core1|rf|RF~1929_q\ : std_logic;
SIGNAL \core1|rf|RF~1801feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3412_combout\ : std_logic;
SIGNAL \core1|rf|RF~3462_combout\ : std_logic;
SIGNAL \core1|rf|RF~1801_q\ : std_logic;
SIGNAL \core1|rf|RF~3416_combout\ : std_logic;
SIGNAL \core1|rf|RF~3470_combout\ : std_logic;
SIGNAL \core1|rf|RF~1545_q\ : std_logic;
SIGNAL \core1|rf|RF~2465_combout\ : std_logic;
SIGNAL \core1|rf|RF~2466_combout\ : std_logic;
SIGNAL \core1|rf|RF~1833feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3398_combout\ : std_logic;
SIGNAL \core1|rf|RF~3461_combout\ : std_logic;
SIGNAL \core1|rf|RF~1833_q\ : std_logic;
SIGNAL \core1|rf|RF~3402_combout\ : std_logic;
SIGNAL \core1|rf|RF~3472_combout\ : std_logic;
SIGNAL \core1|rf|RF~1961_q\ : std_logic;
SIGNAL \core1|rf|RF~1705feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3396_combout\ : std_logic;
SIGNAL \core1|rf|RF~3464_combout\ : std_logic;
SIGNAL \core1|rf|RF~1705_q\ : std_logic;
SIGNAL \core1|rf|RF~3400_combout\ : std_logic;
SIGNAL \core1|rf|RF~3469_combout\ : std_logic;
SIGNAL \core1|rf|RF~1577_q\ : std_logic;
SIGNAL \core1|rf|RF~2463_combout\ : std_logic;
SIGNAL \core1|rf|RF~2464_combout\ : std_logic;
SIGNAL \core1|rf|RF~2467_combout\ : std_logic;
SIGNAL \core1|rf|RF~2470_combout\ : std_logic;
SIGNAL \core1|rf|RF~1001feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3443_combout\ : std_logic;
SIGNAL \core1|rf|RF~1001_q\ : std_logic;
SIGNAL \core1|rf|RF~873feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3435_combout\ : std_logic;
SIGNAL \core1|rf|RF~873_q\ : std_logic;
SIGNAL \core1|rf|RF~3439_combout\ : std_logic;
SIGNAL \core1|rf|RF~617_q\ : std_logic;
SIGNAL \core1|rf|RF~2437_combout\ : std_logic;
SIGNAL \core1|rf|RF~3431_combout\ : std_logic;
SIGNAL \core1|rf|RF~745_q\ : std_logic;
SIGNAL \core1|rf|RF~2438_combout\ : std_logic;
SIGNAL \core1|rf|RF~841feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3433_combout\ : std_logic;
SIGNAL \core1|rf|RF~841_q\ : std_logic;
SIGNAL \core1|rf|RF~3437_combout\ : std_logic;
SIGNAL \core1|rf|RF~585_q\ : std_logic;
SIGNAL \core1|rf|RF~713feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3428_combout\ : std_logic;
SIGNAL \core1|rf|RF~713_q\ : std_logic;
SIGNAL \core1|rf|RF~2432_combout\ : std_logic;
SIGNAL \core1|rf|RF~3440_combout\ : std_logic;
SIGNAL \core1|rf|RF~969_q\ : std_logic;
SIGNAL \core1|rf|RF~2433_combout\ : std_logic;
SIGNAL \core1|rf|RF~777feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3434_combout\ : std_logic;
SIGNAL \core1|rf|RF~777_q\ : std_logic;
SIGNAL \core1|rf|RF~3442_combout\ : std_logic;
SIGNAL \core1|rf|RF~905_q\ : std_logic;
SIGNAL \core1|rf|RF~649feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3430_combout\ : std_logic;
SIGNAL \core1|rf|RF~649_q\ : std_logic;
SIGNAL \core1|rf|RF~3438_combout\ : std_logic;
SIGNAL \core1|rf|RF~521_q\ : std_logic;
SIGNAL \core1|rf|RF~2434_combout\ : std_logic;
SIGNAL \core1|rf|RF~2435_combout\ : std_logic;
SIGNAL \core1|rf|RF~2436_combout\ : std_logic;
SIGNAL \core1|rf|RF~937feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3441_combout\ : std_logic;
SIGNAL \core1|rf|RF~937_q\ : std_logic;
SIGNAL \core1|rf|RF~3429_combout\ : std_logic;
SIGNAL \core1|rf|RF~681_q\ : std_logic;
SIGNAL \core1|rf|RF~3436_combout\ : std_logic;
SIGNAL \core1|rf|RF~553_q\ : std_logic;
SIGNAL \core1|rf|RF~809feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3432_combout\ : std_logic;
SIGNAL \core1|rf|RF~809_q\ : std_logic;
SIGNAL \core1|rf|RF~2430_combout\ : std_logic;
SIGNAL \core1|rf|RF~2431_combout\ : std_logic;
SIGNAL \core1|rf|RF~2439_combout\ : std_logic;
SIGNAL \core1|rf|RF~233feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3451_combout\ : std_logic;
SIGNAL \core1|rf|RF~233_q\ : std_logic;
SIGNAL \core1|rf|RF~489feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3459_combout\ : std_logic;
SIGNAL \core1|rf|RF~489_q\ : std_logic;
SIGNAL \core1|rf|RF~361feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3447_combout\ : std_logic;
SIGNAL \core1|rf|RF~361_q\ : std_logic;
SIGNAL \core1|rf|RF~3455_combout\ : std_logic;
SIGNAL \core1|rf|RF~105_q\ : std_logic;
SIGNAL \core1|rf|RF~2457_combout\ : std_logic;
SIGNAL \core1|rf|RF~2458_combout\ : std_logic;
SIGNAL \core1|rf|RF~457feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3456_combout\ : std_logic;
SIGNAL \core1|rf|RF~457_q\ : std_logic;
SIGNAL \core1|rf|RF~201feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3448_combout\ : std_logic;
SIGNAL \core1|rf|RF~201_q\ : std_logic;
SIGNAL \core1|rf|RF~3453_combout\ : std_logic;
SIGNAL \core1|rf|RF~73_q\ : std_logic;
SIGNAL \core1|rf|RF~2450_combout\ : std_logic;
SIGNAL \core1|rf|RF~3445_combout\ : std_logic;
SIGNAL \core1|rf|RF~329_q\ : std_logic;
SIGNAL \core1|rf|RF~2451_combout\ : std_logic;
SIGNAL \core1|rf|RF~169feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3449_combout\ : std_logic;
SIGNAL \core1|rf|RF~169_q\ : std_logic;
SIGNAL \core1|rf|RF~3457_combout\ : std_logic;
SIGNAL \core1|rf|RF~425_q\ : std_logic;
SIGNAL \core1|rf|RF~297feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3444_combout\ : std_logic;
SIGNAL \core1|rf|RF~297_q\ : std_logic;
SIGNAL \core1|rf|RF~3452_combout\ : std_logic;
SIGNAL \core1|rf|RF~41_q\ : std_logic;
SIGNAL \core1|rf|RF~2452_combout\ : std_logic;
SIGNAL \core1|rf|RF~2453_combout\ : std_logic;
SIGNAL \core1|rf|RF~265feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3446_combout\ : std_logic;
SIGNAL \core1|rf|RF~265_q\ : std_logic;
SIGNAL \core1|rf|RF~3458_combout\ : std_logic;
SIGNAL \core1|rf|RF~393_q\ : std_logic;
SIGNAL \core1|rf|RF~137feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3450_combout\ : std_logic;
SIGNAL \core1|rf|RF~137_q\ : std_logic;
SIGNAL \core1|rf|RF~3454_combout\ : std_logic;
SIGNAL \core1|rf|RF~9_q\ : std_logic;
SIGNAL \core1|rf|RF~2454_combout\ : std_logic;
SIGNAL \core1|rf|RF~2455_combout\ : std_logic;
SIGNAL \core1|rf|RF~2456_combout\ : std_logic;
SIGNAL \core1|rf|RF~2459_combout\ : std_logic;
SIGNAL \core1|rf|RF~1449feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3403_combout\ : std_logic;
SIGNAL \core1|rf|RF~1449_q\ : std_logic;
SIGNAL \core1|rf|RF~3427_combout\ : std_logic;
SIGNAL \core1|rf|RF~1513_q\ : std_logic;
SIGNAL \core1|rf|RF~1481feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3411_combout\ : std_logic;
SIGNAL \core1|rf|RF~1481_q\ : std_logic;
SIGNAL \core1|rf|RF~3419_combout\ : std_logic;
SIGNAL \core1|rf|RF~1417_q\ : std_logic;
SIGNAL \core1|rf|RF~2447_combout\ : std_logic;
SIGNAL \core1|rf|RF~2448_combout\ : std_logic;
SIGNAL \core1|rf|RF~1385feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3423_combout\ : std_logic;
SIGNAL \core1|rf|RF~1385_q\ : std_logic;
SIGNAL \core1|rf|RF~3405_combout\ : std_logic;
SIGNAL \core1|rf|RF~1353_q\ : std_logic;
SIGNAL \core1|rf|RF~1321feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3399_combout\ : std_logic;
SIGNAL \core1|rf|RF~1321_q\ : std_logic;
SIGNAL \core1|rf|RF~3413_combout\ : std_logic;
SIGNAL \core1|rf|RF~1289_q\ : std_logic;
SIGNAL \core1|rf|RF~2440_combout\ : std_logic;
SIGNAL \core1|rf|RF~2441_combout\ : std_logic;
SIGNAL \core1|rf|RF~1097feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3409_combout\ : std_logic;
SIGNAL \core1|rf|RF~1097_q\ : std_logic;
SIGNAL \core1|rf|RF~3425_combout\ : std_logic;
SIGNAL \core1|rf|RF~1129_q\ : std_logic;
SIGNAL \core1|rf|RF~1065feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3401_combout\ : std_logic;
SIGNAL \core1|rf|RF~1065_q\ : std_logic;
SIGNAL \core1|rf|RF~3417_combout\ : std_logic;
SIGNAL \core1|rf|RF~1033_q\ : std_logic;
SIGNAL \core1|rf|RF~2444_combout\ : std_logic;
SIGNAL \core1|rf|RF~2445_combout\ : std_logic;
SIGNAL \core1|rf|RF~1193feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3397_combout\ : std_logic;
SIGNAL \core1|rf|RF~1193_q\ : std_logic;
SIGNAL \core1|rf|RF~3421_combout\ : std_logic;
SIGNAL \core1|rf|RF~1257_q\ : std_logic;
SIGNAL \core1|rf|RF~1225feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~3407_combout\ : std_logic;
SIGNAL \core1|rf|RF~1225_q\ : std_logic;
SIGNAL \core1|rf|RF~3415_combout\ : std_logic;
SIGNAL \core1|rf|RF~1161_q\ : std_logic;
SIGNAL \core1|rf|RF~2442_combout\ : std_logic;
SIGNAL \core1|rf|RF~2443_combout\ : std_logic;
SIGNAL \core1|rf|RF~2446_combout\ : std_logic;
SIGNAL \core1|rf|RF~2449_combout\ : std_logic;
SIGNAL \core1|rf|RF~2460_combout\ : std_logic;
SIGNAL \core1|rf|RF~2471_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[9]~9_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2050_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~5_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2048_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2049_combout\ : std_logic;
SIGNAL \core1|rf|RF~2051_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \from_mem_flat_i[3]~input_o\ : std_logic;
SIGNAL \core1|Add2~2_combout\ : std_logic;
SIGNAL \core1|always2~0_combout\ : std_logic;
SIGNAL \core1|always2~1_combout\ : std_logic;
SIGNAL \core1|Add2~4_combout\ : std_logic;
SIGNAL \from_mem_flat_i[4]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~2018_q\ : std_logic;
SIGNAL \core1|rf|RF~1986_q\ : std_logic;
SIGNAL \core1|rf|RF~1954feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1954_q\ : std_logic;
SIGNAL \core1|rf|RF~1922_q\ : std_logic;
SIGNAL \core1|rf|RF~2174_combout\ : std_logic;
SIGNAL \core1|rf|RF~2175_combout\ : std_logic;
SIGNAL \core1|rf|RF~994feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~994_q\ : std_logic;
SIGNAL \core1|rf|RF~962_q\ : std_logic;
SIGNAL \core1|rf|RF~930feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~930_q\ : std_logic;
SIGNAL \core1|rf|RF~898_q\ : std_logic;
SIGNAL \core1|rf|RF~2167_combout\ : std_logic;
SIGNAL \core1|rf|RF~2168_combout\ : std_logic;
SIGNAL \core1|rf|RF~1442feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1442_q\ : std_logic;
SIGNAL \core1|rf|RF~1506_q\ : std_logic;
SIGNAL \core1|rf|RF~1410_q\ : std_logic;
SIGNAL \core1|rf|RF~1474feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1474_q\ : std_logic;
SIGNAL \core1|rf|RF~2169_combout\ : std_logic;
SIGNAL \core1|rf|RF~2170_combout\ : std_logic;
SIGNAL \core1|rf|RF~386_q\ : std_logic;
SIGNAL \core1|rf|RF~450feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~450_q\ : std_logic;
SIGNAL \core1|rf|RF~2171_combout\ : std_logic;
SIGNAL \core1|rf|RF~482_q\ : std_logic;
SIGNAL \core1|rf|RF~418feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~418_q\ : std_logic;
SIGNAL \core1|rf|RF~2172_combout\ : std_logic;
SIGNAL \core1|rf|RF~2173_combout\ : std_logic;
SIGNAL \core1|rf|RF~2176_combout\ : std_logic;
SIGNAL \core1|rf|RF~1858feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1858_q\ : std_logic;
SIGNAL \core1|rf|RF~834_q\ : std_logic;
SIGNAL \core1|rf|RF~322_q\ : std_logic;
SIGNAL \core1|rf|RF~1346feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1346_q\ : std_logic;
SIGNAL \core1|rf|RF~2136_combout\ : std_logic;
SIGNAL \core1|rf|RF~2137_combout\ : std_logic;
SIGNAL \core1|rf|RF~290_q\ : std_logic;
SIGNAL \core1|rf|RF~802feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~802_q\ : std_logic;
SIGNAL \core1|rf|RF~2138_combout\ : std_logic;
SIGNAL \core1|rf|RF~1314feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1314_q\ : std_logic;
SIGNAL \core1|rf|RF~1826_q\ : std_logic;
SIGNAL \core1|rf|RF~2139_combout\ : std_logic;
SIGNAL \core1|rf|RF~258_q\ : std_logic;
SIGNAL \core1|rf|RF~1282feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1282_q\ : std_logic;
SIGNAL \core1|rf|RF~2140_combout\ : std_logic;
SIGNAL \core1|rf|RF~770feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~770_q\ : std_logic;
SIGNAL \core1|rf|RF~1794_q\ : std_logic;
SIGNAL \core1|rf|RF~2141_combout\ : std_logic;
SIGNAL \core1|rf|RF~2142_combout\ : std_logic;
SIGNAL \core1|rf|RF~1890feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1890_q\ : std_logic;
SIGNAL \core1|rf|RF~1378_q\ : std_logic;
SIGNAL \core1|rf|RF~354_q\ : std_logic;
SIGNAL \core1|rf|RF~866feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~866_q\ : std_logic;
SIGNAL \core1|rf|RF~2143_combout\ : std_logic;
SIGNAL \core1|rf|RF~2144_combout\ : std_logic;
SIGNAL \core1|rf|RF~2145_combout\ : std_logic;
SIGNAL \core1|rf|RF~1250feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1250_q\ : std_logic;
SIGNAL \core1|rf|RF~1218_q\ : std_logic;
SIGNAL \core1|rf|RF~1186feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1186_q\ : std_logic;
SIGNAL \core1|rf|RF~1154_q\ : std_logic;
SIGNAL \core1|rf|RF~2146_combout\ : std_logic;
SIGNAL \core1|rf|RF~2147_combout\ : std_logic;
SIGNAL \core1|rf|RF~1730feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1730_q\ : std_logic;
SIGNAL \core1|rf|RF~1666_q\ : std_logic;
SIGNAL \core1|rf|RF~2153_combout\ : std_logic;
SIGNAL \core1|rf|RF~1698feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1698_q\ : std_logic;
SIGNAL \core1|rf|RF~1762_q\ : std_logic;
SIGNAL \core1|rf|RF~2154_combout\ : std_logic;
SIGNAL \core1|rf|RF~674feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~674_q\ : std_logic;
SIGNAL \core1|rf|RF~738_q\ : std_logic;
SIGNAL \core1|rf|RF~706feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~706_q\ : std_logic;
SIGNAL \core1|rf|RF~642_q\ : std_logic;
SIGNAL \core1|rf|RF~2148_combout\ : std_logic;
SIGNAL \core1|rf|RF~2149_combout\ : std_logic;
SIGNAL \core1|rf|RF~194feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~194_q\ : std_logic;
SIGNAL \core1|rf|RF~226_q\ : std_logic;
SIGNAL \core1|rf|RF~162feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~162_q\ : std_logic;
SIGNAL \core1|rf|RF~130_q\ : std_logic;
SIGNAL \core1|rf|RF~2150_combout\ : std_logic;
SIGNAL \core1|rf|RF~2151_combout\ : std_logic;
SIGNAL \core1|rf|RF~2152_combout\ : std_logic;
SIGNAL \core1|rf|RF~2155_combout\ : std_logic;
SIGNAL \core1|rf|RF~1570feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1570_q\ : std_logic;
SIGNAL \core1|rf|RF~1602feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1602_q\ : std_logic;
SIGNAL \core1|rf|RF~1538_q\ : std_logic;
SIGNAL \core1|rf|RF~2163_combout\ : std_logic;
SIGNAL \core1|rf|RF~1634_q\ : std_logic;
SIGNAL \core1|rf|RF~2164_combout\ : std_logic;
SIGNAL \core1|rf|RF~610feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~610_q\ : std_logic;
SIGNAL \core1|rf|RF~546_q\ : std_logic;
SIGNAL \core1|rf|RF~578feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~578_q\ : std_logic;
SIGNAL \core1|rf|RF~514_q\ : std_logic;
SIGNAL \core1|rf|RF~2156_combout\ : std_logic;
SIGNAL \core1|rf|RF~2157_combout\ : std_logic;
SIGNAL \core1|rf|RF~1090feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1090_q\ : std_logic;
SIGNAL \core1|rf|RF~1122_q\ : std_logic;
SIGNAL \core1|rf|RF~1058feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1058_q\ : std_logic;
SIGNAL \core1|rf|RF~1026_q\ : std_logic;
SIGNAL \core1|rf|RF~2158_combout\ : std_logic;
SIGNAL \core1|rf|RF~2159_combout\ : std_logic;
SIGNAL \core1|rf|RF~66feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~66_q\ : std_logic;
SIGNAL \core1|rf|RF~98_q\ : std_logic;
SIGNAL \core1|rf|RF~34feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~34_q\ : std_logic;
SIGNAL \core1|rf|RF~2_q\ : std_logic;
SIGNAL \core1|rf|RF~2160_combout\ : std_logic;
SIGNAL \core1|rf|RF~2161_combout\ : std_logic;
SIGNAL \core1|rf|RF~2162_combout\ : std_logic;
SIGNAL \core1|rf|RF~2165_combout\ : std_logic;
SIGNAL \core1|rf|RF~2166_combout\ : std_logic;
SIGNAL \core1|rf|RF~2177_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[2]~2_combout\ : std_logic;
SIGNAL \from_mem_flat_i[5]~input_o\ : std_logic;
SIGNAL \core1|Add2~6_combout\ : std_logic;
SIGNAL \core1|rf|RF~739feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~739_q\ : std_logic;
SIGNAL \core1|rf|RF~611_q\ : std_logic;
SIGNAL \core1|rf|RF~2185_combout\ : std_logic;
SIGNAL \core1|rf|RF~867_q\ : std_logic;
SIGNAL \core1|rf|RF~995feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~995_q\ : std_logic;
SIGNAL \core1|rf|RF~2186_combout\ : std_logic;
SIGNAL \core1|rf|RF~963feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~963_q\ : std_logic;
SIGNAL \core1|rf|RF~707_q\ : std_logic;
SIGNAL \core1|rf|RF~835feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~835_q\ : std_logic;
SIGNAL \core1|rf|RF~579_q\ : std_logic;
SIGNAL \core1|rf|RF~2178_combout\ : std_logic;
SIGNAL \core1|rf|RF~2179_combout\ : std_logic;
SIGNAL \core1|rf|RF~675feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~675_q\ : std_logic;
SIGNAL \core1|rf|RF~547_q\ : std_logic;
SIGNAL \core1|rf|RF~2180_combout\ : std_logic;
SIGNAL \core1|rf|RF~931_q\ : std_logic;
SIGNAL \core1|rf|RF~803feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~803_q\ : std_logic;
SIGNAL \core1|rf|RF~2181_combout\ : std_logic;
SIGNAL \core1|rf|RF~643feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~643_q\ : std_logic;
SIGNAL \core1|rf|RF~899_q\ : std_logic;
SIGNAL \core1|rf|RF~515_q\ : std_logic;
SIGNAL \core1|rf|RF~771feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~771_q\ : std_logic;
SIGNAL \core1|rf|RF~2182_combout\ : std_logic;
SIGNAL \core1|rf|RF~2183_combout\ : std_logic;
SIGNAL \core1|rf|RF~2184_combout\ : std_logic;
SIGNAL \core1|rf|RF~2187_combout\ : std_logic;
SIGNAL \core1|rf|RF~1251feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1251_q\ : std_logic;
SIGNAL \core1|rf|RF~1123_q\ : std_logic;
SIGNAL \core1|rf|RF~2195_combout\ : std_logic;
SIGNAL \core1|rf|RF~1379feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1379_q\ : std_logic;
SIGNAL \core1|rf|RF~1507_q\ : std_logic;
SIGNAL \core1|rf|RF~2196_combout\ : std_logic;
SIGNAL \core1|rf|RF~1443feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1443_q\ : std_logic;
SIGNAL \core1|rf|RF~1315_q\ : std_logic;
SIGNAL \core1|rf|RF~1187feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1187_q\ : std_logic;
SIGNAL \core1|rf|RF~1059_q\ : std_logic;
SIGNAL \core1|rf|RF~2188_combout\ : std_logic;
SIGNAL \core1|rf|RF~2189_combout\ : std_logic;
SIGNAL \core1|rf|RF~1219feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1219_q\ : std_logic;
SIGNAL \core1|rf|RF~1475_q\ : std_logic;
SIGNAL \core1|rf|RF~1347feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1347_q\ : std_logic;
SIGNAL \core1|rf|RF~1091_q\ : std_logic;
SIGNAL \core1|rf|RF~2190_combout\ : std_logic;
SIGNAL \core1|rf|RF~2191_combout\ : std_logic;
SIGNAL \core1|rf|RF~1155feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1155_q\ : std_logic;
SIGNAL \core1|rf|RF~1411feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1411_q\ : std_logic;
SIGNAL \core1|rf|RF~1027_q\ : std_logic;
SIGNAL \core1|rf|RF~1283feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1283_q\ : std_logic;
SIGNAL \core1|rf|RF~2192_combout\ : std_logic;
SIGNAL \core1|rf|RF~2193_combout\ : std_logic;
SIGNAL \core1|rf|RF~2194_combout\ : std_logic;
SIGNAL \core1|rf|RF~2197_combout\ : std_logic;
SIGNAL \core1|rf|RF~419feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~419_q\ : std_logic;
SIGNAL \core1|rf|RF~291_q\ : std_logic;
SIGNAL \core1|rf|RF~163feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~163_q\ : std_logic;
SIGNAL \core1|rf|RF~35_q\ : std_logic;
SIGNAL \core1|rf|RF~2198_combout\ : std_logic;
SIGNAL \core1|rf|RF~2199_combout\ : std_logic;
SIGNAL \core1|rf|RF~99_q\ : std_logic;
SIGNAL \core1|rf|RF~227feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~227_q\ : std_logic;
SIGNAL \core1|rf|RF~2205_combout\ : std_logic;
SIGNAL \core1|rf|RF~355feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~355_q\ : std_logic;
SIGNAL \core1|rf|RF~483_q\ : std_logic;
SIGNAL \core1|rf|RF~2206_combout\ : std_logic;
SIGNAL \core1|rf|RF~131feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~131_q\ : std_logic;
SIGNAL \core1|rf|RF~387_q\ : std_logic;
SIGNAL \core1|rf|RF~259feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~259_q\ : std_logic;
SIGNAL \core1|rf|RF~3_q\ : std_logic;
SIGNAL \core1|rf|RF~2202_combout\ : std_logic;
SIGNAL \core1|rf|RF~2203_combout\ : std_logic;
SIGNAL \core1|rf|RF~195feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~195_q\ : std_logic;
SIGNAL \core1|rf|RF~451_q\ : std_logic;
SIGNAL \core1|rf|RF~323feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~323_q\ : std_logic;
SIGNAL \core1|rf|RF~67_q\ : std_logic;
SIGNAL \core1|rf|RF~2200_combout\ : std_logic;
SIGNAL \core1|rf|RF~2201_combout\ : std_logic;
SIGNAL \core1|rf|RF~2204_combout\ : std_logic;
SIGNAL \core1|rf|RF~2207_combout\ : std_logic;
SIGNAL \core1|rf|RF~2208_combout\ : std_logic;
SIGNAL \core1|rf|RF~1603_q\ : std_logic;
SIGNAL \core1|rf|RF~1859feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1859_q\ : std_logic;
SIGNAL \core1|rf|RF~2209_combout\ : std_logic;
SIGNAL \core1|rf|RF~1987feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1987_q\ : std_logic;
SIGNAL \core1|rf|RF~1731_q\ : std_logic;
SIGNAL \core1|rf|RF~2210_combout\ : std_logic;
SIGNAL \core1|rf|RF~2019_q\ : std_logic;
SIGNAL \core1|rf|RF~1891_q\ : std_logic;
SIGNAL \core1|rf|RF~1763feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1763_q\ : std_logic;
SIGNAL \core1|rf|RF~1635_q\ : std_logic;
SIGNAL \core1|rf|RF~2216_combout\ : std_logic;
SIGNAL \core1|rf|RF~2217_combout\ : std_logic;
SIGNAL \core1|rf|RF~1827feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1827_q\ : std_logic;
SIGNAL \core1|rf|RF~1955_q\ : std_logic;
SIGNAL \core1|rf|RF~1699feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1699_q\ : std_logic;
SIGNAL \core1|rf|RF~1571_q\ : std_logic;
SIGNAL \core1|rf|RF~2211_combout\ : std_logic;
SIGNAL \core1|rf|RF~2212_combout\ : std_logic;
SIGNAL \core1|rf|RF~1667feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1667_q\ : std_logic;
SIGNAL \core1|rf|RF~1923_q\ : std_logic;
SIGNAL \core1|rf|RF~1795feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1795_q\ : std_logic;
SIGNAL \core1|rf|RF~1539_q\ : std_logic;
SIGNAL \core1|rf|RF~2213_combout\ : std_logic;
SIGNAL \core1|rf|RF~2214_combout\ : std_logic;
SIGNAL \core1|rf|RF~2215_combout\ : std_logic;
SIGNAL \core1|rf|RF~2218_combout\ : std_logic;
SIGNAL \core1|rf|RF~2219_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[3]~3_combout\ : std_logic;
SIGNAL \core1|Add2~8_combout\ : std_logic;
SIGNAL \from_mem_flat_i[6]~input_o\ : std_logic;
SIGNAL \core1|alu_1|WideNor11~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~28_combout\ : std_logic;
SIGNAL \from_mem_flat_i[23]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[7]~input_o\ : std_logic;
SIGNAL \core1|Add2~10_combout\ : std_logic;
SIGNAL \from_mem_flat_i[9]~input_o\ : std_logic;
SIGNAL \core1|Add2~14_combout\ : std_logic;
SIGNAL \core1|rf|RF~1671feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1671_q\ : std_logic;
SIGNAL \core1|rf|RF~647_q\ : std_logic;
SIGNAL \core1|rf|RF~1159feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1159_q\ : std_logic;
SIGNAL \core1|rf|RF~135_q\ : std_logic;
SIGNAL \core1|rf|RF~2366_combout\ : std_logic;
SIGNAL \core1|rf|RF~2367_combout\ : std_logic;
SIGNAL \core1|rf|RF~903feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~903_q\ : std_logic;
SIGNAL \core1|rf|RF~1927_q\ : std_logic;
SIGNAL \core1|rf|RF~1415feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1415_q\ : std_logic;
SIGNAL \core1|rf|RF~391_q\ : std_logic;
SIGNAL \core1|rf|RF~2373_combout\ : std_logic;
SIGNAL \core1|rf|RF~2374_combout\ : std_logic;
SIGNAL \core1|rf|RF~1287feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1287_q\ : std_logic;
SIGNAL \core1|rf|RF~1799_q\ : std_logic;
SIGNAL \core1|rf|RF~263_q\ : std_logic;
SIGNAL \core1|rf|RF~775feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~775_q\ : std_logic;
SIGNAL \core1|rf|RF~2368_combout\ : std_logic;
SIGNAL \core1|rf|RF~2369_combout\ : std_logic;
SIGNAL \core1|rf|RF~1031feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1031_q\ : std_logic;
SIGNAL \core1|rf|RF~1543_q\ : std_logic;
SIGNAL \core1|rf|RF~519feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~519_q\ : std_logic;
SIGNAL \core1|rf|RF~7_q\ : std_logic;
SIGNAL \core1|rf|RF~2370_combout\ : std_logic;
SIGNAL \core1|rf|RF~2371_combout\ : std_logic;
SIGNAL \core1|rf|RF~2372_combout\ : std_logic;
SIGNAL \core1|rf|RF~2375_combout\ : std_logic;
SIGNAL \core1|rf|RF~1831feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1831_q\ : std_logic;
SIGNAL \core1|rf|RF~1319_q\ : std_logic;
SIGNAL \core1|rf|RF~295_q\ : std_logic;
SIGNAL \core1|rf|RF~807feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~807_q\ : std_logic;
SIGNAL \core1|rf|RF~2356_combout\ : std_logic;
SIGNAL \core1|rf|RF~2357_combout\ : std_logic;
SIGNAL \core1|rf|RF~679feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~679_q\ : std_logic;
SIGNAL \core1|rf|RF~1703_q\ : std_logic;
SIGNAL \core1|rf|RF~1191feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1191_q\ : std_logic;
SIGNAL \core1|rf|RF~167_q\ : std_logic;
SIGNAL \core1|rf|RF~2358_combout\ : std_logic;
SIGNAL \core1|rf|RF~2359_combout\ : std_logic;
SIGNAL \core1|rf|RF~1063feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1063_q\ : std_logic;
SIGNAL \core1|rf|RF~1575_q\ : std_logic;
SIGNAL \core1|rf|RF~39_q\ : std_logic;
SIGNAL \core1|rf|RF~551feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~551_q\ : std_logic;
SIGNAL \core1|rf|RF~2360_combout\ : std_logic;
SIGNAL \core1|rf|RF~2361_combout\ : std_logic;
SIGNAL \core1|rf|RF~2362_combout\ : std_logic;
SIGNAL \core1|rf|RF~935feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~935_q\ : std_logic;
SIGNAL \core1|rf|RF~1959_q\ : std_logic;
SIGNAL \core1|rf|RF~1447feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1447_q\ : std_logic;
SIGNAL \core1|rf|RF~423_q\ : std_logic;
SIGNAL \core1|rf|RF~2363_combout\ : std_logic;
SIGNAL \core1|rf|RF~2364_combout\ : std_logic;
SIGNAL \core1|rf|RF~2365_combout\ : std_logic;
SIGNAL \core1|rf|RF~2376_combout\ : std_logic;
SIGNAL \core1|rf|RF~1479feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1479_q\ : std_logic;
SIGNAL \core1|rf|RF~455_q\ : std_logic;
SIGNAL \core1|rf|RF~2353_combout\ : std_logic;
SIGNAL \core1|rf|RF~1991feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1991_q\ : std_logic;
SIGNAL \core1|rf|RF~967_q\ : std_logic;
SIGNAL \core1|rf|RF~2354_combout\ : std_logic;
SIGNAL \core1|rf|RF~1351feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1351_q\ : std_logic;
SIGNAL \core1|rf|RF~1863_q\ : std_logic;
SIGNAL \core1|rf|RF~839feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~839_q\ : std_logic;
SIGNAL \core1|rf|RF~327_q\ : std_logic;
SIGNAL \core1|rf|RF~2348_combout\ : std_logic;
SIGNAL \core1|rf|RF~2349_combout\ : std_logic;
SIGNAL \core1|rf|RF~71_q\ : std_logic;
SIGNAL \core1|rf|RF~583feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~583_q\ : std_logic;
SIGNAL \core1|rf|RF~2350_combout\ : std_logic;
SIGNAL \core1|rf|RF~1095feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1095_q\ : std_logic;
SIGNAL \core1|rf|RF~1607_q\ : std_logic;
SIGNAL \core1|rf|RF~2351_combout\ : std_logic;
SIGNAL \core1|rf|RF~2352_combout\ : std_logic;
SIGNAL \core1|rf|RF~1735feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1735_q\ : std_logic;
SIGNAL \core1|rf|RF~711_q\ : std_logic;
SIGNAL \core1|rf|RF~1223feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1223_q\ : std_logic;
SIGNAL \core1|rf|RF~199_q\ : std_logic;
SIGNAL \core1|rf|RF~2346_combout\ : std_logic;
SIGNAL \core1|rf|RF~2347_combout\ : std_logic;
SIGNAL \core1|rf|RF~2355_combout\ : std_logic;
SIGNAL \core1|rf|RF~1127_q\ : std_logic;
SIGNAL \core1|rf|RF~1255feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1255_q\ : std_logic;
SIGNAL \core1|rf|RF~2377_combout\ : std_logic;
SIGNAL \core1|rf|RF~1511feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1511_q\ : std_logic;
SIGNAL \core1|rf|RF~1383_q\ : std_logic;
SIGNAL \core1|rf|RF~2378_combout\ : std_logic;
SIGNAL \core1|rf|RF~2023_q\ : std_logic;
SIGNAL \core1|rf|RF~1767_q\ : std_logic;
SIGNAL \core1|rf|RF~1895feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1895_q\ : std_logic;
SIGNAL \core1|rf|RF~1639_q\ : std_logic;
SIGNAL \core1|rf|RF~2384_combout\ : std_logic;
SIGNAL \core1|rf|RF~2385_combout\ : std_logic;
SIGNAL \core1|rf|RF~743feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~743_q\ : std_logic;
SIGNAL \core1|rf|RF~999_q\ : std_logic;
SIGNAL \core1|rf|RF~871feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~871_q\ : std_logic;
SIGNAL \core1|rf|RF~615_q\ : std_logic;
SIGNAL \core1|rf|RF~2379_combout\ : std_logic;
SIGNAL \core1|rf|RF~2380_combout\ : std_logic;
SIGNAL \core1|rf|RF~359feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~359_q\ : std_logic;
SIGNAL \core1|rf|RF~487_q\ : std_logic;
SIGNAL \core1|rf|RF~231feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~231_q\ : std_logic;
SIGNAL \core1|rf|RF~103_q\ : std_logic;
SIGNAL \core1|rf|RF~2381_combout\ : std_logic;
SIGNAL \core1|rf|RF~2382_combout\ : std_logic;
SIGNAL \core1|rf|RF~2383_combout\ : std_logic;
SIGNAL \core1|rf|RF~2386_combout\ : std_logic;
SIGNAL \core1|rf|RF~2387_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[7]~7_combout\ : std_logic;
SIGNAL \core1|rf|RF~1830feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1830_q\ : std_logic;
SIGNAL \core1|rf|RF~1702feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1702_q\ : std_logic;
SIGNAL \core1|rf|RF~1574_q\ : std_logic;
SIGNAL \core1|rf|RF~2337_combout\ : std_logic;
SIGNAL \core1|rf|RF~1958_q\ : std_logic;
SIGNAL \core1|rf|RF~2338_combout\ : std_logic;
SIGNAL \core1|rf|RF~1798feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1798_q\ : std_logic;
SIGNAL \core1|rf|RF~1542_q\ : std_logic;
SIGNAL \core1|rf|RF~2339_combout\ : std_logic;
SIGNAL \core1|rf|RF~1926_q\ : std_logic;
SIGNAL \core1|rf|RF~1670feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1670_q\ : std_logic;
SIGNAL \core1|rf|RF~2340_combout\ : std_logic;
SIGNAL \core1|rf|RF~2341_combout\ : std_logic;
SIGNAL \core1|rf|RF~1638_q\ : std_logic;
SIGNAL \core1|rf|RF~1766feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1766_q\ : std_logic;
SIGNAL \core1|rf|RF~2342_combout\ : std_logic;
SIGNAL \core1|rf|RF~1894_q\ : std_logic;
SIGNAL \core1|rf|RF~2022_q\ : std_logic;
SIGNAL \core1|rf|RF~2343_combout\ : std_logic;
SIGNAL \core1|rf|RF~1606_q\ : std_logic;
SIGNAL \core1|rf|RF~1862feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1862_q\ : std_logic;
SIGNAL \core1|rf|RF~2335_combout\ : std_logic;
SIGNAL \core1|rf|RF~1734_q\ : std_logic;
SIGNAL \core1|rf|RF~1990feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1990_q\ : std_logic;
SIGNAL \core1|rf|RF~2336_combout\ : std_logic;
SIGNAL \core1|rf|RF~2344_combout\ : std_logic;
SIGNAL \core1|rf|RF~1510feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1510_q\ : std_logic;
SIGNAL \core1|rf|RF~1414_q\ : std_logic;
SIGNAL \core1|rf|RF~1478feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1478_q\ : std_logic;
SIGNAL \core1|rf|RF~2311_combout\ : std_logic;
SIGNAL \core1|rf|RF~1446_q\ : std_logic;
SIGNAL \core1|rf|RF~2312_combout\ : std_logic;
SIGNAL \core1|rf|RF~1318feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1318_q\ : std_logic;
SIGNAL \core1|rf|RF~1286_q\ : std_logic;
SIGNAL \core1|rf|RF~2304_combout\ : std_logic;
SIGNAL \core1|rf|RF~1382feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1382_q\ : std_logic;
SIGNAL \core1|rf|RF~1350_q\ : std_logic;
SIGNAL \core1|rf|RF~2305_combout\ : std_logic;
SIGNAL \core1|rf|RF~1222feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1222_q\ : std_logic;
SIGNAL \core1|rf|RF~1158_q\ : std_logic;
SIGNAL \core1|rf|RF~2306_combout\ : std_logic;
SIGNAL \core1|rf|RF~1190feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1190_q\ : std_logic;
SIGNAL \core1|rf|RF~1254_q\ : std_logic;
SIGNAL \core1|rf|RF~2307_combout\ : std_logic;
SIGNAL \core1|rf|RF~1094feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1094_q\ : std_logic;
SIGNAL \core1|rf|RF~1126_q\ : std_logic;
SIGNAL \core1|rf|RF~1062feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1062_q\ : std_logic;
SIGNAL \core1|rf|RF~1030_q\ : std_logic;
SIGNAL \core1|rf|RF~2308_combout\ : std_logic;
SIGNAL \core1|rf|RF~2309_combout\ : std_logic;
SIGNAL \core1|rf|RF~2310_combout\ : std_logic;
SIGNAL \core1|rf|RF~2313_combout\ : std_logic;
SIGNAL \core1|rf|RF~230feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~230_q\ : std_logic;
SIGNAL \core1|rf|RF~486_q\ : std_logic;
SIGNAL \core1|rf|RF~358feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~358_q\ : std_logic;
SIGNAL \core1|rf|RF~102_q\ : std_logic;
SIGNAL \core1|rf|RF~2331_combout\ : std_logic;
SIGNAL \core1|rf|RF~2332_combout\ : std_logic;
SIGNAL \core1|rf|RF~454feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~454_q\ : std_logic;
SIGNAL \core1|rf|RF~326_q\ : std_logic;
SIGNAL \core1|rf|RF~198feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~198_q\ : std_logic;
SIGNAL \core1|rf|RF~70_q\ : std_logic;
SIGNAL \core1|rf|RF~2324_combout\ : std_logic;
SIGNAL \core1|rf|RF~2325_combout\ : std_logic;
SIGNAL \core1|rf|RF~294feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~294_q\ : std_logic;
SIGNAL \core1|rf|RF~38_q\ : std_logic;
SIGNAL \core1|rf|RF~2326_combout\ : std_logic;
SIGNAL \core1|rf|RF~422_q\ : std_logic;
SIGNAL \core1|rf|RF~166feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~166_q\ : std_logic;
SIGNAL \core1|rf|RF~2327_combout\ : std_logic;
SIGNAL \core1|rf|RF~262feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~262_q\ : std_logic;
SIGNAL \core1|rf|RF~390_q\ : std_logic;
SIGNAL \core1|rf|RF~134feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~134_q\ : std_logic;
SIGNAL \core1|rf|RF~6_q\ : std_logic;
SIGNAL \core1|rf|RF~2328_combout\ : std_logic;
SIGNAL \core1|rf|RF~2329_combout\ : std_logic;
SIGNAL \core1|rf|RF~2330_combout\ : std_logic;
SIGNAL \core1|rf|RF~2333_combout\ : std_logic;
SIGNAL \core1|rf|RF~710feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~710_q\ : std_logic;
SIGNAL \core1|rf|RF~582_q\ : std_logic;
SIGNAL \core1|rf|RF~2316_combout\ : std_logic;
SIGNAL \core1|rf|RF~966_q\ : std_logic;
SIGNAL \core1|rf|RF~838feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~838_q\ : std_logic;
SIGNAL \core1|rf|RF~2317_combout\ : std_logic;
SIGNAL \core1|rf|RF~774feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~774_q\ : std_logic;
SIGNAL \core1|rf|RF~902_q\ : std_logic;
SIGNAL \core1|rf|RF~518_q\ : std_logic;
SIGNAL \core1|rf|RF~646feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~646_q\ : std_logic;
SIGNAL \core1|rf|RF~2318_combout\ : std_logic;
SIGNAL \core1|rf|RF~2319_combout\ : std_logic;
SIGNAL \core1|rf|RF~2320_combout\ : std_logic;
SIGNAL \core1|rf|RF~742feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~742_q\ : std_logic;
SIGNAL \core1|rf|RF~998_q\ : std_logic;
SIGNAL \core1|rf|RF~614_q\ : std_logic;
SIGNAL \core1|rf|RF~870feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~870_q\ : std_logic;
SIGNAL \core1|rf|RF~2321_combout\ : std_logic;
SIGNAL \core1|rf|RF~2322_combout\ : std_logic;
SIGNAL \core1|rf|RF~934feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~934_q\ : std_logic;
SIGNAL \core1|rf|RF~678_q\ : std_logic;
SIGNAL \core1|rf|RF~806feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~806_q\ : std_logic;
SIGNAL \core1|rf|RF~550_q\ : std_logic;
SIGNAL \core1|rf|RF~2314_combout\ : std_logic;
SIGNAL \core1|rf|RF~2315_combout\ : std_logic;
SIGNAL \core1|rf|RF~2323_combout\ : std_logic;
SIGNAL \core1|rf|RF~2334_combout\ : std_logic;
SIGNAL \core1|rf|RF~2345_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[6]~6_combout\ : std_logic;
SIGNAL \core1|rf|RF~1605feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1605_q\ : std_logic;
SIGNAL \core1|rf|RF~1637_q\ : std_logic;
SIGNAL \core1|rf|RF~1573feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1573_q\ : std_logic;
SIGNAL \core1|rf|RF~1541_q\ : std_logic;
SIGNAL \core1|rf|RF~2289_combout\ : std_logic;
SIGNAL \core1|rf|RF~2290_combout\ : std_logic;
SIGNAL \core1|rf|RF~69feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~69_q\ : std_logic;
SIGNAL \core1|rf|RF~5_q\ : std_logic;
SIGNAL \core1|rf|RF~2286_combout\ : std_logic;
SIGNAL \core1|rf|RF~37feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~37_q\ : std_logic;
SIGNAL \core1|rf|RF~101_q\ : std_logic;
SIGNAL \core1|rf|RF~2287_combout\ : std_logic;
SIGNAL \core1|rf|RF~1061feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1061_q\ : std_logic;
SIGNAL \core1|rf|RF~1125_q\ : std_logic;
SIGNAL \core1|rf|RF~1093feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1093_q\ : std_logic;
SIGNAL \core1|rf|RF~1029_q\ : std_logic;
SIGNAL \core1|rf|RF~2284_combout\ : std_logic;
SIGNAL \core1|rf|RF~2285_combout\ : std_logic;
SIGNAL \core1|rf|RF~2288_combout\ : std_logic;
SIGNAL \core1|rf|RF~613_q\ : std_logic;
SIGNAL \core1|rf|RF~549feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~549_q\ : std_logic;
SIGNAL \core1|rf|RF~517_q\ : std_logic;
SIGNAL \core1|rf|RF~2282_combout\ : std_logic;
SIGNAL \core1|rf|RF~581_q\ : std_logic;
SIGNAL \core1|rf|RF~2283_combout\ : std_logic;
SIGNAL \core1|rf|RF~2291_combout\ : std_logic;
SIGNAL \core1|rf|RF~869feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~869_q\ : std_logic;
SIGNAL \core1|rf|RF~837_q\ : std_logic;
SIGNAL \core1|rf|RF~805feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~805_q\ : std_logic;
SIGNAL \core1|rf|RF~773_q\ : std_logic;
SIGNAL \core1|rf|RF~2272_combout\ : std_logic;
SIGNAL \core1|rf|RF~2273_combout\ : std_logic;
SIGNAL \core1|rf|RF~1861feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1861_q\ : std_logic;
SIGNAL \core1|rf|RF~1829feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1829_q\ : std_logic;
SIGNAL \core1|rf|RF~1797_q\ : std_logic;
SIGNAL \core1|rf|RF~2279_combout\ : std_logic;
SIGNAL \core1|rf|RF~1893_q\ : std_logic;
SIGNAL \core1|rf|RF~2280_combout\ : std_logic;
SIGNAL \core1|rf|RF~1285_q\ : std_logic;
SIGNAL \core1|rf|RF~1349feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1349_q\ : std_logic;
SIGNAL \core1|rf|RF~2274_combout\ : std_logic;
SIGNAL \core1|rf|RF~1381_q\ : std_logic;
SIGNAL \core1|rf|RF~1317feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1317_q\ : std_logic;
SIGNAL \core1|rf|RF~2275_combout\ : std_logic;
SIGNAL \core1|rf|RF~325feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~325_q\ : std_logic;
SIGNAL \core1|rf|RF~261_q\ : std_logic;
SIGNAL \core1|rf|RF~2276_combout\ : std_logic;
SIGNAL \core1|rf|RF~293feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~293_q\ : std_logic;
SIGNAL \core1|rf|RF~357_q\ : std_logic;
SIGNAL \core1|rf|RF~2277_combout\ : std_logic;
SIGNAL \core1|rf|RF~2278_combout\ : std_logic;
SIGNAL \core1|rf|RF~2281_combout\ : std_logic;
SIGNAL \core1|rf|RF~2292_combout\ : std_logic;
SIGNAL \core1|rf|RF~1253feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1253_q\ : std_logic;
SIGNAL \core1|rf|RF~1189_q\ : std_logic;
SIGNAL \core1|rf|RF~1157_q\ : std_logic;
SIGNAL \core1|rf|RF~1221feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1221_q\ : std_logic;
SIGNAL \core1|rf|RF~2262_combout\ : std_logic;
SIGNAL \core1|rf|RF~2263_combout\ : std_logic;
SIGNAL \core1|rf|RF~1765feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1765_q\ : std_logic;
SIGNAL \core1|rf|RF~1733_q\ : std_logic;
SIGNAL \core1|rf|RF~1701feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1701_q\ : std_logic;
SIGNAL \core1|rf|RF~1669_q\ : std_logic;
SIGNAL \core1|rf|RF~2269_combout\ : std_logic;
SIGNAL \core1|rf|RF~2270_combout\ : std_logic;
SIGNAL \core1|rf|RF~165feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~165_q\ : std_logic;
SIGNAL \core1|rf|RF~229_q\ : std_logic;
SIGNAL \core1|rf|RF~197feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~197_q\ : std_logic;
SIGNAL \core1|rf|RF~133_q\ : std_logic;
SIGNAL \core1|rf|RF~2266_combout\ : std_logic;
SIGNAL \core1|rf|RF~2267_combout\ : std_logic;
SIGNAL \core1|rf|RF~709feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~709_q\ : std_logic;
SIGNAL \core1|rf|RF~741_q\ : std_logic;
SIGNAL \core1|rf|RF~677feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~677_q\ : std_logic;
SIGNAL \core1|rf|RF~645_q\ : std_logic;
SIGNAL \core1|rf|RF~2264_combout\ : std_logic;
SIGNAL \core1|rf|RF~2265_combout\ : std_logic;
SIGNAL \core1|rf|RF~2268_combout\ : std_logic;
SIGNAL \core1|rf|RF~2271_combout\ : std_logic;
SIGNAL \core1|rf|RF~485_q\ : std_logic;
SIGNAL \core1|rf|RF~1509feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1509_q\ : std_logic;
SIGNAL \core1|rf|RF~2300_combout\ : std_logic;
SIGNAL \core1|rf|RF~997_q\ : std_logic;
SIGNAL \core1|rf|RF~2021_q\ : std_logic;
SIGNAL \core1|rf|RF~2301_combout\ : std_logic;
SIGNAL \core1|rf|RF~1957feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1957_q\ : std_logic;
SIGNAL \core1|rf|RF~933_q\ : std_logic;
SIGNAL \core1|rf|RF~1445feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1445_q\ : std_logic;
SIGNAL \core1|rf|RF~421_q\ : std_logic;
SIGNAL \core1|rf|RF~2293_combout\ : std_logic;
SIGNAL \core1|rf|RF~2294_combout\ : std_logic;
SIGNAL \core1|rf|RF~1413feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1413_q\ : std_logic;
SIGNAL \core1|rf|RF~1925_q\ : std_logic;
SIGNAL \core1|rf|RF~389_q\ : std_logic;
SIGNAL \core1|rf|RF~901feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~901_q\ : std_logic;
SIGNAL \core1|rf|RF~2297_combout\ : std_logic;
SIGNAL \core1|rf|RF~2298_combout\ : std_logic;
SIGNAL \core1|rf|RF~1477feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1477_q\ : std_logic;
SIGNAL \core1|rf|RF~1989_q\ : std_logic;
SIGNAL \core1|rf|RF~965feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~965_q\ : std_logic;
SIGNAL \core1|rf|RF~453_q\ : std_logic;
SIGNAL \core1|rf|RF~2295_combout\ : std_logic;
SIGNAL \core1|rf|RF~2296_combout\ : std_logic;
SIGNAL \core1|rf|RF~2299_combout\ : std_logic;
SIGNAL \core1|rf|RF~2302_combout\ : std_logic;
SIGNAL \core1|rf|RF~2303_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[5]~5_combout\ : std_logic;
SIGNAL \core1|Add2~16_combout\ : std_logic;
SIGNAL \from_mem_flat_i[10]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[8]~56_combout\ : std_logic;
SIGNAL \core1|rf_wd[8]~57_combout\ : std_logic;
SIGNAL \core1|Add2~19\ : std_logic;
SIGNAL \core1|Add2~20_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~60_combout\ : std_logic;
SIGNAL \from_mem_flat_i[12]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[13]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[32]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[14]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~940feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~940_q\ : std_logic;
SIGNAL \core1|rf|RF~684_q\ : std_logic;
SIGNAL \core1|rf|RF~556_q\ : std_logic;
SIGNAL \core1|rf|RF~812feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~812_q\ : std_logic;
SIGNAL \core1|rf|RF~2566_combout\ : std_logic;
SIGNAL \core1|rf|RF~2567_combout\ : std_logic;
SIGNAL \core1|rf|RF~748feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~748_q\ : std_logic;
SIGNAL \core1|rf|RF~1004_q\ : std_logic;
SIGNAL \core1|rf|RF~620_q\ : std_logic;
SIGNAL \core1|rf|RF~876feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~876_q\ : std_logic;
SIGNAL \core1|rf|RF~2573_combout\ : std_logic;
SIGNAL \core1|rf|RF~2574_combout\ : std_logic;
SIGNAL \core1|rf|RF~780feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~780_q\ : std_logic;
SIGNAL \core1|rf|RF~908_q\ : std_logic;
SIGNAL \core1|rf|RF~652feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~652_q\ : std_logic;
SIGNAL \core1|rf|RF~524_q\ : std_logic;
SIGNAL \core1|rf|RF~2570_combout\ : std_logic;
SIGNAL \core1|rf|RF~2571_combout\ : std_logic;
SIGNAL \core1|rf|RF~844feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~844_q\ : std_logic;
SIGNAL \core1|rf|RF~972_q\ : std_logic;
SIGNAL \core1|rf|RF~716feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~716_q\ : std_logic;
SIGNAL \core1|rf|RF~588_q\ : std_logic;
SIGNAL \core1|rf|RF~2568_combout\ : std_logic;
SIGNAL \core1|rf|RF~2569_combout\ : std_logic;
SIGNAL \core1|rf|RF~2572_combout\ : std_logic;
SIGNAL \core1|rf|RF~2575_combout\ : std_logic;
SIGNAL \core1|rf|RF~172feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~172_q\ : std_logic;
SIGNAL \core1|rf|RF~428_q\ : std_logic;
SIGNAL \core1|rf|RF~300feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~300_q\ : std_logic;
SIGNAL \core1|rf|RF~44_q\ : std_logic;
SIGNAL \core1|rf|RF~2578_combout\ : std_logic;
SIGNAL \core1|rf|RF~2579_combout\ : std_logic;
SIGNAL \core1|rf|RF~140feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~140_q\ : std_logic;
SIGNAL \core1|rf|RF~12_q\ : std_logic;
SIGNAL \core1|rf|RF~2580_combout\ : std_logic;
SIGNAL \core1|rf|RF~268feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~268_q\ : std_logic;
SIGNAL \core1|rf|RF~396_q\ : std_logic;
SIGNAL \core1|rf|RF~2581_combout\ : std_logic;
SIGNAL \core1|rf|RF~2582_combout\ : std_logic;
SIGNAL \core1|rf|RF~364feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~364_q\ : std_logic;
SIGNAL \core1|rf|RF~108_q\ : std_logic;
SIGNAL \core1|rf|RF~2583_combout\ : std_logic;
SIGNAL \core1|rf|RF~236feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~236_q\ : std_logic;
SIGNAL \core1|rf|RF~492_q\ : std_logic;
SIGNAL \core1|rf|RF~2584_combout\ : std_logic;
SIGNAL \core1|rf|RF~460feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~460_q\ : std_logic;
SIGNAL \core1|rf|RF~204feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~204_q\ : std_logic;
SIGNAL \core1|rf|RF~76_q\ : std_logic;
SIGNAL \core1|rf|RF~2576_combout\ : std_logic;
SIGNAL \core1|rf|RF~332_q\ : std_logic;
SIGNAL \core1|rf|RF~2577_combout\ : std_logic;
SIGNAL \core1|rf|RF~2585_combout\ : std_logic;
SIGNAL \core1|rf|RF~2586_combout\ : std_logic;
SIGNAL \core1|rf|RF~1324feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1324_q\ : std_logic;
SIGNAL \core1|rf|RF~1292_q\ : std_logic;
SIGNAL \core1|rf|RF~2556_combout\ : std_logic;
SIGNAL \core1|rf|RF~1356_q\ : std_logic;
SIGNAL \core1|rf|RF~1388feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1388_q\ : std_logic;
SIGNAL \core1|rf|RF~2557_combout\ : std_logic;
SIGNAL \core1|rf|RF~1516feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1516_q\ : std_logic;
SIGNAL \core1|rf|RF~1452_q\ : std_logic;
SIGNAL \core1|rf|RF~1484feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1484_q\ : std_logic;
SIGNAL \core1|rf|RF~1420_q\ : std_logic;
SIGNAL \core1|rf|RF~2563_combout\ : std_logic;
SIGNAL \core1|rf|RF~2564_combout\ : std_logic;
SIGNAL \core1|rf|RF~1100feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1100_q\ : std_logic;
SIGNAL \core1|rf|RF~1132_q\ : std_logic;
SIGNAL \core1|rf|RF~1036_q\ : std_logic;
SIGNAL \core1|rf|RF~1068feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1068_q\ : std_logic;
SIGNAL \core1|rf|RF~2560_combout\ : std_logic;
SIGNAL \core1|rf|RF~2561_combout\ : std_logic;
SIGNAL \core1|rf|RF~1228feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1228_q\ : std_logic;
SIGNAL \core1|rf|RF~1164_q\ : std_logic;
SIGNAL \core1|rf|RF~2558_combout\ : std_logic;
SIGNAL \core1|rf|RF~1196feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1196_q\ : std_logic;
SIGNAL \core1|rf|RF~1260_q\ : std_logic;
SIGNAL \core1|rf|RF~2559_combout\ : std_logic;
SIGNAL \core1|rf|RF~2562_combout\ : std_logic;
SIGNAL \core1|rf|RF~2565_combout\ : std_logic;
SIGNAL \core1|rf|RF~2028feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2028_q\ : std_logic;
SIGNAL \core1|rf|RF~1900_q\ : std_logic;
SIGNAL \core1|rf|RF~1772feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1772_q\ : std_logic;
SIGNAL \core1|rf|RF~1644_q\ : std_logic;
SIGNAL \core1|rf|RF~2594_combout\ : std_logic;
SIGNAL \core1|rf|RF~2595_combout\ : std_logic;
SIGNAL \core1|rf|RF~1996feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1996_q\ : std_logic;
SIGNAL \core1|rf|RF~1740_q\ : std_logic;
SIGNAL \core1|rf|RF~1612_q\ : std_logic;
SIGNAL \core1|rf|RF~1868feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1868_q\ : std_logic;
SIGNAL \core1|rf|RF~2587_combout\ : std_logic;
SIGNAL \core1|rf|RF~2588_combout\ : std_logic;
SIGNAL \core1|rf|RF~1676feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1676_q\ : std_logic;
SIGNAL \core1|rf|RF~1932_q\ : std_logic;
SIGNAL \core1|rf|RF~1804feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1804_q\ : std_logic;
SIGNAL \core1|rf|RF~1548_q\ : std_logic;
SIGNAL \core1|rf|RF~2591_combout\ : std_logic;
SIGNAL \core1|rf|RF~2592_combout\ : std_logic;
SIGNAL \core1|rf|RF~1836feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1836_q\ : std_logic;
SIGNAL \core1|rf|RF~1964_q\ : std_logic;
SIGNAL \core1|rf|RF~1708feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1708_q\ : std_logic;
SIGNAL \core1|rf|RF~1580_q\ : std_logic;
SIGNAL \core1|rf|RF~2589_combout\ : std_logic;
SIGNAL \core1|rf|RF~2590_combout\ : std_logic;
SIGNAL \core1|rf|RF~2593_combout\ : std_logic;
SIGNAL \core1|rf|RF~2596_combout\ : std_logic;
SIGNAL \core1|rf|RF~2597_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[12]~12_combout\ : std_logic;
SIGNAL \from_mem_flat_i[15]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~1997_q\ : std_logic;
SIGNAL \core1|rf|RF~973_q\ : std_logic;
SIGNAL \core1|rf|RF~1485feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1485_q\ : std_logic;
SIGNAL \core1|rf|RF~461_q\ : std_logic;
SIGNAL \core1|rf|RF~2605_combout\ : std_logic;
SIGNAL \core1|rf|RF~2606_combout\ : std_logic;
SIGNAL \core1|rf|RF~1229feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1229_q\ : std_logic;
SIGNAL \core1|rf|RF~205_q\ : std_logic;
SIGNAL \core1|rf|RF~2598_combout\ : std_logic;
SIGNAL \core1|rf|RF~717_q\ : std_logic;
SIGNAL \core1|rf|RF~1741feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1741_q\ : std_logic;
SIGNAL \core1|rf|RF~2599_combout\ : std_logic;
SIGNAL \core1|rf|RF~1101feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1101_q\ : std_logic;
SIGNAL \core1|rf|RF~1613_q\ : std_logic;
SIGNAL \core1|rf|RF~589feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~589_q\ : std_logic;
SIGNAL \core1|rf|RF~77_q\ : std_logic;
SIGNAL \core1|rf|RF~2602_combout\ : std_logic;
SIGNAL \core1|rf|RF~2603_combout\ : std_logic;
SIGNAL \core1|rf|RF~1357feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1357_q\ : std_logic;
SIGNAL \core1|rf|RF~1869_q\ : std_logic;
SIGNAL \core1|rf|RF~845feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~845_q\ : std_logic;
SIGNAL \core1|rf|RF~333_q\ : std_logic;
SIGNAL \core1|rf|RF~2600_combout\ : std_logic;
SIGNAL \core1|rf|RF~2601_combout\ : std_logic;
SIGNAL \core1|rf|RF~2604_combout\ : std_logic;
SIGNAL \core1|rf|RF~2607_combout\ : std_logic;
SIGNAL \core1|rf|RF~1421feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1421_q\ : std_logic;
SIGNAL \core1|rf|RF~397_q\ : std_logic;
SIGNAL \core1|rf|RF~2625_combout\ : std_logic;
SIGNAL \core1|rf|RF~1933_q\ : std_logic;
SIGNAL \core1|rf|RF~909feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~909_q\ : std_logic;
SIGNAL \core1|rf|RF~2626_combout\ : std_logic;
SIGNAL \core1|rf|RF~1677feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1677_q\ : std_logic;
SIGNAL \core1|rf|RF~653_q\ : std_logic;
SIGNAL \core1|rf|RF~1165feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1165_q\ : std_logic;
SIGNAL \core1|rf|RF~141_q\ : std_logic;
SIGNAL \core1|rf|RF~2618_combout\ : std_logic;
SIGNAL \core1|rf|RF~2619_combout\ : std_logic;
SIGNAL \core1|rf|RF~1037feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1037_q\ : std_logic;
SIGNAL \core1|rf|RF~1549_q\ : std_logic;
SIGNAL \core1|rf|RF~525feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~525_q\ : std_logic;
SIGNAL \core1|rf|RF~13_q\ : std_logic;
SIGNAL \core1|rf|RF~2622_combout\ : std_logic;
SIGNAL \core1|rf|RF~2623_combout\ : std_logic;
SIGNAL \core1|rf|RF~1293feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1293_q\ : std_logic;
SIGNAL \core1|rf|RF~1805_q\ : std_logic;
SIGNAL \core1|rf|RF~781feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~781_q\ : std_logic;
SIGNAL \core1|rf|RF~269_q\ : std_logic;
SIGNAL \core1|rf|RF~2620_combout\ : std_logic;
SIGNAL \core1|rf|RF~2621_combout\ : std_logic;
SIGNAL \core1|rf|RF~2624_combout\ : std_logic;
SIGNAL \core1|rf|RF~2627_combout\ : std_logic;
SIGNAL \core1|rf|RF~941feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~941_q\ : std_logic;
SIGNAL \core1|rf|RF~1965_q\ : std_logic;
SIGNAL \core1|rf|RF~1453feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1453_q\ : std_logic;
SIGNAL \core1|rf|RF~429_q\ : std_logic;
SIGNAL \core1|rf|RF~2615_combout\ : std_logic;
SIGNAL \core1|rf|RF~2616_combout\ : std_logic;
SIGNAL \core1|rf|RF~813feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~813_q\ : std_logic;
SIGNAL \core1|rf|RF~301_q\ : std_logic;
SIGNAL \core1|rf|RF~2608_combout\ : std_logic;
SIGNAL \core1|rf|RF~1325_q\ : std_logic;
SIGNAL \core1|rf|RF~1837feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1837_q\ : std_logic;
SIGNAL \core1|rf|RF~2609_combout\ : std_logic;
SIGNAL \core1|rf|RF~173_q\ : std_logic;
SIGNAL \core1|rf|RF~1197feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1197_q\ : std_logic;
SIGNAL \core1|rf|RF~2610_combout\ : std_logic;
SIGNAL \core1|rf|RF~1709_q\ : std_logic;
SIGNAL \core1|rf|RF~685feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~685_q\ : std_logic;
SIGNAL \core1|rf|RF~2611_combout\ : std_logic;
SIGNAL \core1|rf|RF~1069feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1069_q\ : std_logic;
SIGNAL \core1|rf|RF~1581_q\ : std_logic;
SIGNAL \core1|rf|RF~557feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~557_q\ : std_logic;
SIGNAL \core1|rf|RF~45_q\ : std_logic;
SIGNAL \core1|rf|RF~2612_combout\ : std_logic;
SIGNAL \core1|rf|RF~2613_combout\ : std_logic;
SIGNAL \core1|rf|RF~2614_combout\ : std_logic;
SIGNAL \core1|rf|RF~2617_combout\ : std_logic;
SIGNAL \core1|rf|RF~2628_combout\ : std_logic;
SIGNAL \core1|rf|RF~2029_q\ : std_logic;
SIGNAL \core1|rf|RF~1773_q\ : std_logic;
SIGNAL \core1|rf|RF~1901feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1901_q\ : std_logic;
SIGNAL \core1|rf|RF~1645_q\ : std_logic;
SIGNAL \core1|rf|RF~2636_combout\ : std_logic;
SIGNAL \core1|rf|RF~2637_combout\ : std_logic;
SIGNAL \core1|rf|RF~365feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~365_q\ : std_logic;
SIGNAL \core1|rf|RF~493_q\ : std_logic;
SIGNAL \core1|rf|RF~237feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~237_q\ : std_logic;
SIGNAL \core1|rf|RF~109_q\ : std_logic;
SIGNAL \core1|rf|RF~2633_combout\ : std_logic;
SIGNAL \core1|rf|RF~2634_combout\ : std_logic;
SIGNAL \core1|rf|RF~749feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~749_q\ : std_logic;
SIGNAL \core1|rf|RF~1005_q\ : std_logic;
SIGNAL \core1|rf|RF~877feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~877_q\ : std_logic;
SIGNAL \core1|rf|RF~621_q\ : std_logic;
SIGNAL \core1|rf|RF~2631_combout\ : std_logic;
SIGNAL \core1|rf|RF~2632_combout\ : std_logic;
SIGNAL \core1|rf|RF~2635_combout\ : std_logic;
SIGNAL \core1|rf|RF~1517feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1517_q\ : std_logic;
SIGNAL \core1|rf|RF~1389_q\ : std_logic;
SIGNAL \core1|rf|RF~1261feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1261_q\ : std_logic;
SIGNAL \core1|rf|RF~1133_q\ : std_logic;
SIGNAL \core1|rf|RF~2629_combout\ : std_logic;
SIGNAL \core1|rf|RF~2630_combout\ : std_logic;
SIGNAL \core1|rf|RF~2638_combout\ : std_logic;
SIGNAL \core1|rf|RF~2639_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[13]~13_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[16]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[17]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[18]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[19]~input_o\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[20]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~1618_q\ : std_logic;
SIGNAL \core1|rf|RF~1874feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1874_q\ : std_logic;
SIGNAL \core1|rf|RF~2839_combout\ : std_logic;
SIGNAL \core1|rf|RF~2002feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2002_q\ : std_logic;
SIGNAL \core1|rf|RF~1746_q\ : std_logic;
SIGNAL \core1|rf|RF~2840_combout\ : std_logic;
SIGNAL \core1|rf|RF~2034feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2034_q\ : std_logic;
SIGNAL \core1|rf|RF~1906_q\ : std_logic;
SIGNAL \core1|rf|RF~1778feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1778_q\ : std_logic;
SIGNAL \core1|rf|RF~1650_q\ : std_logic;
SIGNAL \core1|rf|RF~2846_combout\ : std_logic;
SIGNAL \core1|rf|RF~2847_combout\ : std_logic;
SIGNAL \core1|rf|RF~1682feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1682_q\ : std_logic;
SIGNAL \core1|rf|RF~1938_q\ : std_logic;
SIGNAL \core1|rf|RF~1554_q\ : std_logic;
SIGNAL \core1|rf|RF~1810feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1810_q\ : std_logic;
SIGNAL \core1|rf|RF~2843_combout\ : std_logic;
SIGNAL \core1|rf|RF~2844_combout\ : std_logic;
SIGNAL \core1|rf|RF~1842feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1842_q\ : std_logic;
SIGNAL \core1|rf|RF~1970_q\ : std_logic;
SIGNAL \core1|rf|RF~1714feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1714_q\ : std_logic;
SIGNAL \core1|rf|RF~1586_q\ : std_logic;
SIGNAL \core1|rf|RF~2841_combout\ : std_logic;
SIGNAL \core1|rf|RF~2842_combout\ : std_logic;
SIGNAL \core1|rf|RF~2845_combout\ : std_logic;
SIGNAL \core1|rf|RF~2848_combout\ : std_logic;
SIGNAL \core1|rf|RF~1394feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1394_q\ : std_logic;
SIGNAL \core1|rf|RF~1362_q\ : std_logic;
SIGNAL \core1|rf|RF~1330feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1330_q\ : std_logic;
SIGNAL \core1|rf|RF~1298_q\ : std_logic;
SIGNAL \core1|rf|RF~2808_combout\ : std_logic;
SIGNAL \core1|rf|RF~2809_combout\ : std_logic;
SIGNAL \core1|rf|RF~1522feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1522_q\ : std_logic;
SIGNAL \core1|rf|RF~1458_q\ : std_logic;
SIGNAL \core1|rf|RF~1490feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1490_q\ : std_logic;
SIGNAL \core1|rf|RF~1426_q\ : std_logic;
SIGNAL \core1|rf|RF~2815_combout\ : std_logic;
SIGNAL \core1|rf|RF~2816_combout\ : std_logic;
SIGNAL \core1|rf|RF~1202feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1202_q\ : std_logic;
SIGNAL \core1|rf|RF~1266_q\ : std_logic;
SIGNAL \core1|rf|RF~1234feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1234_q\ : std_logic;
SIGNAL \core1|rf|RF~1170_q\ : std_logic;
SIGNAL \core1|rf|RF~2810_combout\ : std_logic;
SIGNAL \core1|rf|RF~2811_combout\ : std_logic;
SIGNAL \core1|rf|RF~1106feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1106_q\ : std_logic;
SIGNAL \core1|rf|RF~1138_q\ : std_logic;
SIGNAL \core1|rf|RF~1074feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1074_q\ : std_logic;
SIGNAL \core1|rf|RF~1042_q\ : std_logic;
SIGNAL \core1|rf|RF~2812_combout\ : std_logic;
SIGNAL \core1|rf|RF~2813_combout\ : std_logic;
SIGNAL \core1|rf|RF~2814_combout\ : std_logic;
SIGNAL \core1|rf|RF~2817_combout\ : std_logic;
SIGNAL \core1|rf|RF~946feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~946_q\ : std_logic;
SIGNAL \core1|rf|RF~690_q\ : std_logic;
SIGNAL \core1|rf|RF~818feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~818_q\ : std_logic;
SIGNAL \core1|rf|RF~562_q\ : std_logic;
SIGNAL \core1|rf|RF~2818_combout\ : std_logic;
SIGNAL \core1|rf|RF~2819_combout\ : std_logic;
SIGNAL \core1|rf|RF~754feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~754_q\ : std_logic;
SIGNAL \core1|rf|RF~1010_q\ : std_logic;
SIGNAL \core1|rf|RF~882feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~882_q\ : std_logic;
SIGNAL \core1|rf|RF~626_q\ : std_logic;
SIGNAL \core1|rf|RF~2825_combout\ : std_logic;
SIGNAL \core1|rf|RF~2826_combout\ : std_logic;
SIGNAL \core1|rf|RF~850feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~850_q\ : std_logic;
SIGNAL \core1|rf|RF~978_q\ : std_logic;
SIGNAL \core1|rf|RF~722feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~722_q\ : std_logic;
SIGNAL \core1|rf|RF~594_q\ : std_logic;
SIGNAL \core1|rf|RF~2820_combout\ : std_logic;
SIGNAL \core1|rf|RF~2821_combout\ : std_logic;
SIGNAL \core1|rf|RF~786feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~786_q\ : std_logic;
SIGNAL \core1|rf|RF~914_q\ : std_logic;
SIGNAL \core1|rf|RF~658feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~658_q\ : std_logic;
SIGNAL \core1|rf|RF~530_q\ : std_logic;
SIGNAL \core1|rf|RF~2822_combout\ : std_logic;
SIGNAL \core1|rf|RF~2823_combout\ : std_logic;
SIGNAL \core1|rf|RF~2824_combout\ : std_logic;
SIGNAL \core1|rf|RF~2827_combout\ : std_logic;
SIGNAL \core1|rf|RF~242feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~242_q\ : std_logic;
SIGNAL \core1|rf|RF~498_q\ : std_logic;
SIGNAL \core1|rf|RF~370feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~370_q\ : std_logic;
SIGNAL \core1|rf|RF~114_q\ : std_logic;
SIGNAL \core1|rf|RF~2835_combout\ : std_logic;
SIGNAL \core1|rf|RF~2836_combout\ : std_logic;
SIGNAL \core1|rf|RF~466feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~466_q\ : std_logic;
SIGNAL \core1|rf|RF~338_q\ : std_logic;
SIGNAL \core1|rf|RF~210feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~210_q\ : std_logic;
SIGNAL \core1|rf|RF~82_q\ : std_logic;
SIGNAL \core1|rf|RF~2828_combout\ : std_logic;
SIGNAL \core1|rf|RF~2829_combout\ : std_logic;
SIGNAL \core1|rf|RF~274feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~274_q\ : std_logic;
SIGNAL \core1|rf|RF~402_q\ : std_logic;
SIGNAL \core1|rf|RF~146feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~146_q\ : std_logic;
SIGNAL \core1|rf|RF~18_q\ : std_logic;
SIGNAL \core1|rf|RF~2832_combout\ : std_logic;
SIGNAL \core1|rf|RF~2833_combout\ : std_logic;
SIGNAL \core1|rf|RF~178feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~178_q\ : std_logic;
SIGNAL \core1|rf|RF~434_q\ : std_logic;
SIGNAL \core1|rf|RF~306feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~306_q\ : std_logic;
SIGNAL \core1|rf|RF~50_q\ : std_logic;
SIGNAL \core1|rf|RF~2830_combout\ : std_logic;
SIGNAL \core1|rf|RF~2831_combout\ : std_logic;
SIGNAL \core1|rf|RF~2834_combout\ : std_logic;
SIGNAL \core1|rf|RF~2837_combout\ : std_logic;
SIGNAL \core1|rf|RF~2838_combout\ : std_logic;
SIGNAL \core1|rf|RF~2849_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[18]~18_combout\ : std_logic;
SIGNAL \core1|rf|RF~1139_q\ : std_logic;
SIGNAL \core1|rf|RF~1267feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1267_q\ : std_logic;
SIGNAL \core1|rf|RF~2881_combout\ : std_logic;
SIGNAL \core1|rf|RF~1523feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1523_q\ : std_logic;
SIGNAL \core1|rf|RF~1395_q\ : std_logic;
SIGNAL \core1|rf|RF~2882_combout\ : std_logic;
SIGNAL \core1|rf|RF~2035feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2035_q\ : std_logic;
SIGNAL \core1|rf|RF~1779_q\ : std_logic;
SIGNAL \core1|rf|RF~1651_q\ : std_logic;
SIGNAL \core1|rf|RF~1907feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1907_q\ : std_logic;
SIGNAL \core1|rf|RF~2888_combout\ : std_logic;
SIGNAL \core1|rf|RF~2889_combout\ : std_logic;
SIGNAL \core1|rf|RF~371feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~371_q\ : std_logic;
SIGNAL \core1|rf|RF~499_q\ : std_logic;
SIGNAL \core1|rf|RF~243feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~243_q\ : std_logic;
SIGNAL \core1|rf|RF~115_q\ : std_logic;
SIGNAL \core1|rf|RF~2885_combout\ : std_logic;
SIGNAL \core1|rf|RF~2886_combout\ : std_logic;
SIGNAL \core1|rf|RF~883feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~883_q\ : std_logic;
SIGNAL \core1|rf|RF~627_q\ : std_logic;
SIGNAL \core1|rf|RF~2883_combout\ : std_logic;
SIGNAL \core1|rf|RF~755feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~755_q\ : std_logic;
SIGNAL \core1|rf|RF~1011_q\ : std_logic;
SIGNAL \core1|rf|RF~2884_combout\ : std_logic;
SIGNAL \core1|rf|RF~2887_combout\ : std_logic;
SIGNAL \core1|rf|RF~2890_combout\ : std_logic;
SIGNAL \core1|rf|RF~1747feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1747_q\ : std_logic;
SIGNAL \core1|rf|RF~723_q\ : std_logic;
SIGNAL \core1|rf|RF~1235feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1235_q\ : std_logic;
SIGNAL \core1|rf|RF~211_q\ : std_logic;
SIGNAL \core1|rf|RF~2850_combout\ : std_logic;
SIGNAL \core1|rf|RF~2851_combout\ : std_logic;
SIGNAL \core1|rf|RF~2003feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2003_q\ : std_logic;
SIGNAL \core1|rf|RF~1491feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1491_q\ : std_logic;
SIGNAL \core1|rf|RF~467_q\ : std_logic;
SIGNAL \core1|rf|RF~2857_combout\ : std_logic;
SIGNAL \core1|rf|RF~979_q\ : std_logic;
SIGNAL \core1|rf|RF~2858_combout\ : std_logic;
SIGNAL \core1|rf|RF~1107feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1107_q\ : std_logic;
SIGNAL \core1|rf|RF~1619_q\ : std_logic;
SIGNAL \core1|rf|RF~595feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~595_q\ : std_logic;
SIGNAL \core1|rf|RF~83_q\ : std_logic;
SIGNAL \core1|rf|RF~2854_combout\ : std_logic;
SIGNAL \core1|rf|RF~2855_combout\ : std_logic;
SIGNAL \core1|rf|RF~851feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~851_q\ : std_logic;
SIGNAL \core1|rf|RF~339_q\ : std_logic;
SIGNAL \core1|rf|RF~2852_combout\ : std_logic;
SIGNAL \core1|rf|RF~1875_q\ : std_logic;
SIGNAL \core1|rf|RF~1363feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1363_q\ : std_logic;
SIGNAL \core1|rf|RF~2853_combout\ : std_logic;
SIGNAL \core1|rf|RF~2856_combout\ : std_logic;
SIGNAL \core1|rf|RF~2859_combout\ : std_logic;
SIGNAL \core1|rf|RF~915feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~915_q\ : std_logic;
SIGNAL \core1|rf|RF~1939_q\ : std_logic;
SIGNAL \core1|rf|RF~1427feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1427_q\ : std_logic;
SIGNAL \core1|rf|RF~403_q\ : std_logic;
SIGNAL \core1|rf|RF~2877_combout\ : std_logic;
SIGNAL \core1|rf|RF~2878_combout\ : std_logic;
SIGNAL \core1|rf|RF~1683feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1683_q\ : std_logic;
SIGNAL \core1|rf|RF~659_q\ : std_logic;
SIGNAL \core1|rf|RF~147_q\ : std_logic;
SIGNAL \core1|rf|RF~1171feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1171_q\ : std_logic;
SIGNAL \core1|rf|RF~2870_combout\ : std_logic;
SIGNAL \core1|rf|RF~2871_combout\ : std_logic;
SIGNAL \core1|rf|RF~1299feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1299_q\ : std_logic;
SIGNAL \core1|rf|RF~1811_q\ : std_logic;
SIGNAL \core1|rf|RF~787feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~787_q\ : std_logic;
SIGNAL \core1|rf|RF~275_q\ : std_logic;
SIGNAL \core1|rf|RF~2872_combout\ : std_logic;
SIGNAL \core1|rf|RF~2873_combout\ : std_logic;
SIGNAL \core1|rf|RF~1043feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1043_q\ : std_logic;
SIGNAL \core1|rf|RF~1555_q\ : std_logic;
SIGNAL \core1|rf|RF~531feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~531_q\ : std_logic;
SIGNAL \core1|rf|RF~19_q\ : std_logic;
SIGNAL \core1|rf|RF~2874_combout\ : std_logic;
SIGNAL \core1|rf|RF~2875_combout\ : std_logic;
SIGNAL \core1|rf|RF~2876_combout\ : std_logic;
SIGNAL \core1|rf|RF~2879_combout\ : std_logic;
SIGNAL \core1|rf|RF~1843feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1843_q\ : std_logic;
SIGNAL \core1|rf|RF~1331_q\ : std_logic;
SIGNAL \core1|rf|RF~819feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~819_q\ : std_logic;
SIGNAL \core1|rf|RF~307_q\ : std_logic;
SIGNAL \core1|rf|RF~2860_combout\ : std_logic;
SIGNAL \core1|rf|RF~2861_combout\ : std_logic;
SIGNAL \core1|rf|RF~1075feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1075_q\ : std_logic;
SIGNAL \core1|rf|RF~1587_q\ : std_logic;
SIGNAL \core1|rf|RF~51_q\ : std_logic;
SIGNAL \core1|rf|RF~563feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~563_q\ : std_logic;
SIGNAL \core1|rf|RF~2864_combout\ : std_logic;
SIGNAL \core1|rf|RF~2865_combout\ : std_logic;
SIGNAL \core1|rf|RF~691feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~691_q\ : std_logic;
SIGNAL \core1|rf|RF~1715_q\ : std_logic;
SIGNAL \core1|rf|RF~1203feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1203_q\ : std_logic;
SIGNAL \core1|rf|RF~179_q\ : std_logic;
SIGNAL \core1|rf|RF~2862_combout\ : std_logic;
SIGNAL \core1|rf|RF~2863_combout\ : std_logic;
SIGNAL \core1|rf|RF~2866_combout\ : std_logic;
SIGNAL \core1|rf|RF~947feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~947_q\ : std_logic;
SIGNAL \core1|rf|RF~1971_q\ : std_logic;
SIGNAL \core1|rf|RF~1459feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1459_q\ : std_logic;
SIGNAL \core1|rf|RF~435_q\ : std_logic;
SIGNAL \core1|rf|RF~2867_combout\ : std_logic;
SIGNAL \core1|rf|RF~2868_combout\ : std_logic;
SIGNAL \core1|rf|RF~2869_combout\ : std_logic;
SIGNAL \core1|rf|RF~2880_combout\ : std_logic;
SIGNAL \core1|rf|RF~2891_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[19]~19_combout\ : std_logic;
SIGNAL \from_mem_flat_i[22]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~628feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~628_q\ : std_logic;
SIGNAL \core1|rf|RF~532_q\ : std_logic;
SIGNAL \core1|rf|RF~564feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~564_q\ : std_logic;
SIGNAL \core1|rf|RF~2912_combout\ : std_logic;
SIGNAL \core1|rf|RF~596_q\ : std_logic;
SIGNAL \core1|rf|RF~2913_combout\ : std_logic;
SIGNAL \core1|rf|RF~1620feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1620_q\ : std_logic;
SIGNAL \core1|rf|RF~1652_q\ : std_logic;
SIGNAL \core1|rf|RF~1556_q\ : std_logic;
SIGNAL \core1|rf|RF~1588feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1588_q\ : std_logic;
SIGNAL \core1|rf|RF~2919_combout\ : std_logic;
SIGNAL \core1|rf|RF~2920_combout\ : std_logic;
SIGNAL \core1|rf|RF~84feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~84_q\ : std_logic;
SIGNAL \core1|rf|RF~20_q\ : std_logic;
SIGNAL \core1|rf|RF~2916_combout\ : std_logic;
SIGNAL \core1|rf|RF~52feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~52_q\ : std_logic;
SIGNAL \core1|rf|RF~116_q\ : std_logic;
SIGNAL \core1|rf|RF~2917_combout\ : std_logic;
SIGNAL \core1|rf|RF~1076feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1076_q\ : std_logic;
SIGNAL \core1|rf|RF~1140_q\ : std_logic;
SIGNAL \core1|rf|RF~1108feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1108_q\ : std_logic;
SIGNAL \core1|rf|RF~1044_q\ : std_logic;
SIGNAL \core1|rf|RF~2914_combout\ : std_logic;
SIGNAL \core1|rf|RF~2915_combout\ : std_logic;
SIGNAL \core1|rf|RF~2918_combout\ : std_logic;
SIGNAL \core1|rf|RF~2921_combout\ : std_logic;
SIGNAL \core1|rf|RF~1268feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1268_q\ : std_logic;
SIGNAL \core1|rf|RF~1236feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1236_q\ : std_logic;
SIGNAL \core1|rf|RF~1172_q\ : std_logic;
SIGNAL \core1|rf|RF~2902_combout\ : std_logic;
SIGNAL \core1|rf|RF~1204_q\ : std_logic;
SIGNAL \core1|rf|RF~2903_combout\ : std_logic;
SIGNAL \core1|rf|RF~1748feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1748_q\ : std_logic;
SIGNAL \core1|rf|RF~1780_q\ : std_logic;
SIGNAL \core1|rf|RF~1716feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1716_q\ : std_logic;
SIGNAL \core1|rf|RF~1684_q\ : std_logic;
SIGNAL \core1|rf|RF~2909_combout\ : std_logic;
SIGNAL \core1|rf|RF~2910_combout\ : std_logic;
SIGNAL \core1|rf|RF~180feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~180_q\ : std_logic;
SIGNAL \core1|rf|RF~244_q\ : std_logic;
SIGNAL \core1|rf|RF~212feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~212_q\ : std_logic;
SIGNAL \core1|rf|RF~148_q\ : std_logic;
SIGNAL \core1|rf|RF~2906_combout\ : std_logic;
SIGNAL \core1|rf|RF~2907_combout\ : std_logic;
SIGNAL \core1|rf|RF~724feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~724_q\ : std_logic;
SIGNAL \core1|rf|RF~756_q\ : std_logic;
SIGNAL \core1|rf|RF~692feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~692_q\ : std_logic;
SIGNAL \core1|rf|RF~660_q\ : std_logic;
SIGNAL \core1|rf|RF~2904_combout\ : std_logic;
SIGNAL \core1|rf|RF~2905_combout\ : std_logic;
SIGNAL \core1|rf|RF~2908_combout\ : std_logic;
SIGNAL \core1|rf|RF~2911_combout\ : std_logic;
SIGNAL \core1|rf|RF~2922_combout\ : std_logic;
SIGNAL \core1|rf|RF~884feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~884_q\ : std_logic;
SIGNAL \core1|rf|RF~852_q\ : std_logic;
SIGNAL \core1|rf|RF~820feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~820_q\ : std_logic;
SIGNAL \core1|rf|RF~788_q\ : std_logic;
SIGNAL \core1|rf|RF~2892_combout\ : std_logic;
SIGNAL \core1|rf|RF~2893_combout\ : std_logic;
SIGNAL \core1|rf|RF~1844feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1844_q\ : std_logic;
SIGNAL \core1|rf|RF~1812_q\ : std_logic;
SIGNAL \core1|rf|RF~2899_combout\ : std_logic;
SIGNAL \core1|rf|RF~1908feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1908_q\ : std_logic;
SIGNAL \core1|rf|RF~1876_q\ : std_logic;
SIGNAL \core1|rf|RF~2900_combout\ : std_logic;
SIGNAL \core1|rf|RF~340feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~340_q\ : std_logic;
SIGNAL \core1|rf|RF~276_q\ : std_logic;
SIGNAL \core1|rf|RF~2896_combout\ : std_logic;
SIGNAL \core1|rf|RF~308feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~308_q\ : std_logic;
SIGNAL \core1|rf|RF~372_q\ : std_logic;
SIGNAL \core1|rf|RF~2897_combout\ : std_logic;
SIGNAL \core1|rf|RF~1332feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1332_q\ : std_logic;
SIGNAL \core1|rf|RF~1364feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1364_q\ : std_logic;
SIGNAL \core1|rf|RF~1300_q\ : std_logic;
SIGNAL \core1|rf|RF~2894_combout\ : std_logic;
SIGNAL \core1|rf|RF~1396_q\ : std_logic;
SIGNAL \core1|rf|RF~2895_combout\ : std_logic;
SIGNAL \core1|rf|RF~2898_combout\ : std_logic;
SIGNAL \core1|rf|RF~2901_combout\ : std_logic;
SIGNAL \core1|rf|RF~2036_q\ : std_logic;
SIGNAL \core1|rf|RF~1012_q\ : std_logic;
SIGNAL \core1|rf|RF~500_q\ : std_logic;
SIGNAL \core1|rf|RF~1524feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1524_q\ : std_logic;
SIGNAL \core1|rf|RF~2930_combout\ : std_logic;
SIGNAL \core1|rf|RF~2931_combout\ : std_logic;
SIGNAL \core1|rf|RF~1972feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1972_q\ : std_logic;
SIGNAL \core1|rf|RF~948_q\ : std_logic;
SIGNAL \core1|rf|RF~436_q\ : std_logic;
SIGNAL \core1|rf|RF~1460feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1460_q\ : std_logic;
SIGNAL \core1|rf|RF~2923_combout\ : std_logic;
SIGNAL \core1|rf|RF~2924_combout\ : std_logic;
SIGNAL \core1|rf|RF~404_q\ : std_logic;
SIGNAL \core1|rf|RF~916feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~916_q\ : std_logic;
SIGNAL \core1|rf|RF~2927_combout\ : std_logic;
SIGNAL \core1|rf|RF~1940_q\ : std_logic;
SIGNAL \core1|rf|RF~1428feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1428_q\ : std_logic;
SIGNAL \core1|rf|RF~2928_combout\ : std_logic;
SIGNAL \core1|rf|RF~1492feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1492_q\ : std_logic;
SIGNAL \core1|rf|RF~2004_q\ : std_logic;
SIGNAL \core1|rf|RF~980feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~980_q\ : std_logic;
SIGNAL \core1|rf|RF~468_q\ : std_logic;
SIGNAL \core1|rf|RF~2925_combout\ : std_logic;
SIGNAL \core1|rf|RF~2926_combout\ : std_logic;
SIGNAL \core1|rf|RF~2929_combout\ : std_logic;
SIGNAL \core1|rf|RF~2932_combout\ : std_logic;
SIGNAL \core1|rf|RF~2933_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[20]~20_combout\ : std_logic;
SIGNAL \from_mem_flat_i[24]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~1974feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1974_q\ : std_logic;
SIGNAL \core1|rf|RF~438_q\ : std_logic;
SIGNAL \core1|rf|RF~1462feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1462_q\ : std_logic;
SIGNAL \core1|rf|RF~2983_combout\ : std_logic;
SIGNAL \core1|rf|RF~950_q\ : std_logic;
SIGNAL \core1|rf|RF~2984_combout\ : std_logic;
SIGNAL \core1|rf|RF~1846feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1846_q\ : std_logic;
SIGNAL \core1|rf|RF~1334_q\ : std_logic;
SIGNAL \core1|rf|RF~822feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~822_q\ : std_logic;
SIGNAL \core1|rf|RF~310_q\ : std_logic;
SIGNAL \core1|rf|RF~2976_combout\ : std_logic;
SIGNAL \core1|rf|RF~2977_combout\ : std_logic;
SIGNAL \core1|rf|RF~694feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~694_q\ : std_logic;
SIGNAL \core1|rf|RF~1718_q\ : std_logic;
SIGNAL \core1|rf|RF~182_q\ : std_logic;
SIGNAL \core1|rf|RF~1206feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1206_q\ : std_logic;
SIGNAL \core1|rf|RF~2978_combout\ : std_logic;
SIGNAL \core1|rf|RF~2979_combout\ : std_logic;
SIGNAL \core1|rf|RF~1078feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1078_q\ : std_logic;
SIGNAL \core1|rf|RF~1590_q\ : std_logic;
SIGNAL \core1|rf|RF~566feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~566_q\ : std_logic;
SIGNAL \core1|rf|RF~54_q\ : std_logic;
SIGNAL \core1|rf|RF~2980_combout\ : std_logic;
SIGNAL \core1|rf|RF~2981_combout\ : std_logic;
SIGNAL \core1|rf|RF~2982_combout\ : std_logic;
SIGNAL \core1|rf|RF~2985_combout\ : std_logic;
SIGNAL \core1|rf|RF~1910feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1910_q\ : std_logic;
SIGNAL \core1|rf|RF~1654_q\ : std_logic;
SIGNAL \core1|rf|RF~3014_combout\ : std_logic;
SIGNAL \core1|rf|RF~1782_q\ : std_logic;
SIGNAL \core1|rf|RF~2038_q\ : std_logic;
SIGNAL \core1|rf|RF~3015_combout\ : std_logic;
SIGNAL \core1|rf|RF~1526feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1526_q\ : std_logic;
SIGNAL \core1|rf|RF~1398_q\ : std_logic;
SIGNAL \core1|rf|RF~1142_q\ : std_logic;
SIGNAL \core1|rf|RF~1270feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1270_q\ : std_logic;
SIGNAL \core1|rf|RF~3007_combout\ : std_logic;
SIGNAL \core1|rf|RF~3008_combout\ : std_logic;
SIGNAL \core1|rf|RF~374feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~374_q\ : std_logic;
SIGNAL \core1|rf|RF~502_q\ : std_logic;
SIGNAL \core1|rf|RF~246feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~246_q\ : std_logic;
SIGNAL \core1|rf|RF~118_q\ : std_logic;
SIGNAL \core1|rf|RF~3011_combout\ : std_logic;
SIGNAL \core1|rf|RF~3012_combout\ : std_logic;
SIGNAL \core1|rf|RF~758feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~758_q\ : std_logic;
SIGNAL \core1|rf|RF~1014_q\ : std_logic;
SIGNAL \core1|rf|RF~886feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~886_q\ : std_logic;
SIGNAL \core1|rf|RF~630_q\ : std_logic;
SIGNAL \core1|rf|RF~3009_combout\ : std_logic;
SIGNAL \core1|rf|RF~3010_combout\ : std_logic;
SIGNAL \core1|rf|RF~3013_combout\ : std_logic;
SIGNAL \core1|rf|RF~3016_combout\ : std_logic;
SIGNAL \core1|rf|RF~1750feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1750_q\ : std_logic;
SIGNAL \core1|rf|RF~726_q\ : std_logic;
SIGNAL \core1|rf|RF~214_q\ : std_logic;
SIGNAL \core1|rf|RF~1238feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1238_q\ : std_logic;
SIGNAL \core1|rf|RF~2986_combout\ : std_logic;
SIGNAL \core1|rf|RF~2987_combout\ : std_logic;
SIGNAL \core1|rf|RF~2006feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2006_q\ : std_logic;
SIGNAL \core1|rf|RF~982feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~982_q\ : std_logic;
SIGNAL \core1|rf|RF~470_q\ : std_logic;
SIGNAL \core1|rf|RF~1494feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1494_q\ : std_logic;
SIGNAL \core1|rf|RF~2993_combout\ : std_logic;
SIGNAL \core1|rf|RF~2994_combout\ : std_logic;
SIGNAL \core1|rf|RF~1366feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1366_q\ : std_logic;
SIGNAL \core1|rf|RF~1878_q\ : std_logic;
SIGNAL \core1|rf|RF~854feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~854_q\ : std_logic;
SIGNAL \core1|rf|RF~342_q\ : std_logic;
SIGNAL \core1|rf|RF~2988_combout\ : std_logic;
SIGNAL \core1|rf|RF~2989_combout\ : std_logic;
SIGNAL \core1|rf|RF~1110feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1110_q\ : std_logic;
SIGNAL \core1|rf|RF~1622_q\ : std_logic;
SIGNAL \core1|rf|RF~598feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~598_q\ : std_logic;
SIGNAL \core1|rf|RF~86_q\ : std_logic;
SIGNAL \core1|rf|RF~2990_combout\ : std_logic;
SIGNAL \core1|rf|RF~2991_combout\ : std_logic;
SIGNAL \core1|rf|RF~2992_combout\ : std_logic;
SIGNAL \core1|rf|RF~2995_combout\ : std_logic;
SIGNAL \core1|rf|RF~918feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~918_q\ : std_logic;
SIGNAL \core1|rf|RF~1942_q\ : std_logic;
SIGNAL \core1|rf|RF~406_q\ : std_logic;
SIGNAL \core1|rf|RF~1430feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1430_q\ : std_logic;
SIGNAL \core1|rf|RF~3003_combout\ : std_logic;
SIGNAL \core1|rf|RF~3004_combout\ : std_logic;
SIGNAL \core1|rf|RF~1814feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1814_q\ : std_logic;
SIGNAL \core1|rf|RF~1302_q\ : std_logic;
SIGNAL \core1|rf|RF~278_q\ : std_logic;
SIGNAL \core1|rf|RF~790feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~790_q\ : std_logic;
SIGNAL \core1|rf|RF~2998_combout\ : std_logic;
SIGNAL \core1|rf|RF~2999_combout\ : std_logic;
SIGNAL \core1|rf|RF~1046feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1046_q\ : std_logic;
SIGNAL \core1|rf|RF~1558_q\ : std_logic;
SIGNAL \core1|rf|RF~534feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~534_q\ : std_logic;
SIGNAL \core1|rf|RF~22_q\ : std_logic;
SIGNAL \core1|rf|RF~3000_combout\ : std_logic;
SIGNAL \core1|rf|RF~3001_combout\ : std_logic;
SIGNAL \core1|rf|RF~3002_combout\ : std_logic;
SIGNAL \core1|rf|RF~1686feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1686_q\ : std_logic;
SIGNAL \core1|rf|RF~662_q\ : std_logic;
SIGNAL \core1|rf|RF~1174feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1174_q\ : std_logic;
SIGNAL \core1|rf|RF~150_q\ : std_logic;
SIGNAL \core1|rf|RF~2996_combout\ : std_logic;
SIGNAL \core1|rf|RF~2997_combout\ : std_logic;
SIGNAL \core1|rf|RF~3005_combout\ : std_logic;
SIGNAL \core1|rf|RF~3006_combout\ : std_logic;
SIGNAL \core1|rf|RF~3017_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[22]~22_combout\ : std_logic;
SIGNAL \from_mem_flat_i[25]~input_o\ : std_logic;
SIGNAL \from_mem_flat_i[26]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~1624_q\ : std_logic;
SIGNAL \core1|rf|RF~1880feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1880_q\ : std_logic;
SIGNAL \core1|rf|RF~3091_combout\ : std_logic;
SIGNAL \core1|rf|RF~2008feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2008_q\ : std_logic;
SIGNAL \core1|rf|RF~1752_q\ : std_logic;
SIGNAL \core1|rf|RF~3092_combout\ : std_logic;
SIGNAL \core1|rf|RF~2040_q\ : std_logic;
SIGNAL \core1|rf|RF~1912_q\ : std_logic;
SIGNAL \core1|rf|RF~1784feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1784_q\ : std_logic;
SIGNAL \core1|rf|RF~1656_q\ : std_logic;
SIGNAL \core1|rf|RF~3098_combout\ : std_logic;
SIGNAL \core1|rf|RF~3099_combout\ : std_logic;
SIGNAL \core1|rf|RF~1848feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1848_q\ : std_logic;
SIGNAL \core1|rf|RF~1976_q\ : std_logic;
SIGNAL \core1|rf|RF~1720feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1720_q\ : std_logic;
SIGNAL \core1|rf|RF~1592_q\ : std_logic;
SIGNAL \core1|rf|RF~3093_combout\ : std_logic;
SIGNAL \core1|rf|RF~3094_combout\ : std_logic;
SIGNAL \core1|rf|RF~1688feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1688_q\ : std_logic;
SIGNAL \core1|rf|RF~1944_q\ : std_logic;
SIGNAL \core1|rf|RF~1816feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1816_q\ : std_logic;
SIGNAL \core1|rf|RF~1560_q\ : std_logic;
SIGNAL \core1|rf|RF~3095_combout\ : std_logic;
SIGNAL \core1|rf|RF~3096_combout\ : std_logic;
SIGNAL \core1|rf|RF~3097_combout\ : std_logic;
SIGNAL \core1|rf|RF~3100_combout\ : std_logic;
SIGNAL \core1|rf|RF~1528feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1528_q\ : std_logic;
SIGNAL \core1|rf|RF~1464_q\ : std_logic;
SIGNAL \core1|rf|RF~1496feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1496_q\ : std_logic;
SIGNAL \core1|rf|RF~1432_q\ : std_logic;
SIGNAL \core1|rf|RF~3067_combout\ : std_logic;
SIGNAL \core1|rf|RF~3068_combout\ : std_logic;
SIGNAL \core1|rf|RF~1400feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1400_q\ : std_logic;
SIGNAL \core1|rf|RF~1368_q\ : std_logic;
SIGNAL \core1|rf|RF~1336feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1336_q\ : std_logic;
SIGNAL \core1|rf|RF~1304_q\ : std_logic;
SIGNAL \core1|rf|RF~3060_combout\ : std_logic;
SIGNAL \core1|rf|RF~3061_combout\ : std_logic;
SIGNAL \core1|rf|RF~1112feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1112_q\ : std_logic;
SIGNAL \core1|rf|RF~1144_q\ : std_logic;
SIGNAL \core1|rf|RF~1080feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1080_q\ : std_logic;
SIGNAL \core1|rf|RF~1048_q\ : std_logic;
SIGNAL \core1|rf|RF~3064_combout\ : std_logic;
SIGNAL \core1|rf|RF~3065_combout\ : std_logic;
SIGNAL \core1|rf|RF~1208feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1208_q\ : std_logic;
SIGNAL \core1|rf|RF~1272_q\ : std_logic;
SIGNAL \core1|rf|RF~1240feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1240_q\ : std_logic;
SIGNAL \core1|rf|RF~1176_q\ : std_logic;
SIGNAL \core1|rf|RF~3062_combout\ : std_logic;
SIGNAL \core1|rf|RF~3063_combout\ : std_logic;
SIGNAL \core1|rf|RF~3066_combout\ : std_logic;
SIGNAL \core1|rf|RF~3069_combout\ : std_logic;
SIGNAL \core1|rf|RF~824feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~824_q\ : std_logic;
SIGNAL \core1|rf|RF~568_q\ : std_logic;
SIGNAL \core1|rf|RF~3070_combout\ : std_logic;
SIGNAL \core1|rf|RF~696_q\ : std_logic;
SIGNAL \core1|rf|RF~952feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~952_q\ : std_logic;
SIGNAL \core1|rf|RF~3071_combout\ : std_logic;
SIGNAL \core1|rf|RF~856feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~856_q\ : std_logic;
SIGNAL \core1|rf|RF~984_q\ : std_logic;
SIGNAL \core1|rf|RF~728feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~728_q\ : std_logic;
SIGNAL \core1|rf|RF~600_q\ : std_logic;
SIGNAL \core1|rf|RF~3072_combout\ : std_logic;
SIGNAL \core1|rf|RF~3073_combout\ : std_logic;
SIGNAL \core1|rf|RF~664feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~664_q\ : std_logic;
SIGNAL \core1|rf|RF~536_q\ : std_logic;
SIGNAL \core1|rf|RF~3074_combout\ : std_logic;
SIGNAL \core1|rf|RF~920_q\ : std_logic;
SIGNAL \core1|rf|RF~792feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~792_q\ : std_logic;
SIGNAL \core1|rf|RF~3075_combout\ : std_logic;
SIGNAL \core1|rf|RF~3076_combout\ : std_logic;
SIGNAL \core1|rf|RF~760feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~760_q\ : std_logic;
SIGNAL \core1|rf|RF~1016_q\ : std_logic;
SIGNAL \core1|rf|RF~888feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~888_q\ : std_logic;
SIGNAL \core1|rf|RF~632_q\ : std_logic;
SIGNAL \core1|rf|RF~3077_combout\ : std_logic;
SIGNAL \core1|rf|RF~3078_combout\ : std_logic;
SIGNAL \core1|rf|RF~3079_combout\ : std_logic;
SIGNAL \core1|rf|RF~248feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~248_q\ : std_logic;
SIGNAL \core1|rf|RF~376feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~376_q\ : std_logic;
SIGNAL \core1|rf|RF~120_q\ : std_logic;
SIGNAL \core1|rf|RF~3087_combout\ : std_logic;
SIGNAL \core1|rf|RF~504_q\ : std_logic;
SIGNAL \core1|rf|RF~3088_combout\ : std_logic;
SIGNAL \core1|rf|RF~280feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~280_q\ : std_logic;
SIGNAL \core1|rf|RF~408_q\ : std_logic;
SIGNAL \core1|rf|RF~152feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~152_q\ : std_logic;
SIGNAL \core1|rf|RF~24_q\ : std_logic;
SIGNAL \core1|rf|RF~3084_combout\ : std_logic;
SIGNAL \core1|rf|RF~3085_combout\ : std_logic;
SIGNAL \core1|rf|RF~184feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~184_q\ : std_logic;
SIGNAL \core1|rf|RF~440_q\ : std_logic;
SIGNAL \core1|rf|RF~312feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~312_q\ : std_logic;
SIGNAL \core1|rf|RF~56_q\ : std_logic;
SIGNAL \core1|rf|RF~3082_combout\ : std_logic;
SIGNAL \core1|rf|RF~3083_combout\ : std_logic;
SIGNAL \core1|rf|RF~3086_combout\ : std_logic;
SIGNAL \core1|rf|RF~472feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~472_q\ : std_logic;
SIGNAL \core1|rf|RF~344_q\ : std_logic;
SIGNAL \core1|rf|RF~216feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~216_q\ : std_logic;
SIGNAL \core1|rf|RF~88_q\ : std_logic;
SIGNAL \core1|rf|RF~3080_combout\ : std_logic;
SIGNAL \core1|rf|RF~3081_combout\ : std_logic;
SIGNAL \core1|rf|RF~3089_combout\ : std_logic;
SIGNAL \core1|rf|RF~3090_combout\ : std_logic;
SIGNAL \core1|rf|RF~3101_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[24]~24_combout\ : std_logic;
SIGNAL \from_mem_flat_i[27]~input_o\ : std_logic;
SIGNAL \core1|alu_1|Selector30~2_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \from_mem_flat_i[28]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~634feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~634_q\ : std_logic;
SIGNAL \core1|rf|RF~602_q\ : std_logic;
SIGNAL \core1|rf|RF~570feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~570_q\ : std_logic;
SIGNAL \core1|rf|RF~538_q\ : std_logic;
SIGNAL \core1|rf|RF~3164_combout\ : std_logic;
SIGNAL \core1|rf|RF~3165_combout\ : std_logic;
SIGNAL \core1|rf|RF~1594feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1594_q\ : std_logic;
SIGNAL \core1|rf|RF~1562_q\ : std_logic;
SIGNAL \core1|rf|RF~3171_combout\ : std_logic;
SIGNAL \core1|rf|RF~1658_q\ : std_logic;
SIGNAL \core1|rf|RF~1626feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1626_q\ : std_logic;
SIGNAL \core1|rf|RF~3172_combout\ : std_logic;
SIGNAL \core1|rf|RF~1082feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1082_q\ : std_logic;
SIGNAL \core1|rf|RF~1146_q\ : std_logic;
SIGNAL \core1|rf|RF~1114feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1114_q\ : std_logic;
SIGNAL \core1|rf|RF~1050_q\ : std_logic;
SIGNAL \core1|rf|RF~3166_combout\ : std_logic;
SIGNAL \core1|rf|RF~3167_combout\ : std_logic;
SIGNAL \core1|rf|RF~58feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~58_q\ : std_logic;
SIGNAL \core1|rf|RF~122_q\ : std_logic;
SIGNAL \core1|rf|RF~26_q\ : std_logic;
SIGNAL \core1|rf|RF~90feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~90_q\ : std_logic;
SIGNAL \core1|rf|RF~3168_combout\ : std_logic;
SIGNAL \core1|rf|RF~3169_combout\ : std_logic;
SIGNAL \core1|rf|RF~3170_combout\ : std_logic;
SIGNAL \core1|rf|RF~3173_combout\ : std_logic;
SIGNAL \core1|rf|RF~1754feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1754_q\ : std_logic;
SIGNAL \core1|rf|RF~1786_q\ : std_logic;
SIGNAL \core1|rf|RF~1722feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1722_q\ : std_logic;
SIGNAL \core1|rf|RF~1690_q\ : std_logic;
SIGNAL \core1|rf|RF~3161_combout\ : std_logic;
SIGNAL \core1|rf|RF~3162_combout\ : std_logic;
SIGNAL \core1|rf|RF~186feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~186_q\ : std_logic;
SIGNAL \core1|rf|RF~250_q\ : std_logic;
SIGNAL \core1|rf|RF~218feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~218_q\ : std_logic;
SIGNAL \core1|rf|RF~154_q\ : std_logic;
SIGNAL \core1|rf|RF~3158_combout\ : std_logic;
SIGNAL \core1|rf|RF~3159_combout\ : std_logic;
SIGNAL \core1|rf|RF~730feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~730_q\ : std_logic;
SIGNAL \core1|rf|RF~762_q\ : std_logic;
SIGNAL \core1|rf|RF~698feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~698_q\ : std_logic;
SIGNAL \core1|rf|RF~666_q\ : std_logic;
SIGNAL \core1|rf|RF~3156_combout\ : std_logic;
SIGNAL \core1|rf|RF~3157_combout\ : std_logic;
SIGNAL \core1|rf|RF~3160_combout\ : std_logic;
SIGNAL \core1|rf|RF~1274feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1274_q\ : std_logic;
SIGNAL \core1|rf|RF~1242feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1242_q\ : std_logic;
SIGNAL \core1|rf|RF~1178_q\ : std_logic;
SIGNAL \core1|rf|RF~3154_combout\ : std_logic;
SIGNAL \core1|rf|RF~1210_q\ : std_logic;
SIGNAL \core1|rf|RF~3155_combout\ : std_logic;
SIGNAL \core1|rf|RF~3163_combout\ : std_logic;
SIGNAL \core1|rf|RF~3174_combout\ : std_logic;
SIGNAL \core1|rf|RF~1466feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1466_q\ : std_logic;
SIGNAL \core1|rf|RF~442_q\ : std_logic;
SIGNAL \core1|rf|RF~3175_combout\ : std_logic;
SIGNAL \core1|rf|RF~954_q\ : std_logic;
SIGNAL \core1|rf|RF~1978feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1978_q\ : std_logic;
SIGNAL \core1|rf|RF~3176_combout\ : std_logic;
SIGNAL \core1|rf|RF~2042_q\ : std_logic;
SIGNAL \core1|rf|RF~1018_q\ : std_logic;
SIGNAL \core1|rf|RF~506_q\ : std_logic;
SIGNAL \core1|rf|RF~1530feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1530_q\ : std_logic;
SIGNAL \core1|rf|RF~3182_combout\ : std_logic;
SIGNAL \core1|rf|RF~3183_combout\ : std_logic;
SIGNAL \core1|rf|RF~474_q\ : std_logic;
SIGNAL \core1|rf|RF~986feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~986_q\ : std_logic;
SIGNAL \core1|rf|RF~3177_combout\ : std_logic;
SIGNAL \core1|rf|RF~2010_q\ : std_logic;
SIGNAL \core1|rf|RF~1498feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1498_q\ : std_logic;
SIGNAL \core1|rf|RF~3178_combout\ : std_logic;
SIGNAL \core1|rf|RF~922feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~922_q\ : std_logic;
SIGNAL \core1|rf|RF~410_q\ : std_logic;
SIGNAL \core1|rf|RF~3179_combout\ : std_logic;
SIGNAL \core1|rf|RF~1946_q\ : std_logic;
SIGNAL \core1|rf|RF~1434feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1434_q\ : std_logic;
SIGNAL \core1|rf|RF~3180_combout\ : std_logic;
SIGNAL \core1|rf|RF~3181_combout\ : std_logic;
SIGNAL \core1|rf|RF~3184_combout\ : std_logic;
SIGNAL \core1|rf|RF~1850feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1850_q\ : std_logic;
SIGNAL \core1|rf|RF~1818_q\ : std_logic;
SIGNAL \core1|rf|RF~3151_combout\ : std_logic;
SIGNAL \core1|rf|RF~1914feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1914_q\ : std_logic;
SIGNAL \core1|rf|RF~1882_q\ : std_logic;
SIGNAL \core1|rf|RF~3152_combout\ : std_logic;
SIGNAL \core1|rf|RF~314feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~314_q\ : std_logic;
SIGNAL \core1|rf|RF~378_q\ : std_logic;
SIGNAL \core1|rf|RF~346feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~346_q\ : std_logic;
SIGNAL \core1|rf|RF~282_q\ : std_logic;
SIGNAL \core1|rf|RF~3148_combout\ : std_logic;
SIGNAL \core1|rf|RF~3149_combout\ : std_logic;
SIGNAL \core1|rf|RF~1338feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1338_q\ : std_logic;
SIGNAL \core1|rf|RF~1402_q\ : std_logic;
SIGNAL \core1|rf|RF~1370feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1370_q\ : std_logic;
SIGNAL \core1|rf|RF~1306_q\ : std_logic;
SIGNAL \core1|rf|RF~3146_combout\ : std_logic;
SIGNAL \core1|rf|RF~3147_combout\ : std_logic;
SIGNAL \core1|rf|RF~3150_combout\ : std_logic;
SIGNAL \core1|rf|RF~890feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~890_q\ : std_logic;
SIGNAL \core1|rf|RF~858_q\ : std_logic;
SIGNAL \core1|rf|RF~794_q\ : std_logic;
SIGNAL \core1|rf|RF~826feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~826_q\ : std_logic;
SIGNAL \core1|rf|RF~3144_combout\ : std_logic;
SIGNAL \core1|rf|RF~3145_combout\ : std_logic;
SIGNAL \core1|rf|RF~3153_combout\ : std_logic;
SIGNAL \core1|rf|RF~3185_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[26]~26_combout\ : std_logic;
SIGNAL \core1|rf|RF~1787_q\ : std_logic;
SIGNAL \core1|rf|RF~1659_q\ : std_logic;
SIGNAL \core1|rf|RF~3224_combout\ : std_logic;
SIGNAL \core1|rf|RF~1915_q\ : std_logic;
SIGNAL \core1|rf|RF~2043_q\ : std_logic;
SIGNAL \core1|rf|RF~3225_combout\ : std_logic;
SIGNAL \core1|rf|RF~2011feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2011_q\ : std_logic;
SIGNAL \core1|rf|RF~1755_q\ : std_logic;
SIGNAL \core1|rf|RF~1627_q\ : std_logic;
SIGNAL \core1|rf|RF~1883feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1883_q\ : std_logic;
SIGNAL \core1|rf|RF~3217_combout\ : std_logic;
SIGNAL \core1|rf|RF~3218_combout\ : std_logic;
SIGNAL \core1|rf|RF~1851feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1851_q\ : std_logic;
SIGNAL \core1|rf|RF~1979_q\ : std_logic;
SIGNAL \core1|rf|RF~1723feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1723_q\ : std_logic;
SIGNAL \core1|rf|RF~1595_q\ : std_logic;
SIGNAL \core1|rf|RF~3219_combout\ : std_logic;
SIGNAL \core1|rf|RF~3220_combout\ : std_logic;
SIGNAL \core1|rf|RF~1691feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1691_q\ : std_logic;
SIGNAL \core1|rf|RF~1947_q\ : std_logic;
SIGNAL \core1|rf|RF~1819feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1819_q\ : std_logic;
SIGNAL \core1|rf|RF~1563_q\ : std_logic;
SIGNAL \core1|rf|RF~3221_combout\ : std_logic;
SIGNAL \core1|rf|RF~3222_combout\ : std_logic;
SIGNAL \core1|rf|RF~3223_combout\ : std_logic;
SIGNAL \core1|rf|RF~3226_combout\ : std_logic;
SIGNAL \core1|rf|RF~1019feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1019_q\ : std_logic;
SIGNAL \core1|rf|RF~763_q\ : std_logic;
SIGNAL \core1|rf|RF~635_q\ : std_logic;
SIGNAL \core1|rf|RF~891feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~891_q\ : std_logic;
SIGNAL \core1|rf|RF~3193_combout\ : std_logic;
SIGNAL \core1|rf|RF~3194_combout\ : std_logic;
SIGNAL \core1|rf|RF~955feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~955_q\ : std_logic;
SIGNAL \core1|rf|RF~699_q\ : std_logic;
SIGNAL \core1|rf|RF~827feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~827_q\ : std_logic;
SIGNAL \core1|rf|RF~571_q\ : std_logic;
SIGNAL \core1|rf|RF~3186_combout\ : std_logic;
SIGNAL \core1|rf|RF~3187_combout\ : std_logic;
SIGNAL \core1|rf|RF~795feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~795_q\ : std_logic;
SIGNAL \core1|rf|RF~923_q\ : std_logic;
SIGNAL \core1|rf|RF~667feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~667_q\ : std_logic;
SIGNAL \core1|rf|RF~539_q\ : std_logic;
SIGNAL \core1|rf|RF~3190_combout\ : std_logic;
SIGNAL \core1|rf|RF~3191_combout\ : std_logic;
SIGNAL \core1|rf|RF~859feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~859_q\ : std_logic;
SIGNAL \core1|rf|RF~987_q\ : std_logic;
SIGNAL \core1|rf|RF~731feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~731_q\ : std_logic;
SIGNAL \core1|rf|RF~603_q\ : std_logic;
SIGNAL \core1|rf|RF~3188_combout\ : std_logic;
SIGNAL \core1|rf|RF~3189_combout\ : std_logic;
SIGNAL \core1|rf|RF~3192_combout\ : std_logic;
SIGNAL \core1|rf|RF~3195_combout\ : std_logic;
SIGNAL \core1|rf|RF~379feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~379_q\ : std_logic;
SIGNAL \core1|rf|RF~123_q\ : std_logic;
SIGNAL \core1|rf|RF~3213_combout\ : std_logic;
SIGNAL \core1|rf|RF~251feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~251_q\ : std_logic;
SIGNAL \core1|rf|RF~507_q\ : std_logic;
SIGNAL \core1|rf|RF~3214_combout\ : std_logic;
SIGNAL \core1|rf|RF~187feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~187_q\ : std_logic;
SIGNAL \core1|rf|RF~443_q\ : std_logic;
SIGNAL \core1|rf|RF~315feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~315_q\ : std_logic;
SIGNAL \core1|rf|RF~59_q\ : std_logic;
SIGNAL \core1|rf|RF~3208_combout\ : std_logic;
SIGNAL \core1|rf|RF~3209_combout\ : std_logic;
SIGNAL \core1|rf|RF~283feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~283_q\ : std_logic;
SIGNAL \core1|rf|RF~411_q\ : std_logic;
SIGNAL \core1|rf|RF~155feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~155_q\ : std_logic;
SIGNAL \core1|rf|RF~27_q\ : std_logic;
SIGNAL \core1|rf|RF~3210_combout\ : std_logic;
SIGNAL \core1|rf|RF~3211_combout\ : std_logic;
SIGNAL \core1|rf|RF~3212_combout\ : std_logic;
SIGNAL \core1|rf|RF~475feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~475_q\ : std_logic;
SIGNAL \core1|rf|RF~219feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~219_q\ : std_logic;
SIGNAL \core1|rf|RF~91_q\ : std_logic;
SIGNAL \core1|rf|RF~3206_combout\ : std_logic;
SIGNAL \core1|rf|RF~347_q\ : std_logic;
SIGNAL \core1|rf|RF~3207_combout\ : std_logic;
SIGNAL \core1|rf|RF~3215_combout\ : std_logic;
SIGNAL \core1|rf|RF~1403feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1403_q\ : std_logic;
SIGNAL \core1|rf|RF~1371_q\ : std_logic;
SIGNAL \core1|rf|RF~1339feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1339_q\ : std_logic;
SIGNAL \core1|rf|RF~1307_q\ : std_logic;
SIGNAL \core1|rf|RF~3196_combout\ : std_logic;
SIGNAL \core1|rf|RF~3197_combout\ : std_logic;
SIGNAL \core1|rf|RF~1499feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1499_q\ : std_logic;
SIGNAL \core1|rf|RF~1435_q\ : std_logic;
SIGNAL \core1|rf|RF~3203_combout\ : std_logic;
SIGNAL \core1|rf|RF~1531_q\ : std_logic;
SIGNAL \core1|rf|RF~1467feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1467_q\ : std_logic;
SIGNAL \core1|rf|RF~3204_combout\ : std_logic;
SIGNAL \core1|rf|RF~1115feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1115_q\ : std_logic;
SIGNAL \core1|rf|RF~1147_q\ : std_logic;
SIGNAL \core1|rf|RF~1083feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1083_q\ : std_logic;
SIGNAL \core1|rf|RF~1051_q\ : std_logic;
SIGNAL \core1|rf|RF~3200_combout\ : std_logic;
SIGNAL \core1|rf|RF~3201_combout\ : std_logic;
SIGNAL \core1|rf|RF~1243feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1243_q\ : std_logic;
SIGNAL \core1|rf|RF~1179_q\ : std_logic;
SIGNAL \core1|rf|RF~3198_combout\ : std_logic;
SIGNAL \core1|rf|RF~1211feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1211_q\ : std_logic;
SIGNAL \core1|rf|RF~1275_q\ : std_logic;
SIGNAL \core1|rf|RF~3199_combout\ : std_logic;
SIGNAL \core1|rf|RF~3202_combout\ : std_logic;
SIGNAL \core1|rf|RF~3205_combout\ : std_logic;
SIGNAL \core1|rf|RF~3216_combout\ : std_logic;
SIGNAL \core1|rf|RF~3227_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[27]~27_combout\ : std_logic;
SIGNAL \from_mem_flat_i[30]~input_o\ : std_logic;
SIGNAL \core1|rf|RF~2044_q\ : std_logic;
SIGNAL \core1|rf|RF~1788_q\ : std_logic;
SIGNAL \core1|rf|RF~1916feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1916_q\ : std_logic;
SIGNAL \core1|rf|RF~1660_q\ : std_logic;
SIGNAL \core1|rf|RF~3266_combout\ : std_logic;
SIGNAL \core1|rf|RF~3267_combout\ : std_logic;
SIGNAL \core1|rf|RF~1532feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1532_q\ : std_logic;
SIGNAL \core1|rf|RF~1404_q\ : std_logic;
SIGNAL \core1|rf|RF~1276feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1276_q\ : std_logic;
SIGNAL \core1|rf|RF~1148_q\ : std_logic;
SIGNAL \core1|rf|RF~3259_combout\ : std_logic;
SIGNAL \core1|rf|RF~3260_combout\ : std_logic;
SIGNAL \core1|rf|RF~892feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~892_q\ : std_logic;
SIGNAL \core1|rf|RF~636_q\ : std_logic;
SIGNAL \core1|rf|RF~3261_combout\ : std_logic;
SIGNAL \core1|rf|RF~764feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~764_q\ : std_logic;
SIGNAL \core1|rf|RF~1020_q\ : std_logic;
SIGNAL \core1|rf|RF~3262_combout\ : std_logic;
SIGNAL \core1|rf|RF~380feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~380_q\ : std_logic;
SIGNAL \core1|rf|RF~508_q\ : std_logic;
SIGNAL \core1|rf|RF~252feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~252_q\ : std_logic;
SIGNAL \core1|rf|RF~124_q\ : std_logic;
SIGNAL \core1|rf|RF~3263_combout\ : std_logic;
SIGNAL \core1|rf|RF~3264_combout\ : std_logic;
SIGNAL \core1|rf|RF~3265_combout\ : std_logic;
SIGNAL \core1|rf|RF~3268_combout\ : std_logic;
SIGNAL \core1|rf|RF~828feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~828_q\ : std_logic;
SIGNAL \core1|rf|RF~316_q\ : std_logic;
SIGNAL \core1|rf|RF~3228_combout\ : std_logic;
SIGNAL \core1|rf|RF~1340feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1340_q\ : std_logic;
SIGNAL \core1|rf|RF~1852feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1852_q\ : std_logic;
SIGNAL \core1|rf|RF~3229_combout\ : std_logic;
SIGNAL \core1|rf|RF~1980feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1980_q\ : std_logic;
SIGNAL \core1|rf|RF~956_q\ : std_logic;
SIGNAL \core1|rf|RF~1468feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1468_q\ : std_logic;
SIGNAL \core1|rf|RF~444_q\ : std_logic;
SIGNAL \core1|rf|RF~3235_combout\ : std_logic;
SIGNAL \core1|rf|RF~3236_combout\ : std_logic;
SIGNAL \core1|rf|RF~700feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~700_q\ : std_logic;
SIGNAL \core1|rf|RF~1724_q\ : std_logic;
SIGNAL \core1|rf|RF~188_q\ : std_logic;
SIGNAL \core1|rf|RF~1212feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1212_q\ : std_logic;
SIGNAL \core1|rf|RF~3230_combout\ : std_logic;
SIGNAL \core1|rf|RF~3231_combout\ : std_logic;
SIGNAL \core1|rf|RF~1084feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1084_q\ : std_logic;
SIGNAL \core1|rf|RF~1596_q\ : std_logic;
SIGNAL \core1|rf|RF~572feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~572_q\ : std_logic;
SIGNAL \core1|rf|RF~60_q\ : std_logic;
SIGNAL \core1|rf|RF~3232_combout\ : std_logic;
SIGNAL \core1|rf|RF~3233_combout\ : std_logic;
SIGNAL \core1|rf|RF~3234_combout\ : std_logic;
SIGNAL \core1|rf|RF~3237_combout\ : std_logic;
SIGNAL \core1|rf|RF~1052feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1052_q\ : std_logic;
SIGNAL \core1|rf|RF~1564_q\ : std_logic;
SIGNAL \core1|rf|RF~540feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~540_q\ : std_logic;
SIGNAL \core1|rf|RF~28_q\ : std_logic;
SIGNAL \core1|rf|RF~3252_combout\ : std_logic;
SIGNAL \core1|rf|RF~3253_combout\ : std_logic;
SIGNAL \core1|rf|RF~1308feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1308_q\ : std_logic;
SIGNAL \core1|rf|RF~796feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~796_q\ : std_logic;
SIGNAL \core1|rf|RF~284_q\ : std_logic;
SIGNAL \core1|rf|RF~3250_combout\ : std_logic;
SIGNAL \core1|rf|RF~1820feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1820_q\ : std_logic;
SIGNAL \core1|rf|RF~3251_combout\ : std_logic;
SIGNAL \core1|rf|RF~3254_combout\ : std_logic;
SIGNAL \core1|rf|RF~1692feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1692_q\ : std_logic;
SIGNAL \core1|rf|RF~668_q\ : std_logic;
SIGNAL \core1|rf|RF~156_q\ : std_logic;
SIGNAL \core1|rf|RF~1180feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1180_q\ : std_logic;
SIGNAL \core1|rf|RF~3248_combout\ : std_logic;
SIGNAL \core1|rf|RF~3249_combout\ : std_logic;
SIGNAL \core1|rf|RF~924feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~924_q\ : std_logic;
SIGNAL \core1|rf|RF~1948_q\ : std_logic;
SIGNAL \core1|rf|RF~1436feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1436_q\ : std_logic;
SIGNAL \core1|rf|RF~412_q\ : std_logic;
SIGNAL \core1|rf|RF~3255_combout\ : std_logic;
SIGNAL \core1|rf|RF~3256_combout\ : std_logic;
SIGNAL \core1|rf|RF~3257_combout\ : std_logic;
SIGNAL \core1|rf|RF~988feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~988_q\ : std_logic;
SIGNAL \core1|rf|RF~2012_q\ : std_logic;
SIGNAL \core1|rf|RF~476_q\ : std_logic;
SIGNAL \core1|rf|RF~1500feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1500_q\ : std_logic;
SIGNAL \core1|rf|RF~3245_combout\ : std_logic;
SIGNAL \core1|rf|RF~3246_combout\ : std_logic;
SIGNAL \core1|rf|RF~1756feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1756_q\ : std_logic;
SIGNAL \core1|rf|RF~732_q\ : std_logic;
SIGNAL \core1|rf|RF~1244feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1244_q\ : std_logic;
SIGNAL \core1|rf|RF~220_q\ : std_logic;
SIGNAL \core1|rf|RF~3238_combout\ : std_logic;
SIGNAL \core1|rf|RF~3239_combout\ : std_logic;
SIGNAL \core1|rf|RF~860feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~860_q\ : std_logic;
SIGNAL \core1|rf|RF~348_q\ : std_logic;
SIGNAL \core1|rf|RF~3240_combout\ : std_logic;
SIGNAL \core1|rf|RF~1884_q\ : std_logic;
SIGNAL \core1|rf|RF~1372feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1372_q\ : std_logic;
SIGNAL \core1|rf|RF~3241_combout\ : std_logic;
SIGNAL \core1|rf|RF~1116feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1116_q\ : std_logic;
SIGNAL \core1|rf|RF~1628_q\ : std_logic;
SIGNAL \core1|rf|RF~604feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~604_q\ : std_logic;
SIGNAL \core1|rf|RF~92_q\ : std_logic;
SIGNAL \core1|rf|RF~3242_combout\ : std_logic;
SIGNAL \core1|rf|RF~3243_combout\ : std_logic;
SIGNAL \core1|rf|RF~3244_combout\ : std_logic;
SIGNAL \core1|rf|RF~3247_combout\ : std_logic;
SIGNAL \core1|rf|RF~3258_combout\ : std_logic;
SIGNAL \core1|rf|RF~3269_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[28]~28_combout\ : std_logic;
SIGNAL \from_mem_flat_i[31]~input_o\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~119_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~283_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \core1|rs_val_or_zero[0]~0_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~53_combout\ : std_logic;
SIGNAL \core1|rf|RF~1789feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1789_q\ : std_logic;
SIGNAL \core1|rf|RF~1725feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1725_q\ : std_logic;
SIGNAL \core1|rf|RF~1693_q\ : std_logic;
SIGNAL \core1|rf|RF~3277_combout\ : std_logic;
SIGNAL \core1|rf|RF~1757_q\ : std_logic;
SIGNAL \core1|rf|RF~3278_combout\ : std_logic;
SIGNAL \core1|rf|RF~1277feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1277_q\ : std_logic;
SIGNAL \core1|rf|RF~1213_q\ : std_logic;
SIGNAL \core1|rf|RF~1245feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1245_q\ : std_logic;
SIGNAL \core1|rf|RF~1181_q\ : std_logic;
SIGNAL \core1|rf|RF~3270_combout\ : std_logic;
SIGNAL \core1|rf|RF~3271_combout\ : std_logic;
SIGNAL \core1|rf|RF~733feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~733_q\ : std_logic;
SIGNAL \core1|rf|RF~765_q\ : std_logic;
SIGNAL \core1|rf|RF~669_q\ : std_logic;
SIGNAL \core1|rf|RF~701feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~701_q\ : std_logic;
SIGNAL \core1|rf|RF~3272_combout\ : std_logic;
SIGNAL \core1|rf|RF~3273_combout\ : std_logic;
SIGNAL \core1|rf|RF~189feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~189_q\ : std_logic;
SIGNAL \core1|rf|RF~253_q\ : std_logic;
SIGNAL \core1|rf|RF~221feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~221_q\ : std_logic;
SIGNAL \core1|rf|RF~157_q\ : std_logic;
SIGNAL \core1|rf|RF~3274_combout\ : std_logic;
SIGNAL \core1|rf|RF~3275_combout\ : std_logic;
SIGNAL \core1|rf|RF~3276_combout\ : std_logic;
SIGNAL \core1|rf|RF~3279_combout\ : std_logic;
SIGNAL \core1|rf|RF~1981feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1981_q\ : std_logic;
SIGNAL \core1|rf|RF~957_q\ : std_logic;
SIGNAL \core1|rf|RF~1469feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1469_q\ : std_logic;
SIGNAL \core1|rf|RF~445_q\ : std_logic;
SIGNAL \core1|rf|RF~3301_combout\ : std_logic;
SIGNAL \core1|rf|RF~3302_combout\ : std_logic;
SIGNAL \core1|rf|RF~2045feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2045_q\ : std_logic;
SIGNAL \core1|rf|RF~1021_q\ : std_logic;
SIGNAL \core1|rf|RF~1533feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1533_q\ : std_logic;
SIGNAL \core1|rf|RF~509_q\ : std_logic;
SIGNAL \core1|rf|RF~3308_combout\ : std_logic;
SIGNAL \core1|rf|RF~3309_combout\ : std_logic;
SIGNAL \core1|rf|RF~1437feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1437_q\ : std_logic;
SIGNAL \core1|rf|RF~1949_q\ : std_logic;
SIGNAL \core1|rf|RF~925feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~925_q\ : std_logic;
SIGNAL \core1|rf|RF~413_q\ : std_logic;
SIGNAL \core1|rf|RF~3305_combout\ : std_logic;
SIGNAL \core1|rf|RF~3306_combout\ : std_logic;
SIGNAL \core1|rf|RF~1501feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1501_q\ : std_logic;
SIGNAL \core1|rf|RF~2013_q\ : std_logic;
SIGNAL \core1|rf|RF~989feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~989_q\ : std_logic;
SIGNAL \core1|rf|RF~477_q\ : std_logic;
SIGNAL \core1|rf|RF~3303_combout\ : std_logic;
SIGNAL \core1|rf|RF~3304_combout\ : std_logic;
SIGNAL \core1|rf|RF~3307_combout\ : std_logic;
SIGNAL \core1|rf|RF~3310_combout\ : std_logic;
SIGNAL \core1|rf|RF~1629feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1629_q\ : std_logic;
SIGNAL \core1|rf|RF~1565_q\ : std_logic;
SIGNAL \core1|rf|RF~1597feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1597_q\ : std_logic;
SIGNAL \core1|rf|RF~3297_combout\ : std_logic;
SIGNAL \core1|rf|RF~1661_q\ : std_logic;
SIGNAL \core1|rf|RF~3298_combout\ : std_logic;
SIGNAL \core1|rf|RF~573feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~573_q\ : std_logic;
SIGNAL \core1|rf|RF~541_q\ : std_logic;
SIGNAL \core1|rf|RF~3290_combout\ : std_logic;
SIGNAL \core1|rf|RF~605_q\ : std_logic;
SIGNAL \core1|rf|RF~637feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~637_q\ : std_logic;
SIGNAL \core1|rf|RF~3291_combout\ : std_logic;
SIGNAL \core1|rf|RF~1085feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1085_q\ : std_logic;
SIGNAL \core1|rf|RF~1149_q\ : std_logic;
SIGNAL \core1|rf|RF~1117feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1117_q\ : std_logic;
SIGNAL \core1|rf|RF~1053_q\ : std_logic;
SIGNAL \core1|rf|RF~3292_combout\ : std_logic;
SIGNAL \core1|rf|RF~3293_combout\ : std_logic;
SIGNAL \core1|rf|RF~125feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~125_q\ : std_logic;
SIGNAL \core1|rf|RF~61_q\ : std_logic;
SIGNAL \core1|rf|RF~93feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~93_q\ : std_logic;
SIGNAL \core1|rf|RF~29_q\ : std_logic;
SIGNAL \core1|rf|RF~3294_combout\ : std_logic;
SIGNAL \core1|rf|RF~3295_combout\ : std_logic;
SIGNAL \core1|rf|RF~3296_combout\ : std_logic;
SIGNAL \core1|rf|RF~3299_combout\ : std_logic;
SIGNAL \core1|rf|RF~1341feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1341_q\ : std_logic;
SIGNAL \core1|rf|RF~1405_q\ : std_logic;
SIGNAL \core1|rf|RF~1373feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1373_q\ : std_logic;
SIGNAL \core1|rf|RF~1309_q\ : std_logic;
SIGNAL \core1|rf|RF~3282_combout\ : std_logic;
SIGNAL \core1|rf|RF~3283_combout\ : std_logic;
SIGNAL \core1|rf|RF~317feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~317_q\ : std_logic;
SIGNAL \core1|rf|RF~381_q\ : std_logic;
SIGNAL \core1|rf|RF~349feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~349_q\ : std_logic;
SIGNAL \core1|rf|RF~285_q\ : std_logic;
SIGNAL \core1|rf|RF~3284_combout\ : std_logic;
SIGNAL \core1|rf|RF~3285_combout\ : std_logic;
SIGNAL \core1|rf|RF~3286_combout\ : std_logic;
SIGNAL \core1|rf|RF~1885feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1885_q\ : std_logic;
SIGNAL \core1|rf|RF~1917_q\ : std_logic;
SIGNAL \core1|rf|RF~1853feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1853_q\ : std_logic;
SIGNAL \core1|rf|RF~1821_q\ : std_logic;
SIGNAL \core1|rf|RF~3287_combout\ : std_logic;
SIGNAL \core1|rf|RF~3288_combout\ : std_logic;
SIGNAL \core1|rf|RF~893feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~893_q\ : std_logic;
SIGNAL \core1|rf|RF~861_q\ : std_logic;
SIGNAL \core1|rf|RF~797_q\ : std_logic;
SIGNAL \core1|rf|RF~829feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~829_q\ : std_logic;
SIGNAL \core1|rf|RF~3280_combout\ : std_logic;
SIGNAL \core1|rf|RF~3281_combout\ : std_logic;
SIGNAL \core1|rf|RF~3289_combout\ : std_logic;
SIGNAL \core1|rf|RF~3300_combout\ : std_logic;
SIGNAL \core1|rf|RF~3311_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[29]~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~40_combout\ : std_logic;
SIGNAL \core1|rf|RF~2039_q\ : std_logic;
SIGNAL \core1|rf|RF~503_q\ : std_logic;
SIGNAL \core1|rf|RF~1527feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1527_q\ : std_logic;
SIGNAL \core1|rf|RF~3056_combout\ : std_logic;
SIGNAL \core1|rf|RF~1015_q\ : std_logic;
SIGNAL \core1|rf|RF~3057_combout\ : std_logic;
SIGNAL \core1|rf|RF~471_q\ : std_logic;
SIGNAL \core1|rf|RF~983feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~983_q\ : std_logic;
SIGNAL \core1|rf|RF~3051_combout\ : std_logic;
SIGNAL \core1|rf|RF~2007_q\ : std_logic;
SIGNAL \core1|rf|RF~1495feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1495_q\ : std_logic;
SIGNAL \core1|rf|RF~3052_combout\ : std_logic;
SIGNAL \core1|rf|RF~1431feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1431_q\ : std_logic;
SIGNAL \core1|rf|RF~1943_q\ : std_logic;
SIGNAL \core1|rf|RF~407_q\ : std_logic;
SIGNAL \core1|rf|RF~919feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~919_q\ : std_logic;
SIGNAL \core1|rf|RF~3053_combout\ : std_logic;
SIGNAL \core1|rf|RF~3054_combout\ : std_logic;
SIGNAL \core1|rf|RF~3055_combout\ : std_logic;
SIGNAL \core1|rf|RF~1463feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1463_q\ : std_logic;
SIGNAL \core1|rf|RF~439_q\ : std_logic;
SIGNAL \core1|rf|RF~3049_combout\ : std_logic;
SIGNAL \core1|rf|RF~951_q\ : std_logic;
SIGNAL \core1|rf|RF~1975feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1975_q\ : std_logic;
SIGNAL \core1|rf|RF~3050_combout\ : std_logic;
SIGNAL \core1|rf|RF~3058_combout\ : std_logic;
SIGNAL \core1|rf|RF~1271feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1271_q\ : std_logic;
SIGNAL \core1|rf|RF~1207_q\ : std_logic;
SIGNAL \core1|rf|RF~1239feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1239_q\ : std_logic;
SIGNAL \core1|rf|RF~1175_q\ : std_logic;
SIGNAL \core1|rf|RF~3018_combout\ : std_logic;
SIGNAL \core1|rf|RF~3019_combout\ : std_logic;
SIGNAL \core1|rf|RF~1783feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1783_q\ : std_logic;
SIGNAL \core1|rf|RF~1751_q\ : std_logic;
SIGNAL \core1|rf|RF~1719feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1719_q\ : std_logic;
SIGNAL \core1|rf|RF~1687_q\ : std_logic;
SIGNAL \core1|rf|RF~3025_combout\ : std_logic;
SIGNAL \core1|rf|RF~3026_combout\ : std_logic;
SIGNAL \core1|rf|RF~727feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~727_q\ : std_logic;
SIGNAL \core1|rf|RF~759_q\ : std_logic;
SIGNAL \core1|rf|RF~663_q\ : std_logic;
SIGNAL \core1|rf|RF~695feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~695_q\ : std_logic;
SIGNAL \core1|rf|RF~3020_combout\ : std_logic;
SIGNAL \core1|rf|RF~3021_combout\ : std_logic;
SIGNAL \core1|rf|RF~215feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~215_q\ : std_logic;
SIGNAL \core1|rf|RF~151_q\ : std_logic;
SIGNAL \core1|rf|RF~3022_combout\ : std_logic;
SIGNAL \core1|rf|RF~183feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~183_q\ : std_logic;
SIGNAL \core1|rf|RF~247_q\ : std_logic;
SIGNAL \core1|rf|RF~3023_combout\ : std_logic;
SIGNAL \core1|rf|RF~3024_combout\ : std_logic;
SIGNAL \core1|rf|RF~3027_combout\ : std_logic;
SIGNAL \core1|rf|RF~119feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~119_q\ : std_logic;
SIGNAL \core1|rf|RF~87feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~87_q\ : std_logic;
SIGNAL \core1|rf|RF~23_q\ : std_logic;
SIGNAL \core1|rf|RF~3042_combout\ : std_logic;
SIGNAL \core1|rf|RF~55_q\ : std_logic;
SIGNAL \core1|rf|RF~3043_combout\ : std_logic;
SIGNAL \core1|rf|RF~1143feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1143_q\ : std_logic;
SIGNAL \core1|rf|RF~1079_q\ : std_logic;
SIGNAL \core1|rf|RF~1047_q\ : std_logic;
SIGNAL \core1|rf|RF~1111feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1111_q\ : std_logic;
SIGNAL \core1|rf|RF~3040_combout\ : std_logic;
SIGNAL \core1|rf|RF~3041_combout\ : std_logic;
SIGNAL \core1|rf|RF~3044_combout\ : std_logic;
SIGNAL \core1|rf|RF~631feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~631_q\ : std_logic;
SIGNAL \core1|rf|RF~599_q\ : std_logic;
SIGNAL \core1|rf|RF~535_q\ : std_logic;
SIGNAL \core1|rf|RF~567feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~567_q\ : std_logic;
SIGNAL \core1|rf|RF~3038_combout\ : std_logic;
SIGNAL \core1|rf|RF~3039_combout\ : std_logic;
SIGNAL \core1|rf|RF~1623feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1623_q\ : std_logic;
SIGNAL \core1|rf|RF~1655_q\ : std_logic;
SIGNAL \core1|rf|RF~1559_q\ : std_logic;
SIGNAL \core1|rf|RF~1591feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1591_q\ : std_logic;
SIGNAL \core1|rf|RF~3045_combout\ : std_logic;
SIGNAL \core1|rf|RF~3046_combout\ : std_logic;
SIGNAL \core1|rf|RF~3047_combout\ : std_logic;
SIGNAL \core1|rf|RF~887feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~887_q\ : std_logic;
SIGNAL \core1|rf|RF~855_q\ : std_logic;
SIGNAL \core1|rf|RF~823feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~823_q\ : std_logic;
SIGNAL \core1|rf|RF~791_q\ : std_logic;
SIGNAL \core1|rf|RF~3028_combout\ : std_logic;
SIGNAL \core1|rf|RF~3029_combout\ : std_logic;
SIGNAL \core1|rf|RF~1879feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1879_q\ : std_logic;
SIGNAL \core1|rf|RF~1911_q\ : std_logic;
SIGNAL \core1|rf|RF~1847feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1847_q\ : std_logic;
SIGNAL \core1|rf|RF~1815_q\ : std_logic;
SIGNAL \core1|rf|RF~3035_combout\ : std_logic;
SIGNAL \core1|rf|RF~3036_combout\ : std_logic;
SIGNAL \core1|rf|RF~1367feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1367_q\ : std_logic;
SIGNAL \core1|rf|RF~1303_q\ : std_logic;
SIGNAL \core1|rf|RF~3030_combout\ : std_logic;
SIGNAL \core1|rf|RF~1335feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1335_q\ : std_logic;
SIGNAL \core1|rf|RF~1399_q\ : std_logic;
SIGNAL \core1|rf|RF~3031_combout\ : std_logic;
SIGNAL \core1|rf|RF~311feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~311_q\ : std_logic;
SIGNAL \core1|rf|RF~375_q\ : std_logic;
SIGNAL \core1|rf|RF~343feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~343_q\ : std_logic;
SIGNAL \core1|rf|RF~279_q\ : std_logic;
SIGNAL \core1|rf|RF~3032_combout\ : std_logic;
SIGNAL \core1|rf|RF~3033_combout\ : std_logic;
SIGNAL \core1|rf|RF~3034_combout\ : std_logic;
SIGNAL \core1|rf|RF~3037_combout\ : std_logic;
SIGNAL \core1|rf|RF~3048_combout\ : std_logic;
SIGNAL \core1|rf|RF~3059_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[23]~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \core1|rf|RF~953feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~953_q\ : std_logic;
SIGNAL \core1|rf|RF~1977_q\ : std_logic;
SIGNAL \core1|rf|RF~1465feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1465_q\ : std_logic;
SIGNAL \core1|rf|RF~441_q\ : std_logic;
SIGNAL \core1|rf|RF~3119_combout\ : std_logic;
SIGNAL \core1|rf|RF~3120_combout\ : std_logic;
SIGNAL \core1|rf|RF~825feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~825_q\ : std_logic;
SIGNAL \core1|rf|RF~313_q\ : std_logic;
SIGNAL \core1|rf|RF~3112_combout\ : std_logic;
SIGNAL \core1|rf|RF~1849feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1849_q\ : std_logic;
SIGNAL \core1|rf|RF~1337_q\ : std_logic;
SIGNAL \core1|rf|RF~3113_combout\ : std_logic;
SIGNAL \core1|rf|RF~697_q\ : std_logic;
SIGNAL \core1|rf|RF~1721_q\ : std_logic;
SIGNAL \core1|rf|RF~185_q\ : std_logic;
SIGNAL \core1|rf|RF~1209feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1209_q\ : std_logic;
SIGNAL \core1|rf|RF~3114_combout\ : std_logic;
SIGNAL \core1|rf|RF~3115_combout\ : std_logic;
SIGNAL \core1|rf|RF~1081feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1081_q\ : std_logic;
SIGNAL \core1|rf|RF~1593_q\ : std_logic;
SIGNAL \core1|rf|RF~57_q\ : std_logic;
SIGNAL \core1|rf|RF~569feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~569_q\ : std_logic;
SIGNAL \core1|rf|RF~3116_combout\ : std_logic;
SIGNAL \core1|rf|RF~3117_combout\ : std_logic;
SIGNAL \core1|rf|RF~3118_combout\ : std_logic;
SIGNAL \core1|rf|RF~3121_combout\ : std_logic;
SIGNAL \core1|rf|RF~1689feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1689_q\ : std_logic;
SIGNAL \core1|rf|RF~665_q\ : std_logic;
SIGNAL \core1|rf|RF~1177feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1177_q\ : std_logic;
SIGNAL \core1|rf|RF~153_q\ : std_logic;
SIGNAL \core1|rf|RF~3122_combout\ : std_logic;
SIGNAL \core1|rf|RF~3123_combout\ : std_logic;
SIGNAL \core1|rf|RF~409_q\ : std_logic;
SIGNAL \core1|rf|RF~1433feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1433_q\ : std_logic;
SIGNAL \core1|rf|RF~3129_combout\ : std_logic;
SIGNAL \core1|rf|RF~921feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~921_q\ : std_logic;
SIGNAL \core1|rf|RF~1945_q\ : std_logic;
SIGNAL \core1|rf|RF~3130_combout\ : std_logic;
SIGNAL \core1|rf|RF~1305feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1305_q\ : std_logic;
SIGNAL \core1|rf|RF~1817_q\ : std_logic;
SIGNAL \core1|rf|RF~281_q\ : std_logic;
SIGNAL \core1|rf|RF~793feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~793_q\ : std_logic;
SIGNAL \core1|rf|RF~3124_combout\ : std_logic;
SIGNAL \core1|rf|RF~3125_combout\ : std_logic;
SIGNAL \core1|rf|RF~537feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~537_q\ : std_logic;
SIGNAL \core1|rf|RF~25_q\ : std_logic;
SIGNAL \core1|rf|RF~3126_combout\ : std_logic;
SIGNAL \core1|rf|RF~1561_q\ : std_logic;
SIGNAL \core1|rf|RF~1049feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1049_q\ : std_logic;
SIGNAL \core1|rf|RF~3127_combout\ : std_logic;
SIGNAL \core1|rf|RF~3128_combout\ : std_logic;
SIGNAL \core1|rf|RF~3131_combout\ : std_logic;
SIGNAL \core1|rf|RF~3132_combout\ : std_logic;
SIGNAL \core1|rf|RF~1785_q\ : std_logic;
SIGNAL \core1|rf|RF~1913feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1913_q\ : std_logic;
SIGNAL \core1|rf|RF~1657_q\ : std_logic;
SIGNAL \core1|rf|RF~3140_combout\ : std_logic;
SIGNAL \core1|rf|RF~2041_q\ : std_logic;
SIGNAL \core1|rf|RF~3141_combout\ : std_logic;
SIGNAL \core1|rf|RF~1529feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1529_q\ : std_logic;
SIGNAL \core1|rf|RF~1401_q\ : std_logic;
SIGNAL \core1|rf|RF~1273feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1273_q\ : std_logic;
SIGNAL \core1|rf|RF~1145_q\ : std_logic;
SIGNAL \core1|rf|RF~3133_combout\ : std_logic;
SIGNAL \core1|rf|RF~3134_combout\ : std_logic;
SIGNAL \core1|rf|RF~761feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~761_q\ : std_logic;
SIGNAL \core1|rf|RF~889_q\ : std_logic;
SIGNAL \core1|rf|RF~633_q\ : std_logic;
SIGNAL \core1|rf|RF~3135_combout\ : std_logic;
SIGNAL \core1|rf|RF~1017_q\ : std_logic;
SIGNAL \core1|rf|RF~3136_combout\ : std_logic;
SIGNAL \core1|rf|RF~249feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~249_q\ : std_logic;
SIGNAL \core1|rf|RF~121_q\ : std_logic;
SIGNAL \core1|rf|RF~3137_combout\ : std_logic;
SIGNAL \core1|rf|RF~505_q\ : std_logic;
SIGNAL \core1|rf|RF~377feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~377_q\ : std_logic;
SIGNAL \core1|rf|RF~3138_combout\ : std_logic;
SIGNAL \core1|rf|RF~3139_combout\ : std_logic;
SIGNAL \core1|rf|RF~3142_combout\ : std_logic;
SIGNAL \core1|rf|RF~1753feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1753_q\ : std_logic;
SIGNAL \core1|rf|RF~217_q\ : std_logic;
SIGNAL \core1|rf|RF~1241feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1241_q\ : std_logic;
SIGNAL \core1|rf|RF~3102_combout\ : std_logic;
SIGNAL \core1|rf|RF~729_q\ : std_logic;
SIGNAL \core1|rf|RF~3103_combout\ : std_logic;
SIGNAL \core1|rf|RF~2009feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2009_q\ : std_logic;
SIGNAL \core1|rf|RF~985_q\ : std_logic;
SIGNAL \core1|rf|RF~1497feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1497_q\ : std_logic;
SIGNAL \core1|rf|RF~473_q\ : std_logic;
SIGNAL \core1|rf|RF~3109_combout\ : std_logic;
SIGNAL \core1|rf|RF~3110_combout\ : std_logic;
SIGNAL \core1|rf|RF~601feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~601_q\ : std_logic;
SIGNAL \core1|rf|RF~89_q\ : std_logic;
SIGNAL \core1|rf|RF~3106_combout\ : std_logic;
SIGNAL \core1|rf|RF~1625_q\ : std_logic;
SIGNAL \core1|rf|RF~1113feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1113_q\ : std_logic;
SIGNAL \core1|rf|RF~3107_combout\ : std_logic;
SIGNAL \core1|rf|RF~1369feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1369_q\ : std_logic;
SIGNAL \core1|rf|RF~1881_q\ : std_logic;
SIGNAL \core1|rf|RF~345_q\ : std_logic;
SIGNAL \core1|rf|RF~857feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~857_q\ : std_logic;
SIGNAL \core1|rf|RF~3104_combout\ : std_logic;
SIGNAL \core1|rf|RF~3105_combout\ : std_logic;
SIGNAL \core1|rf|RF~3108_combout\ : std_logic;
SIGNAL \core1|rf|RF~3111_combout\ : std_logic;
SIGNAL \core1|rf|RF~3143_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[25]~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~138_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \core1|rf|RF~1966feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1966_q\ : std_logic;
SIGNAL \core1|rf|RF~1454feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1454_q\ : std_logic;
SIGNAL \core1|rf|RF~430_q\ : std_logic;
SIGNAL \core1|rf|RF~2671_combout\ : std_logic;
SIGNAL \core1|rf|RF~942_q\ : std_logic;
SIGNAL \core1|rf|RF~2672_combout\ : std_logic;
SIGNAL \core1|rf|RF~2030feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2030_q\ : std_logic;
SIGNAL \core1|rf|RF~494_q\ : std_logic;
SIGNAL \core1|rf|RF~1518feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1518_q\ : std_logic;
SIGNAL \core1|rf|RF~2678_combout\ : std_logic;
SIGNAL \core1|rf|RF~1006_q\ : std_logic;
SIGNAL \core1|rf|RF~2679_combout\ : std_logic;
SIGNAL \core1|rf|RF~910feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~910_q\ : std_logic;
SIGNAL \core1|rf|RF~398_q\ : std_logic;
SIGNAL \core1|rf|RF~2675_combout\ : std_logic;
SIGNAL \core1|rf|RF~1934_q\ : std_logic;
SIGNAL \core1|rf|RF~1422feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1422_q\ : std_logic;
SIGNAL \core1|rf|RF~2676_combout\ : std_logic;
SIGNAL \core1|rf|RF~1486feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1486_q\ : std_logic;
SIGNAL \core1|rf|RF~1998_q\ : std_logic;
SIGNAL \core1|rf|RF~974feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~974_q\ : std_logic;
SIGNAL \core1|rf|RF~462_q\ : std_logic;
SIGNAL \core1|rf|RF~2673_combout\ : std_logic;
SIGNAL \core1|rf|RF~2674_combout\ : std_logic;
SIGNAL \core1|rf|RF~2677_combout\ : std_logic;
SIGNAL \core1|rf|RF~2680_combout\ : std_logic;
SIGNAL \core1|rf|RF~1902feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1902_q\ : std_logic;
SIGNAL \core1|rf|RF~1838feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1838_q\ : std_logic;
SIGNAL \core1|rf|RF~1806_q\ : std_logic;
SIGNAL \core1|rf|RF~2647_combout\ : std_logic;
SIGNAL \core1|rf|RF~1870_q\ : std_logic;
SIGNAL \core1|rf|RF~2648_combout\ : std_logic;
SIGNAL \core1|rf|RF~878feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~878_q\ : std_logic;
SIGNAL \core1|rf|RF~846_q\ : std_logic;
SIGNAL \core1|rf|RF~782_q\ : std_logic;
SIGNAL \core1|rf|RF~814feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~814_q\ : std_logic;
SIGNAL \core1|rf|RF~2640_combout\ : std_logic;
SIGNAL \core1|rf|RF~2641_combout\ : std_logic;
SIGNAL \core1|rf|RF~302feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~302_q\ : std_logic;
SIGNAL \core1|rf|RF~366_q\ : std_logic;
SIGNAL \core1|rf|RF~334feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~334_q\ : std_logic;
SIGNAL \core1|rf|RF~270_q\ : std_logic;
SIGNAL \core1|rf|RF~2644_combout\ : std_logic;
SIGNAL \core1|rf|RF~2645_combout\ : std_logic;
SIGNAL \core1|rf|RF~1326feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1326_q\ : std_logic;
SIGNAL \core1|rf|RF~1390_q\ : std_logic;
SIGNAL \core1|rf|RF~1358_q\ : std_logic;
SIGNAL \core1|rf|RF~1294_q\ : std_logic;
SIGNAL \core1|rf|RF~2642_combout\ : std_logic;
SIGNAL \core1|rf|RF~2643_combout\ : std_logic;
SIGNAL \core1|rf|RF~2646_combout\ : std_logic;
SIGNAL \core1|rf|RF~2649_combout\ : std_logic;
SIGNAL \core1|rf|RF~718feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~718_q\ : std_logic;
SIGNAL \core1|rf|RF~750_q\ : std_logic;
SIGNAL \core1|rf|RF~654_q\ : std_logic;
SIGNAL \core1|rf|RF~686feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~686_q\ : std_logic;
SIGNAL \core1|rf|RF~2652_combout\ : std_logic;
SIGNAL \core1|rf|RF~2653_combout\ : std_logic;
SIGNAL \core1|rf|RF~174feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~174_q\ : std_logic;
SIGNAL \core1|rf|RF~238_q\ : std_logic;
SIGNAL \core1|rf|RF~206feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~206_q\ : std_logic;
SIGNAL \core1|rf|RF~142_q\ : std_logic;
SIGNAL \core1|rf|RF~2654_combout\ : std_logic;
SIGNAL \core1|rf|RF~2655_combout\ : std_logic;
SIGNAL \core1|rf|RF~2656_combout\ : std_logic;
SIGNAL \core1|rf|RF~1742feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1742_q\ : std_logic;
SIGNAL \core1|rf|RF~1774_q\ : std_logic;
SIGNAL \core1|rf|RF~1710feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1710_q\ : std_logic;
SIGNAL \core1|rf|RF~1678_q\ : std_logic;
SIGNAL \core1|rf|RF~2657_combout\ : std_logic;
SIGNAL \core1|rf|RF~2658_combout\ : std_logic;
SIGNAL \core1|rf|RF~1262feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1262_q\ : std_logic;
SIGNAL \core1|rf|RF~1230feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1230_q\ : std_logic;
SIGNAL \core1|rf|RF~1166_q\ : std_logic;
SIGNAL \core1|rf|RF~2650_combout\ : std_logic;
SIGNAL \core1|rf|RF~1198_q\ : std_logic;
SIGNAL \core1|rf|RF~2651_combout\ : std_logic;
SIGNAL \core1|rf|RF~2659_combout\ : std_logic;
SIGNAL \core1|rf|RF~622feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~622_q\ : std_logic;
SIGNAL \core1|rf|RF~590_q\ : std_logic;
SIGNAL \core1|rf|RF~558feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~558_q\ : std_logic;
SIGNAL \core1|rf|RF~526_q\ : std_logic;
SIGNAL \core1|rf|RF~2660_combout\ : std_logic;
SIGNAL \core1|rf|RF~2661_combout\ : std_logic;
SIGNAL \core1|rf|RF~1614feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1614_q\ : std_logic;
SIGNAL \core1|rf|RF~1646_q\ : std_logic;
SIGNAL \core1|rf|RF~1550_q\ : std_logic;
SIGNAL \core1|rf|RF~1582feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1582_q\ : std_logic;
SIGNAL \core1|rf|RF~2667_combout\ : std_logic;
SIGNAL \core1|rf|RF~2668_combout\ : std_logic;
SIGNAL \core1|rf|RF~1070feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1070_q\ : std_logic;
SIGNAL \core1|rf|RF~1134_q\ : std_logic;
SIGNAL \core1|rf|RF~1038_q\ : std_logic;
SIGNAL \core1|rf|RF~1102feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1102_q\ : std_logic;
SIGNAL \core1|rf|RF~2662_combout\ : std_logic;
SIGNAL \core1|rf|RF~2663_combout\ : std_logic;
SIGNAL \core1|rf|RF~46feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~46_q\ : std_logic;
SIGNAL \core1|rf|RF~110_q\ : std_logic;
SIGNAL \core1|rf|RF~78feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~78_q\ : std_logic;
SIGNAL \core1|rf|RF~14_q\ : std_logic;
SIGNAL \core1|rf|RF~2664_combout\ : std_logic;
SIGNAL \core1|rf|RF~2665_combout\ : std_logic;
SIGNAL \core1|rf|RF~2666_combout\ : std_logic;
SIGNAL \core1|rf|RF~2669_combout\ : std_logic;
SIGNAL \core1|rf|RF~2670_combout\ : std_logic;
SIGNAL \core1|rf|RF~2681_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[14]~14_combout\ : std_logic;
SIGNAL \core1|rf|RF~1647_q\ : std_logic;
SIGNAL \core1|rf|RF~1775feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1775_q\ : std_logic;
SIGNAL \core1|rf|RF~2720_combout\ : std_logic;
SIGNAL \core1|rf|RF~1903_q\ : std_logic;
SIGNAL \core1|rf|RF~2031feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2031_q\ : std_logic;
SIGNAL \core1|rf|RF~2721_combout\ : std_logic;
SIGNAL \core1|rf|RF~1999_q\ : std_logic;
SIGNAL \core1|rf|RF~1871feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1871_q\ : std_logic;
SIGNAL \core1|rf|RF~1615_q\ : std_logic;
SIGNAL \core1|rf|RF~2713_combout\ : std_logic;
SIGNAL \core1|rf|RF~1743_q\ : std_logic;
SIGNAL \core1|rf|RF~2714_combout\ : std_logic;
SIGNAL \core1|rf|RF~1679feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1679_q\ : std_logic;
SIGNAL \core1|rf|RF~1935_q\ : std_logic;
SIGNAL \core1|rf|RF~1807feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1807_q\ : std_logic;
SIGNAL \core1|rf|RF~1551_q\ : std_logic;
SIGNAL \core1|rf|RF~2717_combout\ : std_logic;
SIGNAL \core1|rf|RF~2718_combout\ : std_logic;
SIGNAL \core1|rf|RF~1711feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1711_q\ : std_logic;
SIGNAL \core1|rf|RF~1583_q\ : std_logic;
SIGNAL \core1|rf|RF~2715_combout\ : std_logic;
SIGNAL \core1|rf|RF~1967_q\ : std_logic;
SIGNAL \core1|rf|RF~1839feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1839_q\ : std_logic;
SIGNAL \core1|rf|RF~2716_combout\ : std_logic;
SIGNAL \core1|rf|RF~2719_combout\ : std_logic;
SIGNAL \core1|rf|RF~2722_combout\ : std_logic;
SIGNAL \core1|rf|RF~1007feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1007_q\ : std_logic;
SIGNAL \core1|rf|RF~751_q\ : std_logic;
SIGNAL \core1|rf|RF~879feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~879_q\ : std_logic;
SIGNAL \core1|rf|RF~623_q\ : std_logic;
SIGNAL \core1|rf|RF~2689_combout\ : std_logic;
SIGNAL \core1|rf|RF~2690_combout\ : std_logic;
SIGNAL \core1|rf|RF~943feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~943_q\ : std_logic;
SIGNAL \core1|rf|RF~687_q\ : std_logic;
SIGNAL \core1|rf|RF~559_q\ : std_logic;
SIGNAL \core1|rf|RF~815feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~815_q\ : std_logic;
SIGNAL \core1|rf|RF~2682_combout\ : std_logic;
SIGNAL \core1|rf|RF~2683_combout\ : std_logic;
SIGNAL \core1|rf|RF~783feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~783_q\ : std_logic;
SIGNAL \core1|rf|RF~911_q\ : std_logic;
SIGNAL \core1|rf|RF~655feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~655_q\ : std_logic;
SIGNAL \core1|rf|RF~527_q\ : std_logic;
SIGNAL \core1|rf|RF~2686_combout\ : std_logic;
SIGNAL \core1|rf|RF~2687_combout\ : std_logic;
SIGNAL \core1|rf|RF~591_q\ : std_logic;
SIGNAL \core1|rf|RF~719feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~719_q\ : std_logic;
SIGNAL \core1|rf|RF~2684_combout\ : std_logic;
SIGNAL \core1|rf|RF~975_q\ : std_logic;
SIGNAL \core1|rf|RF~847feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~847_q\ : std_logic;
SIGNAL \core1|rf|RF~2685_combout\ : std_logic;
SIGNAL \core1|rf|RF~2688_combout\ : std_logic;
SIGNAL \core1|rf|RF~2691_combout\ : std_logic;
SIGNAL \core1|rf|RF~239feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~239_q\ : std_logic;
SIGNAL \core1|rf|RF~495_q\ : std_logic;
SIGNAL \core1|rf|RF~367feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~367_q\ : std_logic;
SIGNAL \core1|rf|RF~111_q\ : std_logic;
SIGNAL \core1|rf|RF~2709_combout\ : std_logic;
SIGNAL \core1|rf|RF~2710_combout\ : std_logic;
SIGNAL \core1|rf|RF~463feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~463_q\ : std_logic;
SIGNAL \core1|rf|RF~335_q\ : std_logic;
SIGNAL \core1|rf|RF~207feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~207_q\ : std_logic;
SIGNAL \core1|rf|RF~79_q\ : std_logic;
SIGNAL \core1|rf|RF~2702_combout\ : std_logic;
SIGNAL \core1|rf|RF~2703_combout\ : std_logic;
SIGNAL \core1|rf|RF~303feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~303_q\ : std_logic;
SIGNAL \core1|rf|RF~47_q\ : std_logic;
SIGNAL \core1|rf|RF~2704_combout\ : std_logic;
SIGNAL \core1|rf|RF~431_q\ : std_logic;
SIGNAL \core1|rf|RF~175feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~175_q\ : std_logic;
SIGNAL \core1|rf|RF~2705_combout\ : std_logic;
SIGNAL \core1|rf|RF~271feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~271_q\ : std_logic;
SIGNAL \core1|rf|RF~399_q\ : std_logic;
SIGNAL \core1|rf|RF~143feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~143_q\ : std_logic;
SIGNAL \core1|rf|RF~15_q\ : std_logic;
SIGNAL \core1|rf|RF~2706_combout\ : std_logic;
SIGNAL \core1|rf|RF~2707_combout\ : std_logic;
SIGNAL \core1|rf|RF~2708_combout\ : std_logic;
SIGNAL \core1|rf|RF~2711_combout\ : std_logic;
SIGNAL \core1|rf|RF~1391feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1391_q\ : std_logic;
SIGNAL \core1|rf|RF~1359_q\ : std_logic;
SIGNAL \core1|rf|RF~1295_q\ : std_logic;
SIGNAL \core1|rf|RF~1327feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1327_q\ : std_logic;
SIGNAL \core1|rf|RF~2692_combout\ : std_logic;
SIGNAL \core1|rf|RF~2693_combout\ : std_logic;
SIGNAL \core1|rf|RF~1455feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1455_q\ : std_logic;
SIGNAL \core1|rf|RF~1519_q\ : std_logic;
SIGNAL \core1|rf|RF~1487feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1487_q\ : std_logic;
SIGNAL \core1|rf|RF~1423_q\ : std_logic;
SIGNAL \core1|rf|RF~2699_combout\ : std_logic;
SIGNAL \core1|rf|RF~2700_combout\ : std_logic;
SIGNAL \core1|rf|RF~1103feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1103_q\ : std_logic;
SIGNAL \core1|rf|RF~1135_q\ : std_logic;
SIGNAL \core1|rf|RF~1071feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1071_q\ : std_logic;
SIGNAL \core1|rf|RF~1039_q\ : std_logic;
SIGNAL \core1|rf|RF~2696_combout\ : std_logic;
SIGNAL \core1|rf|RF~2697_combout\ : std_logic;
SIGNAL \core1|rf|RF~1231feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1231_q\ : std_logic;
SIGNAL \core1|rf|RF~1167_q\ : std_logic;
SIGNAL \core1|rf|RF~2694_combout\ : std_logic;
SIGNAL \core1|rf|RF~1199feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1199_q\ : std_logic;
SIGNAL \core1|rf|RF~1263_q\ : std_logic;
SIGNAL \core1|rf|RF~2695_combout\ : std_logic;
SIGNAL \core1|rf|RF~2698_combout\ : std_logic;
SIGNAL \core1|rf|RF~2701_combout\ : std_logic;
SIGNAL \core1|rf|RF~2712_combout\ : std_logic;
SIGNAL \core1|rf|RF~2723_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[15]~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \core1|rf|RF~688feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~688_q\ : std_logic;
SIGNAL \core1|rf|RF~1712_q\ : std_logic;
SIGNAL \core1|rf|RF~176_q\ : std_logic;
SIGNAL \core1|rf|RF~1200feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1200_q\ : std_logic;
SIGNAL \core1|rf|RF~2726_combout\ : std_logic;
SIGNAL \core1|rf|RF~2727_combout\ : std_logic;
SIGNAL \core1|rf|RF~1072feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1072_q\ : std_logic;
SIGNAL \core1|rf|RF~1584_q\ : std_logic;
SIGNAL \core1|rf|RF~560feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~560_q\ : std_logic;
SIGNAL \core1|rf|RF~48_q\ : std_logic;
SIGNAL \core1|rf|RF~2728_combout\ : std_logic;
SIGNAL \core1|rf|RF~2729_combout\ : std_logic;
SIGNAL \core1|rf|RF~2730_combout\ : std_logic;
SIGNAL \core1|rf|RF~1968feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1968_q\ : std_logic;
SIGNAL \core1|rf|RF~944_q\ : std_logic;
SIGNAL \core1|rf|RF~432_q\ : std_logic;
SIGNAL \core1|rf|RF~1456feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1456_q\ : std_logic;
SIGNAL \core1|rf|RF~2731_combout\ : std_logic;
SIGNAL \core1|rf|RF~2732_combout\ : std_logic;
SIGNAL \core1|rf|RF~1840feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1840_q\ : std_logic;
SIGNAL \core1|rf|RF~1328_q\ : std_logic;
SIGNAL \core1|rf|RF~816feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~816_q\ : std_logic;
SIGNAL \core1|rf|RF~304_q\ : std_logic;
SIGNAL \core1|rf|RF~2724_combout\ : std_logic;
SIGNAL \core1|rf|RF~2725_combout\ : std_logic;
SIGNAL \core1|rf|RF~2733_combout\ : std_logic;
SIGNAL \core1|rf|RF~2032feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2032_q\ : std_logic;
SIGNAL \core1|rf|RF~1776_q\ : std_logic;
SIGNAL \core1|rf|RF~1904feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1904_q\ : std_logic;
SIGNAL \core1|rf|RF~1648_q\ : std_logic;
SIGNAL \core1|rf|RF~2762_combout\ : std_logic;
SIGNAL \core1|rf|RF~2763_combout\ : std_logic;
SIGNAL \core1|rf|RF~1264feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1264_q\ : std_logic;
SIGNAL \core1|rf|RF~1136_q\ : std_logic;
SIGNAL \core1|rf|RF~2755_combout\ : std_logic;
SIGNAL \core1|rf|RF~1392_q\ : std_logic;
SIGNAL \core1|rf|RF~1520feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1520_q\ : std_logic;
SIGNAL \core1|rf|RF~2756_combout\ : std_logic;
SIGNAL \core1|rf|RF~368feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~368_q\ : std_logic;
SIGNAL \core1|rf|RF~496_q\ : std_logic;
SIGNAL \core1|rf|RF~240feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~240_q\ : std_logic;
SIGNAL \core1|rf|RF~112_q\ : std_logic;
SIGNAL \core1|rf|RF~2759_combout\ : std_logic;
SIGNAL \core1|rf|RF~2760_combout\ : std_logic;
SIGNAL \core1|rf|RF~752feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~752_q\ : std_logic;
SIGNAL \core1|rf|RF~1008_q\ : std_logic;
SIGNAL \core1|rf|RF~880feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~880_q\ : std_logic;
SIGNAL \core1|rf|RF~624_q\ : std_logic;
SIGNAL \core1|rf|RF~2757_combout\ : std_logic;
SIGNAL \core1|rf|RF~2758_combout\ : std_logic;
SIGNAL \core1|rf|RF~2761_combout\ : std_logic;
SIGNAL \core1|rf|RF~2764_combout\ : std_logic;
SIGNAL \core1|rf|RF~1232feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1232_q\ : std_logic;
SIGNAL \core1|rf|RF~208_q\ : std_logic;
SIGNAL \core1|rf|RF~2734_combout\ : std_logic;
SIGNAL \core1|rf|RF~1744feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1744_q\ : std_logic;
SIGNAL \core1|rf|RF~720_q\ : std_logic;
SIGNAL \core1|rf|RF~2735_combout\ : std_logic;
SIGNAL \core1|rf|RF~976feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~976_q\ : std_logic;
SIGNAL \core1|rf|RF~2000_q\ : std_logic;
SIGNAL \core1|rf|RF~1488feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1488_q\ : std_logic;
SIGNAL \core1|rf|RF~464_q\ : std_logic;
SIGNAL \core1|rf|RF~2741_combout\ : std_logic;
SIGNAL \core1|rf|RF~2742_combout\ : std_logic;
SIGNAL \core1|rf|RF~1360feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1360_q\ : std_logic;
SIGNAL \core1|rf|RF~1872_q\ : std_logic;
SIGNAL \core1|rf|RF~848feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~848_q\ : std_logic;
SIGNAL \core1|rf|RF~336_q\ : std_logic;
SIGNAL \core1|rf|RF~2736_combout\ : std_logic;
SIGNAL \core1|rf|RF~2737_combout\ : std_logic;
SIGNAL \core1|rf|RF~1616feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1616_q\ : std_logic;
SIGNAL \core1|rf|RF~1104feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1104_q\ : std_logic;
SIGNAL \core1|rf|RF~592feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~592_q\ : std_logic;
SIGNAL \core1|rf|RF~80_q\ : std_logic;
SIGNAL \core1|rf|RF~2738_combout\ : std_logic;
SIGNAL \core1|rf|RF~2739_combout\ : std_logic;
SIGNAL \core1|rf|RF~2740_combout\ : std_logic;
SIGNAL \core1|rf|RF~2743_combout\ : std_logic;
SIGNAL \core1|rf|RF~1424feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1424_q\ : std_logic;
SIGNAL \core1|rf|RF~400_q\ : std_logic;
SIGNAL \core1|rf|RF~2751_combout\ : std_logic;
SIGNAL \core1|rf|RF~912feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~912_q\ : std_logic;
SIGNAL \core1|rf|RF~1936_q\ : std_logic;
SIGNAL \core1|rf|RF~2752_combout\ : std_logic;
SIGNAL \core1|rf|RF~1168feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1168_q\ : std_logic;
SIGNAL \core1|rf|RF~144_q\ : std_logic;
SIGNAL \core1|rf|RF~2744_combout\ : std_logic;
SIGNAL \core1|rf|RF~1680feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1680_q\ : std_logic;
SIGNAL \core1|rf|RF~656_q\ : std_logic;
SIGNAL \core1|rf|RF~2745_combout\ : std_logic;
SIGNAL \core1|rf|RF~1040feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1040_q\ : std_logic;
SIGNAL \core1|rf|RF~1552_q\ : std_logic;
SIGNAL \core1|rf|RF~528feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~528_q\ : std_logic;
SIGNAL \core1|rf|RF~16_q\ : std_logic;
SIGNAL \core1|rf|RF~2748_combout\ : std_logic;
SIGNAL \core1|rf|RF~2749_combout\ : std_logic;
SIGNAL \core1|rf|RF~1296feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1296_q\ : std_logic;
SIGNAL \core1|rf|RF~1808_q\ : std_logic;
SIGNAL \core1|rf|RF~784feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~784_q\ : std_logic;
SIGNAL \core1|rf|RF~272_q\ : std_logic;
SIGNAL \core1|rf|RF~2746_combout\ : std_logic;
SIGNAL \core1|rf|RF~2747_combout\ : std_logic;
SIGNAL \core1|rf|RF~2750_combout\ : std_logic;
SIGNAL \core1|rf|RF~2753_combout\ : std_logic;
SIGNAL \core1|rf|RF~2754_combout\ : std_logic;
SIGNAL \core1|rf|RF~2765_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[16]~16_combout\ : std_logic;
SIGNAL \core1|rf|RF~2033_q\ : std_logic;
SIGNAL \core1|rf|RF~1009_q\ : std_logic;
SIGNAL \core1|rf|RF~1521feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1521_q\ : std_logic;
SIGNAL \core1|rf|RF~497_q\ : std_logic;
SIGNAL \core1|rf|RF~2804_combout\ : std_logic;
SIGNAL \core1|rf|RF~2805_combout\ : std_logic;
SIGNAL \core1|rf|RF~1969feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1969_q\ : std_logic;
SIGNAL \core1|rf|RF~945_q\ : std_logic;
SIGNAL \core1|rf|RF~433_q\ : std_logic;
SIGNAL \core1|rf|RF~1457feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1457_q\ : std_logic;
SIGNAL \core1|rf|RF~2797_combout\ : std_logic;
SIGNAL \core1|rf|RF~2798_combout\ : std_logic;
SIGNAL \core1|rf|RF~1489feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1489_q\ : std_logic;
SIGNAL \core1|rf|RF~2001_q\ : std_logic;
SIGNAL \core1|rf|RF~977feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~977_q\ : std_logic;
SIGNAL \core1|rf|RF~465_q\ : std_logic;
SIGNAL \core1|rf|RF~2799_combout\ : std_logic;
SIGNAL \core1|rf|RF~2800_combout\ : std_logic;
SIGNAL \core1|rf|RF~1425feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1425_q\ : std_logic;
SIGNAL \core1|rf|RF~1937_q\ : std_logic;
SIGNAL \core1|rf|RF~913feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~913_q\ : std_logic;
SIGNAL \core1|rf|RF~401_q\ : std_logic;
SIGNAL \core1|rf|RF~2801_combout\ : std_logic;
SIGNAL \core1|rf|RF~2802_combout\ : std_logic;
SIGNAL \core1|rf|RF~2803_combout\ : std_logic;
SIGNAL \core1|rf|RF~2806_combout\ : std_logic;
SIGNAL \core1|rf|RF~1265feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1265_q\ : std_logic;
SIGNAL \core1|rf|RF~1169_q\ : std_logic;
SIGNAL \core1|rf|RF~1233feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1233_q\ : std_logic;
SIGNAL \core1|rf|RF~2766_combout\ : std_logic;
SIGNAL \core1|rf|RF~1201_q\ : std_logic;
SIGNAL \core1|rf|RF~2767_combout\ : std_logic;
SIGNAL \core1|rf|RF~1713feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1713_q\ : std_logic;
SIGNAL \core1|rf|RF~1681_q\ : std_logic;
SIGNAL \core1|rf|RF~2773_combout\ : std_logic;
SIGNAL \core1|rf|RF~1745_q\ : std_logic;
SIGNAL \core1|rf|RF~1777feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1777_q\ : std_logic;
SIGNAL \core1|rf|RF~2774_combout\ : std_logic;
SIGNAL \core1|rf|RF~657_q\ : std_logic;
SIGNAL \core1|rf|RF~689feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~689_q\ : std_logic;
SIGNAL \core1|rf|RF~2768_combout\ : std_logic;
SIGNAL \core1|rf|RF~721feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~721_q\ : std_logic;
SIGNAL \core1|rf|RF~753_q\ : std_logic;
SIGNAL \core1|rf|RF~2769_combout\ : std_logic;
SIGNAL \core1|rf|RF~177feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~177_q\ : std_logic;
SIGNAL \core1|rf|RF~241_q\ : std_logic;
SIGNAL \core1|rf|RF~209feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~209_q\ : std_logic;
SIGNAL \core1|rf|RF~145_q\ : std_logic;
SIGNAL \core1|rf|RF~2770_combout\ : std_logic;
SIGNAL \core1|rf|RF~2771_combout\ : std_logic;
SIGNAL \core1|rf|RF~2772_combout\ : std_logic;
SIGNAL \core1|rf|RF~2775_combout\ : std_logic;
SIGNAL \core1|rf|RF~1841feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1841_q\ : std_logic;
SIGNAL \core1|rf|RF~1809_q\ : std_logic;
SIGNAL \core1|rf|RF~2783_combout\ : std_logic;
SIGNAL \core1|rf|RF~1905_q\ : std_logic;
SIGNAL \core1|rf|RF~1873feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1873_q\ : std_logic;
SIGNAL \core1|rf|RF~2784_combout\ : std_logic;
SIGNAL \core1|rf|RF~305feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~305_q\ : std_logic;
SIGNAL \core1|rf|RF~369_q\ : std_logic;
SIGNAL \core1|rf|RF~337feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~337_q\ : std_logic;
SIGNAL \core1|rf|RF~273_q\ : std_logic;
SIGNAL \core1|rf|RF~2780_combout\ : std_logic;
SIGNAL \core1|rf|RF~2781_combout\ : std_logic;
SIGNAL \core1|rf|RF~1329feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1329_q\ : std_logic;
SIGNAL \core1|rf|RF~1393_q\ : std_logic;
SIGNAL \core1|rf|RF~1361feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1361_q\ : std_logic;
SIGNAL \core1|rf|RF~1297_q\ : std_logic;
SIGNAL \core1|rf|RF~2778_combout\ : std_logic;
SIGNAL \core1|rf|RF~2779_combout\ : std_logic;
SIGNAL \core1|rf|RF~2782_combout\ : std_logic;
SIGNAL \core1|rf|RF~881feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~881_q\ : std_logic;
SIGNAL \core1|rf|RF~849_q\ : std_logic;
SIGNAL \core1|rf|RF~785_q\ : std_logic;
SIGNAL \core1|rf|RF~817feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~817_q\ : std_logic;
SIGNAL \core1|rf|RF~2776_combout\ : std_logic;
SIGNAL \core1|rf|RF~2777_combout\ : std_logic;
SIGNAL \core1|rf|RF~2785_combout\ : std_logic;
SIGNAL \core1|rf|RF~1617feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1617_q\ : std_logic;
SIGNAL \core1|rf|RF~1585feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1585_q\ : std_logic;
SIGNAL \core1|rf|RF~1553_q\ : std_logic;
SIGNAL \core1|rf|RF~2793_combout\ : std_logic;
SIGNAL \core1|rf|RF~1649_q\ : std_logic;
SIGNAL \core1|rf|RF~2794_combout\ : std_logic;
SIGNAL \core1|rf|RF~49feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~49_q\ : std_logic;
SIGNAL \core1|rf|RF~113_q\ : std_logic;
SIGNAL \core1|rf|RF~17_q\ : std_logic;
SIGNAL \core1|rf|RF~81feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~81_q\ : std_logic;
SIGNAL \core1|rf|RF~2790_combout\ : std_logic;
SIGNAL \core1|rf|RF~2791_combout\ : std_logic;
SIGNAL \core1|rf|RF~1137feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1137_q\ : std_logic;
SIGNAL \core1|rf|RF~1073_q\ : std_logic;
SIGNAL \core1|rf|RF~1105feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1105_q\ : std_logic;
SIGNAL \core1|rf|RF~1041_q\ : std_logic;
SIGNAL \core1|rf|RF~2788_combout\ : std_logic;
SIGNAL \core1|rf|RF~2789_combout\ : std_logic;
SIGNAL \core1|rf|RF~2792_combout\ : std_logic;
SIGNAL \core1|rf|RF~561feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~561_q\ : std_logic;
SIGNAL \core1|rf|RF~529_q\ : std_logic;
SIGNAL \core1|rf|RF~2786_combout\ : std_logic;
SIGNAL \core1|rf|RF~593_q\ : std_logic;
SIGNAL \core1|rf|RF~625feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~625_q\ : std_logic;
SIGNAL \core1|rf|RF~2787_combout\ : std_logic;
SIGNAL \core1|rf|RF~2795_combout\ : std_logic;
SIGNAL \core1|rf|RF~2796_combout\ : std_logic;
SIGNAL \core1|rf|RF~2807_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[17]~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~139_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \core1|rf|RF~1088_q\ : std_logic;
SIGNAL \core1|rf|RF~1216feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1216_q\ : std_logic;
SIGNAL \core1|rf|RF~2054_combout\ : std_logic;
SIGNAL \core1|rf|RF~1472_q\ : std_logic;
SIGNAL \core1|rf|RF~1344feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1344_q\ : std_logic;
SIGNAL \core1|rf|RF~2055_combout\ : std_logic;
SIGNAL \core1|rf|RF~1280feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1280_q\ : std_logic;
SIGNAL \core1|rf|RF~1408_q\ : std_logic;
SIGNAL \core1|rf|RF~1152feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1152_q\ : std_logic;
SIGNAL \core1|rf|RF~1024_q\ : std_logic;
SIGNAL \core1|rf|RF~2056_combout\ : std_logic;
SIGNAL \core1|rf|RF~2057_combout\ : std_logic;
SIGNAL \core1|rf|RF~2058_combout\ : std_logic;
SIGNAL \core1|rf|RF~1120_q\ : std_logic;
SIGNAL \core1|rf|RF~1376feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1376_q\ : std_logic;
SIGNAL \core1|rf|RF~2059_combout\ : std_logic;
SIGNAL \core1|rf|RF~1504feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1504_q\ : std_logic;
SIGNAL \core1|rf|RF~1248_q\ : std_logic;
SIGNAL \core1|rf|RF~2060_combout\ : std_logic;
SIGNAL \core1|rf|RF~1440feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1440_q\ : std_logic;
SIGNAL \core1|rf|RF~1184_q\ : std_logic;
SIGNAL \core1|rf|RF~1312feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1312_q\ : std_logic;
SIGNAL \core1|rf|RF~1056_q\ : std_logic;
SIGNAL \core1|rf|RF~2052_combout\ : std_logic;
SIGNAL \core1|rf|RF~2053_combout\ : std_logic;
SIGNAL \core1|rf|RF~2061_combout\ : std_logic;
SIGNAL \core1|rf|RF~1568feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1568_q\ : std_logic;
SIGNAL \core1|rf|RF~1536_q\ : std_logic;
SIGNAL \core1|rf|RF~2087_combout\ : std_logic;
SIGNAL \core1|rf|RF~1632_q\ : std_logic;
SIGNAL \core1|rf|RF~1600feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1600_q\ : std_logic;
SIGNAL \core1|rf|RF~2088_combout\ : std_logic;
SIGNAL \core1|rf|RF~1696feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1696_q\ : std_logic;
SIGNAL \core1|rf|RF~1728feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1728_q\ : std_logic;
SIGNAL \core1|rf|RF~1664_q\ : std_logic;
SIGNAL \core1|rf|RF~2085_combout\ : std_logic;
SIGNAL \core1|rf|RF~1760_q\ : std_logic;
SIGNAL \core1|rf|RF~2086_combout\ : std_logic;
SIGNAL \core1|rf|RF~2089_combout\ : std_logic;
SIGNAL \core1|rf|RF~2016feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2016_q\ : std_logic;
SIGNAL \core1|rf|RF~1952_q\ : std_logic;
SIGNAL \core1|rf|RF~1984feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1984_q\ : std_logic;
SIGNAL \core1|rf|RF~1920_q\ : std_logic;
SIGNAL \core1|rf|RF~2090_combout\ : std_logic;
SIGNAL \core1|rf|RF~2091_combout\ : std_logic;
SIGNAL \core1|rf|RF~1824feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1824_q\ : std_logic;
SIGNAL \core1|rf|RF~1792_q\ : std_logic;
SIGNAL \core1|rf|RF~2083_combout\ : std_logic;
SIGNAL \core1|rf|RF~1888feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1888_q\ : std_logic;
SIGNAL \core1|rf|RF~1856_q\ : std_logic;
SIGNAL \core1|rf|RF~2084_combout\ : std_logic;
SIGNAL \core1|rf|RF~2092_combout\ : std_logic;
SIGNAL \core1|rf|RF~384_q\ : std_logic;
SIGNAL \core1|rf|RF~416feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~416_q\ : std_logic;
SIGNAL \core1|rf|RF~2079_combout\ : std_logic;
SIGNAL \core1|rf|RF~480_q\ : std_logic;
SIGNAL \core1|rf|RF~448feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~448_q\ : std_logic;
SIGNAL \core1|rf|RF~2080_combout\ : std_logic;
SIGNAL \core1|rf|RF~128_q\ : std_logic;
SIGNAL \core1|rf|RF~160feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~160_q\ : std_logic;
SIGNAL \core1|rf|RF~2074_combout\ : std_logic;
SIGNAL \core1|rf|RF~224_q\ : std_logic;
SIGNAL \core1|rf|RF~192feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~192_q\ : std_logic;
SIGNAL \core1|rf|RF~2075_combout\ : std_logic;
SIGNAL \core1|rf|RF~32feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~32_q\ : std_logic;
SIGNAL \core1|rf|RF~96_q\ : std_logic;
SIGNAL \core1|rf|RF~64feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~64_q\ : std_logic;
SIGNAL \core1|rf|RF~0_q\ : std_logic;
SIGNAL \core1|rf|RF~2076_combout\ : std_logic;
SIGNAL \core1|rf|RF~2077_combout\ : std_logic;
SIGNAL \core1|rf|RF~2078_combout\ : std_logic;
SIGNAL \core1|rf|RF~352feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~352_q\ : std_logic;
SIGNAL \core1|rf|RF~288_q\ : std_logic;
SIGNAL \core1|rf|RF~320feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~320_q\ : std_logic;
SIGNAL \core1|rf|RF~256_q\ : std_logic;
SIGNAL \core1|rf|RF~2072_combout\ : std_logic;
SIGNAL \core1|rf|RF~2073_combout\ : std_logic;
SIGNAL \core1|rf|RF~2081_combout\ : std_logic;
SIGNAL \core1|rf|RF~960feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~960_q\ : std_logic;
SIGNAL \core1|rf|RF~992_q\ : std_logic;
SIGNAL \core1|rf|RF~896_q\ : std_logic;
SIGNAL \core1|rf|RF~928feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~928_q\ : std_logic;
SIGNAL \core1|rf|RF~2069_combout\ : std_logic;
SIGNAL \core1|rf|RF~2070_combout\ : std_logic;
SIGNAL \core1|rf|RF~736feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~736_q\ : std_logic;
SIGNAL \core1|rf|RF~672feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~672_q\ : std_logic;
SIGNAL \core1|rf|RF~640_q\ : std_logic;
SIGNAL \core1|rf|RF~2062_combout\ : std_logic;
SIGNAL \core1|rf|RF~704_q\ : std_logic;
SIGNAL \core1|rf|RF~2063_combout\ : std_logic;
SIGNAL \core1|rf|RF~832feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~832_q\ : std_logic;
SIGNAL \core1|rf|RF~768_q\ : std_logic;
SIGNAL \core1|rf|RF~2064_combout\ : std_logic;
SIGNAL \core1|rf|RF~864_q\ : std_logic;
SIGNAL \core1|rf|RF~800feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~800_q\ : std_logic;
SIGNAL \core1|rf|RF~2065_combout\ : std_logic;
SIGNAL \core1|rf|RF~544feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~544_q\ : std_logic;
SIGNAL \core1|rf|RF~608_q\ : std_logic;
SIGNAL \core1|rf|RF~576feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~576_q\ : std_logic;
SIGNAL \core1|rf|RF~512_q\ : std_logic;
SIGNAL \core1|rf|RF~2066_combout\ : std_logic;
SIGNAL \core1|rf|RF~2067_combout\ : std_logic;
SIGNAL \core1|rf|RF~2068_combout\ : std_logic;
SIGNAL \core1|rf|RF~2071_combout\ : std_logic;
SIGNAL \core1|rf|RF~2082_combout\ : std_logic;
SIGNAL \core1|rf|RF~2093_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[0]~0_combout\ : std_logic;
SIGNAL \core1|rf|RF~961feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~961_q\ : std_logic;
SIGNAL \core1|rf|RF~449_q\ : std_logic;
SIGNAL \core1|rf|RF~2101_combout\ : std_logic;
SIGNAL \core1|rf|RF~1473_q\ : std_logic;
SIGNAL \core1|rf|RF~1985_q\ : std_logic;
SIGNAL \core1|rf|RF~2102_combout\ : std_logic;
SIGNAL \core1|rf|RF~705feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~705_q\ : std_logic;
SIGNAL \core1|rf|RF~193_q\ : std_logic;
SIGNAL \core1|rf|RF~2094_combout\ : std_logic;
SIGNAL \core1|rf|RF~1729feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1729_q\ : std_logic;
SIGNAL \core1|rf|RF~1217_q\ : std_logic;
SIGNAL \core1|rf|RF~2095_combout\ : std_logic;
SIGNAL \core1|rf|RF~833feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~833_q\ : std_logic;
SIGNAL \core1|rf|RF~1857_q\ : std_logic;
SIGNAL \core1|rf|RF~321_q\ : std_logic;
SIGNAL \core1|rf|RF~1345feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1345_q\ : std_logic;
SIGNAL \core1|rf|RF~2096_combout\ : std_logic;
SIGNAL \core1|rf|RF~2097_combout\ : std_logic;
SIGNAL \core1|rf|RF~1089feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1089_q\ : std_logic;
SIGNAL \core1|rf|RF~65_q\ : std_logic;
SIGNAL \core1|rf|RF~2098_combout\ : std_logic;
SIGNAL \core1|rf|RF~1601_q\ : std_logic;
SIGNAL \core1|rf|RF~577feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~577_q\ : std_logic;
SIGNAL \core1|rf|RF~2099_combout\ : std_logic;
SIGNAL \core1|rf|RF~2100_combout\ : std_logic;
SIGNAL \core1|rf|RF~2103_combout\ : std_logic;
SIGNAL \core1|rf|RF~1889feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1889_q\ : std_logic;
SIGNAL \core1|rf|RF~353_q\ : std_logic;
SIGNAL \core1|rf|RF~1377feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1377_q\ : std_logic;
SIGNAL \core1|rf|RF~2125_combout\ : std_logic;
SIGNAL \core1|rf|RF~865_q\ : std_logic;
SIGNAL \core1|rf|RF~2126_combout\ : std_logic;
SIGNAL \core1|rf|RF~2017_q\ : std_logic;
SIGNAL \core1|rf|RF~1505_q\ : std_logic;
SIGNAL \core1|rf|RF~993feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~993_q\ : std_logic;
SIGNAL \core1|rf|RF~481_q\ : std_logic;
SIGNAL \core1|rf|RF~2132_combout\ : std_logic;
SIGNAL \core1|rf|RF~2133_combout\ : std_logic;
SIGNAL \core1|rf|RF~609feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~609_q\ : std_logic;
SIGNAL \core1|rf|RF~1633_q\ : std_logic;
SIGNAL \core1|rf|RF~1121feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1121_q\ : std_logic;
SIGNAL \core1|rf|RF~97_q\ : std_logic;
SIGNAL \core1|rf|RF~2129_combout\ : std_logic;
SIGNAL \core1|rf|RF~2130_combout\ : std_logic;
SIGNAL \core1|rf|RF~1249feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1249_q\ : std_logic;
SIGNAL \core1|rf|RF~1761_q\ : std_logic;
SIGNAL \core1|rf|RF~737feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~737_q\ : std_logic;
SIGNAL \core1|rf|RF~225_q\ : std_logic;
SIGNAL \core1|rf|RF~2127_combout\ : std_logic;
SIGNAL \core1|rf|RF~2128_combout\ : std_logic;
SIGNAL \core1|rf|RF~2131_combout\ : std_logic;
SIGNAL \core1|rf|RF~2134_combout\ : std_logic;
SIGNAL \core1|rf|RF~545feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~545_q\ : std_logic;
SIGNAL \core1|rf|RF~1569_q\ : std_logic;
SIGNAL \core1|rf|RF~1057feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1057_q\ : std_logic;
SIGNAL \core1|rf|RF~33_q\ : std_logic;
SIGNAL \core1|rf|RF~2108_combout\ : std_logic;
SIGNAL \core1|rf|RF~2109_combout\ : std_logic;
SIGNAL \core1|rf|RF~1185feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1185_q\ : std_logic;
SIGNAL \core1|rf|RF~1697_q\ : std_logic;
SIGNAL \core1|rf|RF~161_q\ : std_logic;
SIGNAL \core1|rf|RF~673feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~673_q\ : std_logic;
SIGNAL \core1|rf|RF~2106_combout\ : std_logic;
SIGNAL \core1|rf|RF~2107_combout\ : std_logic;
SIGNAL \core1|rf|RF~2110_combout\ : std_logic;
SIGNAL \core1|rf|RF~1313feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1313_q\ : std_logic;
SIGNAL \core1|rf|RF~289_q\ : std_logic;
SIGNAL \core1|rf|RF~2104_combout\ : std_logic;
SIGNAL \core1|rf|RF~1825feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1825_q\ : std_logic;
SIGNAL \core1|rf|RF~801_q\ : std_logic;
SIGNAL \core1|rf|RF~2105_combout\ : std_logic;
SIGNAL \core1|rf|RF~1441feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1441_q\ : std_logic;
SIGNAL \core1|rf|RF~1953_q\ : std_logic;
SIGNAL \core1|rf|RF~929feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~929_q\ : std_logic;
SIGNAL \core1|rf|RF~417_q\ : std_logic;
SIGNAL \core1|rf|RF~2111_combout\ : std_logic;
SIGNAL \core1|rf|RF~2112_combout\ : std_logic;
SIGNAL \core1|rf|RF~2113_combout\ : std_logic;
SIGNAL \core1|rf|RF~769feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~769_q\ : std_logic;
SIGNAL \core1|rf|RF~1793_q\ : std_logic;
SIGNAL \core1|rf|RF~1281feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1281_q\ : std_logic;
SIGNAL \core1|rf|RF~257_q\ : std_logic;
SIGNAL \core1|rf|RF~2116_combout\ : std_logic;
SIGNAL \core1|rf|RF~2117_combout\ : std_logic;
SIGNAL \core1|rf|RF~1025feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1025_q\ : std_logic;
SIGNAL \core1|rf|RF~1_q\ : std_logic;
SIGNAL \core1|rf|RF~2118_combout\ : std_logic;
SIGNAL \core1|rf|RF~513feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~513_q\ : std_logic;
SIGNAL \core1|rf|RF~1537_q\ : std_logic;
SIGNAL \core1|rf|RF~2119_combout\ : std_logic;
SIGNAL \core1|rf|RF~2120_combout\ : std_logic;
SIGNAL \core1|rf|RF~1665feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1665_q\ : std_logic;
SIGNAL \core1|rf|RF~1153_q\ : std_logic;
SIGNAL \core1|rf|RF~641feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~641_q\ : std_logic;
SIGNAL \core1|rf|RF~129_q\ : std_logic;
SIGNAL \core1|rf|RF~2114_combout\ : std_logic;
SIGNAL \core1|rf|RF~2115_combout\ : std_logic;
SIGNAL \core1|rf|RF~1409feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1409_q\ : std_logic;
SIGNAL \core1|rf|RF~1921_q\ : std_logic;
SIGNAL \core1|rf|RF~385_q\ : std_logic;
SIGNAL \core1|rf|RF~897feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~897_q\ : std_logic;
SIGNAL \core1|rf|RF~2121_combout\ : std_logic;
SIGNAL \core1|rf|RF~2122_combout\ : std_logic;
SIGNAL \core1|rf|RF~2123_combout\ : std_logic;
SIGNAL \core1|rf|RF~2124_combout\ : std_logic;
SIGNAL \core1|rf|RF~2135_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[1]~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \core1|rf|RF~1828feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1828_q\ : std_logic;
SIGNAL \core1|rf|RF~292_q\ : std_logic;
SIGNAL \core1|rf|RF~804feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~804_q\ : std_logic;
SIGNAL \core1|rf|RF~2220_combout\ : std_logic;
SIGNAL \core1|rf|RF~1316_q\ : std_logic;
SIGNAL \core1|rf|RF~2221_combout\ : std_logic;
SIGNAL \core1|rf|RF~548feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~548_q\ : std_logic;
SIGNAL \core1|rf|RF~36_q\ : std_logic;
SIGNAL \core1|rf|RF~2224_combout\ : std_logic;
SIGNAL \core1|rf|RF~1572_q\ : std_logic;
SIGNAL \core1|rf|RF~1060feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1060_q\ : std_logic;
SIGNAL \core1|rf|RF~2225_combout\ : std_logic;
SIGNAL \core1|rf|RF~676feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~676_q\ : std_logic;
SIGNAL \core1|rf|RF~1700_q\ : std_logic;
SIGNAL \core1|rf|RF~1188feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1188_q\ : std_logic;
SIGNAL \core1|rf|RF~164_q\ : std_logic;
SIGNAL \core1|rf|RF~2222_combout\ : std_logic;
SIGNAL \core1|rf|RF~2223_combout\ : std_logic;
SIGNAL \core1|rf|RF~2226_combout\ : std_logic;
SIGNAL \core1|rf|RF~1444feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1444_q\ : std_logic;
SIGNAL \core1|rf|RF~420_q\ : std_logic;
SIGNAL \core1|rf|RF~2227_combout\ : std_logic;
SIGNAL \core1|rf|RF~932_q\ : std_logic;
SIGNAL \core1|rf|RF~1956feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1956_q\ : std_logic;
SIGNAL \core1|rf|RF~2228_combout\ : std_logic;
SIGNAL \core1|rf|RF~2229_combout\ : std_logic;
SIGNAL \core1|rf|RF~900feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~900_q\ : std_logic;
SIGNAL \core1|rf|RF~1924_q\ : std_logic;
SIGNAL \core1|rf|RF~388_q\ : std_logic;
SIGNAL \core1|rf|RF~1412feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1412_q\ : std_logic;
SIGNAL \core1|rf|RF~2247_combout\ : std_logic;
SIGNAL \core1|rf|RF~2248_combout\ : std_logic;
SIGNAL \core1|rf|RF~1156feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1156_q\ : std_logic;
SIGNAL \core1|rf|RF~132_q\ : std_logic;
SIGNAL \core1|rf|RF~2240_combout\ : std_logic;
SIGNAL \core1|rf|RF~644_q\ : std_logic;
SIGNAL \core1|rf|RF~1668feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1668_q\ : std_logic;
SIGNAL \core1|rf|RF~2241_combout\ : std_logic;
SIGNAL \core1|rf|RF~1028feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1028_q\ : std_logic;
SIGNAL \core1|rf|RF~1540_q\ : std_logic;
SIGNAL \core1|rf|RF~516feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~516_q\ : std_logic;
SIGNAL \core1|rf|RF~4_q\ : std_logic;
SIGNAL \core1|rf|RF~2244_combout\ : std_logic;
SIGNAL \core1|rf|RF~2245_combout\ : std_logic;
SIGNAL \core1|rf|RF~1284feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1284_q\ : std_logic;
SIGNAL \core1|rf|RF~1796_q\ : std_logic;
SIGNAL \core1|rf|RF~772feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~772_q\ : std_logic;
SIGNAL \core1|rf|RF~260_q\ : std_logic;
SIGNAL \core1|rf|RF~2242_combout\ : std_logic;
SIGNAL \core1|rf|RF~2243_combout\ : std_logic;
SIGNAL \core1|rf|RF~2246_combout\ : std_logic;
SIGNAL \core1|rf|RF~2249_combout\ : std_logic;
SIGNAL \core1|rf|RF~1476feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1476_q\ : std_logic;
SIGNAL \core1|rf|RF~452_q\ : std_logic;
SIGNAL \core1|rf|RF~2237_combout\ : std_logic;
SIGNAL \core1|rf|RF~1988_q\ : std_logic;
SIGNAL \core1|rf|RF~964feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~964_q\ : std_logic;
SIGNAL \core1|rf|RF~2238_combout\ : std_logic;
SIGNAL \core1|rf|RF~1732feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1732_q\ : std_logic;
SIGNAL \core1|rf|RF~708_q\ : std_logic;
SIGNAL \core1|rf|RF~1220feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1220_q\ : std_logic;
SIGNAL \core1|rf|RF~196_q\ : std_logic;
SIGNAL \core1|rf|RF~2230_combout\ : std_logic;
SIGNAL \core1|rf|RF~2231_combout\ : std_logic;
SIGNAL \core1|rf|RF~1348feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1348_q\ : std_logic;
SIGNAL \core1|rf|RF~1860_q\ : std_logic;
SIGNAL \core1|rf|RF~836feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~836_q\ : std_logic;
SIGNAL \core1|rf|RF~324_q\ : std_logic;
SIGNAL \core1|rf|RF~2232_combout\ : std_logic;
SIGNAL \core1|rf|RF~2233_combout\ : std_logic;
SIGNAL \core1|rf|RF~1092feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1092_q\ : std_logic;
SIGNAL \core1|rf|RF~1604_q\ : std_logic;
SIGNAL \core1|rf|RF~580feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~580_q\ : std_logic;
SIGNAL \core1|rf|RF~68_q\ : std_logic;
SIGNAL \core1|rf|RF~2234_combout\ : std_logic;
SIGNAL \core1|rf|RF~2235_combout\ : std_logic;
SIGNAL \core1|rf|RF~2236_combout\ : std_logic;
SIGNAL \core1|rf|RF~2239_combout\ : std_logic;
SIGNAL \core1|rf|RF~2250_combout\ : std_logic;
SIGNAL \core1|rf|RF~2020_q\ : std_logic;
SIGNAL \core1|rf|RF~1764_q\ : std_logic;
SIGNAL \core1|rf|RF~1892feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1892_q\ : std_logic;
SIGNAL \core1|rf|RF~1636_q\ : std_logic;
SIGNAL \core1|rf|RF~2258_combout\ : std_logic;
SIGNAL \core1|rf|RF~2259_combout\ : std_logic;
SIGNAL \core1|rf|RF~868feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~868_q\ : std_logic;
SIGNAL \core1|rf|RF~612_q\ : std_logic;
SIGNAL \core1|rf|RF~2253_combout\ : std_logic;
SIGNAL \core1|rf|RF~996_q\ : std_logic;
SIGNAL \core1|rf|RF~740feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~740_q\ : std_logic;
SIGNAL \core1|rf|RF~2254_combout\ : std_logic;
SIGNAL \core1|rf|RF~356feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~356_q\ : std_logic;
SIGNAL \core1|rf|RF~484_q\ : std_logic;
SIGNAL \core1|rf|RF~228feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~228_q\ : std_logic;
SIGNAL \core1|rf|RF~100_q\ : std_logic;
SIGNAL \core1|rf|RF~2255_combout\ : std_logic;
SIGNAL \core1|rf|RF~2256_combout\ : std_logic;
SIGNAL \core1|rf|RF~2257_combout\ : std_logic;
SIGNAL \core1|rf|RF~1508feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1508_q\ : std_logic;
SIGNAL \core1|rf|RF~1380_q\ : std_logic;
SIGNAL \core1|rf|RF~1252feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1252_q\ : std_logic;
SIGNAL \core1|rf|RF~1124_q\ : std_logic;
SIGNAL \core1|rf|RF~2251_combout\ : std_logic;
SIGNAL \core1|rf|RF~2252_combout\ : std_logic;
SIGNAL \core1|rf|RF~2260_combout\ : std_logic;
SIGNAL \core1|rf|RF~2261_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[4]~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~153_combout\ : std_logic;
SIGNAL \core1|rf|RF~1960feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1960_q\ : std_logic;
SIGNAL \core1|rf|RF~936_q\ : std_logic;
SIGNAL \core1|rf|RF~424_q\ : std_logic;
SIGNAL \core1|rf|RF~1448feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1448_q\ : std_logic;
SIGNAL \core1|rf|RF~2419_combout\ : std_logic;
SIGNAL \core1|rf|RF~2420_combout\ : std_logic;
SIGNAL \core1|rf|RF~1480feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1480_q\ : std_logic;
SIGNAL \core1|rf|RF~1992_q\ : std_logic;
SIGNAL \core1|rf|RF~456_q\ : std_logic;
SIGNAL \core1|rf|RF~968feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~968_q\ : std_logic;
SIGNAL \core1|rf|RF~2421_combout\ : std_logic;
SIGNAL \core1|rf|RF~2422_combout\ : std_logic;
SIGNAL \core1|rf|RF~904feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~904_q\ : std_logic;
SIGNAL \core1|rf|RF~392_q\ : std_logic;
SIGNAL \core1|rf|RF~2423_combout\ : std_logic;
SIGNAL \core1|rf|RF~1928_q\ : std_logic;
SIGNAL \core1|rf|RF~1416feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1416_q\ : std_logic;
SIGNAL \core1|rf|RF~2424_combout\ : std_logic;
SIGNAL \core1|rf|RF~2425_combout\ : std_logic;
SIGNAL \core1|rf|RF~2024_q\ : std_logic;
SIGNAL \core1|rf|RF~488_q\ : std_logic;
SIGNAL \core1|rf|RF~1512feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1512_q\ : std_logic;
SIGNAL \core1|rf|RF~2426_combout\ : std_logic;
SIGNAL \core1|rf|RF~1000_q\ : std_logic;
SIGNAL \core1|rf|RF~2427_combout\ : std_logic;
SIGNAL \core1|rf|RF~2428_combout\ : std_logic;
SIGNAL \core1|rf|RF~840feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~840_q\ : std_logic;
SIGNAL \core1|rf|RF~872feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~872_q\ : std_logic;
SIGNAL \core1|rf|RF~808feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~808_q\ : std_logic;
SIGNAL \core1|rf|RF~776_q\ : std_logic;
SIGNAL \core1|rf|RF~2388_combout\ : std_logic;
SIGNAL \core1|rf|RF~2389_combout\ : std_logic;
SIGNAL \core1|rf|RF~1896feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1896_q\ : std_logic;
SIGNAL \core1|rf|RF~1864_q\ : std_logic;
SIGNAL \core1|rf|RF~1832feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1832_q\ : std_logic;
SIGNAL \core1|rf|RF~1800_q\ : std_logic;
SIGNAL \core1|rf|RF~2395_combout\ : std_logic;
SIGNAL \core1|rf|RF~2396_combout\ : std_logic;
SIGNAL \core1|rf|RF~328feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~328_q\ : std_logic;
SIGNAL \core1|rf|RF~264_q\ : std_logic;
SIGNAL \core1|rf|RF~2392_combout\ : std_logic;
SIGNAL \core1|rf|RF~360_q\ : std_logic;
SIGNAL \core1|rf|RF~296feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~296_q\ : std_logic;
SIGNAL \core1|rf|RF~2393_combout\ : std_logic;
SIGNAL \core1|rf|RF~1320feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1320_q\ : std_logic;
SIGNAL \core1|rf|RF~1384_q\ : std_logic;
SIGNAL \core1|rf|RF~1352feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1352_q\ : std_logic;
SIGNAL \core1|rf|RF~1288feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1288_q\ : std_logic;
SIGNAL \core1|rf|RF~2390_combout\ : std_logic;
SIGNAL \core1|rf|RF~2391_combout\ : std_logic;
SIGNAL \core1|rf|RF~2394_combout\ : std_logic;
SIGNAL \core1|rf|RF~2397_combout\ : std_logic;
SIGNAL \core1|rf|RF~616feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~616_q\ : std_logic;
SIGNAL \core1|rf|RF~584_q\ : std_logic;
SIGNAL \core1|rf|RF~552feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~552_q\ : std_logic;
SIGNAL \core1|rf|RF~520_q\ : std_logic;
SIGNAL \core1|rf|RF~2408_combout\ : std_logic;
SIGNAL \core1|rf|RF~2409_combout\ : std_logic;
SIGNAL \core1|rf|RF~1608feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1608_q\ : std_logic;
SIGNAL \core1|rf|RF~1640_q\ : std_logic;
SIGNAL \core1|rf|RF~1576feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1576_q\ : std_logic;
SIGNAL \core1|rf|RF~1544_q\ : std_logic;
SIGNAL \core1|rf|RF~2415_combout\ : std_logic;
SIGNAL \core1|rf|RF~2416_combout\ : std_logic;
SIGNAL \core1|rf|RF~40feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~40_q\ : std_logic;
SIGNAL \core1|rf|RF~104_q\ : std_logic;
SIGNAL \core1|rf|RF~72feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~72_q\ : std_logic;
SIGNAL \core1|rf|RF~8_q\ : std_logic;
SIGNAL \core1|rf|RF~2412_combout\ : std_logic;
SIGNAL \core1|rf|RF~2413_combout\ : std_logic;
SIGNAL \core1|rf|RF~1064feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1064_q\ : std_logic;
SIGNAL \core1|rf|RF~1128_q\ : std_logic;
SIGNAL \core1|rf|RF~1032_q\ : std_logic;
SIGNAL \core1|rf|RF~1096feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1096_q\ : std_logic;
SIGNAL \core1|rf|RF~2410_combout\ : std_logic;
SIGNAL \core1|rf|RF~2411_combout\ : std_logic;
SIGNAL \core1|rf|RF~2414_combout\ : std_logic;
SIGNAL \core1|rf|RF~2417_combout\ : std_logic;
SIGNAL \core1|rf|RF~168feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~168_q\ : std_logic;
SIGNAL \core1|rf|RF~232_q\ : std_logic;
SIGNAL \core1|rf|RF~200feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~200_q\ : std_logic;
SIGNAL \core1|rf|RF~136_q\ : std_logic;
SIGNAL \core1|rf|RF~2402_combout\ : std_logic;
SIGNAL \core1|rf|RF~2403_combout\ : std_logic;
SIGNAL \core1|rf|RF~712feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~712_q\ : std_logic;
SIGNAL \core1|rf|RF~744_q\ : std_logic;
SIGNAL \core1|rf|RF~680feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~680_q\ : std_logic;
SIGNAL \core1|rf|RF~648_q\ : std_logic;
SIGNAL \core1|rf|RF~2400_combout\ : std_logic;
SIGNAL \core1|rf|RF~2401_combout\ : std_logic;
SIGNAL \core1|rf|RF~2404_combout\ : std_logic;
SIGNAL \core1|rf|RF~1736feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1736_q\ : std_logic;
SIGNAL \core1|rf|RF~1768_q\ : std_logic;
SIGNAL \core1|rf|RF~1704feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1704_q\ : std_logic;
SIGNAL \core1|rf|RF~1672_q\ : std_logic;
SIGNAL \core1|rf|RF~2405_combout\ : std_logic;
SIGNAL \core1|rf|RF~2406_combout\ : std_logic;
SIGNAL \core1|rf|RF~1256feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1256_q\ : std_logic;
SIGNAL \core1|rf|RF~1192_q\ : std_logic;
SIGNAL \core1|rf|RF~1224feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1224_q\ : std_logic;
SIGNAL \core1|rf|RF~1160_q\ : std_logic;
SIGNAL \core1|rf|RF~2398_combout\ : std_logic;
SIGNAL \core1|rf|RF~2399_combout\ : std_logic;
SIGNAL \core1|rf|RF~2407_combout\ : std_logic;
SIGNAL \core1|rf|RF~2418_combout\ : std_logic;
SIGNAL \core1|rf|RF~2429_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[8]~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \core1|rf|RF~746feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~746_q\ : std_logic;
SIGNAL \core1|rf|RF~618_q\ : std_logic;
SIGNAL \core1|rf|RF~874feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~874_q\ : std_logic;
SIGNAL \core1|rf|RF~2505_combout\ : std_logic;
SIGNAL \core1|rf|RF~1002_q\ : std_logic;
SIGNAL \core1|rf|RF~2506_combout\ : std_logic;
SIGNAL \core1|rf|RF~362feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~362_q\ : std_logic;
SIGNAL \core1|rf|RF~490_q\ : std_logic;
SIGNAL \core1|rf|RF~234feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~234_q\ : std_logic;
SIGNAL \core1|rf|RF~106_q\ : std_logic;
SIGNAL \core1|rf|RF~2507_combout\ : std_logic;
SIGNAL \core1|rf|RF~2508_combout\ : std_logic;
SIGNAL \core1|rf|RF~2509_combout\ : std_logic;
SIGNAL \core1|rf|RF~1514feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1514_q\ : std_logic;
SIGNAL \core1|rf|RF~1386_q\ : std_logic;
SIGNAL \core1|rf|RF~1130_q\ : std_logic;
SIGNAL \core1|rf|RF~1258feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1258_q\ : std_logic;
SIGNAL \core1|rf|RF~2503_combout\ : std_logic;
SIGNAL \core1|rf|RF~2504_combout\ : std_logic;
SIGNAL \core1|rf|RF~2026feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2026_q\ : std_logic;
SIGNAL \core1|rf|RF~1770_q\ : std_logic;
SIGNAL \core1|rf|RF~1898feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1898_q\ : std_logic;
SIGNAL \core1|rf|RF~1642_q\ : std_logic;
SIGNAL \core1|rf|RF~2510_combout\ : std_logic;
SIGNAL \core1|rf|RF~2511_combout\ : std_logic;
SIGNAL \core1|rf|RF~2512_combout\ : std_logic;
SIGNAL \core1|rf|RF~1962feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1962_q\ : std_logic;
SIGNAL \core1|rf|RF~938_q\ : std_logic;
SIGNAL \core1|rf|RF~426_q\ : std_logic;
SIGNAL \core1|rf|RF~1450feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1450_q\ : std_logic;
SIGNAL \core1|rf|RF~2479_combout\ : std_logic;
SIGNAL \core1|rf|RF~2480_combout\ : std_logic;
SIGNAL \core1|rf|RF~1834feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1834_q\ : std_logic;
SIGNAL \core1|rf|RF~1322_q\ : std_logic;
SIGNAL \core1|rf|RF~810feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~810_q\ : std_logic;
SIGNAL \core1|rf|RF~298_q\ : std_logic;
SIGNAL \core1|rf|RF~2472_combout\ : std_logic;
SIGNAL \core1|rf|RF~2473_combout\ : std_logic;
SIGNAL \core1|rf|RF~554feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~554_q\ : std_logic;
SIGNAL \core1|rf|RF~42_q\ : std_logic;
SIGNAL \core1|rf|RF~2476_combout\ : std_logic;
SIGNAL \core1|rf|RF~1066feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1066_q\ : std_logic;
SIGNAL \core1|rf|RF~1578_q\ : std_logic;
SIGNAL \core1|rf|RF~2477_combout\ : std_logic;
SIGNAL \core1|rf|RF~682feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~682_q\ : std_logic;
SIGNAL \core1|rf|RF~1706_q\ : std_logic;
SIGNAL \core1|rf|RF~1194feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1194_q\ : std_logic;
SIGNAL \core1|rf|RF~170_q\ : std_logic;
SIGNAL \core1|rf|RF~2474_combout\ : std_logic;
SIGNAL \core1|rf|RF~2475_combout\ : std_logic;
SIGNAL \core1|rf|RF~2478_combout\ : std_logic;
SIGNAL \core1|rf|RF~2481_combout\ : std_logic;
SIGNAL \core1|rf|RF~906feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~906_q\ : std_logic;
SIGNAL \core1|rf|RF~1930_q\ : std_logic;
SIGNAL \core1|rf|RF~1418feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1418_q\ : std_logic;
SIGNAL \core1|rf|RF~394_q\ : std_logic;
SIGNAL \core1|rf|RF~2499_combout\ : std_logic;
SIGNAL \core1|rf|RF~2500_combout\ : std_logic;
SIGNAL \core1|rf|RF~1290feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1290_q\ : std_logic;
SIGNAL \core1|rf|RF~1802_q\ : std_logic;
SIGNAL \core1|rf|RF~266feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~266_q\ : std_logic;
SIGNAL \core1|rf|RF~778feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~778_q\ : std_logic;
SIGNAL \core1|rf|RF~2494_combout\ : std_logic;
SIGNAL \core1|rf|RF~2495_combout\ : std_logic;
SIGNAL \core1|rf|RF~1034feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1034_q\ : std_logic;
SIGNAL \core1|rf|RF~1546_q\ : std_logic;
SIGNAL \core1|rf|RF~522feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~522_q\ : std_logic;
SIGNAL \core1|rf|RF~10_q\ : std_logic;
SIGNAL \core1|rf|RF~2496_combout\ : std_logic;
SIGNAL \core1|rf|RF~2497_combout\ : std_logic;
SIGNAL \core1|rf|RF~2498_combout\ : std_logic;
SIGNAL \core1|rf|RF~1674feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1674_q\ : std_logic;
SIGNAL \core1|rf|RF~650_q\ : std_logic;
SIGNAL \core1|rf|RF~1162feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1162_q\ : std_logic;
SIGNAL \core1|rf|RF~138_q\ : std_logic;
SIGNAL \core1|rf|RF~2492_combout\ : std_logic;
SIGNAL \core1|rf|RF~2493_combout\ : std_logic;
SIGNAL \core1|rf|RF~2501_combout\ : std_logic;
SIGNAL \core1|rf|RF~1738feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1738_q\ : std_logic;
SIGNAL \core1|rf|RF~714_q\ : std_logic;
SIGNAL \core1|rf|RF~1226feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1226_q\ : std_logic;
SIGNAL \core1|rf|RF~202_q\ : std_logic;
SIGNAL \core1|rf|RF~2482_combout\ : std_logic;
SIGNAL \core1|rf|RF~2483_combout\ : std_logic;
SIGNAL \core1|rf|RF~970feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~970_q\ : std_logic;
SIGNAL \core1|rf|RF~1994_q\ : std_logic;
SIGNAL \core1|rf|RF~1482feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1482_q\ : std_logic;
SIGNAL \core1|rf|RF~458_q\ : std_logic;
SIGNAL \core1|rf|RF~2489_combout\ : std_logic;
SIGNAL \core1|rf|RF~2490_combout\ : std_logic;
SIGNAL \core1|rf|RF~1098feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1098_q\ : std_logic;
SIGNAL \core1|rf|RF~1610_q\ : std_logic;
SIGNAL \core1|rf|RF~586feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~586_q\ : std_logic;
SIGNAL \core1|rf|RF~74_q\ : std_logic;
SIGNAL \core1|rf|RF~2486_combout\ : std_logic;
SIGNAL \core1|rf|RF~2487_combout\ : std_logic;
SIGNAL \core1|rf|RF~1354_q\ : std_logic;
SIGNAL \core1|rf|RF~1866_q\ : std_logic;
SIGNAL \core1|rf|RF~842feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~842_q\ : std_logic;
SIGNAL \core1|rf|RF~330_q\ : std_logic;
SIGNAL \core1|rf|RF~2484_combout\ : std_logic;
SIGNAL \core1|rf|RF~2485_combout\ : std_logic;
SIGNAL \core1|rf|RF~2488_combout\ : std_logic;
SIGNAL \core1|rf|RF~2491_combout\ : std_logic;
SIGNAL \core1|rf|RF~2502_combout\ : std_logic;
SIGNAL \core1|rf|RF~2513_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[10]~10_combout\ : std_logic;
SIGNAL \core1|rf|RF~203feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~203_q\ : std_logic;
SIGNAL \core1|rf|RF~139_q\ : std_logic;
SIGNAL \core1|rf|RF~2518_combout\ : std_logic;
SIGNAL \core1|rf|RF~171feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~171_q\ : std_logic;
SIGNAL \core1|rf|RF~235_q\ : std_logic;
SIGNAL \core1|rf|RF~2519_combout\ : std_logic;
SIGNAL \core1|rf|RF~715feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~715_q\ : std_logic;
SIGNAL \core1|rf|RF~747_q\ : std_logic;
SIGNAL \core1|rf|RF~651_q\ : std_logic;
SIGNAL \core1|rf|RF~683feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~683_q\ : std_logic;
SIGNAL \core1|rf|RF~2516_combout\ : std_logic;
SIGNAL \core1|rf|RF~2517_combout\ : std_logic;
SIGNAL \core1|rf|RF~2520_combout\ : std_logic;
SIGNAL \core1|rf|RF~1259feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1259_q\ : std_logic;
SIGNAL \core1|rf|RF~1195_q\ : std_logic;
SIGNAL \core1|rf|RF~1163_q\ : std_logic;
SIGNAL \core1|rf|RF~1227feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1227_q\ : std_logic;
SIGNAL \core1|rf|RF~2514_combout\ : std_logic;
SIGNAL \core1|rf|RF~2515_combout\ : std_logic;
SIGNAL \core1|rf|RF~1771feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1771_q\ : std_logic;
SIGNAL \core1|rf|RF~1739_q\ : std_logic;
SIGNAL \core1|rf|RF~1707feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1707_q\ : std_logic;
SIGNAL \core1|rf|RF~1675_q\ : std_logic;
SIGNAL \core1|rf|RF~2521_combout\ : std_logic;
SIGNAL \core1|rf|RF~2522_combout\ : std_logic;
SIGNAL \core1|rf|RF~2523_combout\ : std_logic;
SIGNAL \core1|rf|RF~875feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~875_q\ : std_logic;
SIGNAL \core1|rf|RF~843_q\ : std_logic;
SIGNAL \core1|rf|RF~779_q\ : std_logic;
SIGNAL \core1|rf|RF~811feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~811_q\ : std_logic;
SIGNAL \core1|rf|RF~2524_combout\ : std_logic;
SIGNAL \core1|rf|RF~2525_combout\ : std_logic;
SIGNAL \core1|rf|RF~1867feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1867_q\ : std_logic;
SIGNAL \core1|rf|RF~1899_q\ : std_logic;
SIGNAL \core1|rf|RF~1835feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1835_q\ : std_logic;
SIGNAL \core1|rf|RF~1803_q\ : std_logic;
SIGNAL \core1|rf|RF~2531_combout\ : std_logic;
SIGNAL \core1|rf|RF~2532_combout\ : std_logic;
SIGNAL \core1|rf|RF~299feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~299_q\ : std_logic;
SIGNAL \core1|rf|RF~267_q\ : std_logic;
SIGNAL \core1|rf|RF~331feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~331_q\ : std_logic;
SIGNAL \core1|rf|RF~2528_combout\ : std_logic;
SIGNAL \core1|rf|RF~363_q\ : std_logic;
SIGNAL \core1|rf|RF~2529_combout\ : std_logic;
SIGNAL \core1|rf|RF~1323feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1323_q\ : std_logic;
SIGNAL \core1|rf|RF~1387_q\ : std_logic;
SIGNAL \core1|rf|RF~1355feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1355_q\ : std_logic;
SIGNAL \core1|rf|RF~1291_q\ : std_logic;
SIGNAL \core1|rf|RF~2526_combout\ : std_logic;
SIGNAL \core1|rf|RF~2527_combout\ : std_logic;
SIGNAL \core1|rf|RF~2530_combout\ : std_logic;
SIGNAL \core1|rf|RF~2533_combout\ : std_logic;
SIGNAL \core1|rf|RF~619feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~619_q\ : std_logic;
SIGNAL \core1|rf|RF~587_q\ : std_logic;
SIGNAL \core1|rf|RF~555feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~555_q\ : std_logic;
SIGNAL \core1|rf|RF~523_q\ : std_logic;
SIGNAL \core1|rf|RF~2534_combout\ : std_logic;
SIGNAL \core1|rf|RF~2535_combout\ : std_logic;
SIGNAL \core1|rf|RF~1611feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1611_q\ : std_logic;
SIGNAL \core1|rf|RF~1643_q\ : std_logic;
SIGNAL \core1|rf|RF~1579feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1579_q\ : std_logic;
SIGNAL \core1|rf|RF~1547_q\ : std_logic;
SIGNAL \core1|rf|RF~2541_combout\ : std_logic;
SIGNAL \core1|rf|RF~2542_combout\ : std_logic;
SIGNAL \core1|rf|RF~1067feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1067_q\ : std_logic;
SIGNAL \core1|rf|RF~1131_q\ : std_logic;
SIGNAL \core1|rf|RF~1099feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1099_q\ : std_logic;
SIGNAL \core1|rf|RF~1035_q\ : std_logic;
SIGNAL \core1|rf|RF~2536_combout\ : std_logic;
SIGNAL \core1|rf|RF~2537_combout\ : std_logic;
SIGNAL \core1|rf|RF~43feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~43_q\ : std_logic;
SIGNAL \core1|rf|RF~107_q\ : std_logic;
SIGNAL \core1|rf|RF~75feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~75_q\ : std_logic;
SIGNAL \core1|rf|RF~11_q\ : std_logic;
SIGNAL \core1|rf|RF~2538_combout\ : std_logic;
SIGNAL \core1|rf|RF~2539_combout\ : std_logic;
SIGNAL \core1|rf|RF~2540_combout\ : std_logic;
SIGNAL \core1|rf|RF~2543_combout\ : std_logic;
SIGNAL \core1|rf|RF~2544_combout\ : std_logic;
SIGNAL \core1|rf|RF~1963feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1963_q\ : std_logic;
SIGNAL \core1|rf|RF~939_q\ : std_logic;
SIGNAL \core1|rf|RF~1451feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1451_q\ : std_logic;
SIGNAL \core1|rf|RF~427_q\ : std_logic;
SIGNAL \core1|rf|RF~2545_combout\ : std_logic;
SIGNAL \core1|rf|RF~2546_combout\ : std_logic;
SIGNAL \core1|rf|RF~2027_q\ : std_logic;
SIGNAL \core1|rf|RF~1003_q\ : std_logic;
SIGNAL \core1|rf|RF~491_q\ : std_logic;
SIGNAL \core1|rf|RF~1515feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1515_q\ : std_logic;
SIGNAL \core1|rf|RF~2552_combout\ : std_logic;
SIGNAL \core1|rf|RF~2553_combout\ : std_logic;
SIGNAL \core1|rf|RF~1419feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1419_q\ : std_logic;
SIGNAL \core1|rf|RF~1931_q\ : std_logic;
SIGNAL \core1|rf|RF~907feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~907_q\ : std_logic;
SIGNAL \core1|rf|RF~395_q\ : std_logic;
SIGNAL \core1|rf|RF~2549_combout\ : std_logic;
SIGNAL \core1|rf|RF~2550_combout\ : std_logic;
SIGNAL \core1|rf|RF~1483feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1483_q\ : std_logic;
SIGNAL \core1|rf|RF~1995_q\ : std_logic;
SIGNAL \core1|rf|RF~971feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~971_q\ : std_logic;
SIGNAL \core1|rf|RF~459_q\ : std_logic;
SIGNAL \core1|rf|RF~2547_combout\ : std_logic;
SIGNAL \core1|rf|RF~2548_combout\ : std_logic;
SIGNAL \core1|rf|RF~2551_combout\ : std_logic;
SIGNAL \core1|rf|RF~2554_combout\ : std_logic;
SIGNAL \core1|rf|RF~2555_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[11]~11_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~140_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~284_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \core1|rs_val_or_zero[29]~29_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \core1|rs_val_or_zero[25]~25_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \core1|rs_val_or_zero[11]~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~1\ : std_logic;
SIGNAL \core1|alu_1|Add0~3\ : std_logic;
SIGNAL \core1|alu_1|Add0~5\ : std_logic;
SIGNAL \core1|alu_1|Add0~7\ : std_logic;
SIGNAL \core1|alu_1|Add0~9\ : std_logic;
SIGNAL \core1|alu_1|Add0~11\ : std_logic;
SIGNAL \core1|alu_1|Add0~13\ : std_logic;
SIGNAL \core1|alu_1|Add0~15\ : std_logic;
SIGNAL \core1|alu_1|Add0~17\ : std_logic;
SIGNAL \core1|alu_1|Add0~19\ : std_logic;
SIGNAL \core1|alu_1|Add0~21\ : std_logic;
SIGNAL \core1|alu_1|Add0~23\ : std_logic;
SIGNAL \core1|alu_1|Add0~25\ : std_logic;
SIGNAL \core1|alu_1|Add0~27\ : std_logic;
SIGNAL \core1|alu_1|Add0~29\ : std_logic;
SIGNAL \core1|alu_1|Add0~31\ : std_logic;
SIGNAL \core1|alu_1|Add0~33\ : std_logic;
SIGNAL \core1|alu_1|Add0~35\ : std_logic;
SIGNAL \core1|alu_1|Add0~37\ : std_logic;
SIGNAL \core1|alu_1|Add0~39\ : std_logic;
SIGNAL \core1|alu_1|Add0~41\ : std_logic;
SIGNAL \core1|alu_1|Add0~43\ : std_logic;
SIGNAL \core1|alu_1|Add0~45\ : std_logic;
SIGNAL \core1|alu_1|Add0~47\ : std_logic;
SIGNAL \core1|alu_1|Add0~49\ : std_logic;
SIGNAL \core1|alu_1|Add0~51\ : std_logic;
SIGNAL \core1|alu_1|Add0~53\ : std_logic;
SIGNAL \core1|alu_1|Add0~55\ : std_logic;
SIGNAL \core1|alu_1|Add0~57\ : std_logic;
SIGNAL \core1|alu_1|Add0~58_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~324_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~15\ : std_logic;
SIGNAL \core1|alu_1|Add1~17\ : std_logic;
SIGNAL \core1|alu_1|Add1~19\ : std_logic;
SIGNAL \core1|alu_1|Add1~21\ : std_logic;
SIGNAL \core1|alu_1|Add1~23\ : std_logic;
SIGNAL \core1|alu_1|Add1~25\ : std_logic;
SIGNAL \core1|alu_1|Add1~27\ : std_logic;
SIGNAL \core1|alu_1|Add1~29\ : std_logic;
SIGNAL \core1|alu_1|Add1~31\ : std_logic;
SIGNAL \core1|alu_1|Add1~33\ : std_logic;
SIGNAL \core1|alu_1|Add1~35\ : std_logic;
SIGNAL \core1|alu_1|Add1~37\ : std_logic;
SIGNAL \core1|alu_1|Add1~39\ : std_logic;
SIGNAL \core1|alu_1|Add1~41\ : std_logic;
SIGNAL \core1|alu_1|Add1~43\ : std_logic;
SIGNAL \core1|alu_1|Add1~45\ : std_logic;
SIGNAL \core1|alu_1|Add1~47\ : std_logic;
SIGNAL \core1|alu_1|Add1~49\ : std_logic;
SIGNAL \core1|alu_1|Add1~51\ : std_logic;
SIGNAL \core1|alu_1|Add1~53\ : std_logic;
SIGNAL \core1|alu_1|Add1~55\ : std_logic;
SIGNAL \core1|alu_1|Add1~57\ : std_logic;
SIGNAL \core1|alu_1|Add1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~21_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~19_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~5_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~6_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~22_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~175_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~5_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~103_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~174_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~6_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~176_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~177_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~9_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~285_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~128_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~319_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~286_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~73_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~108_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~3_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~120_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~116_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~97_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~178_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~287_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~288_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~289_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~290_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~291_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~325_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~292_combout\ : std_logic;
SIGNAL \core1|rf_wd[29]~293_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \core1|rs_val_or_zero[28]~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~131_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~6_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~271_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~272_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~170_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~101_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~169_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~171_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~172_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~273_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~72_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~274_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~119_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~107_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~76_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~173_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~275_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~276_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~277_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~278_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~279_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~280_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~281_combout\ : std_logic;
SIGNAL \core1|rf_wd[28]~282_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \core1|rs_val_or_zero[27]~27_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~54_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~54_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~260_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~261_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~326_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~166_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~37_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~69_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~165_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~167_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~168_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~118_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~122_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~93_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~193_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~262_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~318_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~263_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~264_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~265_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~266_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~267_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~268_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~327_combout\ : std_logic;
SIGNAL \from_mem_flat_i[29]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[27]~269_combout\ : std_logic;
SIGNAL \core1|rf_wd[27]~270_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \core1|rs_val_or_zero[26]~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~316_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~250_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~52_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~328_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~62_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~161_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~162_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~164_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~163_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~251_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~70_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~317_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~252_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~91_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~192_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~253_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~254_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~255_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~256_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~257_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~329_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~258_combout\ : std_logic;
SIGNAL \core1|rf_wd[26]~259_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \core1|rs_val_or_zero[31]~31_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~17_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~307_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~310_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~304_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~59\ : std_logic;
SIGNAL \core1|alu_1|Add1~61\ : std_logic;
SIGNAL \core1|alu_1|Add1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~145_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~146_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~147_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~148_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~59\ : std_logic;
SIGNAL \core1|alu_1|Add0~61\ : std_logic;
SIGNAL \core1|alu_1|Add0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~3_combout\ : std_logic;
SIGNAL \from_mem_flat_i[33]~input_o\ : std_logic;
SIGNAL \core1|alu_1|Selector0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~93_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~7_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~305_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Add2~1_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~149_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~84_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~101_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~110_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector0~18_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~306_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~308_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~309_combout\ : std_logic;
SIGNAL \core1|rf_wd[31]~311_combout\ : std_logic;
SIGNAL \core1|rf|RF~799feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~799_q\ : std_logic;
SIGNAL \core1|rf|RF~287_q\ : std_logic;
SIGNAL \core1|rf|RF~3376_combout\ : std_logic;
SIGNAL \core1|rf|RF~1311_q\ : std_logic;
SIGNAL \core1|rf|RF~1823feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1823_q\ : std_logic;
SIGNAL \core1|rf|RF~3377_combout\ : std_logic;
SIGNAL \core1|rf|RF~1055feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1055_q\ : std_logic;
SIGNAL \core1|rf|RF~1567feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1567_q\ : std_logic;
SIGNAL \core1|rf|RF~543feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~543_q\ : std_logic;
SIGNAL \core1|rf|RF~31_q\ : std_logic;
SIGNAL \core1|rf|RF~3378_combout\ : std_logic;
SIGNAL \core1|rf|RF~3379_combout\ : std_logic;
SIGNAL \core1|rf|RF~3380_combout\ : std_logic;
SIGNAL \core1|rf|RF~1695feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1695_q\ : std_logic;
SIGNAL \core1|rf|RF~671_q\ : std_logic;
SIGNAL \core1|rf|RF~1183feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1183_q\ : std_logic;
SIGNAL \core1|rf|RF~159_q\ : std_logic;
SIGNAL \core1|rf|RF~3374_combout\ : std_logic;
SIGNAL \core1|rf|RF~3375_combout\ : std_logic;
SIGNAL \core1|rf|RF~927feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~927_q\ : std_logic;
SIGNAL \core1|rf|RF~1951_q\ : std_logic;
SIGNAL \core1|rf|RF~1439feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1439_q\ : std_logic;
SIGNAL \core1|rf|RF~415_q\ : std_logic;
SIGNAL \core1|rf|RF~3381_combout\ : std_logic;
SIGNAL \core1|rf|RF~3382_combout\ : std_logic;
SIGNAL \core1|rf|RF~3383_combout\ : std_logic;
SIGNAL \core1|rf|RF~703feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~703_q\ : std_logic;
SIGNAL \core1|rf|RF~1727_q\ : std_logic;
SIGNAL \core1|rf|RF~1215feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1215_q\ : std_logic;
SIGNAL \core1|rf|RF~191_q\ : std_logic;
SIGNAL \core1|rf|RF~3366_combout\ : std_logic;
SIGNAL \core1|rf|RF~3367_combout\ : std_logic;
SIGNAL \core1|rf|RF~1087feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1087_q\ : std_logic;
SIGNAL \core1|rf|RF~1599_q\ : std_logic;
SIGNAL \core1|rf|RF~575feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~575_q\ : std_logic;
SIGNAL \core1|rf|RF~63_q\ : std_logic;
SIGNAL \core1|rf|RF~3368_combout\ : std_logic;
SIGNAL \core1|rf|RF~3369_combout\ : std_logic;
SIGNAL \core1|rf|RF~3370_combout\ : std_logic;
SIGNAL \core1|rf|RF~959feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~959_q\ : std_logic;
SIGNAL \core1|rf|RF~1983_q\ : std_logic;
SIGNAL \core1|rf|RF~447_q\ : std_logic;
SIGNAL \core1|rf|RF~1471feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1471_q\ : std_logic;
SIGNAL \core1|rf|RF~3371_combout\ : std_logic;
SIGNAL \core1|rf|RF~3372_combout\ : std_logic;
SIGNAL \core1|rf|RF~1855feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1855_q\ : std_logic;
SIGNAL \core1|rf|RF~1343_q\ : std_logic;
SIGNAL \core1|rf|RF~831feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~831_q\ : std_logic;
SIGNAL \core1|rf|RF~319_q\ : std_logic;
SIGNAL \core1|rf|RF~3364_combout\ : std_logic;
SIGNAL \core1|rf|RF~3365_combout\ : std_logic;
SIGNAL \core1|rf|RF~3373_combout\ : std_logic;
SIGNAL \core1|rf|RF~3384_combout\ : std_logic;
SIGNAL \core1|rf|RF~2015feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2015_q\ : std_logic;
SIGNAL \core1|rf|RF~991_q\ : std_logic;
SIGNAL \core1|rf|RF~479_q\ : std_logic;
SIGNAL \core1|rf|RF~1503feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1503_q\ : std_logic;
SIGNAL \core1|rf|RF~3361_combout\ : std_logic;
SIGNAL \core1|rf|RF~3362_combout\ : std_logic;
SIGNAL \core1|rf|RF~1759feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1759_q\ : std_logic;
SIGNAL \core1|rf|RF~735_q\ : std_logic;
SIGNAL \core1|rf|RF~1247feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1247_q\ : std_logic;
SIGNAL \core1|rf|RF~223_q\ : std_logic;
SIGNAL \core1|rf|RF~3354_combout\ : std_logic;
SIGNAL \core1|rf|RF~3355_combout\ : std_logic;
SIGNAL \core1|rf|RF~607feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~607_q\ : std_logic;
SIGNAL \core1|rf|RF~95_q\ : std_logic;
SIGNAL \core1|rf|RF~3358_combout\ : std_logic;
SIGNAL \core1|rf|RF~1631_q\ : std_logic;
SIGNAL \core1|rf|RF~1119feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1119_q\ : std_logic;
SIGNAL \core1|rf|RF~3359_combout\ : std_logic;
SIGNAL \core1|rf|RF~1375feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1375_q\ : std_logic;
SIGNAL \core1|rf|RF~1887_q\ : std_logic;
SIGNAL \core1|rf|RF~863feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~863_q\ : std_logic;
SIGNAL \core1|rf|RF~351_q\ : std_logic;
SIGNAL \core1|rf|RF~3356_combout\ : std_logic;
SIGNAL \core1|rf|RF~3357_combout\ : std_logic;
SIGNAL \core1|rf|RF~3360_combout\ : std_logic;
SIGNAL \core1|rf|RF~3363_combout\ : std_logic;
SIGNAL \core1|rf|RF~895feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~895_q\ : std_logic;
SIGNAL \core1|rf|RF~639_q\ : std_logic;
SIGNAL \core1|rf|RF~3387_combout\ : std_logic;
SIGNAL \core1|rf|RF~1023_q\ : std_logic;
SIGNAL \core1|rf|RF~767feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~767_q\ : std_logic;
SIGNAL \core1|rf|RF~3388_combout\ : std_logic;
SIGNAL \core1|rf|RF~383feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~383_q\ : std_logic;
SIGNAL \core1|rf|RF~511_q\ : std_logic;
SIGNAL \core1|rf|RF~255feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~255_q\ : std_logic;
SIGNAL \core1|rf|RF~127_q\ : std_logic;
SIGNAL \core1|rf|RF~3389_combout\ : std_logic;
SIGNAL \core1|rf|RF~3390_combout\ : std_logic;
SIGNAL \core1|rf|RF~3391_combout\ : std_logic;
SIGNAL \core1|rf|RF~1535feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1535_q\ : std_logic;
SIGNAL \core1|rf|RF~1407_q\ : std_logic;
SIGNAL \core1|rf|RF~1279feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1279_q\ : std_logic;
SIGNAL \core1|rf|RF~1151_q\ : std_logic;
SIGNAL \core1|rf|RF~3385_combout\ : std_logic;
SIGNAL \core1|rf|RF~3386_combout\ : std_logic;
SIGNAL \core1|rf|RF~2047_q\ : std_logic;
SIGNAL \core1|rf|RF~1791_q\ : std_logic;
SIGNAL \core1|rf|RF~1919feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1919_q\ : std_logic;
SIGNAL \core1|rf|RF~1663_q\ : std_logic;
SIGNAL \core1|rf|RF~3392_combout\ : std_logic;
SIGNAL \core1|rf|RF~3393_combout\ : std_logic;
SIGNAL \core1|rf|RF~3394_combout\ : std_logic;
SIGNAL \core1|rf|RF~3395_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[31]~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~112_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~239_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~240_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~50_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~330_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~50_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~158_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~53_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~54_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~157_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~159_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~160_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~241_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~41_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~315_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~242_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~89_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~191_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~243_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~244_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~245_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~246_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~247_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~331_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~248_combout\ : std_logic;
SIGNAL \core1|rf_wd[25]~249_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \core1|rs_val_or_zero[24]~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~13_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~110_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~227_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~228_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~154_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~49_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~153_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~155_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~156_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~229_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~314_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~230_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~111_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~87_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~190_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~231_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~232_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~233_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~234_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~235_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~236_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~237_combout\ : std_logic;
SIGNAL \core1|rf_wd[24]~238_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \core1|rs_val_or_zero[23]~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~46_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~107_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~108_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~215_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~216_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~148_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~119_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~95_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~147_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~150_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~149_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~217_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~68_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~218_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~97_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~151_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~152_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~219_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~220_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~221_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~222_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~223_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~224_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~225_combout\ : std_logic;
SIGNAL \core1|rf_wd[23]~226_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \core1|rs_val_or_zero[22]~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~142_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~141_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~143_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~144_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~204_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~56_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~205_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~206_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~145_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~109_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~146_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~207_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~208_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~209_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~210_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~211_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~98_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~101_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~44_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~202_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~203_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~212_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~213_combout\ : std_logic;
SIGNAL \core1|rf_wd[22]~214_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \core1|rs_val_or_zero[20]~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~175_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~40_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~176_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~130_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~114_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~79_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~129_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~131_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~132_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~177_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~178_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~82_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~179_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~180_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~65_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~133_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~134_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~181_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~182_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~183_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~184_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~185_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~186_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~187_combout\ : std_logic;
SIGNAL \core1|rf_wd[20]~188_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \core1|rs_val_or_zero[19]~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~124_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~73_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~163_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~164_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~123_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~70_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~110_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~30_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~122_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~124_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~125_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~165_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~35_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~166_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~126_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~127_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~128_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~167_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~168_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~169_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~170_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~171_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~172_combout\ : std_logic;
SIGNAL \from_mem_flat_i[21]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[19]~173_combout\ : std_logic;
SIGNAL \core1|rf_wd[19]~174_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \core1|rs_val_or_zero[18]~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~151_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~36_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~152_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~50_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~107_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~23_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~116_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~119_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~118_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~153_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~313_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~154_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~28_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~120_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~121_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~155_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~156_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~157_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~158_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~159_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~160_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~161_combout\ : std_logic;
SIGNAL \core1|rf_wd[18]~162_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \core1|rs_val_or_zero[17]~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~34_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~52_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~139_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~140_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~110_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~105_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~108_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~109_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~112_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~111_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~141_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~312_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~142_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~114_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~115_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~143_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~144_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~145_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~146_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~147_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~148_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~149_combout\ : std_logic;
SIGNAL \core1|rf_wd[17]~150_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \core1|rs_val_or_zero[16]~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~123_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~126_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~127_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~51_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~52_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~102_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~104_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~105_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~129_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~130_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~72_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~107_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~131_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~132_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~133_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~134_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~135_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~136_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~137_combout\ : std_logic;
SIGNAL \core1|rf_wd[16]~138_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \core1|rs_val_or_zero[15]~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~102_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~122_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~114_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~30_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~115_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~82_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~118_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~94_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~95_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~97_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~98_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~99_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~100_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~101_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~116_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~117_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~118_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~119_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~120_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~121_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~122_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~123_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~124_combout\ : std_logic;
SIGNAL \core1|rf_wd[15]~125_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \core1|rs_val_or_zero[14]~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~28_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~121_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~127_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~95_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~96_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~120_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~28_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~99_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~100_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~98_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~117_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~87_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~88_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~91_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~90_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~101_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~102_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~103_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~104_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~105_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~63_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~93_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~106_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~107_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~108_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~109_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~110_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~111_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~112_combout\ : std_logic;
SIGNAL \core1|rf_wd[14]~113_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \core1|rs_val_or_zero[13]~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~89_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~90_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~84_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~117_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~118_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~87_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~88_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~81_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~115_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~116_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~79_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~80_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~82_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~83_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~89_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~85_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~90_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~86_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~91_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~92_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~93_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~94_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~95_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~96_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~97_combout\ : std_logic;
SIGNAL \core1|rf_wd[13]~98_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \core1|rs_val_or_zero[12]~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~26_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~76_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~125_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~130_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~24_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~76_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~73_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~113_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~71_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~72_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~75_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~77_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~77_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~78_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~78_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~79_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~80_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~81_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~82_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~83_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~84_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~85_combout\ : std_logic;
SIGNAL \core1|rf_wd[12]~86_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \core1|rs_val_or_zero[30]~30_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~60_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~141_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~142_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~143_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~144_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~320_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~294_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~322_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~180_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~181_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~182_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~295_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~321_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~296_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~183_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~98_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~99_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~184_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~185_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~297_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~298_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~299_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~179_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~300_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~301_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~323_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~302_combout\ : std_logic;
SIGNAL \core1|rf_wd[30]~303_combout\ : std_logic;
SIGNAL \core1|rf|RF~766feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~766_q\ : std_logic;
SIGNAL \core1|rf|RF~1022_q\ : std_logic;
SIGNAL \core1|rf|RF~894feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~894_q\ : std_logic;
SIGNAL \core1|rf|RF~638_q\ : std_logic;
SIGNAL \core1|rf|RF~3329_combout\ : std_logic;
SIGNAL \core1|rf|RF~3330_combout\ : std_logic;
SIGNAL \core1|rf|RF~958feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~958_q\ : std_logic;
SIGNAL \core1|rf|RF~702_q\ : std_logic;
SIGNAL \core1|rf|RF~830feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~830_q\ : std_logic;
SIGNAL \core1|rf|RF~574_q\ : std_logic;
SIGNAL \core1|rf|RF~3322_combout\ : std_logic;
SIGNAL \core1|rf|RF~3323_combout\ : std_logic;
SIGNAL \core1|rf|RF~798feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~798_q\ : std_logic;
SIGNAL \core1|rf|RF~926_q\ : std_logic;
SIGNAL \core1|rf|RF~670feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~670_q\ : std_logic;
SIGNAL \core1|rf|RF~542_q\ : std_logic;
SIGNAL \core1|rf|RF~3326_combout\ : std_logic;
SIGNAL \core1|rf|RF~3327_combout\ : std_logic;
SIGNAL \core1|rf|RF~862feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~862_q\ : std_logic;
SIGNAL \core1|rf|RF~990_q\ : std_logic;
SIGNAL \core1|rf|RF~734feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~734_q\ : std_logic;
SIGNAL \core1|rf|RF~606_q\ : std_logic;
SIGNAL \core1|rf|RF~3324_combout\ : std_logic;
SIGNAL \core1|rf|RF~3325_combout\ : std_logic;
SIGNAL \core1|rf|RF~3328_combout\ : std_logic;
SIGNAL \core1|rf|RF~3331_combout\ : std_logic;
SIGNAL \core1|rf|RF~478feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~478_q\ : std_logic;
SIGNAL \core1|rf|RF~350_q\ : std_logic;
SIGNAL \core1|rf|RF~222feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~222_q\ : std_logic;
SIGNAL \core1|rf|RF~94_q\ : std_logic;
SIGNAL \core1|rf|RF~3332_combout\ : std_logic;
SIGNAL \core1|rf|RF~3333_combout\ : std_logic;
SIGNAL \core1|rf|RF~382feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~382_q\ : std_logic;
SIGNAL \core1|rf|RF~126_q\ : std_logic;
SIGNAL \core1|rf|RF~3339_combout\ : std_logic;
SIGNAL \core1|rf|RF~254feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~254_q\ : std_logic;
SIGNAL \core1|rf|RF~510_q\ : std_logic;
SIGNAL \core1|rf|RF~3340_combout\ : std_logic;
SIGNAL \core1|rf|RF~286feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~286_q\ : std_logic;
SIGNAL \core1|rf|RF~414_q\ : std_logic;
SIGNAL \core1|rf|RF~158feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~158_q\ : std_logic;
SIGNAL \core1|rf|RF~30_q\ : std_logic;
SIGNAL \core1|rf|RF~3336_combout\ : std_logic;
SIGNAL \core1|rf|RF~3337_combout\ : std_logic;
SIGNAL \core1|rf|RF~190feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~190_q\ : std_logic;
SIGNAL \core1|rf|RF~446_q\ : std_logic;
SIGNAL \core1|rf|RF~318feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~318_q\ : std_logic;
SIGNAL \core1|rf|RF~62_q\ : std_logic;
SIGNAL \core1|rf|RF~3334_combout\ : std_logic;
SIGNAL \core1|rf|RF~3335_combout\ : std_logic;
SIGNAL \core1|rf|RF~3338_combout\ : std_logic;
SIGNAL \core1|rf|RF~3341_combout\ : std_logic;
SIGNAL \core1|rf|RF~3342_combout\ : std_logic;
SIGNAL \core1|rf|RF~1534feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1534_q\ : std_logic;
SIGNAL \core1|rf|RF~1502feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1502_q\ : std_logic;
SIGNAL \core1|rf|RF~1438_q\ : std_logic;
SIGNAL \core1|rf|RF~3319_combout\ : std_logic;
SIGNAL \core1|rf|RF~1470_q\ : std_logic;
SIGNAL \core1|rf|RF~3320_combout\ : std_logic;
SIGNAL \core1|rf|RF~1406feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1406_q\ : std_logic;
SIGNAL \core1|rf|RF~1374_q\ : std_logic;
SIGNAL \core1|rf|RF~1342feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1342_q\ : std_logic;
SIGNAL \core1|rf|RF~1310_q\ : std_logic;
SIGNAL \core1|rf|RF~3312_combout\ : std_logic;
SIGNAL \core1|rf|RF~3313_combout\ : std_logic;
SIGNAL \core1|rf|RF~1214feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1214_q\ : std_logic;
SIGNAL \core1|rf|RF~1278_q\ : std_logic;
SIGNAL \core1|rf|RF~1246feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1246_q\ : std_logic;
SIGNAL \core1|rf|RF~1182_q\ : std_logic;
SIGNAL \core1|rf|RF~3314_combout\ : std_logic;
SIGNAL \core1|rf|RF~3315_combout\ : std_logic;
SIGNAL \core1|rf|RF~1118feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1118_q\ : std_logic;
SIGNAL \core1|rf|RF~1150_q\ : std_logic;
SIGNAL \core1|rf|RF~1086feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1086_q\ : std_logic;
SIGNAL \core1|rf|RF~1054_q\ : std_logic;
SIGNAL \core1|rf|RF~3316_combout\ : std_logic;
SIGNAL \core1|rf|RF~3317_combout\ : std_logic;
SIGNAL \core1|rf|RF~3318_combout\ : std_logic;
SIGNAL \core1|rf|RF~3321_combout\ : std_logic;
SIGNAL \core1|rf|RF~2014feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2014_q\ : std_logic;
SIGNAL \core1|rf|RF~1758_q\ : std_logic;
SIGNAL \core1|rf|RF~1630_q\ : std_logic;
SIGNAL \core1|rf|RF~1886feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1886_q\ : std_logic;
SIGNAL \core1|rf|RF~3343_combout\ : std_logic;
SIGNAL \core1|rf|RF~3344_combout\ : std_logic;
SIGNAL \core1|rf|RF~1854feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1854_q\ : std_logic;
SIGNAL \core1|rf|RF~1982_q\ : std_logic;
SIGNAL \core1|rf|RF~1726feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1726_q\ : std_logic;
SIGNAL \core1|rf|RF~1598_q\ : std_logic;
SIGNAL \core1|rf|RF~3345_combout\ : std_logic;
SIGNAL \core1|rf|RF~3346_combout\ : std_logic;
SIGNAL \core1|rf|RF~1694feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1694_q\ : std_logic;
SIGNAL \core1|rf|RF~1950_q\ : std_logic;
SIGNAL \core1|rf|RF~1822feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1822_q\ : std_logic;
SIGNAL \core1|rf|RF~1566_q\ : std_logic;
SIGNAL \core1|rf|RF~3347_combout\ : std_logic;
SIGNAL \core1|rf|RF~3348_combout\ : std_logic;
SIGNAL \core1|rf|RF~3349_combout\ : std_logic;
SIGNAL \core1|rf|RF~2046feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2046_q\ : std_logic;
SIGNAL \core1|rf|RF~1918_q\ : std_logic;
SIGNAL \core1|rf|RF~1790feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1790_q\ : std_logic;
SIGNAL \core1|rf|RF~1662_q\ : std_logic;
SIGNAL \core1|rf|RF~3350_combout\ : std_logic;
SIGNAL \core1|rf|RF~3351_combout\ : std_logic;
SIGNAL \core1|rf|RF~3352_combout\ : std_logic;
SIGNAL \core1|rf|RF~3353_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[30]~30_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~38_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~49_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~129_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~63_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~40_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~67_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~68_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~116_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~64_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~22_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~66_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~72_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~112_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~73_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~64_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~65_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~68_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~67_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~65_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~69_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~66_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~70_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~67_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~68_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~69_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~70_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~71_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~72_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~73_combout\ : std_logic;
SIGNAL \core1|rf_wd[11]~74_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \core1|rs_val_or_zero[10]~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~56_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~57_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~61_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~7_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~109_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~66_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~113_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~115_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~17_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector21~20_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~61_combout\ : std_logic;
SIGNAL \core1|rf_wd[10]~62_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \core1|rs_val_or_zero[4]~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~1\ : std_logic;
SIGNAL \core1|alu_1|Add1~3\ : std_logic;
SIGNAL \core1|alu_1|Add1~5\ : std_logic;
SIGNAL \core1|alu_1|Add1~7\ : std_logic;
SIGNAL \core1|alu_1|Add1~9\ : std_logic;
SIGNAL \core1|alu_1|Add1~11\ : std_logic;
SIGNAL \core1|alu_1|Add1~13\ : std_logic;
SIGNAL \core1|alu_1|Add1~14_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~103_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~27_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~128_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~105_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~48_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~111_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~96_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~189_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~49_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~50_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~59_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~51_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector24~combout\ : std_logic;
SIGNAL \core1|rf_wd[7]~54_combout\ : std_logic;
SIGNAL \core1|rf_wd[7]~55_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \core1|rs_val_or_zero[5]~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~28_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~86_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~87_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~2_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~88_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~91_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~104_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~85_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~106_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~83_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~86_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~187_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~42_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~43_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~92_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~55_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~44_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector26~combout\ : std_logic;
SIGNAL \core1|rf_wd[5]~50_combout\ : std_logic;
SIGNAL \core1|rf_wd[5]~51_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \core1|rs_val_or_zero[21]~21_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~189_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~190_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~136_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~138_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~137_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~191_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~192_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~193_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~139_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~66_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~140_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~194_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~195_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~196_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~135_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~197_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~198_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~199_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~200_combout\ : std_logic;
SIGNAL \core1|rf_wd[21]~201_combout\ : std_logic;
SIGNAL \core1|rf|RF~821feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~821_q\ : std_logic;
SIGNAL \core1|rf|RF~565_q\ : std_logic;
SIGNAL \core1|rf|RF~2934_combout\ : std_logic;
SIGNAL \core1|rf|RF~693_q\ : std_logic;
SIGNAL \core1|rf|RF~949feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~949_q\ : std_logic;
SIGNAL \core1|rf|RF~2935_combout\ : std_logic;
SIGNAL \core1|rf|RF~885feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~885_q\ : std_logic;
SIGNAL \core1|rf|RF~629_q\ : std_logic;
SIGNAL \core1|rf|RF~2941_combout\ : std_logic;
SIGNAL \core1|rf|RF~1013feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1013_q\ : std_logic;
SIGNAL \core1|rf|RF~757_q\ : std_logic;
SIGNAL \core1|rf|RF~2942_combout\ : std_logic;
SIGNAL \core1|rf|RF~789feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~789_q\ : std_logic;
SIGNAL \core1|rf|RF~917_q\ : std_logic;
SIGNAL \core1|rf|RF~661feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~661_q\ : std_logic;
SIGNAL \core1|rf|RF~533_q\ : std_logic;
SIGNAL \core1|rf|RF~2938_combout\ : std_logic;
SIGNAL \core1|rf|RF~2939_combout\ : std_logic;
SIGNAL \core1|rf|RF~853feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~853_q\ : std_logic;
SIGNAL \core1|rf|RF~981_q\ : std_logic;
SIGNAL \core1|rf|RF~725feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~725_q\ : std_logic;
SIGNAL \core1|rf|RF~597_q\ : std_logic;
SIGNAL \core1|rf|RF~2936_combout\ : std_logic;
SIGNAL \core1|rf|RF~2937_combout\ : std_logic;
SIGNAL \core1|rf|RF~2940_combout\ : std_logic;
SIGNAL \core1|rf|RF~2943_combout\ : std_logic;
SIGNAL \core1|rf|RF~1621_q\ : std_logic;
SIGNAL \core1|rf|RF~1877feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1877_q\ : std_logic;
SIGNAL \core1|rf|RF~2965_combout\ : std_logic;
SIGNAL \core1|rf|RF~2005feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~2005_q\ : std_logic;
SIGNAL \core1|rf|RF~1749_q\ : std_logic;
SIGNAL \core1|rf|RF~2966_combout\ : std_logic;
SIGNAL \core1|rf|RF~2037_q\ : std_logic;
SIGNAL \core1|rf|RF~1781feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1781_q\ : std_logic;
SIGNAL \core1|rf|RF~1653_q\ : std_logic;
SIGNAL \core1|rf|RF~2972_combout\ : std_logic;
SIGNAL \core1|rf|RF~1909_q\ : std_logic;
SIGNAL \core1|rf|RF~2973_combout\ : std_logic;
SIGNAL \core1|rf|RF~1845feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1845_q\ : std_logic;
SIGNAL \core1|rf|RF~1973_q\ : std_logic;
SIGNAL \core1|rf|RF~1717feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1717_q\ : std_logic;
SIGNAL \core1|rf|RF~1589_q\ : std_logic;
SIGNAL \core1|rf|RF~2967_combout\ : std_logic;
SIGNAL \core1|rf|RF~2968_combout\ : std_logic;
SIGNAL \core1|rf|RF~1685feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1685_q\ : std_logic;
SIGNAL \core1|rf|RF~1941_q\ : std_logic;
SIGNAL \core1|rf|RF~1557_q\ : std_logic;
SIGNAL \core1|rf|RF~1813feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1813_q\ : std_logic;
SIGNAL \core1|rf|RF~2969_combout\ : std_logic;
SIGNAL \core1|rf|RF~2970_combout\ : std_logic;
SIGNAL \core1|rf|RF~2971_combout\ : std_logic;
SIGNAL \core1|rf|RF~2974_combout\ : std_logic;
SIGNAL \core1|rf|RF~1397feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1397_q\ : std_logic;
SIGNAL \core1|rf|RF~1365_q\ : std_logic;
SIGNAL \core1|rf|RF~1333feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1333_q\ : std_logic;
SIGNAL \core1|rf|RF~1301_q\ : std_logic;
SIGNAL \core1|rf|RF~2944_combout\ : std_logic;
SIGNAL \core1|rf|RF~2945_combout\ : std_logic;
SIGNAL \core1|rf|RF~1461feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1461_q\ : std_logic;
SIGNAL \core1|rf|RF~1525_q\ : std_logic;
SIGNAL \core1|rf|RF~1493feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1493_q\ : std_logic;
SIGNAL \core1|rf|RF~1429_q\ : std_logic;
SIGNAL \core1|rf|RF~2951_combout\ : std_logic;
SIGNAL \core1|rf|RF~2952_combout\ : std_logic;
SIGNAL \core1|rf|RF~1109feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1109_q\ : std_logic;
SIGNAL \core1|rf|RF~1141_q\ : std_logic;
SIGNAL \core1|rf|RF~1077feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1077_q\ : std_logic;
SIGNAL \core1|rf|RF~1045_q\ : std_logic;
SIGNAL \core1|rf|RF~2948_combout\ : std_logic;
SIGNAL \core1|rf|RF~2949_combout\ : std_logic;
SIGNAL \core1|rf|RF~1205feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1205_q\ : std_logic;
SIGNAL \core1|rf|RF~1269_q\ : std_logic;
SIGNAL \core1|rf|RF~1237feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~1237_q\ : std_logic;
SIGNAL \core1|rf|RF~1173_q\ : std_logic;
SIGNAL \core1|rf|RF~2946_combout\ : std_logic;
SIGNAL \core1|rf|RF~2947_combout\ : std_logic;
SIGNAL \core1|rf|RF~2950_combout\ : std_logic;
SIGNAL \core1|rf|RF~2953_combout\ : std_logic;
SIGNAL \core1|rf|RF~373feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~373_q\ : std_logic;
SIGNAL \core1|rf|RF~117_q\ : std_logic;
SIGNAL \core1|rf|RF~2961_combout\ : std_logic;
SIGNAL \core1|rf|RF~245feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~245_q\ : std_logic;
SIGNAL \core1|rf|RF~501_q\ : std_logic;
SIGNAL \core1|rf|RF~2962_combout\ : std_logic;
SIGNAL \core1|rf|RF~469feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~469_q\ : std_logic;
SIGNAL \core1|rf|RF~341_q\ : std_logic;
SIGNAL \core1|rf|RF~213feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~213_q\ : std_logic;
SIGNAL \core1|rf|RF~85_q\ : std_logic;
SIGNAL \core1|rf|RF~2954_combout\ : std_logic;
SIGNAL \core1|rf|RF~2955_combout\ : std_logic;
SIGNAL \core1|rf|RF~149feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~149_q\ : std_logic;
SIGNAL \core1|rf|RF~21_q\ : std_logic;
SIGNAL \core1|rf|RF~2958_combout\ : std_logic;
SIGNAL \core1|rf|RF~405_q\ : std_logic;
SIGNAL \core1|rf|RF~277feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~277_q\ : std_logic;
SIGNAL \core1|rf|RF~2959_combout\ : std_logic;
SIGNAL \core1|rf|RF~181feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~181_q\ : std_logic;
SIGNAL \core1|rf|RF~437_q\ : std_logic;
SIGNAL \core1|rf|RF~309feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF~309_q\ : std_logic;
SIGNAL \core1|rf|RF~53_q\ : std_logic;
SIGNAL \core1|rf|RF~2956_combout\ : std_logic;
SIGNAL \core1|rf|RF~2957_combout\ : std_logic;
SIGNAL \core1|rf|RF~2960_combout\ : std_logic;
SIGNAL \core1|rf|RF~2963_combout\ : std_logic;
SIGNAL \core1|rf|RF~2964_combout\ : std_logic;
SIGNAL \core1|rf|RF~2975_combout\ : std_logic;
SIGNAL \core1|rd_val_or_zero[21]~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~80_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~79_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~126_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~22_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~75_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~24_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~74_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~78_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~152_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~8_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~37_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~99_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~100_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~77_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~80_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~186_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~39_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~38_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~52_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~53_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~40_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector27~combout\ : std_logic;
SIGNAL \core1|rf_wd[4]~48_combout\ : std_logic;
SIGNAL \core1|rf_wd[4]~49_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \core1|rs_val_or_zero[3]~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~6_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~151_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~29_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~71_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~74_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~31_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~34_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~33_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~65_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~51_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~36_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector28~combout\ : std_logic;
SIGNAL \core1|rf_wd[3]~46_combout\ : std_logic;
SIGNAL \core1|rf_wd[3]~47_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \core1|rs_val_or_zero[2]~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~20_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~54_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~58_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~150_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~25_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~108_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~64_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~67_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~24_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~27_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~47_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~10_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~29_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector29~combout\ : std_logic;
SIGNAL \core1|rf_wd[2]~44_combout\ : std_logic;
SIGNAL \core1|rf_wd[2]~45_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \core1|rs_val_or_zero[1]~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~2_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~19_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~59_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~60_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~17_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~55_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~56_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~16_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~18_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~21_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~7_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~69_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~39_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~43_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~44_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~45_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~41_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~44_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~24_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~15_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~combout\ : std_logic;
SIGNAL \core1|rf_wd[1]~42_combout\ : std_logic;
SIGNAL \core1|rf_wd[1]~43_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \core1|rs_val_or_zero[9]~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~18_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~111_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~1_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~60_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~61_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~3_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight1~60_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~63_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector30~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~9_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~58_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~59_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector22~combout\ : std_logic;
SIGNAL \core1|PC_n[9]~21_combout\ : std_logic;
SIGNAL \core1|PC_r~11_combout\ : std_logic;
SIGNAL \core1|imem_addr[9]~20_combout\ : std_logic;
SIGNAL \core1|imem_addr[9]~21_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~13_combout\ : std_logic;
SIGNAL \core1|rd_addr[0]~2_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_or_zero[7]~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~0_combout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~1_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~3_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~5_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~7_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~9_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~11_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~13_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~15_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~17_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~19_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~21_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~23_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~25_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~27_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~29_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~31_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~33_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~35_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~37_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~39_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~41_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~43_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~45_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~47_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~49_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~51_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~53_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~55_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~57_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~59_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~61_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan0~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~6_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~36_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~35_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~32_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~33_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~34_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~37_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~14_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~38_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~15_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~13_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~17_combout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~1_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~3_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~5_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~7_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~9_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~11_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~13_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~15_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~17_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~19_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~21_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~23_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~25_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~27_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~29_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~31_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~33_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~35_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~37_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~39_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~41_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~43_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~45_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~47_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~49_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~51_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~53_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~55_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~57_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~59_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~61_cout\ : std_logic;
SIGNAL \core1|alu_1|LessThan1~62_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~18_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~19_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~20_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~21_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~46_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~47_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~42_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~43_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~22_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~23_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~24_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~28_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~25_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector31~27_combout\ : std_logic;
SIGNAL \core1|rf_wd[0]~41_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \core1|rs_val_or_zero[8]~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~16_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~31_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~109_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~16_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~3_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~54_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~52_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~53_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~56_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~55_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~4_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~57_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~10_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~11_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector23~combout\ : std_logic;
SIGNAL \core1|PC_n[8]~19_combout\ : std_logic;
SIGNAL \core1|PC_r~10_combout\ : std_logic;
SIGNAL \core1|imem_addr[8]~18_combout\ : std_logic;
SIGNAL \core1|imem_addr[8]~19_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~6_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[0]~1\ : std_logic;
SIGNAL \core1|imm_jump_add[1]~3\ : std_logic;
SIGNAL \core1|imm_jump_add[2]~5\ : std_logic;
SIGNAL \core1|imm_jump_add[3]~7\ : std_logic;
SIGNAL \core1|imm_jump_add[4]~9\ : std_logic;
SIGNAL \core1|imm_jump_add[5]~11\ : std_logic;
SIGNAL \core1|imm_jump_add[6]~13\ : std_logic;
SIGNAL \core1|imm_jump_add[7]~14_combout\ : std_logic;
SIGNAL \core1|PC_n[7]~16_combout\ : std_logic;
SIGNAL \core1|PC_n[7]~17_combout\ : std_logic;
SIGNAL \core1|PC_r~9_combout\ : std_logic;
SIGNAL \core1|imem_addr[7]~16_combout\ : std_logic;
SIGNAL \core1|imem_addr[7]~17_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~1_combout\ : std_logic;
SIGNAL \core1|decode|WideNor2~1_combout\ : std_logic;
SIGNAL \core1|is_load_op_2_r~q\ : std_logic;
SIGNAL \core1|rf_wd[6]~38_combout\ : std_logic;
SIGNAL \from_mem_flat_i[8]~input_o\ : std_logic;
SIGNAL \core1|rf_wd[6]~52_combout\ : std_logic;
SIGNAL \core1|Add2~12_combout\ : std_logic;
SIGNAL \core1|rf_wd[6]~53_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \core1|rf|RF_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \core1|rs_val_or_zero[6]~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Add1~12_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~45_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~47_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~46_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~3_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~93_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~94_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight0~97_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~8_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~87_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftRight2~91_combout\ : std_logic;
SIGNAL \core1|alu_1|result_o~188_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~10_combout\ : std_logic;
SIGNAL \core1|alu_1|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \core1|alu_1|Add0~12_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector25~combout\ : std_logic;
SIGNAL \core1|pc_plus1[6]~12_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[6]~12_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~14_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~15_combout\ : std_logic;
SIGNAL \core1|PC_r~8_combout\ : std_logic;
SIGNAL \core1|imem_addr[6]~14_combout\ : std_logic;
SIGNAL \core1|imem_addr[6]~15_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~10_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[5]~10_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~12_combout\ : std_logic;
SIGNAL \core1|pc_plus1[5]~10_combout\ : std_logic;
SIGNAL \core1|PC_n[5]~13_combout\ : std_logic;
SIGNAL \core1|PC_r~7_combout\ : std_logic;
SIGNAL \core1|imem_addr[5]~12_combout\ : std_logic;
SIGNAL \core1|imem_addr[5]~13_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~9_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[4]~8_combout\ : std_logic;
SIGNAL \core1|pc_plus1[4]~8_combout\ : std_logic;
SIGNAL \core1|PC_n[4]~10_combout\ : std_logic;
SIGNAL \core1|PC_n[4]~11_combout\ : std_logic;
SIGNAL \core1|PC_r~6_combout\ : std_logic;
SIGNAL \core1|imem_addr[4]~10_combout\ : std_logic;
SIGNAL \core1|imem_addr[4]~11_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~8_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[3]~6_combout\ : std_logic;
SIGNAL \core1|PC_n[3]~8_combout\ : std_logic;
SIGNAL \core1|PC_n[3]~9_combout\ : std_logic;
SIGNAL \core1|PC_r~5_combout\ : std_logic;
SIGNAL \core1|imem_addr[3]~8_combout\ : std_logic;
SIGNAL \core1|imem_addr[3]~9_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~7_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[2]~4_combout\ : std_logic;
SIGNAL \core1|PC_n[2]~6_combout\ : std_logic;
SIGNAL \core1|PC_n[2]~7_combout\ : std_logic;
SIGNAL \core1|PC_r~4_combout\ : std_logic;
SIGNAL \core1|imem_addr[2]~6_combout\ : std_logic;
SIGNAL \core1|imem_addr[2]~7_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~5_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~7_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~8_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~0_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~1_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~2_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~3_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~4_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~6_combout\ : std_logic;
SIGNAL \core1|alu_1|Equal0~9_combout\ : std_logic;
SIGNAL \core1|alu_1|Selector32~2_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~0_combout\ : std_logic;
SIGNAL \core1|PC_n[6]~1_combout\ : std_logic;
SIGNAL \core1|pc_plus1[0]~0_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[0]~0_combout\ : std_logic;
SIGNAL \core1|PC_n[0]~2_combout\ : std_logic;
SIGNAL \core1|PC_n[0]~3_combout\ : std_logic;
SIGNAL \core1|PC_r~2_combout\ : std_logic;
SIGNAL \core1|pc_plus1[0]~1\ : std_logic;
SIGNAL \core1|pc_plus1[1]~2_combout\ : std_logic;
SIGNAL \core1|imm_jump_add[1]~2_combout\ : std_logic;
SIGNAL \core1|PC_n[1]~4_combout\ : std_logic;
SIGNAL \core1|PC_n[1]~5_combout\ : std_logic;
SIGNAL \core1|PC_r~3_combout\ : std_logic;
SIGNAL \core1|imem_addr[1]~4_combout\ : std_logic;
SIGNAL \core1|imem_addr[1]~5_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~2_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~4_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~3_combout\ : std_logic;
SIGNAL \core1|alu_1|WideNor11~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~12_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~13_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~10_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~11_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~1_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~9_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~8_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~0_combout\ : std_logic;
SIGNAL \core1|barrier_n~0_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~14_combout\ : std_logic;
SIGNAL \core1|instruction_2_r~15_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~2_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~3_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~4_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[0]~5_combout\ : std_logic;
SIGNAL \core1|stall~2_combout\ : std_logic;
SIGNAL \core1|decode|WideNor2~0_combout\ : std_logic;
SIGNAL \core1|is_mem_op_2_r~q\ : std_logic;
SIGNAL \from_mem_flat_i[0]~input_o\ : std_logic;
SIGNAL \core1|mem_stage_r~2_combout\ : std_logic;
SIGNAL \core1|mem_stage_r~3_combout\ : std_logic;
SIGNAL \core1|to_mem_o.valid~combout\ : std_logic;
SIGNAL \core1|mem_stage_r~0_combout\ : std_logic;
SIGNAL \core1|mem_stage_r~1_combout\ : std_logic;
SIGNAL \core1|stall~4_combout\ : std_logic;
SIGNAL \core1|stall~3_combout\ : std_logic;
SIGNAL \core1|state_machine|state_o[1]~6_combout\ : std_logic;
SIGNAL \core1|net_PC_write_cmd_IDLE~0_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~1_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~2_combout\ : std_logic;
SIGNAL \core1|imem_addr[0]~3_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~4_combout\ : std_logic;
SIGNAL \core1|always2~4_combout\ : std_logic;
SIGNAL \core1|always2~2_combout\ : std_logic;
SIGNAL \core1|always2~3_combout\ : std_logic;
SIGNAL \core1|always2~5_combout\ : std_logic;
SIGNAL \core1|always2~6_combout\ : std_logic;
SIGNAL \core1|instruction_1_r~3_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~0_combout\ : std_logic;
SIGNAL \core1|decode|WideNor20~0_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~1_combout\ : std_logic;
SIGNAL \core1|op_writes_rf_2_r~q\ : std_logic;
SIGNAL \core1|to_mem_o.yumi~0_combout\ : std_logic;
SIGNAL \core1|decode|WideNor25~0_combout\ : std_logic;
SIGNAL \core1|is_byte_op_2_r~q\ : std_logic;
SIGNAL \core1|is_store_op_2_r~0_combout\ : std_logic;
SIGNAL \core1|is_store_op_2_r~q\ : std_logic;
SIGNAL \core1|barrier_r~0_combout\ : std_logic;
SIGNAL \core1|barrier_n~1_combout\ : std_logic;
SIGNAL \core1|barrier_r[1]~1_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~0_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r[0]~1_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r[0]~2_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~3_combout\ : std_logic;
SIGNAL \core1|barrier_r~2_combout\ : std_logic;
SIGNAL \core1|barrier_mask_r~4_combout\ : std_logic;
SIGNAL \core1|barrier_r~3_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[0]~0_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[1]~1_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[2]~2_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[3]~3_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[4]~4_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[5]~5_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[6]~6_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[7]~7_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[8]~8_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[9]~9_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[10]~10_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[11]~11_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[12]~12_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[13]~13_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[14]~14_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[15]~15_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[16]~16_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[17]~17_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[18]~18_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[19]~19_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[20]~20_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[21]~21_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[22]~22_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[23]~23_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[24]~24_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[25]~25_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[26]~26_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[27]~27_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[28]~28_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[29]~29_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[30]~30_combout\ : std_logic;
SIGNAL \core1|data_mem_addr[31]~31_combout\ : std_logic;
SIGNAL \core1|rd_val_2_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|barrier_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|barrier_mask_r\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|state_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \core1|mem_stage_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|rs_val_2_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \core1|barrier_o\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \core1|PC_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|instruction_1_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_2_r.opcode\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|rf|RF_rtl_0_bypass\ : std_logic_vector(0 TO 44);
SIGNAL \core1|instruction_1_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|instruction_2_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|instruction_2_r.rs_imm\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|pc_1_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|instruction_1_r.rd\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \core1|pc_2_r\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \core1|rd_addr_2_r\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \core1|ALT_INV_stall~3_combout\ : std_logic;
SIGNAL \core1|ALT_INV_to_mem_o.valid~combout\ : std_logic;
SIGNAL \ALT_INV_n_reset~input_o\ : std_logic;
SIGNAL \core1|ALT_INV_stall~3_wirecell_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_n_reset <= n_reset;
ww_net_packet_flat_i <= net_packet_flat_i;
net_packet_flat_o <= ww_net_packet_flat_o;
ww_from_mem_flat_i <= from_mem_flat_i;
to_mem_flat_o <= ww_to_mem_flat_o;
barrier_o <= ww_barrier_o;
exception_o <= ww_exception_o;
debug_flat_o <= ww_debug_flat_o;
data_mem_addr <= ww_data_mem_addr;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\net_packet_flat_i[0]~input_o\ & \net_packet_flat_i[1]~input_o\ & \net_packet_flat_i[2]~input_o\ & \net_packet_flat_i[3]~input_o\ & \net_packet_flat_i[4]~input_o\ & 
\net_packet_flat_i[5]~input_o\ & \net_packet_flat_i[6]~input_o\ & \net_packet_flat_i[7]~input_o\ & \net_packet_flat_i[8]~input_o\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\core1|imem_addr[9]~21_combout\ & \core1|imem_addr[8]~19_combout\ & \core1|imem_addr[7]~17_combout\ & \core1|imem_addr[6]~15_combout\ & \core1|imem_addr[5]~13_combout\ & 
\core1|imem_addr[4]~11_combout\ & \core1|imem_addr[3]~9_combout\ & \core1|imem_addr[2]~7_combout\ & \core1|imem_addr[1]~5_combout\ & \core1|imem_addr[0]~3_combout\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(4);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(5);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(6);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(7);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\(8);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \net_packet_flat_i[9]~input_o\ & \net_packet_flat_i[10]~input_o\ & \net_packet_flat_i[11]~input_o\ & \net_packet_flat_i[12]~input_o\ & 
\net_packet_flat_i[13]~input_o\ & \net_packet_flat_i[14]~input_o\ & \net_packet_flat_i[15]~input_o\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|imem_addr[9]~21_combout\ & \core1|imem_addr[8]~19_combout\ & \core1|imem_addr[7]~17_combout\ & \core1|imem_addr[6]~15_combout\ & \core1|imem_addr[5]~13_combout\ & 
\core1|imem_addr[4]~11_combout\ & \core1|imem_addr[3]~9_combout\ & \core1|imem_addr[2]~7_combout\ & \core1|imem_addr[1]~5_combout\ & \core1|imem_addr[0]~3_combout\);

\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6) <= \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \core1|rf_wd[31]~311_combout\ & \core1|rf_wd[30]~303_combout\ & \core1|rf_wd[29]~293_combout\ & \core1|rf_wd[28]~282_combout\ & \core1|rf_wd[27]~270_combout\ & 
\core1|rf_wd[26]~259_combout\ & \core1|rf_wd[25]~249_combout\ & \core1|rf_wd[24]~238_combout\ & \core1|rf_wd[23]~226_combout\ & \core1|rf_wd[22]~214_combout\ & \core1|rf_wd[21]~201_combout\ & \core1|rf_wd[20]~188_combout\ & \core1|rf_wd[19]~174_combout\
& \core1|rf_wd[18]~162_combout\ & \core1|rf_wd[17]~150_combout\ & \core1|rf_wd[16]~138_combout\ & \core1|rf_wd[15]~125_combout\ & \core1|rf_wd[14]~113_combout\ & \core1|rf_wd[13]~98_combout\ & \core1|rf_wd[12]~86_combout\ & \core1|rf_wd[11]~74_combout\ & 
\core1|rf_wd[10]~62_combout\ & \core1|rf_wd[9]~59_combout\ & \core1|rf_wd[8]~57_combout\ & \core1|rf_wd[7]~55_combout\ & \core1|rf_wd[6]~53_combout\ & \core1|rf_wd[5]~51_combout\ & \core1|rf_wd[4]~49_combout\ & \core1|rf_wd[3]~47_combout\ & 
\core1|rf_wd[2]~45_combout\ & \core1|rf_wd[1]~43_combout\ & \core1|rf_wd[0]~41_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\core1|rd_addr_2_r\(5) & \core1|rd_addr_2_r\(4) & \core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2) & \core1|rd_addr_2_r\(1) & \core1|rd_addr_2_r\(0));

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\core1|instruction_1_r~10_combout\ & \core1|instruction_1_r~9_combout\ & \core1|instruction_1_r~8_combout\ & \core1|instruction_1_r~7_combout\ & \core1|instruction_1_r~6_combout\ & 
\core1|instruction_1_r~5_combout\);

\core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a1\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a2\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a3\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a4\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a5\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a6\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a7\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a8\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a9\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a10\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a11\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a12\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a13\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a14\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a15\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a16\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a17\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a18\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a19\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a20\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a21\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a22\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a23\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a24\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a25\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a26\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a27\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a28\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a29\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a30\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\core1|rf|RF_rtl_0|auto_generated|ram_block1a31\ <= \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\core1|ALT_INV_stall~3_combout\ <= NOT \core1|stall~3_combout\;
\core1|ALT_INV_to_mem_o.valid~combout\ <= NOT \core1|to_mem_o.valid~combout\;
\ALT_INV_n_reset~input_o\ <= NOT \n_reset~input_o\;
\core1|ALT_INV_stall~3_wirecell_combout\ <= NOT \core1|stall~3_wirecell_combout\;

-- Location: IOOBUF_X48_Y43_N23
\net_packet_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[0]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[0]~output_o\);

-- Location: IOOBUF_X48_Y43_N30
\net_packet_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[1]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[1]~output_o\);

-- Location: IOOBUF_X38_Y43_N23
\net_packet_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[2]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[2]~output_o\);

-- Location: IOOBUF_X43_Y43_N23
\net_packet_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[3]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[3]~output_o\);

-- Location: IOOBUF_X0_Y18_N9
\net_packet_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[4]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[4]~output_o\);

-- Location: IOOBUF_X56_Y43_N23
\net_packet_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[5]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[5]~output_o\);

-- Location: IOOBUF_X0_Y37_N2
\net_packet_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[6]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[6]~output_o\);

-- Location: IOOBUF_X54_Y43_N30
\net_packet_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[7]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[7]~output_o\);

-- Location: IOOBUF_X1_Y43_N9
\net_packet_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[8]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[8]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\net_packet_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[9]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[9]~output_o\);

-- Location: IOOBUF_X0_Y40_N16
\net_packet_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[10]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[10]~output_o\);

-- Location: IOOBUF_X54_Y43_N2
\net_packet_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[11]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[11]~output_o\);

-- Location: IOOBUF_X0_Y14_N23
\net_packet_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[12]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[12]~output_o\);

-- Location: IOOBUF_X67_Y32_N16
\net_packet_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[13]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[13]~output_o\);

-- Location: IOOBUF_X54_Y43_N16
\net_packet_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[14]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[14]~output_o\);

-- Location: IOOBUF_X59_Y43_N9
\net_packet_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[15]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[15]~output_o\);

-- Location: IOOBUF_X43_Y43_N9
\net_packet_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[16]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[16]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\net_packet_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[17]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[17]~output_o\);

-- Location: IOOBUF_X67_Y29_N2
\net_packet_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[18]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[18]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\net_packet_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[19]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[19]~output_o\);

-- Location: IOOBUF_X56_Y43_N30
\net_packet_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[20]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[20]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\net_packet_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[21]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[21]~output_o\);

-- Location: IOOBUF_X52_Y43_N30
\net_packet_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[22]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[22]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\net_packet_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[23]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[23]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\net_packet_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[24]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[24]~output_o\);

-- Location: IOOBUF_X3_Y43_N30
\net_packet_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[25]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[25]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\net_packet_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[26]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[26]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\net_packet_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[27]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[27]~output_o\);

-- Location: IOOBUF_X0_Y15_N2
\net_packet_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[28]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[28]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\net_packet_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[29]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[29]~output_o\);

-- Location: IOOBUF_X0_Y16_N9
\net_packet_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[30]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[30]~output_o\);

-- Location: IOOBUF_X67_Y35_N23
\net_packet_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[31]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[31]~output_o\);

-- Location: IOOBUF_X1_Y43_N23
\net_packet_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[32]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[32]~output_o\);

-- Location: IOOBUF_X45_Y43_N9
\net_packet_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[33]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[33]~output_o\);

-- Location: IOOBUF_X0_Y20_N23
\net_packet_flat_o[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[34]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[34]~output_o\);

-- Location: IOOBUF_X52_Y43_N2
\net_packet_flat_o[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[35]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[35]~output_o\);

-- Location: IOOBUF_X7_Y43_N23
\net_packet_flat_o[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[36]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[36]~output_o\);

-- Location: IOOBUF_X7_Y43_N30
\net_packet_flat_o[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[37]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[37]~output_o\);

-- Location: IOOBUF_X65_Y43_N30
\net_packet_flat_o[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[38]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[38]~output_o\);

-- Location: IOOBUF_X50_Y43_N23
\net_packet_flat_o[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[39]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[39]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\net_packet_flat_o[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[40]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[40]~output_o\);

-- Location: IOOBUF_X67_Y37_N2
\net_packet_flat_o[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[41]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[41]~output_o\);

-- Location: IOOBUF_X5_Y0_N30
\net_packet_flat_o[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[42]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[42]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\net_packet_flat_o[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[43]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[43]~output_o\);

-- Location: IOOBUF_X43_Y0_N9
\net_packet_flat_o[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[44]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[44]~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\net_packet_flat_o[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[45]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[45]~output_o\);

-- Location: IOOBUF_X67_Y11_N23
\net_packet_flat_o[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[46]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[46]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\net_packet_flat_o[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[47]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[47]~output_o\);

-- Location: IOOBUF_X67_Y3_N16
\net_packet_flat_o[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[48]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[48]~output_o\);

-- Location: IOOBUF_X50_Y0_N30
\net_packet_flat_o[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[49]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[49]~output_o\);

-- Location: IOOBUF_X65_Y43_N23
\net_packet_flat_o[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[50]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[50]~output_o\);

-- Location: IOOBUF_X67_Y14_N9
\net_packet_flat_o[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[51]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[51]~output_o\);

-- Location: IOOBUF_X50_Y43_N30
\net_packet_flat_o[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[52]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[52]~output_o\);

-- Location: IOOBUF_X67_Y40_N23
\net_packet_flat_o[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[53]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[53]~output_o\);

-- Location: IOOBUF_X50_Y43_N16
\net_packet_flat_o[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[54]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[54]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\net_packet_flat_o[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[55]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[55]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\net_packet_flat_o[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[56]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[56]~output_o\);

-- Location: IOOBUF_X34_Y0_N30
\net_packet_flat_o[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[57]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[57]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\net_packet_flat_o[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[58]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[58]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\net_packet_flat_o[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[59]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[59]~output_o\);

-- Location: IOOBUF_X41_Y0_N23
\net_packet_flat_o[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[60]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[60]~output_o\);

-- Location: IOOBUF_X41_Y0_N16
\net_packet_flat_o[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[61]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[61]~output_o\);

-- Location: IOOBUF_X41_Y43_N2
\net_packet_flat_o[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[62]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[62]~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\net_packet_flat_o[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[63]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[63]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\net_packet_flat_o[64]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \net_packet_flat_i[64]~input_o\,
	devoe => ww_devoe,
	o => \net_packet_flat_o[64]~output_o\);

-- Location: IOOBUF_X29_Y43_N23
\to_mem_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|to_mem_o.yumi~0_combout\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[0]~output_o\);

-- Location: IOOBUF_X11_Y43_N2
\to_mem_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|is_byte_op_2_r~q\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[1]~output_o\);

-- Location: IOOBUF_X9_Y43_N9
\to_mem_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|is_store_op_2_r~q\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[2]~output_o\);

-- Location: IOOBUF_X32_Y43_N2
\to_mem_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|ALT_INV_to_mem_o.valid~combout\,
	devoe => ww_devoe,
	o => \to_mem_flat_o[3]~output_o\);

-- Location: IOOBUF_X0_Y38_N23
\to_mem_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(0),
	devoe => ww_devoe,
	o => \to_mem_flat_o[4]~output_o\);

-- Location: IOOBUF_X0_Y39_N2
\to_mem_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(1),
	devoe => ww_devoe,
	o => \to_mem_flat_o[5]~output_o\);

-- Location: IOOBUF_X0_Y38_N16
\to_mem_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(2),
	devoe => ww_devoe,
	o => \to_mem_flat_o[6]~output_o\);

-- Location: IOOBUF_X0_Y41_N23
\to_mem_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(3),
	devoe => ww_devoe,
	o => \to_mem_flat_o[7]~output_o\);

-- Location: IOOBUF_X0_Y39_N9
\to_mem_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(4),
	devoe => ww_devoe,
	o => \to_mem_flat_o[8]~output_o\);

-- Location: IOOBUF_X0_Y36_N2
\to_mem_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(5),
	devoe => ww_devoe,
	o => \to_mem_flat_o[9]~output_o\);

-- Location: IOOBUF_X0_Y41_N9
\to_mem_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(6),
	devoe => ww_devoe,
	o => \to_mem_flat_o[10]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\to_mem_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(7),
	devoe => ww_devoe,
	o => \to_mem_flat_o[11]~output_o\);

-- Location: IOOBUF_X0_Y36_N23
\to_mem_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(8),
	devoe => ww_devoe,
	o => \to_mem_flat_o[12]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\to_mem_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(9),
	devoe => ww_devoe,
	o => \to_mem_flat_o[13]~output_o\);

-- Location: IOOBUF_X0_Y38_N2
\to_mem_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(10),
	devoe => ww_devoe,
	o => \to_mem_flat_o[14]~output_o\);

-- Location: IOOBUF_X0_Y41_N16
\to_mem_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(11),
	devoe => ww_devoe,
	o => \to_mem_flat_o[15]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\to_mem_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(12),
	devoe => ww_devoe,
	o => \to_mem_flat_o[16]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\to_mem_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(13),
	devoe => ww_devoe,
	o => \to_mem_flat_o[17]~output_o\);

-- Location: IOOBUF_X3_Y43_N9
\to_mem_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(14),
	devoe => ww_devoe,
	o => \to_mem_flat_o[18]~output_o\);

-- Location: IOOBUF_X5_Y43_N9
\to_mem_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(15),
	devoe => ww_devoe,
	o => \to_mem_flat_o[19]~output_o\);

-- Location: IOOBUF_X45_Y43_N23
\to_mem_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(16),
	devoe => ww_devoe,
	o => \to_mem_flat_o[20]~output_o\);

-- Location: IOOBUF_X0_Y39_N16
\to_mem_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(17),
	devoe => ww_devoe,
	o => \to_mem_flat_o[21]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\to_mem_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(18),
	devoe => ww_devoe,
	o => \to_mem_flat_o[22]~output_o\);

-- Location: IOOBUF_X0_Y36_N16
\to_mem_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(19),
	devoe => ww_devoe,
	o => \to_mem_flat_o[23]~output_o\);

-- Location: IOOBUF_X1_Y43_N16
\to_mem_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(20),
	devoe => ww_devoe,
	o => \to_mem_flat_o[24]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\to_mem_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(21),
	devoe => ww_devoe,
	o => \to_mem_flat_o[25]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\to_mem_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(22),
	devoe => ww_devoe,
	o => \to_mem_flat_o[26]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\to_mem_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(23),
	devoe => ww_devoe,
	o => \to_mem_flat_o[27]~output_o\);

-- Location: IOOBUF_X0_Y37_N23
\to_mem_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(24),
	devoe => ww_devoe,
	o => \to_mem_flat_o[28]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\to_mem_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(25),
	devoe => ww_devoe,
	o => \to_mem_flat_o[29]~output_o\);

-- Location: IOOBUF_X5_Y43_N16
\to_mem_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(26),
	devoe => ww_devoe,
	o => \to_mem_flat_o[30]~output_o\);

-- Location: IOOBUF_X0_Y30_N23
\to_mem_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(27),
	devoe => ww_devoe,
	o => \to_mem_flat_o[31]~output_o\);

-- Location: IOOBUF_X0_Y38_N9
\to_mem_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(28),
	devoe => ww_devoe,
	o => \to_mem_flat_o[32]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\to_mem_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(29),
	devoe => ww_devoe,
	o => \to_mem_flat_o[33]~output_o\);

-- Location: IOOBUF_X0_Y32_N9
\to_mem_flat_o[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(30),
	devoe => ww_devoe,
	o => \to_mem_flat_o[34]~output_o\);

-- Location: IOOBUF_X0_Y39_N23
\to_mem_flat_o[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|rs_val_2_r\(31),
	devoe => ww_devoe,
	o => \to_mem_flat_o[35]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\barrier_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(0),
	devoe => ww_devoe,
	o => \barrier_o[0]~output_o\);

-- Location: IOOBUF_X25_Y43_N23
\barrier_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(1),
	devoe => ww_devoe,
	o => \barrier_o[1]~output_o\);

-- Location: IOOBUF_X32_Y43_N23
\barrier_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_o\(2),
	devoe => ww_devoe,
	o => \barrier_o[2]~output_o\);

-- Location: IOOBUF_X25_Y43_N16
\exception_o~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|exception_o~q\,
	devoe => ww_devoe,
	o => \exception_o~output_o\);

-- Location: IOOBUF_X22_Y43_N2
\debug_flat_o[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[0]~output_o\);

-- Location: IOOBUF_X27_Y43_N2
\debug_flat_o[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[1]~output_o\);

-- Location: IOOBUF_X22_Y43_N30
\debug_flat_o[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[2]~output_o\);

-- Location: IOOBUF_X22_Y43_N23
\debug_flat_o[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[3]~output_o\);

-- Location: IOOBUF_X36_Y43_N23
\debug_flat_o[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[4]~output_o\);

-- Location: IOOBUF_X25_Y43_N9
\debug_flat_o[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|barrier_mask_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[5]~output_o\);

-- Location: IOOBUF_X27_Y43_N23
\debug_flat_o[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|state_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[6]~output_o\);

-- Location: IOOBUF_X27_Y43_N30
\debug_flat_o[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|state_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[7]~output_o\);

-- Location: IOOBUF_X36_Y43_N16
\debug_flat_o[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \debug_flat_o[8]~output_o\);

-- Location: IOOBUF_X27_Y43_N16
\debug_flat_o[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \debug_flat_o[9]~output_o\);

-- Location: IOOBUF_X22_Y0_N23
\debug_flat_o[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \debug_flat_o[10]~output_o\);

-- Location: IOOBUF_X41_Y43_N16
\debug_flat_o[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \debug_flat_o[11]~output_o\);

-- Location: IOOBUF_X25_Y43_N2
\debug_flat_o[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \debug_flat_o[12]~output_o\);

-- Location: IOOBUF_X32_Y43_N30
\debug_flat_o[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \debug_flat_o[13]~output_o\);

-- Location: IOOBUF_X38_Y43_N16
\debug_flat_o[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \debug_flat_o[14]~output_o\);

-- Location: IOOBUF_X32_Y43_N9
\debug_flat_o[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \debug_flat_o[15]~output_o\);

-- Location: IOOBUF_X52_Y43_N23
\debug_flat_o[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \debug_flat_o[16]~output_o\);

-- Location: IOOBUF_X43_Y43_N30
\debug_flat_o[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \debug_flat_o[17]~output_o\);

-- Location: IOOBUF_X32_Y43_N16
\debug_flat_o[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \debug_flat_o[18]~output_o\);

-- Location: IOOBUF_X20_Y43_N30
\debug_flat_o[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \debug_flat_o[19]~output_o\);

-- Location: IOOBUF_X48_Y43_N2
\debug_flat_o[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \debug_flat_o[20]~output_o\);

-- Location: IOOBUF_X27_Y43_N9
\debug_flat_o[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[21]~output_o\);

-- Location: IOOBUF_X67_Y38_N9
\debug_flat_o[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[22]~output_o\);

-- Location: IOOBUF_X25_Y43_N30
\debug_flat_o[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[23]~output_o\);

-- Location: IOOBUF_X38_Y43_N30
\debug_flat_o[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(0),
	devoe => ww_devoe,
	o => \debug_flat_o[24]~output_o\);

-- Location: IOOBUF_X43_Y43_N2
\debug_flat_o[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(1),
	devoe => ww_devoe,
	o => \debug_flat_o[25]~output_o\);

-- Location: IOOBUF_X20_Y43_N16
\debug_flat_o[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(2),
	devoe => ww_devoe,
	o => \debug_flat_o[26]~output_o\);

-- Location: IOOBUF_X22_Y43_N16
\debug_flat_o[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(3),
	devoe => ww_devoe,
	o => \debug_flat_o[27]~output_o\);

-- Location: IOOBUF_X20_Y43_N9
\debug_flat_o[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(4),
	devoe => ww_devoe,
	o => \debug_flat_o[28]~output_o\);

-- Location: IOOBUF_X22_Y43_N9
\debug_flat_o[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(5),
	devoe => ww_devoe,
	o => \debug_flat_o[29]~output_o\);

-- Location: IOOBUF_X36_Y43_N9
\debug_flat_o[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(6),
	devoe => ww_devoe,
	o => \debug_flat_o[30]~output_o\);

-- Location: IOOBUF_X20_Y43_N2
\debug_flat_o[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(7),
	devoe => ww_devoe,
	o => \debug_flat_o[31]~output_o\);

-- Location: IOOBUF_X18_Y43_N2
\debug_flat_o[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(8),
	devoe => ww_devoe,
	o => \debug_flat_o[32]~output_o\);

-- Location: IOOBUF_X38_Y43_N9
\debug_flat_o[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|PC_r\(9),
	devoe => ww_devoe,
	o => \debug_flat_o[33]~output_o\);

-- Location: IOOBUF_X3_Y43_N16
\data_mem_addr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[0]~0_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[0]~output_o\);

-- Location: IOOBUF_X16_Y43_N16
\data_mem_addr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[1]~1_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[1]~output_o\);

-- Location: IOOBUF_X0_Y16_N2
\data_mem_addr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[2]~2_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[2]~output_o\);

-- Location: IOOBUF_X11_Y43_N9
\data_mem_addr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[3]~3_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[3]~output_o\);

-- Location: IOOBUF_X9_Y43_N16
\data_mem_addr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[4]~4_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[4]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\data_mem_addr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[5]~5_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[5]~output_o\);

-- Location: IOOBUF_X9_Y43_N2
\data_mem_addr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[6]~6_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[6]~output_o\);

-- Location: IOOBUF_X3_Y43_N2
\data_mem_addr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[7]~7_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[7]~output_o\);

-- Location: IOOBUF_X0_Y29_N9
\data_mem_addr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[8]~8_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[8]~output_o\);

-- Location: IOOBUF_X9_Y43_N23
\data_mem_addr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[9]~9_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[9]~output_o\);

-- Location: IOOBUF_X14_Y43_N9
\data_mem_addr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[10]~10_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[10]~output_o\);

-- Location: IOOBUF_X0_Y40_N2
\data_mem_addr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[11]~11_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[11]~output_o\);

-- Location: IOOBUF_X5_Y43_N2
\data_mem_addr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[12]~12_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[12]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\data_mem_addr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[13]~13_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[13]~output_o\);

-- Location: IOOBUF_X0_Y33_N2
\data_mem_addr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[14]~14_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[14]~output_o\);

-- Location: IOOBUF_X7_Y43_N9
\data_mem_addr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[15]~15_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[15]~output_o\);

-- Location: IOOBUF_X36_Y43_N2
\data_mem_addr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[16]~16_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[16]~output_o\);

-- Location: IOOBUF_X16_Y43_N2
\data_mem_addr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[17]~17_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[17]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\data_mem_addr[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[18]~18_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[18]~output_o\);

-- Location: IOOBUF_X11_Y43_N16
\data_mem_addr[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[19]~19_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[19]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\data_mem_addr[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[20]~20_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[20]~output_o\);

-- Location: IOOBUF_X0_Y17_N23
\data_mem_addr[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[21]~21_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[21]~output_o\);

-- Location: IOOBUF_X0_Y28_N2
\data_mem_addr[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[22]~22_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[22]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\data_mem_addr[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[23]~23_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[23]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\data_mem_addr[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[24]~24_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[24]~output_o\);

-- Location: IOOBUF_X11_Y0_N30
\data_mem_addr[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[25]~25_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[25]~output_o\);

-- Location: IOOBUF_X14_Y43_N16
\data_mem_addr[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[26]~26_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[26]~output_o\);

-- Location: IOOBUF_X0_Y12_N9
\data_mem_addr[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[27]~27_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[27]~output_o\);

-- Location: IOOBUF_X0_Y31_N23
\data_mem_addr[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[28]~28_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[28]~output_o\);

-- Location: IOOBUF_X11_Y43_N30
\data_mem_addr[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[29]~29_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[29]~output_o\);

-- Location: IOOBUF_X0_Y18_N2
\data_mem_addr[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[30]~30_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[30]~output_o\);

-- Location: IOOBUF_X0_Y33_N9
\data_mem_addr[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \core1|data_mem_addr[31]~31_combout\,
	devoe => ww_devoe,
	o => \data_mem_addr[31]~output_o\);

-- Location: IOIBUF_X48_Y43_N15
\net_packet_flat_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(0),
	o => \net_packet_flat_i[0]~input_o\);

-- Location: IOIBUF_X48_Y43_N8
\net_packet_flat_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(1),
	o => \net_packet_flat_i[1]~input_o\);

-- Location: IOIBUF_X38_Y43_N1
\net_packet_flat_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(2),
	o => \net_packet_flat_i[2]~input_o\);

-- Location: IOIBUF_X45_Y43_N29
\net_packet_flat_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(3),
	o => \net_packet_flat_i[3]~input_o\);

-- Location: IOIBUF_X0_Y18_N22
\net_packet_flat_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(4),
	o => \net_packet_flat_i[4]~input_o\);

-- Location: IOIBUF_X56_Y43_N15
\net_packet_flat_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(5),
	o => \net_packet_flat_i[5]~input_o\);

-- Location: IOIBUF_X14_Y43_N29
\net_packet_flat_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(6),
	o => \net_packet_flat_i[6]~input_o\);

-- Location: IOIBUF_X56_Y43_N1
\net_packet_flat_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(7),
	o => \net_packet_flat_i[7]~input_o\);

-- Location: IOIBUF_X0_Y40_N8
\net_packet_flat_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(8),
	o => \net_packet_flat_i[8]~input_o\);

-- Location: IOIBUF_X0_Y14_N1
\net_packet_flat_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(9),
	o => \net_packet_flat_i[9]~input_o\);

-- Location: IOIBUF_X0_Y40_N22
\net_packet_flat_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(10),
	o => \net_packet_flat_i[10]~input_o\);

-- Location: IOIBUF_X56_Y43_N8
\net_packet_flat_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(11),
	o => \net_packet_flat_i[11]~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\net_packet_flat_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(12),
	o => \net_packet_flat_i[12]~input_o\);

-- Location: IOIBUF_X67_Y30_N8
\net_packet_flat_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(13),
	o => \net_packet_flat_i[13]~input_o\);

-- Location: IOIBUF_X61_Y43_N15
\net_packet_flat_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(14),
	o => \net_packet_flat_i[14]~input_o\);

-- Location: IOIBUF_X54_Y43_N8
\net_packet_flat_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(15),
	o => \net_packet_flat_i[15]~input_o\);

-- Location: IOIBUF_X45_Y43_N15
\net_packet_flat_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(16),
	o => \net_packet_flat_i[16]~input_o\);

-- Location: IOIBUF_X14_Y0_N29
\net_packet_flat_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(17),
	o => \net_packet_flat_i[17]~input_o\);

-- Location: IOIBUF_X67_Y29_N8
\net_packet_flat_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(18),
	o => \net_packet_flat_i[18]~input_o\);

-- Location: IOIBUF_X18_Y0_N15
\net_packet_flat_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(19),
	o => \net_packet_flat_i[19]~input_o\);

-- Location: IOIBUF_X52_Y43_N8
\net_packet_flat_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(20),
	o => \net_packet_flat_i[20]~input_o\);

-- Location: IOIBUF_X0_Y20_N15
\net_packet_flat_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(21),
	o => \net_packet_flat_i[21]~input_o\);

-- Location: IOIBUF_X52_Y43_N15
\net_packet_flat_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(22),
	o => \net_packet_flat_i[22]~input_o\);

-- Location: IOIBUF_X0_Y29_N1
\net_packet_flat_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(23),
	o => \net_packet_flat_i[23]~input_o\);

-- Location: IOIBUF_X0_Y12_N1
\net_packet_flat_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(24),
	o => \net_packet_flat_i[24]~input_o\);

-- Location: IOIBUF_X3_Y43_N22
\net_packet_flat_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(25),
	o => \net_packet_flat_i[25]~input_o\);

-- Location: IOIBUF_X0_Y8_N8
\net_packet_flat_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(26),
	o => \net_packet_flat_i[26]~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\net_packet_flat_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(27),
	o => \net_packet_flat_i[27]~input_o\);

-- Location: IOIBUF_X0_Y15_N8
\net_packet_flat_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(28),
	o => \net_packet_flat_i[28]~input_o\);

-- Location: IOIBUF_X0_Y11_N1
\net_packet_flat_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(29),
	o => \net_packet_flat_i[29]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\net_packet_flat_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(30),
	o => \net_packet_flat_i[30]~input_o\);

-- Location: IOIBUF_X67_Y35_N1
\net_packet_flat_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(31),
	o => \net_packet_flat_i[31]~input_o\);

-- Location: IOIBUF_X1_Y43_N29
\net_packet_flat_i[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(32),
	o => \net_packet_flat_i[32]~input_o\);

-- Location: IOIBUF_X43_Y43_N15
\net_packet_flat_i[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(33),
	o => \net_packet_flat_i[33]~input_o\);

-- Location: IOIBUF_X0_Y20_N1
\net_packet_flat_i[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(34),
	o => \net_packet_flat_i[34]~input_o\);

-- Location: IOIBUF_X54_Y43_N22
\net_packet_flat_i[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(35),
	o => \net_packet_flat_i[35]~input_o\);

-- Location: IOIBUF_X7_Y43_N15
\net_packet_flat_i[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(36),
	o => \net_packet_flat_i[36]~input_o\);

-- Location: IOIBUF_X5_Y43_N29
\net_packet_flat_i[37]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(37),
	o => \net_packet_flat_i[37]~input_o\);

-- Location: IOIBUF_X61_Y43_N22
\net_packet_flat_i[38]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(38),
	o => \net_packet_flat_i[38]~input_o\);

-- Location: IOIBUF_X50_Y43_N1
\net_packet_flat_i[39]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(39),
	o => \net_packet_flat_i[39]~input_o\);

-- Location: IOIBUF_X0_Y15_N15
\net_packet_flat_i[40]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(40),
	o => \net_packet_flat_i[40]~input_o\);

-- Location: IOIBUF_X67_Y37_N22
\net_packet_flat_i[41]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(41),
	o => \net_packet_flat_i[41]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\net_packet_flat_i[42]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(42),
	o => \net_packet_flat_i[42]~input_o\);

-- Location: IOIBUF_X1_Y0_N29
\net_packet_flat_i[43]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(43),
	o => \net_packet_flat_i[43]~input_o\);

-- Location: IOIBUF_X45_Y0_N29
\net_packet_flat_i[44]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(44),
	o => \net_packet_flat_i[44]~input_o\);

-- Location: IOIBUF_X32_Y0_N15
\net_packet_flat_i[45]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(45),
	o => \net_packet_flat_i[45]~input_o\);

-- Location: IOIBUF_X67_Y11_N8
\net_packet_flat_i[46]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(46),
	o => \net_packet_flat_i[46]~input_o\);

-- Location: IOIBUF_X38_Y0_N29
\net_packet_flat_i[47]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(47),
	o => \net_packet_flat_i[47]~input_o\);

-- Location: IOIBUF_X67_Y3_N8
\net_packet_flat_i[48]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(48),
	o => \net_packet_flat_i[48]~input_o\);

-- Location: IOIBUF_X50_Y0_N15
\net_packet_flat_i[49]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(49),
	o => \net_packet_flat_i[49]~input_o\);

-- Location: IOIBUF_X65_Y43_N15
\net_packet_flat_i[50]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(50),
	o => \net_packet_flat_i[50]~input_o\);

-- Location: IOIBUF_X67_Y14_N15
\net_packet_flat_i[51]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(51),
	o => \net_packet_flat_i[51]~input_o\);

-- Location: IOIBUF_X45_Y43_N1
\net_packet_flat_i[52]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(52),
	o => \net_packet_flat_i[52]~input_o\);

-- Location: IOIBUF_X67_Y40_N8
\net_packet_flat_i[53]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(53),
	o => \net_packet_flat_i[53]~input_o\);

-- Location: IOIBUF_X50_Y43_N8
\net_packet_flat_i[54]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(54),
	o => \net_packet_flat_i[54]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\net_packet_flat_i[55]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(55),
	o => \net_packet_flat_i[55]~input_o\);

-- Location: IOIBUF_X38_Y0_N1
\net_packet_flat_i[56]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(56),
	o => \net_packet_flat_i[56]~input_o\);

-- Location: IOIBUF_X34_Y0_N8
\net_packet_flat_i[57]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(57),
	o => \net_packet_flat_i[57]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\net_packet_flat_i[58]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(58),
	o => \net_packet_flat_i[58]~input_o\);

-- Location: IOIBUF_X59_Y0_N1
\net_packet_flat_i[59]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(59),
	o => \net_packet_flat_i[59]~input_o\);

-- Location: IOIBUF_X41_Y0_N1
\net_packet_flat_i[60]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(60),
	o => \net_packet_flat_i[60]~input_o\);

-- Location: IOIBUF_X34_Y43_N1
\net_packet_flat_i[61]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(61),
	o => \net_packet_flat_i[61]~input_o\);

-- Location: IOIBUF_X34_Y43_N8
\net_packet_flat_i[62]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(62),
	o => \net_packet_flat_i[62]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\net_packet_flat_i[63]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(63),
	o => \net_packet_flat_i[63]~input_o\);

-- Location: IOIBUF_X29_Y0_N1
\net_packet_flat_i[64]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_net_packet_flat_i(64),
	o => \net_packet_flat_i[64]~input_o\);

-- Location: LCCOMB_X34_Y1_N28
\core1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal4~0_combout\ = (!\net_packet_flat_i[58]~input_o\ & (!\net_packet_flat_i[57]~input_o\ & (\net_packet_flat_i[55]~input_o\ & !\net_packet_flat_i[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[58]~input_o\,
	datab => \net_packet_flat_i[57]~input_o\,
	datac => \net_packet_flat_i[55]~input_o\,
	datad => \net_packet_flat_i[56]~input_o\,
	combout => \core1|Equal4~0_combout\);

-- Location: LCCOMB_X38_Y4_N20
\core1|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal4~1_combout\ = (!\net_packet_flat_i[61]~input_o\ & (!\net_packet_flat_i[62]~input_o\ & (!\net_packet_flat_i[59]~input_o\ & !\net_packet_flat_i[60]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[61]~input_o\,
	datab => \net_packet_flat_i[62]~input_o\,
	datac => \net_packet_flat_i[59]~input_o\,
	datad => \net_packet_flat_i[60]~input_o\,
	combout => \core1|Equal4~1_combout\);

-- Location: LCCOMB_X34_Y1_N10
\core1|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Equal4~2_combout\ = (!\net_packet_flat_i[63]~input_o\ & (\core1|Equal4~0_combout\ & (!\net_packet_flat_i[64]~input_o\ & \core1|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[63]~input_o\,
	datab => \core1|Equal4~0_combout\,
	datac => \net_packet_flat_i[64]~input_o\,
	datad => \core1|Equal4~1_combout\,
	combout => \core1|Equal4~2_combout\);

-- Location: LCCOMB_X23_Y39_N16
\core1|imem_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_wen~combout\ = (!\net_packet_flat_i[53]~input_o\ & (\net_packet_flat_i[52]~input_o\ & (\core1|Equal4~2_combout\ & !\net_packet_flat_i[54]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[53]~input_o\,
	datab => \net_packet_flat_i[52]~input_o\,
	datac => \core1|Equal4~2_combout\,
	datad => \net_packet_flat_i[54]~input_o\,
	combout => \core1|imem_wen~combout\);

-- Location: IOIBUF_X29_Y43_N8
\from_mem_flat_i[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(1),
	o => \from_mem_flat_i[1]~input_o\);

-- Location: LCCOMB_X23_Y39_N30
\core1|net_reg_write_cmd\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_reg_write_cmd~combout\ = (\net_packet_flat_i[53]~input_o\ & (!\net_packet_flat_i[52]~input_o\ & (\core1|Equal4~2_combout\ & !\net_packet_flat_i[54]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[53]~input_o\,
	datab => \net_packet_flat_i[52]~input_o\,
	datac => \core1|Equal4~2_combout\,
	datad => \net_packet_flat_i[54]~input_o\,
	combout => \core1|net_reg_write_cmd~combout\);

-- Location: IOIBUF_X0_Y21_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X23_Y39_N24
\core1|net_PC_write_cmd\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_PC_write_cmd~combout\ = (\net_packet_flat_i[53]~input_o\ & (\net_packet_flat_i[52]~input_o\ & (\core1|Equal4~2_combout\ & !\net_packet_flat_i[54]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[53]~input_o\,
	datab => \net_packet_flat_i[52]~input_o\,
	datac => \core1|Equal4~2_combout\,
	datad => \net_packet_flat_i[54]~input_o\,
	combout => \core1|net_PC_write_cmd~combout\);

-- Location: LCCOMB_X25_Y39_N4
\core1|exception_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|exception_n~0_combout\ = (\core1|exception_o~q\) # ((\core1|state_r\(0) & ((\core1|state_r\(1)) # (\core1|net_PC_write_cmd~combout\))) # (!\core1|state_r\(0) & (\core1|state_r\(1) & \core1|net_PC_write_cmd~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \core1|exception_o~q\,
	datad => \core1|net_PC_write_cmd~combout\,
	combout => \core1|exception_n~0_combout\);

-- Location: IOIBUF_X67_Y22_N8
\n_reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_n_reset,
	o => \n_reset~input_o\);

-- Location: FF_X25_Y39_N5
\core1|exception_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|exception_n~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|exception_o~q\);

-- Location: LCCOMB_X19_Y35_N16
\core1|imem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~0_combout\ = (!\core1|imem_wen~combout\ & ((\core1|net_PC_write_cmd_IDLE~0_combout\) # (!\core1|stall~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|imem_addr[0]~0_combout\);

-- Location: LCCOMB_X20_Y37_N30
\core1|PC_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~1_combout\ = (\n_reset~input_o\ & (\core1|stall~3_combout\ & !\core1|net_PC_write_cmd_IDLE~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|stall~3_combout\,
	datad => \core1|net_PC_write_cmd_IDLE~0_combout\,
	combout => \core1|PC_r~1_combout\);

-- Location: LCCOMB_X20_Y37_N28
\core1|PC_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~0_combout\ = (\n_reset~input_o\ & ((\core1|net_PC_write_cmd_IDLE~0_combout\) # (!\core1|stall~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \core1|stall~3_combout\,
	datad => \core1|net_PC_write_cmd_IDLE~0_combout\,
	combout => \core1|PC_r~0_combout\);

-- Location: LCCOMB_X22_Y38_N12
\core1|pc_plus1[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[1]~2_combout\ = (\core1|PC_r\(1) & (!\core1|pc_plus1[0]~1\)) # (!\core1|PC_r\(1) & ((\core1|pc_plus1[0]~1\) # (GND)))
-- \core1|pc_plus1[1]~3\ = CARRY((!\core1|pc_plus1[0]~1\) # (!\core1|PC_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(1),
	datad => VCC,
	cin => \core1|pc_plus1[0]~1\,
	combout => \core1|pc_plus1[1]~2_combout\,
	cout => \core1|pc_plus1[1]~3\);

-- Location: LCCOMB_X22_Y38_N14
\core1|pc_plus1[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[2]~4_combout\ = (\core1|PC_r\(2) & (\core1|pc_plus1[1]~3\ $ (GND))) # (!\core1|PC_r\(2) & (!\core1|pc_plus1[1]~3\ & VCC))
-- \core1|pc_plus1[2]~5\ = CARRY((\core1|PC_r\(2) & !\core1|pc_plus1[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(2),
	datad => VCC,
	cin => \core1|pc_plus1[1]~3\,
	combout => \core1|pc_plus1[2]~4_combout\,
	cout => \core1|pc_plus1[2]~5\);

-- Location: LCCOMB_X21_Y38_N2
\core1|pc_1_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_1_r[0]~0_combout\ = (!\core1|stall~3_combout\ & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~3_combout\,
	datad => \core1|always2~6_combout\,
	combout => \core1|pc_1_r[0]~0_combout\);

-- Location: FF_X21_Y38_N11
\core1|pc_1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(2),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(2));

-- Location: LCCOMB_X22_Y38_N16
\core1|pc_plus1[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[3]~6_combout\ = (\core1|PC_r\(3) & (!\core1|pc_plus1[2]~5\)) # (!\core1|PC_r\(3) & ((\core1|pc_plus1[2]~5\) # (GND)))
-- \core1|pc_plus1[3]~7\ = CARRY((!\core1|pc_plus1[2]~5\) # (!\core1|PC_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(3),
	datad => VCC,
	cin => \core1|pc_plus1[2]~5\,
	combout => \core1|pc_plus1[3]~6_combout\,
	cout => \core1|pc_plus1[3]~7\);

-- Location: FF_X21_Y38_N17
\core1|pc_1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(5),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(5));

-- Location: LCCOMB_X22_Y38_N18
\core1|pc_plus1[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[4]~8_combout\ = (\core1|PC_r\(4) & (\core1|pc_plus1[3]~7\ $ (GND))) # (!\core1|PC_r\(4) & (!\core1|pc_plus1[3]~7\ & VCC))
-- \core1|pc_plus1[4]~9\ = CARRY((\core1|PC_r\(4) & !\core1|pc_plus1[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(4),
	datad => VCC,
	cin => \core1|pc_plus1[3]~7\,
	combout => \core1|pc_plus1[4]~8_combout\,
	cout => \core1|pc_plus1[4]~9\);

-- Location: LCCOMB_X22_Y38_N20
\core1|pc_plus1[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[5]~10_combout\ = (\core1|PC_r\(5) & (!\core1|pc_plus1[4]~9\)) # (!\core1|PC_r\(5) & ((\core1|pc_plus1[4]~9\) # (GND)))
-- \core1|pc_plus1[5]~11\ = CARRY((!\core1|pc_plus1[4]~9\) # (!\core1|PC_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(5),
	datad => VCC,
	cin => \core1|pc_plus1[4]~9\,
	combout => \core1|pc_plus1[5]~10_combout\,
	cout => \core1|pc_plus1[5]~11\);

-- Location: LCCOMB_X22_Y38_N22
\core1|pc_plus1[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[6]~12_combout\ = (\core1|PC_r\(6) & (\core1|pc_plus1[5]~11\ $ (GND))) # (!\core1|PC_r\(6) & (!\core1|pc_plus1[5]~11\ & VCC))
-- \core1|pc_plus1[6]~13\ = CARRY((\core1|PC_r\(6) & !\core1|pc_plus1[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(6),
	datad => VCC,
	cin => \core1|pc_plus1[5]~11\,
	combout => \core1|pc_plus1[6]~12_combout\,
	cout => \core1|pc_plus1[6]~13\);

-- Location: LCCOMB_X22_Y38_N24
\core1|pc_plus1[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[7]~14_combout\ = (\core1|PC_r\(7) & (!\core1|pc_plus1[6]~13\)) # (!\core1|PC_r\(7) & ((\core1|pc_plus1[6]~13\) # (GND)))
-- \core1|pc_plus1[7]~15\ = CARRY((!\core1|pc_plus1[6]~13\) # (!\core1|PC_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_r\(7),
	datad => VCC,
	cin => \core1|pc_plus1[6]~13\,
	combout => \core1|pc_plus1[7]~14_combout\,
	cout => \core1|pc_plus1[7]~15\);

-- Location: FF_X21_Y38_N21
\core1|pc_1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(7),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(7));

-- Location: FF_X21_Y38_N19
\core1|pc_1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(6),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(6));

-- Location: FF_X21_Y38_N15
\core1|pc_1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(4),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(4));

-- Location: FF_X21_Y38_N13
\core1|pc_1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(3),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(3));

-- Location: FF_X21_Y38_N9
\core1|pc_1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(1),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(1));

-- Location: FF_X21_Y38_N23
\core1|pc_1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(8),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(8));

-- Location: LCCOMB_X21_Y38_N20
\core1|imm_jump_add[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[7]~14_combout\ = (\core1|pc_1_r\(7) & ((\core1|instruction_1_r.rs_imm\(5) & (\core1|imm_jump_add[6]~13\ & VCC)) # (!\core1|instruction_1_r.rs_imm\(5) & (!\core1|imm_jump_add[6]~13\)))) # (!\core1|pc_1_r\(7) & 
-- ((\core1|instruction_1_r.rs_imm\(5) & (!\core1|imm_jump_add[6]~13\)) # (!\core1|instruction_1_r.rs_imm\(5) & ((\core1|imm_jump_add[6]~13\) # (GND)))))
-- \core1|imm_jump_add[7]~15\ = CARRY((\core1|pc_1_r\(7) & (!\core1|instruction_1_r.rs_imm\(5) & !\core1|imm_jump_add[6]~13\)) # (!\core1|pc_1_r\(7) & ((!\core1|imm_jump_add[6]~13\) # (!\core1|instruction_1_r.rs_imm\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(7),
	datab => \core1|instruction_1_r.rs_imm\(5),
	datad => VCC,
	cin => \core1|imm_jump_add[6]~13\,
	combout => \core1|imm_jump_add[7]~14_combout\,
	cout => \core1|imm_jump_add[7]~15\);

-- Location: LCCOMB_X21_Y38_N22
\core1|imm_jump_add[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[8]~16_combout\ = ((\core1|pc_1_r\(8) $ (\core1|instruction_1_r.rs_imm\(5) $ (!\core1|imm_jump_add[7]~15\)))) # (GND)
-- \core1|imm_jump_add[8]~17\ = CARRY((\core1|pc_1_r\(8) & ((\core1|instruction_1_r.rs_imm\(5)) # (!\core1|imm_jump_add[7]~15\))) # (!\core1|pc_1_r\(8) & (\core1|instruction_1_r.rs_imm\(5) & !\core1|imm_jump_add[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(8),
	datab => \core1|instruction_1_r.rs_imm\(5),
	datad => VCC,
	cin => \core1|imm_jump_add[7]~15\,
	combout => \core1|imm_jump_add[8]~16_combout\,
	cout => \core1|imm_jump_add[8]~17\);

-- Location: LCCOMB_X22_Y38_N26
\core1|pc_plus1[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[8]~16_combout\ = (\core1|PC_r\(8) & (\core1|pc_plus1[7]~15\ $ (GND))) # (!\core1|PC_r\(8) & (!\core1|pc_plus1[7]~15\ & VCC))
-- \core1|pc_plus1[8]~17\ = CARRY((\core1|PC_r\(8) & !\core1|pc_plus1[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(8),
	datad => VCC,
	cin => \core1|pc_plus1[7]~15\,
	combout => \core1|pc_plus1[8]~16_combout\,
	cout => \core1|pc_plus1[8]~17\);

-- Location: LCCOMB_X20_Y37_N4
\core1|PC_n[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~18_combout\ = (\core1|PC_n[6]~1_combout\ & (\core1|PC_n[6]~0_combout\)) # (!\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~0_combout\ & ((\core1|pc_plus1[8]~16_combout\))) # (!\core1|PC_n[6]~0_combout\ & 
-- (\core1|imm_jump_add[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \core1|imm_jump_add[8]~16_combout\,
	datad => \core1|pc_plus1[8]~16_combout\,
	combout => \core1|PC_n[8]~18_combout\);

-- Location: LCCOMB_X25_Y39_N0
\core1|rf_wen\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wen~combout\ = (\core1|net_reg_write_cmd~combout\) # ((\core1|op_writes_rf_2_r~q\ & !\core1|stall~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|op_writes_rf_2_r~q\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|rf_wen~combout\);

-- Location: LCCOMB_X25_Y34_N16
\core1|stall~3_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~3_wirecell_combout\ = !\core1|stall~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|stall~3_combout\,
	combout => \core1|stall~3_wirecell_combout\);

-- Location: IOIBUF_X67_Y22_N1
\from_mem_flat_i[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(2),
	o => \from_mem_flat_i[2]~input_o\);

-- Location: LCCOMB_X19_Y37_N8
\core1|instruction_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~0_combout\ = (\core1|instruction_1_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|WideNor11~0_combout\) # (!\core1|alu_1|Selector32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_1_r.opcode\(0),
	datac => \core1|alu_1|Selector32~2_combout\,
	datad => \core1|alu_1|WideNor11~0_combout\,
	combout => \core1|instruction_2_r~0_combout\);

-- Location: LCCOMB_X18_Y37_N20
\core1|instruction_2_r.opcode[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r.opcode[0]~feeder_combout\ = \core1|instruction_2_r~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r~0_combout\,
	combout => \core1|instruction_2_r.opcode[0]~feeder_combout\);

-- Location: FF_X18_Y37_N21
\core1|instruction_2_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r.opcode[0]~feeder_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(0));

-- Location: LCCOMB_X19_Y38_N4
\core1|alu_1|WideNor11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor11~2_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(2) & (\core1|instruction_2_r.opcode\(0) & \core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|WideNor11~0_combout\,
	combout => \core1|alu_1|WideNor11~2_combout\);

-- Location: LCCOMB_X9_Y35_N14
\core1|rf_wd[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~39_combout\ = (!\core1|net_reg_write_cmd~combout\ & !\core1|alu_1|WideNor11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|alu_1|WideNor11~2_combout\,
	combout => \core1|rf_wd[11]~39_combout\);

-- Location: LCCOMB_X21_Y33_N20
\core1|rf_wd[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[0]~40_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & (\from_mem_flat_i[2]~input_o\)) # (!\core1|rf_wd[11]~39_combout\ & ((\net_packet_flat_i[0]~input_o\))))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[11]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \from_mem_flat_i[2]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \net_packet_flat_i[0]~input_o\,
	combout => \core1|rf_wd[0]~40_combout\);

-- Location: FF_X21_Y38_N7
\core1|pc_1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(0),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(0));

-- Location: LCCOMB_X18_Y37_N28
\core1|instruction_2_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~2_combout\ = (\core1|instruction_1_r.opcode\(4) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(4),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~2_combout\);

-- Location: FF_X18_Y37_N29
\core1|instruction_2_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~2_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(4));

-- Location: LCCOMB_X20_Y39_N24
\core1|alu_1|Selector32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector32~3_combout\ = (!\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(4) & (\core1|alu_1|Selector32~2_combout\ & !\core1|instruction_2_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector32~2_combout\,
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector32~3_combout\);

-- Location: LCCOMB_X20_Y38_N0
\core1|pc_2_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_2_r[0]~0_combout\ = (!\core1|alu_1|Selector32~3_combout\ & !\core1|stall~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|Selector32~3_combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|pc_2_r[0]~0_combout\);

-- Location: FF_X20_Y38_N9
\core1|pc_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(0),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(0));

-- Location: LCCOMB_X20_Y38_N8
\core1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~0_combout\ = \core1|pc_2_r\(0) $ (VCC)
-- \core1|Add2~1\ = CARRY(\core1|pc_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(0),
	datad => VCC,
	combout => \core1|Add2~0_combout\,
	cout => \core1|Add2~1\);

-- Location: LCCOMB_X22_Y38_N28
\core1|pc_plus1[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[9]~18_combout\ = \core1|pc_plus1[8]~17\ $ (\core1|PC_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \core1|PC_r\(9),
	cin => \core1|pc_plus1[8]~17\,
	combout => \core1|pc_plus1[9]~18_combout\);

-- Location: FF_X21_Y38_N25
\core1|pc_1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|PC_r\(9),
	sload => VCC,
	ena => \core1|pc_1_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_1_r\(9));

-- Location: LCCOMB_X21_Y38_N24
\core1|imm_jump_add[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[9]~18_combout\ = \core1|pc_1_r\(9) $ (\core1|imm_jump_add[8]~17\ $ (\core1|instruction_1_r.rs_imm\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_1_r\(9),
	datad => \core1|instruction_1_r.rs_imm\(5),
	cin => \core1|imm_jump_add[8]~17\,
	combout => \core1|imm_jump_add[9]~18_combout\);

-- Location: LCCOMB_X20_Y37_N8
\core1|PC_n[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[9]~20_combout\ = (\core1|PC_n[6]~1_combout\ & ((\net_packet_flat_i[41]~input_o\) # ((\core1|PC_n[6]~0_combout\)))) # (!\core1|PC_n[6]~1_combout\ & (((!\core1|PC_n[6]~0_combout\ & \core1|imm_jump_add[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \net_packet_flat_i[41]~input_o\,
	datac => \core1|PC_n[6]~0_combout\,
	datad => \core1|imm_jump_add[9]~18_combout\,
	combout => \core1|PC_n[9]~20_combout\);

-- Location: LCCOMB_X18_Y37_N10
\core1|alu_1|Selector30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~5_combout\ = (\core1|instruction_2_r.opcode\(3)) # ((\core1|instruction_2_r.opcode\(4)) # (\core1|instruction_2_r.opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector30~5_combout\);

-- Location: M9K_X24_Y35_N0
\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|instr_mem:imem|altsyncram:mem[0].opcode[4]__1|altsyncram_gg81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|imem_wen~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y37_N16
\core1|instruction_1_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~14_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(8),
	combout => \core1|instruction_1_r~14_combout\);

-- Location: FF_X26_Y37_N17
\core1|instruction_1_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~14_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(1));

-- Location: LCCOMB_X26_Y37_N30
\core1|rd_addr[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr[1]~3_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[33]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|instruction_1_r.rd\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[33]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|instruction_1_r.rd\(1),
	combout => \core1|rd_addr[1]~3_combout\);

-- Location: LCCOMB_X23_Y35_N28
\core1|instruction_1_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~11_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(7),
	datad => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~11_combout\);

-- Location: FF_X23_Y35_N29
\core1|instruction_1_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~11_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(2));

-- Location: LCCOMB_X23_Y35_N14
\core1|rd_addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr[2]~0_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[34]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|instruction_1_r.rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[34]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|instruction_1_r.rd\(2),
	combout => \core1|rd_addr[2]~0_combout\);

-- Location: M9K_X24_Y37_N0
\core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|instr_mem:imem|altsyncram:mem[0].opcode[4]__1|altsyncram_gg81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|imem_wen~combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \core1|imem|mem[0].opcode[4]__1|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X23_Y35_N0
\core1|instruction_1_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~12_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(6),
	datad => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~12_combout\);

-- Location: FF_X23_Y35_N1
\core1|instruction_1_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~12_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(3));

-- Location: LCCOMB_X23_Y35_N2
\core1|rd_addr[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr[3]~1_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[35]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|instruction_1_r.rd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[35]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|instruction_1_r.rd\(3),
	combout => \core1|rd_addr[3]~1_combout\);

-- Location: LCCOMB_X22_Y33_N20
\core1|WideOr2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|WideOr2~2_combout\ = (\core1|rd_addr[1]~3_combout\) # ((\core1|rd_addr[0]~2_combout\) # ((\core1|rd_addr[2]~0_combout\) # (\core1|rd_addr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|WideOr2~2_combout\);

-- Location: LCCOMB_X26_Y37_N28
\core1|instruction_1_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~15_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(5),
	combout => \core1|instruction_1_r~15_combout\);

-- Location: FF_X26_Y37_N29
\core1|instruction_1_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~15_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(4));

-- Location: LCCOMB_X26_Y37_N14
\core1|rd_addr[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr[4]~5_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[36]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|instruction_1_r.rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[36]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|instruction_1_r.rd\(4),
	combout => \core1|rd_addr[4]~5_combout\);

-- Location: LCCOMB_X22_Y33_N26
\core1|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|WideOr2~combout\ = (\core1|WideOr2~2_combout\) # ((\core1|rd_addr[4]~5_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[37]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \core1|WideOr2~2_combout\,
	datac => \net_packet_flat_i[37]~input_o\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|WideOr2~combout\);

-- Location: IOIBUF_X9_Y43_N29
\from_mem_flat_i[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(11),
	o => \from_mem_flat_i[11]~input_o\);

-- Location: FF_X20_Y38_N27
\core1|pc_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(9),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(9));

-- Location: FF_X20_Y38_N25
\core1|pc_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(8),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(8));

-- Location: FF_X20_Y38_N23
\core1|pc_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(7),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(7));

-- Location: FF_X20_Y38_N21
\core1|pc_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(6),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(6));

-- Location: FF_X20_Y38_N19
\core1|pc_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(5),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(5));

-- Location: FF_X20_Y38_N17
\core1|pc_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(4),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(4));

-- Location: FF_X20_Y38_N15
\core1|pc_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(3),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(3));

-- Location: FF_X20_Y38_N13
\core1|pc_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(2),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(2));

-- Location: FF_X20_Y38_N11
\core1|pc_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|pc_1_r\(1),
	sload => VCC,
	ena => \core1|pc_2_r[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|pc_2_r\(1));

-- Location: LCCOMB_X20_Y38_N10
\core1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~2_combout\ = (\core1|pc_2_r\(1) & (!\core1|Add2~1\)) # (!\core1|pc_2_r\(1) & ((\core1|Add2~1\) # (GND)))
-- \core1|Add2~3\ = CARRY((!\core1|Add2~1\) # (!\core1|pc_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(1),
	datad => VCC,
	cin => \core1|Add2~1\,
	combout => \core1|Add2~2_combout\,
	cout => \core1|Add2~3\);

-- Location: LCCOMB_X20_Y38_N12
\core1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~4_combout\ = (\core1|pc_2_r\(2) & (\core1|Add2~3\ $ (GND))) # (!\core1|pc_2_r\(2) & (!\core1|Add2~3\ & VCC))
-- \core1|Add2~5\ = CARRY((\core1|pc_2_r\(2) & !\core1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(2),
	datad => VCC,
	cin => \core1|Add2~3\,
	combout => \core1|Add2~4_combout\,
	cout => \core1|Add2~5\);

-- Location: LCCOMB_X20_Y38_N14
\core1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~6_combout\ = (\core1|pc_2_r\(3) & (!\core1|Add2~5\)) # (!\core1|pc_2_r\(3) & ((\core1|Add2~5\) # (GND)))
-- \core1|Add2~7\ = CARRY((!\core1|Add2~5\) # (!\core1|pc_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(3),
	datad => VCC,
	cin => \core1|Add2~5\,
	combout => \core1|Add2~6_combout\,
	cout => \core1|Add2~7\);

-- Location: LCCOMB_X20_Y38_N16
\core1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~8_combout\ = (\core1|pc_2_r\(4) & (\core1|Add2~7\ $ (GND))) # (!\core1|pc_2_r\(4) & (!\core1|Add2~7\ & VCC))
-- \core1|Add2~9\ = CARRY((\core1|pc_2_r\(4) & !\core1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(4),
	datad => VCC,
	cin => \core1|Add2~7\,
	combout => \core1|Add2~8_combout\,
	cout => \core1|Add2~9\);

-- Location: LCCOMB_X20_Y38_N18
\core1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~10_combout\ = (\core1|pc_2_r\(5) & (!\core1|Add2~9\)) # (!\core1|pc_2_r\(5) & ((\core1|Add2~9\) # (GND)))
-- \core1|Add2~11\ = CARRY((!\core1|Add2~9\) # (!\core1|pc_2_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(5),
	datad => VCC,
	cin => \core1|Add2~9\,
	combout => \core1|Add2~10_combout\,
	cout => \core1|Add2~11\);

-- Location: LCCOMB_X20_Y38_N20
\core1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~12_combout\ = (\core1|pc_2_r\(6) & (\core1|Add2~11\ $ (GND))) # (!\core1|pc_2_r\(6) & (!\core1|Add2~11\ & VCC))
-- \core1|Add2~13\ = CARRY((\core1|pc_2_r\(6) & !\core1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(6),
	datad => VCC,
	cin => \core1|Add2~11\,
	combout => \core1|Add2~12_combout\,
	cout => \core1|Add2~13\);

-- Location: LCCOMB_X20_Y38_N22
\core1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~14_combout\ = (\core1|pc_2_r\(7) & (!\core1|Add2~13\)) # (!\core1|pc_2_r\(7) & ((\core1|Add2~13\) # (GND)))
-- \core1|Add2~15\ = CARRY((!\core1|Add2~13\) # (!\core1|pc_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(7),
	datad => VCC,
	cin => \core1|Add2~13\,
	combout => \core1|Add2~14_combout\,
	cout => \core1|Add2~15\);

-- Location: LCCOMB_X20_Y38_N24
\core1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~16_combout\ = (\core1|pc_2_r\(8) & (\core1|Add2~15\ $ (GND))) # (!\core1|pc_2_r\(8) & (!\core1|Add2~15\ & VCC))
-- \core1|Add2~17\ = CARRY((\core1|pc_2_r\(8) & !\core1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|pc_2_r\(8),
	datad => VCC,
	cin => \core1|Add2~15\,
	combout => \core1|Add2~16_combout\,
	cout => \core1|Add2~17\);

-- Location: LCCOMB_X20_Y38_N26
\core1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~18_combout\ = (\core1|pc_2_r\(9) & (!\core1|Add2~17\)) # (!\core1|pc_2_r\(9) & ((\core1|Add2~17\) # (GND)))
-- \core1|Add2~19\ = CARRY((!\core1|Add2~17\) # (!\core1|pc_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_2_r\(9),
	datad => VCC,
	cin => \core1|Add2~17\,
	combout => \core1|Add2~18_combout\,
	cout => \core1|Add2~19\);

-- Location: LCCOMB_X10_Y36_N10
\core1|rf_wd[9]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[9]~58_combout\ = (\core1|rf_wd[6]~38_combout\ & (((!\core1|rf_wd[11]~39_combout\)))) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & ((\core1|alu_1|Selector22~combout\))) # (!\core1|rf_wd[11]~39_combout\ & 
-- (\core1|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|Add2~18_combout\,
	datac => \core1|alu_1|Selector22~combout\,
	datad => \core1|rf_wd[11]~39_combout\,
	combout => \core1|rf_wd[9]~58_combout\);

-- Location: LCCOMB_X10_Y36_N28
\core1|rf_wd[9]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[9]~59_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[9]~58_combout\ & ((\net_packet_flat_i[9]~input_o\))) # (!\core1|rf_wd[9]~58_combout\ & (\from_mem_flat_i[11]~input_o\)))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[9]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[11]~input_o\,
	datab => \net_packet_flat_i[9]~input_o\,
	datac => \core1|rf_wd[6]~38_combout\,
	datad => \core1|rf_wd[9]~58_combout\,
	combout => \core1|rf_wd[9]~59_combout\);

-- Location: LCCOMB_X19_Y33_N4
\core1|rf|RF~1769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1769feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1769feeder_combout\);

-- Location: LCCOMB_X22_Y33_N28
\core1|rd_addr[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr[5]~4_combout\ = (\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[37]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \net_packet_flat_i[37]~input_o\,
	combout => \core1|rd_addr[5]~4_combout\);

-- Location: FF_X23_Y35_N17
\core1|rd_addr_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr[5]~4_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(5));

-- Location: FF_X26_Y37_N11
\core1|rd_addr_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr[1]~3_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(1));

-- Location: LCCOMB_X23_Y35_N22
\core1|rd_addr_2_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr_2_r[3]~feeder_combout\ = \core1|rd_addr[3]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rd_addr_2_r[3]~feeder_combout\);

-- Location: FF_X23_Y35_N23
\core1|rd_addr_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_addr_2_r[3]~feeder_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(3));

-- Location: FF_X23_Y35_N21
\core1|rd_addr_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr[2]~0_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(2));

-- Location: LCCOMB_X26_Y37_N6
\core1|rf|RF~3420\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3420_combout\ = (\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3420_combout\);

-- Location: FF_X26_Y37_N9
\core1|rd_addr_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr[4]~5_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(4));

-- Location: LCCOMB_X29_Y35_N12
\core1|rf|RF~3467\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3467_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rf_wen~combout\ & (\core1|rf|RF~3420_combout\ & \core1|rd_addr_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rf_wen~combout\,
	datac => \core1|rf|RF~3420_combout\,
	datad => \core1|rd_addr_2_r\(4),
	combout => \core1|rf|RF~3467_combout\);

-- Location: FF_X19_Y33_N5
\core1|rf|RF~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1769feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1769_q\);

-- Location: LCCOMB_X26_Y32_N10
\core1|rf|RF~3424\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3424_combout\ = (\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(3) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3424_combout\);

-- Location: LCCOMB_X26_Y32_N12
\core1|rf|RF~3471\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3471_combout\ = (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf|RF~3424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3424_combout\,
	combout => \core1|rf|RF~3471_combout\);

-- Location: FF_X20_Y33_N27
\core1|rf|RF~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1641_q\);

-- Location: LCCOMB_X20_Y33_N26
\core1|rf|RF~2468\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2468_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1769_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1769_q\,
	datac => \core1|rf|RF~1641_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2468_combout\);

-- Location: LCCOMB_X26_Y37_N24
\core1|rf|RF~3422\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3422_combout\ = (\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(3) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3422_combout\);

-- Location: LCCOMB_X26_Y32_N14
\core1|rf|RF~3463\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3463_combout\ = (\core1|rf|RF~3422_combout\ & (\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf_wen~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3422_combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf_wen~combout\,
	combout => \core1|rf|RF~3463_combout\);

-- Location: FF_X20_Y33_N1
\core1|rf|RF~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1897_q\);

-- Location: LCCOMB_X26_Y32_N6
\core1|rf|RF~3426\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3426_combout\ = (\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3426_combout\);

-- Location: LCCOMB_X26_Y32_N26
\core1|rf|RF~3475\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3475_combout\ = (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf|RF~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3426_combout\,
	combout => \core1|rf|RF~3475_combout\);

-- Location: FF_X10_Y36_N29
\core1|rf|RF~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[9]~59_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2025_q\);

-- Location: LCCOMB_X20_Y33_N0
\core1|rf|RF~2469\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2469_combout\ = (\core1|rf|RF~2468_combout\ & (((\core1|rf|RF~2025_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2468_combout\ & (\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1897_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2468_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1897_q\,
	datad => \core1|rf|RF~2025_q\,
	combout => \core1|rf|RF~2469_combout\);

-- Location: LCCOMB_X19_Y30_N30
\core1|rf|RF~1993feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1993feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1993feeder_combout\);

-- Location: LCCOMB_X29_Y35_N6
\core1|rf|RF~3410\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3410_combout\ = (\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3410_combout\);

-- Location: LCCOMB_X29_Y35_N2
\core1|rf|RF~3473\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3473_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3410_combout\,
	combout => \core1|rf|RF~3473_combout\);

-- Location: FF_X19_Y30_N31
\core1|rf|RF~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1993feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1993_q\);

-- Location: LCCOMB_X29_Y35_N4
\core1|rf|RF~3406\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3406_combout\ = (\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3406_combout\);

-- Location: LCCOMB_X26_Y35_N26
\core1|rf|RF~3465\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3465_combout\ = (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf|RF~3406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3406_combout\,
	combout => \core1|rf|RF~3465_combout\);

-- Location: FF_X19_Y30_N17
\core1|rf|RF~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1737_q\);

-- Location: LCCOMB_X22_Y30_N22
\core1|rf|RF~1865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1865feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1865feeder_combout\);

-- Location: LCCOMB_X30_Y32_N18
\core1|rf|RF~3404\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3404_combout\ = (\core1|rd_addr_2_r\(3) & (!\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(1) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(3),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(1),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3404_combout\);

-- Location: LCCOMB_X30_Y32_N2
\core1|rf|RF~3460\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3460_combout\ = (\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3404_combout\ & (\core1|rf_wen~combout\ & \core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3404_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3460_combout\);

-- Location: FF_X22_Y30_N23
\core1|rf|RF~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1865feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1865_q\);

-- Location: LCCOMB_X27_Y35_N6
\core1|rf|RF~3408\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3408_combout\ = (!\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(3) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(0),
	datab => \core1|rd_addr_2_r\(1),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3408_combout\);

-- Location: LCCOMB_X27_Y35_N18
\core1|rf|RF~3468\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3468_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3408_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3408_combout\,
	combout => \core1|rf|RF~3468_combout\);

-- Location: FF_X21_Y30_N15
\core1|rf|RF~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1609_q\);

-- Location: LCCOMB_X21_Y30_N14
\core1|rf|RF~2461\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2461_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1865_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1609_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1865_q\,
	datac => \core1|rf|RF~1609_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2461_combout\);

-- Location: LCCOMB_X19_Y30_N16
\core1|rf|RF~2462\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2462_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2461_combout\ & (\core1|rf|RF~1993_q\)) # (!\core1|rf|RF~2461_combout\ & ((\core1|rf|RF~1737_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1993_q\,
	datac => \core1|rf|RF~1737_q\,
	datad => \core1|rf|RF~2461_combout\,
	combout => \core1|rf|RF~2462_combout\);

-- Location: LCCOMB_X23_Y25_N4
\core1|rf|RF~1673feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1673feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1673feeder_combout\);

-- Location: LCCOMB_X29_Y35_N20
\core1|rf|RF~3414\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3414_combout\ = (!\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3414_combout\);

-- Location: LCCOMB_X27_Y35_N8
\core1|rf|RF~3466\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3466_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3414_combout\,
	combout => \core1|rf|RF~3466_combout\);

-- Location: FF_X23_Y25_N5
\core1|rf|RF~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1673feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1673_q\);

-- Location: LCCOMB_X30_Y34_N18
\core1|rf|RF~3418\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3418_combout\ = (!\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(2) & \core1|rd_addr_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(0),
	datab => \core1|rd_addr_2_r\(1),
	datac => \core1|rd_addr_2_r\(2),
	datad => \core1|rd_addr_2_r\(3),
	combout => \core1|rf|RF~3418_combout\);

-- Location: LCCOMB_X30_Y34_N22
\core1|rf|RF~3474\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3474_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3418_combout\,
	combout => \core1|rf|RF~3474_combout\);

-- Location: FF_X30_Y25_N3
\core1|rf|RF~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1929_q\);

-- Location: LCCOMB_X29_Y25_N20
\core1|rf|RF~1801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1801feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1801feeder_combout\);

-- Location: LCCOMB_X29_Y35_N30
\core1|rf|RF~3412\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3412_combout\ = (!\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(3) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3412_combout\);

-- Location: LCCOMB_X29_Y35_N22
\core1|rf|RF~3462\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3462_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rf_wen~combout\ & (\core1|rf|RF~3412_combout\ & \core1|rd_addr_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rf_wen~combout\,
	datac => \core1|rf|RF~3412_combout\,
	datad => \core1|rd_addr_2_r\(4),
	combout => \core1|rf|RF~3462_combout\);

-- Location: FF_X29_Y25_N21
\core1|rf|RF~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1801feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1801_q\);

-- Location: LCCOMB_X30_Y34_N2
\core1|rf|RF~3416\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3416_combout\ = (!\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(2) & !\core1|rd_addr_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(0),
	datab => \core1|rd_addr_2_r\(1),
	datac => \core1|rd_addr_2_r\(2),
	datad => \core1|rd_addr_2_r\(3),
	combout => \core1|rf|RF~3416_combout\);

-- Location: LCCOMB_X30_Y34_N12
\core1|rf|RF~3470\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3470_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3416_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3416_combout\,
	combout => \core1|rf|RF~3470_combout\);

-- Location: FF_X29_Y25_N11
\core1|rf|RF~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1545_q\);

-- Location: LCCOMB_X29_Y25_N10
\core1|rf|RF~2465\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2465_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1801_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1545_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1801_q\,
	datac => \core1|rf|RF~1545_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2465_combout\);

-- Location: LCCOMB_X30_Y25_N2
\core1|rf|RF~2466\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2466_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2465_combout\ & ((\core1|rf|RF~1929_q\))) # (!\core1|rf|RF~2465_combout\ & (\core1|rf|RF~1673_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1673_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1929_q\,
	datad => \core1|rf|RF~2465_combout\,
	combout => \core1|rf|RF~2466_combout\);

-- Location: LCCOMB_X21_Y31_N24
\core1|rf|RF~1833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1833feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1833feeder_combout\);

-- Location: LCCOMB_X26_Y37_N26
\core1|rf|RF~3398\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3398_combout\ = (!\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(3) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3398_combout\);

-- Location: LCCOMB_X30_Y32_N12
\core1|rf|RF~3461\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3461_combout\ = (\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3398_combout\ & (\core1|rf_wen~combout\ & \core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3398_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3461_combout\);

-- Location: FF_X21_Y31_N25
\core1|rf|RF~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1833feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1833_q\);

-- Location: LCCOMB_X26_Y37_N4
\core1|rf|RF~3402\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3402_combout\ = (!\core1|rd_addr_2_r\(1) & (\core1|rd_addr_2_r\(0) & (\core1|rd_addr_2_r\(3) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(1),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3402_combout\);

-- Location: LCCOMB_X27_Y35_N10
\core1|rf|RF~3472\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3472_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3402_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3402_combout\,
	combout => \core1|rf|RF~3472_combout\);

-- Location: FF_X26_Y31_N1
\core1|rf|RF~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1961_q\);

-- Location: LCCOMB_X21_Y27_N20
\core1|rf|RF~1705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1705feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1705feeder_combout\);

-- Location: LCCOMB_X30_Y32_N20
\core1|rf|RF~3396\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3396_combout\ = (!\core1|rd_addr_2_r\(3) & (\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(1) & \core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(3),
	datab => \core1|rd_addr_2_r\(0),
	datac => \core1|rd_addr_2_r\(1),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3396_combout\);

-- Location: LCCOMB_X30_Y32_N30
\core1|rf|RF~3464\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3464_combout\ = (\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3396_combout\ & (\core1|rf_wen~combout\ & \core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3396_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3464_combout\);

-- Location: FF_X21_Y27_N21
\core1|rf|RF~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1705feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1705_q\);

-- Location: LCCOMB_X27_Y35_N20
\core1|rf|RF~3400\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3400_combout\ = (\core1|rd_addr_2_r\(0) & (!\core1|rd_addr_2_r\(1) & (!\core1|rd_addr_2_r\(3) & !\core1|rd_addr_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(0),
	datab => \core1|rd_addr_2_r\(1),
	datac => \core1|rd_addr_2_r\(3),
	datad => \core1|rd_addr_2_r\(2),
	combout => \core1|rf|RF~3400_combout\);

-- Location: LCCOMB_X27_Y35_N28
\core1|rf|RF~3469\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3469_combout\ = (\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3400_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3400_combout\,
	combout => \core1|rf|RF~3469_combout\);

-- Location: FF_X22_Y27_N25
\core1|rf|RF~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1577_q\);

-- Location: LCCOMB_X22_Y27_N24
\core1|rf|RF~2463\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2463_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1705_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1705_q\,
	datac => \core1|rf|RF~1577_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2463_combout\);

-- Location: LCCOMB_X26_Y31_N0
\core1|rf|RF~2464\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2464_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2463_combout\ & ((\core1|rf|RF~1961_q\))) # (!\core1|rf|RF~2463_combout\ & (\core1|rf|RF~1833_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1833_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1961_q\,
	datad => \core1|rf|RF~2463_combout\,
	combout => \core1|rf|RF~2464_combout\);

-- Location: LCCOMB_X26_Y31_N22
\core1|rf|RF~2467\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2467_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2464_combout\))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (\core1|rf|RF~2466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2466_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2464_combout\,
	combout => \core1|rf|RF~2467_combout\);

-- Location: LCCOMB_X25_Y31_N12
\core1|rf|RF~2470\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2470_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2467_combout\ & (\core1|rf|RF~2469_combout\)) # (!\core1|rf|RF~2467_combout\ & ((\core1|rf|RF~2462_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2469_combout\,
	datac => \core1|rf|RF~2462_combout\,
	datad => \core1|rf|RF~2467_combout\,
	combout => \core1|rf|RF~2470_combout\);

-- Location: LCCOMB_X23_Y28_N22
\core1|rf|RF~1001feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1001feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1001feeder_combout\);

-- Location: LCCOMB_X26_Y32_N18
\core1|rf|RF~3443\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3443_combout\ = (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf|RF~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3426_combout\,
	combout => \core1|rf|RF~3443_combout\);

-- Location: FF_X23_Y28_N23
\core1|rf|RF~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1001feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1001_q\);

-- Location: LCCOMB_X23_Y33_N10
\core1|rf|RF~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~873feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~873feeder_combout\);

-- Location: LCCOMB_X26_Y32_N30
\core1|rf|RF~3435\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3435_combout\ = (\core1|rf|RF~3422_combout\ & (\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf_wen~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3422_combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf_wen~combout\,
	combout => \core1|rf|RF~3435_combout\);

-- Location: FF_X23_Y33_N11
\core1|rf|RF~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~873feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~873_q\);

-- Location: LCCOMB_X26_Y32_N0
\core1|rf|RF~3439\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3439_combout\ = (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf|RF~3424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3424_combout\,
	combout => \core1|rf|RF~3439_combout\);

-- Location: FF_X22_Y29_N21
\core1|rf|RF~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~617_q\);

-- Location: LCCOMB_X22_Y29_N20
\core1|rf|RF~2437\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2437_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~873_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~873_q\,
	datac => \core1|rf|RF~617_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2437_combout\);

-- Location: LCCOMB_X30_Y34_N14
\core1|rf|RF~3431\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3431_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3420_combout\,
	combout => \core1|rf|RF~3431_combout\);

-- Location: FF_X23_Y28_N5
\core1|rf|RF~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~745_q\);

-- Location: LCCOMB_X23_Y28_N4
\core1|rf|RF~2438\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2438_combout\ = (\core1|rf|RF~2437_combout\ & ((\core1|rf|RF~1001_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2437_combout\ & (((\core1|rf|RF~745_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1001_q\,
	datab => \core1|rf|RF~2437_combout\,
	datac => \core1|rf|RF~745_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2438_combout\);

-- Location: LCCOMB_X25_Y26_N8
\core1|rf|RF~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~841feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~841feeder_combout\);

-- Location: LCCOMB_X30_Y32_N10
\core1|rf|RF~3433\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3433_combout\ = (\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3404_combout\ & (\core1|rf_wen~combout\ & !\core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3404_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3433_combout\);

-- Location: FF_X25_Y26_N9
\core1|rf|RF~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~841feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~841_q\);

-- Location: LCCOMB_X25_Y32_N8
\core1|rf|RF~3437\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3437_combout\ = (\core1|rf|RF~3408_combout\ & (\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf_wen~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3408_combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf_wen~combout\,
	combout => \core1|rf|RF~3437_combout\);

-- Location: FF_X22_Y29_N23
\core1|rf|RF~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~585_q\);

-- Location: LCCOMB_X15_Y29_N6
\core1|rf|RF~713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~713feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~713feeder_combout\);

-- Location: LCCOMB_X26_Y35_N22
\core1|rf|RF~3428\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3428_combout\ = (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf|RF~3406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3406_combout\,
	combout => \core1|rf|RF~3428_combout\);

-- Location: FF_X15_Y29_N7
\core1|rf|RF~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~713feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~713_q\);

-- Location: LCCOMB_X22_Y29_N22
\core1|rf|RF~2432\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2432_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~713_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~585_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~585_q\,
	datad => \core1|rf|RF~713_q\,
	combout => \core1|rf|RF~2432_combout\);

-- Location: LCCOMB_X29_Y35_N8
\core1|rf|RF~3440\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3440_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3410_combout\,
	combout => \core1|rf|RF~3440_combout\);

-- Location: FF_X20_Y29_N13
\core1|rf|RF~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~969_q\);

-- Location: LCCOMB_X20_Y29_N12
\core1|rf|RF~2433\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2433_combout\ = (\core1|rf|RF~2432_combout\ & (((\core1|rf|RF~969_q\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2432_combout\ & (\core1|rf|RF~841_q\ & ((\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~841_q\,
	datab => \core1|rf|RF~2432_combout\,
	datac => \core1|rf|RF~969_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2433_combout\);

-- Location: LCCOMB_X33_Y29_N24
\core1|rf|RF~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~777feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~777feeder_combout\);

-- Location: LCCOMB_X29_Y35_N10
\core1|rf|RF~3434\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3434_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rf_wen~combout\ & (\core1|rd_addr_2_r\(4) & \core1|rf|RF~3412_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rf_wen~combout\,
	datac => \core1|rd_addr_2_r\(4),
	datad => \core1|rf|RF~3412_combout\,
	combout => \core1|rf|RF~3434_combout\);

-- Location: FF_X33_Y29_N25
\core1|rf|RF~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~777feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~777_q\);

-- Location: LCCOMB_X30_Y34_N6
\core1|rf|RF~3442\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3442_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3418_combout\,
	combout => \core1|rf|RF~3442_combout\);

-- Location: FF_X34_Y29_N9
\core1|rf|RF~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~905_q\);

-- Location: LCCOMB_X30_Y26_N28
\core1|rf|RF~649feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~649feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~649feeder_combout\);

-- Location: LCCOMB_X29_Y35_N24
\core1|rf|RF~3430\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3430_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3414_combout\,
	combout => \core1|rf|RF~3430_combout\);

-- Location: FF_X30_Y26_N29
\core1|rf|RF~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~649feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~649_q\);

-- Location: LCCOMB_X30_Y34_N8
\core1|rf|RF~3438\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3438_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3416_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3416_combout\,
	combout => \core1|rf|RF~3438_combout\);

-- Location: FF_X30_Y26_N15
\core1|rf|RF~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~521_q\);

-- Location: LCCOMB_X30_Y26_N14
\core1|rf|RF~2434\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2434_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~649_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~521_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~649_q\,
	datac => \core1|rf|RF~521_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2434_combout\);

-- Location: LCCOMB_X34_Y29_N8
\core1|rf|RF~2435\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2435_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2434_combout\ & ((\core1|rf|RF~905_q\))) # (!\core1|rf|RF~2434_combout\ & (\core1|rf|RF~777_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~777_q\,
	datac => \core1|rf|RF~905_q\,
	datad => \core1|rf|RF~2434_combout\,
	combout => \core1|rf|RF~2435_combout\);

-- Location: LCCOMB_X25_Y31_N26
\core1|rf|RF~2436\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2436_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2433_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2433_combout\,
	datad => \core1|rf|RF~2435_combout\,
	combout => \core1|rf|RF~2436_combout\);

-- Location: LCCOMB_X26_Y31_N30
\core1|rf|RF~937feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~937feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~937feeder_combout\);

-- Location: LCCOMB_X27_Y35_N4
\core1|rf|RF~3441\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3441_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3402_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3402_combout\,
	combout => \core1|rf|RF~3441_combout\);

-- Location: FF_X26_Y31_N31
\core1|rf|RF~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~937feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~937_q\);

-- Location: LCCOMB_X30_Y32_N26
\core1|rf|RF~3429\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3429_combout\ = (\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3396_combout\ & (\core1|rf_wen~combout\ & !\core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3396_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3429_combout\);

-- Location: FF_X25_Y31_N17
\core1|rf|RF~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~681_q\);

-- Location: LCCOMB_X27_Y35_N26
\core1|rf|RF~3436\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3436_combout\ = (!\core1|rd_addr_2_r\(5) & (\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3400_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3400_combout\,
	combout => \core1|rf|RF~3436_combout\);

-- Location: FF_X23_Y29_N7
\core1|rf|RF~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~553_q\);

-- Location: LCCOMB_X33_Y29_N10
\core1|rf|RF~809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~809feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~809feeder_combout\);

-- Location: LCCOMB_X30_Y32_N24
\core1|rf|RF~3432\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3432_combout\ = (\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3398_combout\ & (\core1|rf_wen~combout\ & !\core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3398_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3432_combout\);

-- Location: FF_X33_Y29_N11
\core1|rf|RF~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~809feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~809_q\);

-- Location: LCCOMB_X23_Y29_N6
\core1|rf|RF~2430\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2430_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~809_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~553_q\,
	datad => \core1|rf|RF~809_q\,
	combout => \core1|rf|RF~2430_combout\);

-- Location: LCCOMB_X25_Y31_N16
\core1|rf|RF~2431\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2431_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2430_combout\ & (\core1|rf|RF~937_q\)) # (!\core1|rf|RF~2430_combout\ & ((\core1|rf|RF~681_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~937_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~681_q\,
	datad => \core1|rf|RF~2430_combout\,
	combout => \core1|rf|RF~2431_combout\);

-- Location: LCCOMB_X25_Y31_N8
\core1|rf|RF~2439\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2439_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2436_combout\ & (\core1|rf|RF~2438_combout\)) # (!\core1|rf|RF~2436_combout\ & ((\core1|rf|RF~2431_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2438_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2436_combout\,
	datad => \core1|rf|RF~2431_combout\,
	combout => \core1|rf|RF~2439_combout\);

-- Location: LCCOMB_X32_Y31_N20
\core1|rf|RF~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~233feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~233feeder_combout\);

-- Location: LCCOMB_X30_Y34_N30
\core1|rf|RF~3451\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3451_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3420_combout\,
	combout => \core1|rf|RF~3451_combout\);

-- Location: FF_X32_Y31_N21
\core1|rf|RF~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~233feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~233_q\);

-- Location: LCCOMB_X32_Y31_N2
\core1|rf|RF~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~489feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~489feeder_combout\);

-- Location: LCCOMB_X26_Y32_N20
\core1|rf|RF~3459\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3459_combout\ = (\core1|rf_wen~combout\ & (!\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf|RF~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3426_combout\,
	combout => \core1|rf|RF~3459_combout\);

-- Location: FF_X32_Y31_N3
\core1|rf|RF~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~489feeder_combout\,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~489_q\);

-- Location: LCCOMB_X29_Y26_N2
\core1|rf|RF~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~361feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~361feeder_combout\);

-- Location: LCCOMB_X26_Y32_N4
\core1|rf|RF~3447\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3447_combout\ = (\core1|rf|RF~3422_combout\ & (!\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf_wen~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3422_combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf_wen~combout\,
	combout => \core1|rf|RF~3447_combout\);

-- Location: FF_X29_Y26_N3
\core1|rf|RF~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~361feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~361_q\);

-- Location: LCCOMB_X26_Y32_N22
\core1|rf|RF~3455\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3455_combout\ = (\core1|rf_wen~combout\ & (!\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf|RF~3424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3424_combout\,
	combout => \core1|rf|RF~3455_combout\);

-- Location: FF_X29_Y26_N1
\core1|rf|RF~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~105_q\);

-- Location: LCCOMB_X29_Y26_N0
\core1|rf|RF~2457\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2457_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~361_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~105_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~361_q\,
	datac => \core1|rf|RF~105_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2457_combout\);

-- Location: LCCOMB_X30_Y31_N6
\core1|rf|RF~2458\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2458_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2457_combout\ & ((\core1|rf|RF~489_q\))) # (!\core1|rf|RF~2457_combout\ & (\core1|rf|RF~233_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~233_q\,
	datac => \core1|rf|RF~489_q\,
	datad => \core1|rf|RF~2457_combout\,
	combout => \core1|rf|RF~2458_combout\);

-- Location: LCCOMB_X33_Y28_N28
\core1|rf|RF~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~457feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~457feeder_combout\);

-- Location: LCCOMB_X29_Y35_N28
\core1|rf|RF~3456\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3456_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3410_combout\,
	combout => \core1|rf|RF~3456_combout\);

-- Location: FF_X33_Y28_N29
\core1|rf|RF~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~457feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~457_q\);

-- Location: LCCOMB_X34_Y30_N28
\core1|rf|RF~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~201feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~201feeder_combout\);

-- Location: LCCOMB_X26_Y35_N20
\core1|rf|RF~3448\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3448_combout\ = (\core1|rf_wen~combout\ & (!\core1|rd_addr_2_r\(4) & (!\core1|rd_addr_2_r\(5) & \core1|rf|RF~3406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3406_combout\,
	combout => \core1|rf|RF~3448_combout\);

-- Location: FF_X34_Y30_N29
\core1|rf|RF~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~201feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~201_q\);

-- Location: LCCOMB_X27_Y35_N0
\core1|rf|RF~3453\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3453_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3408_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3408_combout\,
	combout => \core1|rf|RF~3453_combout\);

-- Location: FF_X34_Y30_N31
\core1|rf|RF~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~73_q\);

-- Location: LCCOMB_X34_Y30_N30
\core1|rf|RF~2450\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2450_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~201_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~73_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~201_q\,
	datac => \core1|rf|RF~73_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2450_combout\);

-- Location: LCCOMB_X30_Y32_N14
\core1|rf|RF~3445\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3445_combout\ = (!\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3404_combout\ & (\core1|rf_wen~combout\ & !\core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3404_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3445_combout\);

-- Location: FF_X33_Y31_N17
\core1|rf|RF~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~329_q\);

-- Location: LCCOMB_X33_Y31_N16
\core1|rf|RF~2451\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2451_combout\ = (\core1|rf|RF~2450_combout\ & ((\core1|rf|RF~457_q\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2450_combout\ & (((\core1|rf|RF~329_q\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~457_q\,
	datab => \core1|rf|RF~2450_combout\,
	datac => \core1|rf|RF~329_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2451_combout\);

-- Location: LCCOMB_X33_Y33_N22
\core1|rf|RF~169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~169feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~169feeder_combout\);

-- Location: LCCOMB_X30_Y32_N4
\core1|rf|RF~3449\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3449_combout\ = (!\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3396_combout\ & (\core1|rf_wen~combout\ & !\core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3396_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3449_combout\);

-- Location: FF_X33_Y33_N23
\core1|rf|RF~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~169feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~169_q\);

-- Location: LCCOMB_X27_Y35_N14
\core1|rf|RF~3457\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3457_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3402_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3402_combout\,
	combout => \core1|rf|RF~3457_combout\);

-- Location: FF_X34_Y31_N5
\core1|rf|RF~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~425_q\);

-- Location: LCCOMB_X34_Y34_N12
\core1|rf|RF~297feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~297feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~297feeder_combout\);

-- Location: LCCOMB_X30_Y32_N0
\core1|rf|RF~3444\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3444_combout\ = (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & (\core1|rf|RF~3398_combout\ & !\core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf_wen~combout\,
	datac => \core1|rf|RF~3398_combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3444_combout\);

-- Location: FF_X34_Y34_N13
\core1|rf|RF~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~297feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~297_q\);

-- Location: LCCOMB_X27_Y35_N22
\core1|rf|RF~3452\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3452_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3400_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3400_combout\,
	combout => \core1|rf|RF~3452_combout\);

-- Location: FF_X34_Y34_N23
\core1|rf|RF~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~41_q\);

-- Location: LCCOMB_X34_Y34_N22
\core1|rf|RF~2452\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2452_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~297_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~41_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~297_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~41_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2452_combout\);

-- Location: LCCOMB_X34_Y31_N4
\core1|rf|RF~2453\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2453_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2452_combout\ & ((\core1|rf|RF~425_q\))) # (!\core1|rf|RF~2452_combout\ & (\core1|rf|RF~169_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~169_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~425_q\,
	datad => \core1|rf|RF~2452_combout\,
	combout => \core1|rf|RF~2453_combout\);

-- Location: LCCOMB_X33_Y27_N28
\core1|rf|RF~265feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~265feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~265feeder_combout\);

-- Location: LCCOMB_X30_Y34_N24
\core1|rf|RF~3446\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3446_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3412_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3412_combout\,
	combout => \core1|rf|RF~3446_combout\);

-- Location: FF_X33_Y27_N29
\core1|rf|RF~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~265feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~265_q\);

-- Location: LCCOMB_X30_Y34_N10
\core1|rf|RF~3458\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3458_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3418_combout\,
	combout => \core1|rf|RF~3458_combout\);

-- Location: FF_X34_Y29_N27
\core1|rf|RF~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~393_q\);

-- Location: LCCOMB_X33_Y30_N0
\core1|rf|RF~137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~137feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~137feeder_combout\);

-- Location: LCCOMB_X29_Y35_N14
\core1|rf|RF~3450\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3450_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3414_combout\,
	combout => \core1|rf|RF~3450_combout\);

-- Location: FF_X33_Y30_N1
\core1|rf|RF~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~137feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~137_q\);

-- Location: LCCOMB_X30_Y34_N4
\core1|rf|RF~3454\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3454_combout\ = (!\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3416_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3416_combout\,
	combout => \core1|rf|RF~3454_combout\);

-- Location: FF_X33_Y30_N15
\core1|rf|RF~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~9_q\);

-- Location: LCCOMB_X33_Y30_N14
\core1|rf|RF~2454\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2454_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~137_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~9_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~137_q\,
	datac => \core1|rf|RF~9_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2454_combout\);

-- Location: LCCOMB_X34_Y29_N26
\core1|rf|RF~2455\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2455_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2454_combout\ & ((\core1|rf|RF~393_q\))) # (!\core1|rf|RF~2454_combout\ & (\core1|rf|RF~265_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~265_q\,
	datac => \core1|rf|RF~393_q\,
	datad => \core1|rf|RF~2454_combout\,
	combout => \core1|rf|RF~2455_combout\);

-- Location: LCCOMB_X30_Y31_N28
\core1|rf|RF~2456\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2456_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2453_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2453_combout\,
	datad => \core1|rf|RF~2455_combout\,
	combout => \core1|rf|RF~2456_combout\);

-- Location: LCCOMB_X30_Y31_N12
\core1|rf|RF~2459\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2459_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2456_combout\ & (\core1|rf|RF~2458_combout\)) # (!\core1|rf|RF~2456_combout\ & ((\core1|rf|RF~2451_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2458_combout\,
	datab => \core1|rf|RF~2451_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2456_combout\,
	combout => \core1|rf|RF~2459_combout\);

-- Location: LCCOMB_X29_Y30_N8
\core1|rf|RF~1449feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1449feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1449feeder_combout\);

-- Location: LCCOMB_X27_Y35_N24
\core1|rf|RF~3403\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3403_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3402_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3402_combout\,
	combout => \core1|rf|RF~3403_combout\);

-- Location: FF_X29_Y30_N9
\core1|rf|RF~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1449feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1449_q\);

-- Location: LCCOMB_X26_Y32_N8
\core1|rf|RF~3427\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3427_combout\ = (\core1|rf|RF~3426_combout\ & (!\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf_wen~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3426_combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf_wen~combout\,
	combout => \core1|rf|RF~3427_combout\);

-- Location: FF_X29_Y30_N31
\core1|rf|RF~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1513_q\);

-- Location: LCCOMB_X30_Y30_N0
\core1|rf|RF~1481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1481feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1481feeder_combout\);

-- Location: LCCOMB_X29_Y35_N16
\core1|rf|RF~3411\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3411_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3410_combout\,
	combout => \core1|rf|RF~3411_combout\);

-- Location: FF_X30_Y30_N1
\core1|rf|RF~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1481feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1481_q\);

-- Location: LCCOMB_X30_Y34_N0
\core1|rf|RF~3419\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3419_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3418_combout\,
	combout => \core1|rf|RF~3419_combout\);

-- Location: FF_X30_Y30_N7
\core1|rf|RF~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1417_q\);

-- Location: LCCOMB_X30_Y30_N6
\core1|rf|RF~2447\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2447_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1481_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1417_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1481_q\,
	datac => \core1|rf|RF~1417_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2447_combout\);

-- Location: LCCOMB_X29_Y30_N30
\core1|rf|RF~2448\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2448_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2447_combout\ & ((\core1|rf|RF~1513_q\))) # (!\core1|rf|RF~2447_combout\ & (\core1|rf|RF~1449_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1449_q\,
	datac => \core1|rf|RF~1513_q\,
	datad => \core1|rf|RF~2447_combout\,
	combout => \core1|rf|RF~2448_combout\);

-- Location: LCCOMB_X30_Y36_N4
\core1|rf|RF~1385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1385feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1385feeder_combout\);

-- Location: LCCOMB_X26_Y32_N24
\core1|rf|RF~3423\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3423_combout\ = (\core1|rf|RF~3422_combout\ & (!\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf_wen~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3422_combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf_wen~combout\,
	combout => \core1|rf|RF~3423_combout\);

-- Location: FF_X30_Y36_N5
\core1|rf|RF~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1385feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1385_q\);

-- Location: LCCOMB_X30_Y32_N8
\core1|rf|RF~3405\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3405_combout\ = (!\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3404_combout\ & (\core1|rf_wen~combout\ & \core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3404_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3405_combout\);

-- Location: FF_X28_Y30_N15
\core1|rf|RF~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1353_q\);

-- Location: LCCOMB_X28_Y34_N0
\core1|rf|RF~1321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1321feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1321feeder_combout\);

-- Location: LCCOMB_X30_Y32_N16
\core1|rf|RF~3399\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3399_combout\ = (!\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3398_combout\ & (\core1|rf_wen~combout\ & \core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3398_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3399_combout\);

-- Location: FF_X28_Y34_N1
\core1|rf|RF~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1321feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1321_q\);

-- Location: LCCOMB_X30_Y34_N16
\core1|rf|RF~3413\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3413_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3412_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3412_combout\,
	combout => \core1|rf|RF~3413_combout\);

-- Location: FF_X28_Y30_N17
\core1|rf|RF~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1289_q\);

-- Location: LCCOMB_X28_Y30_N16
\core1|rf|RF~2440\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2440_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1321_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1289_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1321_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1289_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2440_combout\);

-- Location: LCCOMB_X28_Y30_N14
\core1|rf|RF~2441\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2441_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2440_combout\ & (\core1|rf|RF~1385_q\)) # (!\core1|rf|RF~2440_combout\ & ((\core1|rf|RF~1353_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1385_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1353_q\,
	datad => \core1|rf|RF~2440_combout\,
	combout => \core1|rf|RF~2441_combout\);

-- Location: LCCOMB_X21_Y35_N0
\core1|rf|RF~1097feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1097feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1097feeder_combout\);

-- Location: LCCOMB_X27_Y35_N12
\core1|rf|RF~3409\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3409_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3408_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3408_combout\,
	combout => \core1|rf|RF~3409_combout\);

-- Location: FF_X21_Y35_N1
\core1|rf|RF~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1097feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1097_q\);

-- Location: LCCOMB_X26_Y32_N28
\core1|rf|RF~3425\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3425_combout\ = (\core1|rf_wen~combout\ & (!\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf|RF~3424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3424_combout\,
	combout => \core1|rf|RF~3425_combout\);

-- Location: FF_X21_Y32_N9
\core1|rf|RF~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1129_q\);

-- Location: LCCOMB_X21_Y32_N26
\core1|rf|RF~1065feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1065feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1065feeder_combout\);

-- Location: LCCOMB_X27_Y35_N2
\core1|rf|RF~3401\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3401_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3400_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3400_combout\,
	combout => \core1|rf|RF~3401_combout\);

-- Location: FF_X21_Y32_N27
\core1|rf|RF~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1065feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1065_q\);

-- Location: LCCOMB_X30_Y34_N20
\core1|rf|RF~3417\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3417_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3416_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3416_combout\,
	combout => \core1|rf|RF~3417_combout\);

-- Location: FF_X21_Y35_N23
\core1|rf|RF~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1033_q\);

-- Location: LCCOMB_X21_Y35_N22
\core1|rf|RF~2444\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2444_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1065_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1033_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1065_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1033_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2444_combout\);

-- Location: LCCOMB_X21_Y32_N8
\core1|rf|RF~2445\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2445_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2444_combout\ & ((\core1|rf|RF~1129_q\))) # (!\core1|rf|RF~2444_combout\ & (\core1|rf|RF~1097_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1097_q\,
	datac => \core1|rf|RF~1129_q\,
	datad => \core1|rf|RF~2444_combout\,
	combout => \core1|rf|RF~2445_combout\);

-- Location: LCCOMB_X27_Y34_N12
\core1|rf|RF~1193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1193feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1193feeder_combout\);

-- Location: LCCOMB_X30_Y32_N6
\core1|rf|RF~3397\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3397_combout\ = (!\core1|rd_addr_2_r\(4) & (\core1|rf|RF~3396_combout\ & (\core1|rf_wen~combout\ & \core1|rd_addr_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(4),
	datab => \core1|rf|RF~3396_combout\,
	datac => \core1|rf_wen~combout\,
	datad => \core1|rd_addr_2_r\(5),
	combout => \core1|rf|RF~3397_combout\);

-- Location: FF_X27_Y34_N13
\core1|rf|RF~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1193feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1193_q\);

-- Location: LCCOMB_X26_Y35_N8
\core1|rf|RF~3421\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3421_combout\ = (\core1|rf_wen~combout\ & (!\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf|RF~3420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3420_combout\,
	combout => \core1|rf|RF~3421_combout\);

-- Location: FF_X27_Y34_N15
\core1|rf|RF~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1257_q\);

-- Location: LCCOMB_X18_Y30_N12
\core1|rf|RF~1225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1225feeder_combout\ = \core1|rf_wd[9]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[9]~59_combout\,
	combout => \core1|rf|RF~1225feeder_combout\);

-- Location: LCCOMB_X26_Y35_N2
\core1|rf|RF~3407\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3407_combout\ = (\core1|rf_wen~combout\ & (!\core1|rd_addr_2_r\(4) & (\core1|rd_addr_2_r\(5) & \core1|rf|RF~3406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wen~combout\,
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rd_addr_2_r\(5),
	datad => \core1|rf|RF~3406_combout\,
	combout => \core1|rf|RF~3407_combout\);

-- Location: FF_X18_Y30_N13
\core1|rf|RF~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1225feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1225_q\);

-- Location: LCCOMB_X29_Y35_N26
\core1|rf|RF~3415\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3415_combout\ = (\core1|rd_addr_2_r\(5) & (!\core1|rd_addr_2_r\(4) & (\core1|rf_wen~combout\ & \core1|rf|RF~3414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr_2_r\(5),
	datab => \core1|rd_addr_2_r\(4),
	datac => \core1|rf_wen~combout\,
	datad => \core1|rf|RF~3414_combout\,
	combout => \core1|rf|RF~3415_combout\);

-- Location: FF_X18_Y30_N23
\core1|rf|RF~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1161_q\);

-- Location: LCCOMB_X18_Y30_N22
\core1|rf|RF~2442\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2442_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1225_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1161_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1225_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1161_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2442_combout\);

-- Location: LCCOMB_X27_Y34_N14
\core1|rf|RF~2443\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2443_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2442_combout\ & ((\core1|rf|RF~1257_q\))) # (!\core1|rf|RF~2442_combout\ & (\core1|rf|RF~1193_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1193_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1257_q\,
	datad => \core1|rf|RF~2442_combout\,
	combout => \core1|rf|RF~2443_combout\);

-- Location: LCCOMB_X28_Y30_N6
\core1|rf|RF~2446\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2446_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2443_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2445_combout\,
	datad => \core1|rf|RF~2443_combout\,
	combout => \core1|rf|RF~2446_combout\);

-- Location: LCCOMB_X28_Y30_N0
\core1|rf|RF~2449\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2449_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2446_combout\ & (\core1|rf|RF~2448_combout\)) # (!\core1|rf|RF~2446_combout\ & ((\core1|rf|RF~2441_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2448_combout\,
	datab => \core1|rf|RF~2441_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2446_combout\,
	combout => \core1|rf|RF~2449_combout\);

-- Location: LCCOMB_X25_Y31_N2
\core1|rf|RF~2460\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2460_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~2449_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2459_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2459_combout\,
	datad => \core1|rf|RF~2449_combout\,
	combout => \core1|rf|RF~2460_combout\);

-- Location: LCCOMB_X25_Y31_N30
\core1|rf|RF~2471\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2471_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2460_combout\ & (\core1|rf|RF~2470_combout\)) # (!\core1|rf|RF~2460_combout\ & ((\core1|rf|RF~2439_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2470_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2439_combout\,
	datad => \core1|rf|RF~2460_combout\,
	combout => \core1|rf|RF~2471_combout\);

-- Location: LCCOMB_X14_Y38_N10
\core1|rd_val_or_zero[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[9]~9_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2471_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2471_combout\,
	combout => \core1|rd_val_or_zero[9]~9_combout\);

-- Location: FF_X14_Y38_N11
\core1|rd_val_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[9]~9_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(9));

-- Location: LCCOMB_X25_Y38_N4
\core1|rf|RF_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\ = \core1|instruction_1_r~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~10_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X25_Y38_N5
\core1|rf|RF_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[12]~feeder_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(12));

-- Location: LCCOMB_X23_Y35_N12
\core1|rf|RF_rtl_0_bypass[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[10]~feeder_combout\ = \core1|instruction_1_r~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~9_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X23_Y35_N13
\core1|rf|RF_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[10]~feeder_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(10));

-- Location: FF_X22_Y32_N23
\core1|rf|RF_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr_2_r\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(11));

-- Location: LCCOMB_X22_Y32_N12
\core1|rf|RF_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\ = \core1|rd_addr_2_r\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rd_addr_2_r\(4),
	combout => \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X22_Y32_N13
\core1|rf|RF_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(9));

-- Location: LCCOMB_X22_Y32_N22
\core1|rf|RF~2050\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2050_combout\ = (\core1|rf|RF_rtl_0_bypass\(12) & (\core1|rf|RF_rtl_0_bypass\(11) & (\core1|rf|RF_rtl_0_bypass\(10) $ (!\core1|rf|RF_rtl_0_bypass\(9))))) # (!\core1|rf|RF_rtl_0_bypass\(12) & (!\core1|rf|RF_rtl_0_bypass\(11) & 
-- (\core1|rf|RF_rtl_0_bypass\(10) $ (!\core1|rf|RF_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(12),
	datab => \core1|rf|RF_rtl_0_bypass\(10),
	datac => \core1|rf|RF_rtl_0_bypass\(11),
	datad => \core1|rf|RF_rtl_0_bypass\(9),
	combout => \core1|rf|RF~2050_combout\);

-- Location: LCCOMB_X22_Y32_N30
\core1|rf|RF_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[1]~feeder_combout\ = \core1|rd_addr_2_r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rd_addr_2_r\(0),
	combout => \core1|rf|RF_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X22_Y32_N31
\core1|rf|RF_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(1));

-- Location: LCCOMB_X23_Y38_N16
\core1|instruction_1_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~5_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(15),
	combout => \core1|instruction_1_r~5_combout\);

-- Location: LCCOMB_X22_Y32_N8
\core1|rf|RF_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\ = \core1|instruction_1_r~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|instruction_1_r~5_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X22_Y32_N9
\core1|rf|RF_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[2]~feeder_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(2));

-- Location: FF_X22_Y32_N19
\core1|rf|RF_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~6_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(4));

-- Location: LCCOMB_X22_Y32_N20
\core1|rf|RF_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\ = \core1|rd_addr_2_r\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rd_addr_2_r\(1),
	combout => \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X22_Y32_N21
\core1|rf|RF_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(3));

-- Location: LCCOMB_X22_Y32_N18
\core1|rf|RF~2048\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2048_combout\ = (\core1|rf|RF_rtl_0_bypass\(1) & (\core1|rf|RF_rtl_0_bypass\(2) & (\core1|rf|RF_rtl_0_bypass\(4) $ (!\core1|rf|RF_rtl_0_bypass\(3))))) # (!\core1|rf|RF_rtl_0_bypass\(1) & (!\core1|rf|RF_rtl_0_bypass\(2) & 
-- (\core1|rf|RF_rtl_0_bypass\(4) $ (!\core1|rf|RF_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(1),
	datab => \core1|rf|RF_rtl_0_bypass\(2),
	datac => \core1|rf|RF_rtl_0_bypass\(4),
	datad => \core1|rf|RF_rtl_0_bypass\(3),
	combout => \core1|rf|RF~2048_combout\);

-- Location: FF_X22_Y32_N3
\core1|rf|RF_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wen~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(0));

-- Location: LCCOMB_X23_Y35_N10
\core1|rf|RF_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\ = \core1|instruction_1_r~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_1_r~7_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X23_Y35_N11
\core1|rf|RF_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[6]~feeder_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(6));

-- Location: FF_X23_Y35_N19
\core1|rf|RF_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr_2_r\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(7));

-- Location: FF_X23_Y35_N25
\core1|rf|RF_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~8_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(8));

-- Location: FF_X23_Y35_N9
\core1|rf|RF_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr_2_r\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(5));

-- Location: LCCOMB_X23_Y35_N24
\core1|rf|RF~2049\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2049_combout\ = (\core1|rf|RF_rtl_0_bypass\(6) & (\core1|rf|RF_rtl_0_bypass\(5) & (\core1|rf|RF_rtl_0_bypass\(7) $ (!\core1|rf|RF_rtl_0_bypass\(8))))) # (!\core1|rf|RF_rtl_0_bypass\(6) & (!\core1|rf|RF_rtl_0_bypass\(5) & 
-- (\core1|rf|RF_rtl_0_bypass\(7) $ (!\core1|rf|RF_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(6),
	datab => \core1|rf|RF_rtl_0_bypass\(7),
	datac => \core1|rf|RF_rtl_0_bypass\(8),
	datad => \core1|rf|RF_rtl_0_bypass\(5),
	combout => \core1|rf|RF~2049_combout\);

-- Location: LCCOMB_X22_Y32_N2
\core1|rf|RF~2051\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2051_combout\ = (\core1|rf|RF~2050_combout\ & (\core1|rf|RF~2048_combout\ & (\core1|rf|RF_rtl_0_bypass\(0) & \core1|rf|RF~2049_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2050_combout\,
	datab => \core1|rf|RF~2048_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(0),
	datad => \core1|rf|RF~2049_combout\,
	combout => \core1|rf|RF~2051_combout\);

-- Location: LCCOMB_X25_Y34_N24
\~QUARTUS_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOIBUF_X0_Y32_N1
\from_mem_flat_i[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(3),
	o => \from_mem_flat_i[3]~input_o\);

-- Location: FF_X15_Y34_N23
\core1|rf|RF_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(14));

-- Location: FF_X23_Y38_N17
\core1|instruction_1_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~5_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(0));

-- Location: LCCOMB_X21_Y38_N30
\core1|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~0_combout\ = (!\core1|instruction_1_r.rs_imm\(3) & (!\core1|instruction_1_r.rs_imm\(0) & (!\core1|instruction_1_r.rs_imm\(1) & !\core1|instruction_1_r.rs_imm\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|instruction_1_r.rs_imm\(0),
	datac => \core1|instruction_1_r.rs_imm\(1),
	datad => \core1|instruction_1_r.rs_imm\(2),
	combout => \core1|always2~0_combout\);

-- Location: LCCOMB_X21_Y38_N0
\core1|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~1_combout\ = (!\core1|instruction_1_r.rs_imm\(4) & (\core1|always2~0_combout\ & !\core1|instruction_1_r.rs_imm\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(4),
	datac => \core1|always2~0_combout\,
	datad => \core1|instruction_1_r.rs_imm\(5),
	combout => \core1|always2~1_combout\);

-- Location: IOIBUF_X20_Y43_N22
\from_mem_flat_i[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(4),
	o => \from_mem_flat_i[4]~input_o\);

-- Location: FF_X21_Y33_N25
\core1|rf|RF~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[2]~45_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2018_q\);

-- Location: FF_X27_Y36_N15
\core1|rf|RF~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1986_q\);

-- Location: LCCOMB_X29_Y34_N28
\core1|rf|RF~1954feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1954feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1954feeder_combout\);

-- Location: FF_X29_Y34_N29
\core1|rf|RF~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1954feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1954_q\);

-- Location: FF_X28_Y31_N21
\core1|rf|RF~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1922_q\);

-- Location: LCCOMB_X28_Y31_N20
\core1|rf|RF~2174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2174_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1954_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1922_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1954_q\,
	datac => \core1|rf|RF~1922_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2174_combout\);

-- Location: LCCOMB_X27_Y36_N14
\core1|rf|RF~2175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2175_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2174_combout\ & (\core1|rf|RF~2018_q\)) # (!\core1|rf|RF~2174_combout\ & ((\core1|rf|RF~1986_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2018_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1986_q\,
	datad => \core1|rf|RF~2174_combout\,
	combout => \core1|rf|RF~2175_combout\);

-- Location: LCCOMB_X21_Y33_N10
\core1|rf|RF~994feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~994feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~994feeder_combout\);

-- Location: FF_X21_Y33_N11
\core1|rf|RF~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~994feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~994_q\);

-- Location: FF_X20_Y29_N17
\core1|rf|RF~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~962_q\);

-- Location: LCCOMB_X27_Y29_N16
\core1|rf|RF~930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~930feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~930feeder_combout\);

-- Location: FF_X27_Y29_N17
\core1|rf|RF~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~930feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~930_q\);

-- Location: FF_X28_Y29_N29
\core1|rf|RF~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~898_q\);

-- Location: LCCOMB_X28_Y29_N28
\core1|rf|RF~2167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2167_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~930_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~898_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~930_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~898_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2167_combout\);

-- Location: LCCOMB_X20_Y29_N16
\core1|rf|RF~2168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2168_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2167_combout\ & (\core1|rf|RF~994_q\)) # (!\core1|rf|RF~2167_combout\ & ((\core1|rf|RF~962_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~994_q\,
	datac => \core1|rf|RF~962_q\,
	datad => \core1|rf|RF~2167_combout\,
	combout => \core1|rf|RF~2168_combout\);

-- Location: LCCOMB_X26_Y33_N8
\core1|rf|RF~1442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1442feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1442feeder_combout\);

-- Location: FF_X26_Y33_N9
\core1|rf|RF~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1442feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1442_q\);

-- Location: FF_X25_Y30_N27
\core1|rf|RF~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1506_q\);

-- Location: FF_X27_Y33_N29
\core1|rf|RF~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1410_q\);

-- Location: LCCOMB_X27_Y36_N28
\core1|rf|RF~1474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1474feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1474feeder_combout\);

-- Location: FF_X27_Y36_N29
\core1|rf|RF~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1474feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1474_q\);

-- Location: LCCOMB_X27_Y33_N28
\core1|rf|RF~2169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2169_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1474_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1410_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1410_q\,
	datad => \core1|rf|RF~1474_q\,
	combout => \core1|rf|RF~2169_combout\);

-- Location: LCCOMB_X25_Y30_N26
\core1|rf|RF~2170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2170_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2169_combout\ & ((\core1|rf|RF~1506_q\))) # (!\core1|rf|RF~2169_combout\ & (\core1|rf|RF~1442_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1442_q\,
	datac => \core1|rf|RF~1506_q\,
	datad => \core1|rf|RF~2169_combout\,
	combout => \core1|rf|RF~2170_combout\);

-- Location: FF_X27_Y33_N3
\core1|rf|RF~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~386_q\);

-- Location: LCCOMB_X20_Y29_N6
\core1|rf|RF~450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~450feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~450feeder_combout\);

-- Location: FF_X20_Y29_N7
\core1|rf|RF~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~450feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~450_q\);

-- Location: LCCOMB_X27_Y33_N2
\core1|rf|RF~2171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2171_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~450_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~386_q\,
	datad => \core1|rf|RF~450_q\,
	combout => \core1|rf|RF~2171_combout\);

-- Location: FF_X25_Y33_N11
\core1|rf|RF~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~482_q\);

-- Location: LCCOMB_X26_Y33_N26
\core1|rf|RF~418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~418feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~418feeder_combout\);

-- Location: FF_X26_Y33_N27
\core1|rf|RF~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~418feeder_combout\,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~418_q\);

-- Location: LCCOMB_X25_Y33_N10
\core1|rf|RF~2172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2172_combout\ = (\core1|rf|RF~2171_combout\ & (((\core1|rf|RF~482_q\)) # (!\core1|rd_addr[0]~2_combout\))) # (!\core1|rf|RF~2171_combout\ & (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2171_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~482_q\,
	datad => \core1|rf|RF~418_q\,
	combout => \core1|rf|RF~2172_combout\);

-- Location: LCCOMB_X28_Y33_N6
\core1|rf|RF~2173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2173_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~2170_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2170_combout\,
	datad => \core1|rf|RF~2172_combout\,
	combout => \core1|rf|RF~2173_combout\);

-- Location: LCCOMB_X28_Y33_N4
\core1|rf|RF~2176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2176_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2173_combout\ & (\core1|rf|RF~2175_combout\)) # (!\core1|rf|RF~2173_combout\ & ((\core1|rf|RF~2168_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2175_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2168_combout\,
	datad => \core1|rf|RF~2173_combout\,
	combout => \core1|rf|RF~2176_combout\);

-- Location: LCCOMB_X22_Y30_N26
\core1|rf|RF~1858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1858feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1858feeder_combout\);

-- Location: FF_X22_Y30_N27
\core1|rf|RF~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1858feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1858_q\);

-- Location: FF_X28_Y33_N13
\core1|rf|RF~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~834_q\);

-- Location: FF_X28_Y33_N3
\core1|rf|RF~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~322_q\);

-- Location: LCCOMB_X29_Y29_N8
\core1|rf|RF~1346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1346feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1346feeder_combout\);

-- Location: FF_X29_Y29_N9
\core1|rf|RF~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1346feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1346_q\);

-- Location: LCCOMB_X28_Y33_N2
\core1|rf|RF~2136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2136_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1346_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~322_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~322_q\,
	datad => \core1|rf|RF~1346_q\,
	combout => \core1|rf|RF~2136_combout\);

-- Location: LCCOMB_X28_Y33_N12
\core1|rf|RF~2137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2137_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2136_combout\ & (\core1|rf|RF~1858_q\)) # (!\core1|rf|RF~2136_combout\ & ((\core1|rf|RF~834_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1858_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~834_q\,
	datad => \core1|rf|RF~2136_combout\,
	combout => \core1|rf|RF~2137_combout\);

-- Location: FF_X29_Y36_N11
\core1|rf|RF~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~290_q\);

-- Location: LCCOMB_X29_Y36_N20
\core1|rf|RF~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~802feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~802feeder_combout\);

-- Location: FF_X29_Y36_N21
\core1|rf|RF~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~802feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~802_q\);

-- Location: LCCOMB_X29_Y36_N10
\core1|rf|RF~2138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2138_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~802_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~290_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~290_q\,
	datad => \core1|rf|RF~802_q\,
	combout => \core1|rf|RF~2138_combout\);

-- Location: LCCOMB_X25_Y37_N20
\core1|rf|RF~1314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1314feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1314feeder_combout\);

-- Location: FF_X25_Y37_N21
\core1|rf|RF~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1314feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1314_q\);

-- Location: FF_X25_Y37_N7
\core1|rf|RF~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1826_q\);

-- Location: LCCOMB_X25_Y37_N6
\core1|rf|RF~2139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2139_combout\ = (\core1|rf|RF~2138_combout\ & (((\core1|rf|RF~1826_q\) # (!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~2138_combout\ & (\core1|rf|RF~1314_q\ & ((\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2138_combout\,
	datab => \core1|rf|RF~1314_q\,
	datac => \core1|rf|RF~1826_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2139_combout\);

-- Location: FF_X30_Y33_N31
\core1|rf|RF~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~258_q\);

-- Location: LCCOMB_X29_Y33_N12
\core1|rf|RF~1282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1282feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1282feeder_combout\);

-- Location: FF_X29_Y33_N13
\core1|rf|RF~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1282feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1282_q\);

-- Location: LCCOMB_X30_Y33_N30
\core1|rf|RF~2140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2140_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1282_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~258_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~258_q\,
	datad => \core1|rf|RF~1282_q\,
	combout => \core1|rf|RF~2140_combout\);

-- Location: LCCOMB_X30_Y33_N0
\core1|rf|RF~770feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~770feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~770feeder_combout\);

-- Location: FF_X30_Y33_N1
\core1|rf|RF~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~770feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~770_q\);

-- Location: FF_X29_Y33_N7
\core1|rf|RF~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1794_q\);

-- Location: LCCOMB_X29_Y33_N6
\core1|rf|RF~2141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2141_combout\ = (\core1|rf|RF~2140_combout\ & (((\core1|rf|RF~1794_q\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2140_combout\ & (\core1|rf|RF~770_q\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2140_combout\,
	datab => \core1|rf|RF~770_q\,
	datac => \core1|rf|RF~1794_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2141_combout\);

-- Location: LCCOMB_X29_Y33_N8
\core1|rf|RF~2142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2142_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2139_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2139_combout\,
	datad => \core1|rf|RF~2141_combout\,
	combout => \core1|rf|RF~2142_combout\);

-- Location: LCCOMB_X20_Y33_N6
\core1|rf|RF~1890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1890feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1890feeder_combout\);

-- Location: FF_X20_Y33_N7
\core1|rf|RF~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1890feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1890_q\);

-- Location: FF_X23_Y37_N9
\core1|rf|RF~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1378_q\);

-- Location: FF_X25_Y33_N29
\core1|rf|RF~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~354_q\);

-- Location: LCCOMB_X23_Y33_N14
\core1|rf|RF~866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~866feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~866feeder_combout\);

-- Location: FF_X23_Y33_N15
\core1|rf|RF~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~866feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~866_q\);

-- Location: LCCOMB_X25_Y33_N28
\core1|rf|RF~2143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2143_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~866_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~354_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~354_q\,
	datad => \core1|rf|RF~866_q\,
	combout => \core1|rf|RF~2143_combout\);

-- Location: LCCOMB_X23_Y37_N8
\core1|rf|RF~2144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2144_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2143_combout\ & (\core1|rf|RF~1890_q\)) # (!\core1|rf|RF~2143_combout\ & ((\core1|rf|RF~1378_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1890_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1378_q\,
	datad => \core1|rf|RF~2143_combout\,
	combout => \core1|rf|RF~2144_combout\);

-- Location: LCCOMB_X28_Y33_N8
\core1|rf|RF~2145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2145_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2142_combout\ & ((\core1|rf|RF~2144_combout\))) # (!\core1|rf|RF~2142_combout\ & (\core1|rf|RF~2137_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2137_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2142_combout\,
	datad => \core1|rf|RF~2144_combout\,
	combout => \core1|rf|RF~2145_combout\);

-- Location: LCCOMB_X21_Y36_N14
\core1|rf|RF~1250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1250feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1250feeder_combout\);

-- Location: FF_X21_Y36_N15
\core1|rf|RF~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1250feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1250_q\);

-- Location: FF_X19_Y32_N1
\core1|rf|RF~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1218_q\);

-- Location: LCCOMB_X27_Y32_N6
\core1|rf|RF~1186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1186feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1186feeder_combout\);

-- Location: FF_X27_Y32_N7
\core1|rf|RF~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1186feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1186_q\);

-- Location: FF_X19_Y32_N19
\core1|rf|RF~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1154_q\);

-- Location: LCCOMB_X19_Y32_N18
\core1|rf|RF~2146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2146_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1186_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1154_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1186_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1154_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2146_combout\);

-- Location: LCCOMB_X19_Y32_N0
\core1|rf|RF~2147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2147_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2146_combout\ & (\core1|rf|RF~1250_q\)) # (!\core1|rf|RF~2146_combout\ & ((\core1|rf|RF~1218_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1250_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1218_q\,
	datad => \core1|rf|RF~2146_combout\,
	combout => \core1|rf|RF~2147_combout\);

-- Location: LCCOMB_X20_Y30_N0
\core1|rf|RF~1730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1730feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1730feeder_combout\);

-- Location: FF_X20_Y30_N1
\core1|rf|RF~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1730feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1730_q\);

-- Location: FF_X22_Y31_N7
\core1|rf|RF~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1666_q\);

-- Location: LCCOMB_X22_Y31_N6
\core1|rf|RF~2153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2153_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1730_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1666_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1730_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1666_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2153_combout\);

-- Location: LCCOMB_X25_Y34_N30
\core1|rf|RF~1698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1698feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1698feeder_combout\);

-- Location: FF_X25_Y34_N31
\core1|rf|RF~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1698feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1698_q\);

-- Location: FF_X19_Y33_N25
\core1|rf|RF~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1762_q\);

-- Location: LCCOMB_X19_Y33_N24
\core1|rf|RF~2154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2154_combout\ = (\core1|rf|RF~2153_combout\ & (((\core1|rf|RF~1762_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2153_combout\ & (\core1|rf|RF~1698_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2153_combout\,
	datab => \core1|rf|RF~1698_q\,
	datac => \core1|rf|RF~1762_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2154_combout\);

-- Location: LCCOMB_X25_Y34_N12
\core1|rf|RF~674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~674feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~674feeder_combout\);

-- Location: FF_X25_Y34_N13
\core1|rf|RF~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~674feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~674_q\);

-- Location: FF_X23_Y31_N5
\core1|rf|RF~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~738_q\);

-- Location: LCCOMB_X21_Y29_N26
\core1|rf|RF~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~706feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~706feeder_combout\);

-- Location: FF_X21_Y29_N27
\core1|rf|RF~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~706feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~706_q\);

-- Location: FF_X22_Y31_N25
\core1|rf|RF~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~642_q\);

-- Location: LCCOMB_X22_Y31_N24
\core1|rf|RF~2148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2148_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~706_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~642_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~706_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~642_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2148_combout\);

-- Location: LCCOMB_X23_Y31_N4
\core1|rf|RF~2149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2149_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2148_combout\ & ((\core1|rf|RF~738_q\))) # (!\core1|rf|RF~2148_combout\ & (\core1|rf|RF~674_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~674_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~738_q\,
	datad => \core1|rf|RF~2148_combout\,
	combout => \core1|rf|RF~2149_combout\);

-- Location: LCCOMB_X26_Y36_N4
\core1|rf|RF~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~194feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~194feeder_combout\);

-- Location: FF_X26_Y36_N5
\core1|rf|RF~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~194feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~194_q\);

-- Location: FF_X25_Y36_N31
\core1|rf|RF~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~226_q\);

-- Location: LCCOMB_X26_Y34_N24
\core1|rf|RF~162feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~162feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~162feeder_combout\);

-- Location: FF_X26_Y34_N25
\core1|rf|RF~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~162feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~162_q\);

-- Location: FF_X22_Y34_N9
\core1|rf|RF~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~130_q\);

-- Location: LCCOMB_X22_Y34_N8
\core1|rf|RF~2150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2150_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~162_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~130_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~162_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~130_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2150_combout\);

-- Location: LCCOMB_X25_Y36_N30
\core1|rf|RF~2151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2151_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2150_combout\ & ((\core1|rf|RF~226_q\))) # (!\core1|rf|RF~2150_combout\ & (\core1|rf|RF~194_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~194_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~226_q\,
	datad => \core1|rf|RF~2150_combout\,
	combout => \core1|rf|RF~2151_combout\);

-- Location: LCCOMB_X23_Y31_N14
\core1|rf|RF~2152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2152_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2149_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~2151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2149_combout\,
	datad => \core1|rf|RF~2151_combout\,
	combout => \core1|rf|RF~2152_combout\);

-- Location: LCCOMB_X28_Y33_N14
\core1|rf|RF~2155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2155_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2152_combout\ & ((\core1|rf|RF~2154_combout\))) # (!\core1|rf|RF~2152_combout\ & (\core1|rf|RF~2147_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2147_combout\,
	datab => \core1|rf|RF~2154_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2152_combout\,
	combout => \core1|rf|RF~2155_combout\);

-- Location: LCCOMB_X22_Y36_N20
\core1|rf|RF~1570feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1570feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1570feeder_combout\);

-- Location: FF_X22_Y36_N21
\core1|rf|RF~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1570feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1570_q\);

-- Location: LCCOMB_X27_Y37_N24
\core1|rf|RF~1602feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1602feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1602feeder_combout\);

-- Location: FF_X27_Y37_N25
\core1|rf|RF~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1602feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1602_q\);

-- Location: FF_X26_Y37_N21
\core1|rf|RF~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1538_q\);

-- Location: LCCOMB_X26_Y37_N20
\core1|rf|RF~2163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2163_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1602_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1538_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1602_q\,
	datac => \core1|rf|RF~1538_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2163_combout\);

-- Location: FF_X20_Y33_N25
\core1|rf|RF~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1634_q\);

-- Location: LCCOMB_X20_Y33_N24
\core1|rf|RF~2164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2164_combout\ = (\core1|rf|RF~2163_combout\ & (((\core1|rf|RF~1634_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2163_combout\ & (\core1|rf|RF~1570_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1570_q\,
	datab => \core1|rf|RF~2163_combout\,
	datac => \core1|rf|RF~1634_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2164_combout\);

-- Location: LCCOMB_X23_Y33_N4
\core1|rf|RF~610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~610feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~610feeder_combout\);

-- Location: FF_X23_Y33_N5
\core1|rf|RF~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~610feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~610_q\);

-- Location: FF_X23_Y36_N9
\core1|rf|RF~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~546_q\);

-- Location: LCCOMB_X25_Y32_N26
\core1|rf|RF~578feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~578feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~578feeder_combout\);

-- Location: FF_X25_Y32_N27
\core1|rf|RF~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~578feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~578_q\);

-- Location: FF_X23_Y32_N23
\core1|rf|RF~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~514_q\);

-- Location: LCCOMB_X23_Y32_N22
\core1|rf|RF~2156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2156_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~578_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~514_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~578_q\,
	datac => \core1|rf|RF~514_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2156_combout\);

-- Location: LCCOMB_X23_Y36_N8
\core1|rf|RF~2157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2157_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2156_combout\ & (\core1|rf|RF~610_q\)) # (!\core1|rf|RF~2156_combout\ & ((\core1|rf|RF~546_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~610_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~546_q\,
	datad => \core1|rf|RF~2156_combout\,
	combout => \core1|rf|RF~2157_combout\);

-- Location: LCCOMB_X21_Y35_N24
\core1|rf|RF~1090feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1090feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1090feeder_combout\);

-- Location: FF_X21_Y35_N25
\core1|rf|RF~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1090feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1090_q\);

-- Location: FF_X21_Y36_N17
\core1|rf|RF~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1122_q\);

-- Location: LCCOMB_X22_Y36_N28
\core1|rf|RF~1058feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1058feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~1058feeder_combout\);

-- Location: FF_X22_Y36_N29
\core1|rf|RF~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1058feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1058_q\);

-- Location: FF_X21_Y35_N3
\core1|rf|RF~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1026_q\);

-- Location: LCCOMB_X21_Y35_N2
\core1|rf|RF~2158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2158_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1058_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1026_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1058_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1026_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2158_combout\);

-- Location: LCCOMB_X21_Y36_N16
\core1|rf|RF~2159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2159_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2158_combout\ & ((\core1|rf|RF~1122_q\))) # (!\core1|rf|RF~2158_combout\ & (\core1|rf|RF~1090_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1090_q\,
	datac => \core1|rf|RF~1122_q\,
	datad => \core1|rf|RF~2158_combout\,
	combout => \core1|rf|RF~2159_combout\);

-- Location: LCCOMB_X25_Y32_N16
\core1|rf|RF~66feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~66feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~66feeder_combout\);

-- Location: FF_X25_Y32_N17
\core1|rf|RF~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~66feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~66_q\);

-- Location: FF_X25_Y36_N25
\core1|rf|RF~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~98_q\);

-- Location: LCCOMB_X23_Y36_N30
\core1|rf|RF~34feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~34feeder_combout\ = \core1|rf_wd[2]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[2]~45_combout\,
	combout => \core1|rf|RF~34feeder_combout\);

-- Location: FF_X23_Y36_N31
\core1|rf|RF~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~34feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~34_q\);

-- Location: FF_X23_Y32_N21
\core1|rf|RF~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2_q\);

-- Location: LCCOMB_X23_Y32_N20
\core1|rf|RF~2160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2160_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~34_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~34_q\,
	datac => \core1|rf|RF~2_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2160_combout\);

-- Location: LCCOMB_X25_Y36_N24
\core1|rf|RF~2161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2161_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2160_combout\ & ((\core1|rf|RF~98_q\))) # (!\core1|rf|RF~2160_combout\ & (\core1|rf|RF~66_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~66_q\,
	datac => \core1|rf|RF~98_q\,
	datad => \core1|rf|RF~2160_combout\,
	combout => \core1|rf|RF~2161_combout\);

-- Location: LCCOMB_X22_Y36_N14
\core1|rf|RF~2162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2162_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2159_combout\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((!\core1|rd_addr[4]~5_combout\ & \core1|rf|RF~2161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2159_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2161_combout\,
	combout => \core1|rf|RF~2162_combout\);

-- Location: LCCOMB_X23_Y36_N16
\core1|rf|RF~2165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2165_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2162_combout\ & (\core1|rf|RF~2164_combout\)) # (!\core1|rf|RF~2162_combout\ & ((\core1|rf|RF~2157_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2164_combout\,
	datac => \core1|rf|RF~2157_combout\,
	datad => \core1|rf|RF~2162_combout\,
	combout => \core1|rf|RF~2165_combout\);

-- Location: LCCOMB_X28_Y33_N24
\core1|rf|RF~2166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2166_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2155_combout\)) # (!\core1|rd_addr[2]~0_combout\ & 
-- ((\core1|rf|RF~2165_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2155_combout\,
	datad => \core1|rf|RF~2165_combout\,
	combout => \core1|rf|RF~2166_combout\);

-- Location: LCCOMB_X28_Y33_N22
\core1|rf|RF~2177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2177_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2166_combout\ & (\core1|rf|RF~2176_combout\)) # (!\core1|rf|RF~2166_combout\ & ((\core1|rf|RF~2145_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2176_combout\,
	datac => \core1|rf|RF~2145_combout\,
	datad => \core1|rf|RF~2166_combout\,
	combout => \core1|rf|RF~2177_combout\);

-- Location: LCCOMB_X14_Y37_N22
\core1|rd_val_or_zero[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[2]~2_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2177_combout\,
	combout => \core1|rd_val_or_zero[2]~2_combout\);

-- Location: FF_X14_Y37_N23
\core1|rd_val_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[2]~2_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(2));

-- Location: IOIBUF_X22_Y0_N15
\from_mem_flat_i[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(5),
	o => \from_mem_flat_i[5]~input_o\);

-- Location: LCCOMB_X23_Y28_N20
\core1|rf|RF~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~739feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~739feeder_combout\);

-- Location: FF_X23_Y28_N21
\core1|rf|RF~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~739feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~739_q\);

-- Location: FF_X23_Y33_N19
\core1|rf|RF~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~611_q\);

-- Location: LCCOMB_X23_Y33_N18
\core1|rf|RF~2185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2185_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~739_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~611_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~739_q\,
	datac => \core1|rf|RF~611_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2185_combout\);

-- Location: FF_X22_Y33_N31
\core1|rf|RF~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~867_q\);

-- Location: LCCOMB_X21_Y33_N6
\core1|rf|RF~995feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~995feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~995feeder_combout\);

-- Location: FF_X21_Y33_N7
\core1|rf|RF~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~995feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~995_q\);

-- Location: LCCOMB_X22_Y33_N30
\core1|rf|RF~2186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2186_combout\ = (\core1|rf|RF~2185_combout\ & (((\core1|rf|RF~995_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2185_combout\ & (\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~867_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2185_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~867_q\,
	datad => \core1|rf|RF~995_q\,
	combout => \core1|rf|RF~2186_combout\);

-- Location: LCCOMB_X20_Y29_N4
\core1|rf|RF~963feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~963feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~963feeder_combout\);

-- Location: FF_X20_Y29_N5
\core1|rf|RF~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~963feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~963_q\);

-- Location: FF_X21_Y29_N25
\core1|rf|RF~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~707_q\);

-- Location: LCCOMB_X20_Y26_N8
\core1|rf|RF~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~835feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~835feeder_combout\);

-- Location: FF_X20_Y26_N9
\core1|rf|RF~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~835feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~835_q\);

-- Location: FF_X19_Y29_N21
\core1|rf|RF~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~579_q\);

-- Location: LCCOMB_X19_Y29_N20
\core1|rf|RF~2178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2178_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~835_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~579_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~835_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~579_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2178_combout\);

-- Location: LCCOMB_X21_Y29_N24
\core1|rf|RF~2179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2179_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2178_combout\ & (\core1|rf|RF~963_q\)) # (!\core1|rf|RF~2178_combout\ & ((\core1|rf|RF~707_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~963_q\,
	datac => \core1|rf|RF~707_q\,
	datad => \core1|rf|RF~2178_combout\,
	combout => \core1|rf|RF~2179_combout\);

-- Location: LCCOMB_X25_Y27_N4
\core1|rf|RF~675feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~675feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~675feeder_combout\);

-- Location: FF_X25_Y27_N5
\core1|rf|RF~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~675feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~675_q\);

-- Location: FF_X26_Y27_N7
\core1|rf|RF~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~547_q\);

-- Location: LCCOMB_X26_Y27_N6
\core1|rf|RF~2180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2180_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~675_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~547_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~675_q\,
	datac => \core1|rf|RF~547_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2180_combout\);

-- Location: FF_X26_Y31_N5
\core1|rf|RF~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~931_q\);

-- Location: LCCOMB_X26_Y27_N12
\core1|rf|RF~803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~803feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~803feeder_combout\);

-- Location: FF_X26_Y27_N13
\core1|rf|RF~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~803feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~803_q\);

-- Location: LCCOMB_X26_Y31_N4
\core1|rf|RF~2181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2181_combout\ = (\core1|rf|RF~2180_combout\ & (((\core1|rf|RF~931_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2180_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~803_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2180_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~931_q\,
	datad => \core1|rf|RF~803_q\,
	combout => \core1|rf|RF~2181_combout\);

-- Location: LCCOMB_X22_Y31_N28
\core1|rf|RF~643feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~643feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~643feeder_combout\);

-- Location: FF_X22_Y31_N29
\core1|rf|RF~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~643feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~643_q\);

-- Location: FF_X28_Y31_N19
\core1|rf|RF~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~899_q\);

-- Location: FF_X23_Y32_N31
\core1|rf|RF~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~515_q\);

-- Location: LCCOMB_X30_Y33_N16
\core1|rf|RF~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~771feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~771feeder_combout\);

-- Location: FF_X30_Y33_N17
\core1|rf|RF~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~771feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~771_q\);

-- Location: LCCOMB_X23_Y32_N30
\core1|rf|RF~2182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2182_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~771_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~515_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~515_q\,
	datad => \core1|rf|RF~771_q\,
	combout => \core1|rf|RF~2182_combout\);

-- Location: LCCOMB_X28_Y31_N18
\core1|rf|RF~2183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2183_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2182_combout\ & ((\core1|rf|RF~899_q\))) # (!\core1|rf|RF~2182_combout\ & (\core1|rf|RF~643_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~643_q\,
	datac => \core1|rf|RF~899_q\,
	datad => \core1|rf|RF~2182_combout\,
	combout => \core1|rf|RF~2183_combout\);

-- Location: LCCOMB_X27_Y31_N0
\core1|rf|RF~2184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2184_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2181_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2181_combout\,
	datad => \core1|rf|RF~2183_combout\,
	combout => \core1|rf|RF~2184_combout\);

-- Location: LCCOMB_X26_Y37_N10
\core1|rf|RF~2187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2187_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2184_combout\ & (\core1|rf|RF~2186_combout\)) # (!\core1|rf|RF~2184_combout\ & ((\core1|rf|RF~2179_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2186_combout\,
	datab => \core1|rf|RF~2179_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2184_combout\,
	combout => \core1|rf|RF~2187_combout\);

-- Location: LCCOMB_X21_Y36_N30
\core1|rf|RF~1251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1251feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1251feeder_combout\);

-- Location: FF_X21_Y36_N31
\core1|rf|RF~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1251feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1251_q\);

-- Location: FF_X21_Y36_N13
\core1|rf|RF~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1123_q\);

-- Location: LCCOMB_X21_Y36_N12
\core1|rf|RF~2195\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2195_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1251_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1123_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1251_q\,
	datac => \core1|rf|RF~1123_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2195_combout\);

-- Location: LCCOMB_X20_Y34_N20
\core1|rf|RF~1379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1379feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1379feeder_combout\);

-- Location: FF_X20_Y34_N21
\core1|rf|RF~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1379feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1379_q\);

-- Location: FF_X20_Y34_N7
\core1|rf|RF~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1507_q\);

-- Location: LCCOMB_X20_Y34_N6
\core1|rf|RF~2196\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2196_combout\ = (\core1|rf|RF~2195_combout\ & (((\core1|rf|RF~1507_q\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2195_combout\ & (\core1|rf|RF~1379_q\ & ((\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2195_combout\,
	datab => \core1|rf|RF~1379_q\,
	datac => \core1|rf|RF~1507_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2196_combout\);

-- Location: LCCOMB_X26_Y33_N0
\core1|rf|RF~1443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1443feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1443feeder_combout\);

-- Location: FF_X26_Y33_N1
\core1|rf|RF~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1443feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1443_q\);

-- Location: FF_X25_Y37_N5
\core1|rf|RF~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1315_q\);

-- Location: LCCOMB_X20_Y32_N8
\core1|rf|RF~1187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1187feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1187feeder_combout\);

-- Location: FF_X20_Y32_N9
\core1|rf|RF~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1187feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1187_q\);

-- Location: FF_X22_Y36_N27
\core1|rf|RF~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1059_q\);

-- Location: LCCOMB_X22_Y36_N26
\core1|rf|RF~2188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2188_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1187_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1059_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1187_q\,
	datac => \core1|rf|RF~1059_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2188_combout\);

-- Location: LCCOMB_X25_Y37_N4
\core1|rf|RF~2189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2189_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2188_combout\ & (\core1|rf|RF~1443_q\)) # (!\core1|rf|RF~2188_combout\ & ((\core1|rf|RF~1315_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1443_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1315_q\,
	datad => \core1|rf|RF~2188_combout\,
	combout => \core1|rf|RF~2189_combout\);

-- Location: LCCOMB_X19_Y32_N20
\core1|rf|RF~1219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1219feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1219feeder_combout\);

-- Location: FF_X19_Y32_N21
\core1|rf|RF~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1219feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1219_q\);

-- Location: FF_X21_Y25_N13
\core1|rf|RF~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1475_q\);

-- Location: LCCOMB_X25_Y30_N8
\core1|rf|RF~1347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1347feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1347feeder_combout\);

-- Location: FF_X25_Y30_N9
\core1|rf|RF~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1347feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1347_q\);

-- Location: FF_X21_Y28_N17
\core1|rf|RF~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1091_q\);

-- Location: LCCOMB_X21_Y28_N16
\core1|rf|RF~2190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2190_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1347_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1091_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1347_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1091_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2190_combout\);

-- Location: LCCOMB_X21_Y25_N12
\core1|rf|RF~2191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2191_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2190_combout\ & ((\core1|rf|RF~1475_q\))) # (!\core1|rf|RF~2190_combout\ & (\core1|rf|RF~1219_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1219_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1475_q\,
	datad => \core1|rf|RF~2190_combout\,
	combout => \core1|rf|RF~2191_combout\);

-- Location: LCCOMB_X22_Y34_N22
\core1|rf|RF~1155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1155feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1155feeder_combout\);

-- Location: FF_X22_Y34_N23
\core1|rf|RF~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1155feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1155_q\);

-- Location: LCCOMB_X30_Y25_N12
\core1|rf|RF~1411feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1411feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1411feeder_combout\);

-- Location: FF_X30_Y25_N13
\core1|rf|RF~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1411feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1411_q\);

-- Location: FF_X27_Y27_N25
\core1|rf|RF~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1027_q\);

-- Location: LCCOMB_X23_Y24_N16
\core1|rf|RF~1283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1283feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1283feeder_combout\);

-- Location: FF_X23_Y24_N17
\core1|rf|RF~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1283feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1283_q\);

-- Location: LCCOMB_X27_Y27_N24
\core1|rf|RF~2192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2192_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~1283_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1027_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1027_q\,
	datad => \core1|rf|RF~1283_q\,
	combout => \core1|rf|RF~2192_combout\);

-- Location: LCCOMB_X27_Y27_N30
\core1|rf|RF~2193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2193_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2192_combout\ & ((\core1|rf|RF~1411_q\))) # (!\core1|rf|RF~2192_combout\ & (\core1|rf|RF~1155_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1155_q\,
	datab => \core1|rf|RF~1411_q\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~2192_combout\,
	combout => \core1|rf|RF~2193_combout\);

-- Location: LCCOMB_X25_Y37_N10
\core1|rf|RF~2194\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2194_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2191_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2191_combout\,
	datad => \core1|rf|RF~2193_combout\,
	combout => \core1|rf|RF~2194_combout\);

-- Location: LCCOMB_X25_Y37_N12
\core1|rf|RF~2197\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2197_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2194_combout\ & (\core1|rf|RF~2196_combout\)) # (!\core1|rf|RF~2194_combout\ & ((\core1|rf|RF~2189_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2196_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2189_combout\,
	datad => \core1|rf|RF~2194_combout\,
	combout => \core1|rf|RF~2197_combout\);

-- Location: LCCOMB_X26_Y33_N6
\core1|rf|RF~419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~419feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~419feeder_combout\);

-- Location: FF_X26_Y33_N7
\core1|rf|RF~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~419feeder_combout\,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~419_q\);

-- Location: FF_X34_Y34_N9
\core1|rf|RF~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~291_q\);

-- Location: LCCOMB_X33_Y33_N4
\core1|rf|RF~163feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~163feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~163feeder_combout\);

-- Location: FF_X33_Y33_N5
\core1|rf|RF~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~163feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~163_q\);

-- Location: FF_X34_Y34_N7
\core1|rf|RF~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~35_q\);

-- Location: LCCOMB_X34_Y34_N6
\core1|rf|RF~2198\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2198_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~163_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~35_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~163_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~35_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2198_combout\);

-- Location: LCCOMB_X34_Y34_N8
\core1|rf|RF~2199\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2199_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2198_combout\ & (\core1|rf|RF~419_q\)) # (!\core1|rf|RF~2198_combout\ & ((\core1|rf|RF~291_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~419_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~291_q\,
	datad => \core1|rf|RF~2198_combout\,
	combout => \core1|rf|RF~2199_combout\);

-- Location: FF_X25_Y36_N29
\core1|rf|RF~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~99_q\);

-- Location: LCCOMB_X25_Y36_N2
\core1|rf|RF~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~227feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~227feeder_combout\);

-- Location: FF_X25_Y36_N3
\core1|rf|RF~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~227feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~227_q\);

-- Location: LCCOMB_X25_Y36_N28
\core1|rf|RF~2205\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2205_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~227_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~99_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~99_q\,
	datad => \core1|rf|RF~227_q\,
	combout => \core1|rf|RF~2205_combout\);

-- Location: LCCOMB_X25_Y33_N8
\core1|rf|RF~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~355feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~355feeder_combout\);

-- Location: FF_X25_Y33_N9
\core1|rf|RF~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~355feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~355_q\);

-- Location: FF_X25_Y33_N7
\core1|rf|RF~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~483_q\);

-- Location: LCCOMB_X25_Y33_N6
\core1|rf|RF~2206\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2206_combout\ = (\core1|rf|RF~2205_combout\ & (((\core1|rf|RF~483_q\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2205_combout\ & (\core1|rf|RF~355_q\ & ((\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2205_combout\,
	datab => \core1|rf|RF~355_q\,
	datac => \core1|rf|RF~483_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2206_combout\);

-- Location: LCCOMB_X22_Y34_N28
\core1|rf|RF~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~131feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~131feeder_combout\);

-- Location: FF_X22_Y34_N29
\core1|rf|RF~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~131feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~131_q\);

-- Location: FF_X28_Y37_N23
\core1|rf|RF~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~387_q\);

-- Location: LCCOMB_X33_Y31_N2
\core1|rf|RF~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~259feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~259feeder_combout\);

-- Location: FF_X33_Y31_N3
\core1|rf|RF~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~259feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~259_q\);

-- Location: FF_X28_Y37_N29
\core1|rf|RF~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~3_q\);

-- Location: LCCOMB_X28_Y37_N28
\core1|rf|RF~2202\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2202_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~259_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~259_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~3_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2202_combout\);

-- Location: LCCOMB_X28_Y37_N22
\core1|rf|RF~2203\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2203_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2202_combout\ & ((\core1|rf|RF~387_q\))) # (!\core1|rf|RF~2202_combout\ & (\core1|rf|RF~131_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~131_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~387_q\,
	datad => \core1|rf|RF~2202_combout\,
	combout => \core1|rf|RF~2203_combout\);

-- Location: LCCOMB_X32_Y33_N4
\core1|rf|RF~195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~195feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~195feeder_combout\);

-- Location: FF_X32_Y33_N5
\core1|rf|RF~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~195feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~195_q\);

-- Location: FF_X20_Y29_N11
\core1|rf|RF~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~451_q\);

-- Location: LCCOMB_X33_Y31_N0
\core1|rf|RF~323feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~323feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~323feeder_combout\);

-- Location: FF_X33_Y31_N1
\core1|rf|RF~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~323feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~323_q\);

-- Location: FF_X32_Y29_N9
\core1|rf|RF~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~67_q\);

-- Location: LCCOMB_X32_Y29_N8
\core1|rf|RF~2200\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2200_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~323_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~67_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~323_q\,
	datac => \core1|rf|RF~67_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2200_combout\);

-- Location: LCCOMB_X20_Y29_N10
\core1|rf|RF~2201\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2201_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2200_combout\ & ((\core1|rf|RF~451_q\))) # (!\core1|rf|RF~2200_combout\ & (\core1|rf|RF~195_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~195_q\,
	datac => \core1|rf|RF~451_q\,
	datad => \core1|rf|RF~2200_combout\,
	combout => \core1|rf|RF~2201_combout\);

-- Location: LCCOMB_X25_Y37_N2
\core1|rf|RF~2204\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2204_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2201_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~2203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2203_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2201_combout\,
	combout => \core1|rf|RF~2204_combout\);

-- Location: LCCOMB_X25_Y37_N0
\core1|rf|RF~2207\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2207_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2204_combout\ & ((\core1|rf|RF~2206_combout\))) # (!\core1|rf|RF~2204_combout\ & (\core1|rf|RF~2199_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2199_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2206_combout\,
	datad => \core1|rf|RF~2204_combout\,
	combout => \core1|rf|RF~2207_combout\);

-- Location: LCCOMB_X25_Y37_N22
\core1|rf|RF~2208\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2208_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2197_combout\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((!\core1|rd_addr[4]~5_combout\ & \core1|rf|RF~2207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2197_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2207_combout\,
	combout => \core1|rf|RF~2208_combout\);

-- Location: FF_X21_Y30_N7
\core1|rf|RF~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1603_q\);

-- Location: LCCOMB_X22_Y30_N24
\core1|rf|RF~1859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1859feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1859feeder_combout\);

-- Location: FF_X22_Y30_N25
\core1|rf|RF~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1859feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1859_q\);

-- Location: LCCOMB_X21_Y30_N6
\core1|rf|RF~2209\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2209_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~1859_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1603_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1603_q\,
	datad => \core1|rf|RF~1859_q\,
	combout => \core1|rf|RF~2209_combout\);

-- Location: LCCOMB_X21_Y25_N10
\core1|rf|RF~1987feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1987feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1987feeder_combout\);

-- Location: FF_X21_Y25_N11
\core1|rf|RF~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1987feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1987_q\);

-- Location: FF_X20_Y30_N19
\core1|rf|RF~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1731_q\);

-- Location: LCCOMB_X20_Y30_N18
\core1|rf|RF~2210\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2210_combout\ = (\core1|rf|RF~2209_combout\ & ((\core1|rf|RF~1987_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2209_combout\ & (((\core1|rf|RF~1731_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2209_combout\,
	datab => \core1|rf|RF~1987_q\,
	datac => \core1|rf|RF~1731_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2210_combout\);

-- Location: FF_X21_Y33_N17
\core1|rf|RF~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[3]~47_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2019_q\);

-- Location: FF_X20_Y33_N9
\core1|rf|RF~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1891_q\);

-- Location: LCCOMB_X19_Y33_N30
\core1|rf|RF~1763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1763feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1763feeder_combout\);

-- Location: FF_X19_Y33_N31
\core1|rf|RF~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1763feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1763_q\);

-- Location: FF_X20_Y33_N19
\core1|rf|RF~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1635_q\);

-- Location: LCCOMB_X20_Y33_N18
\core1|rf|RF~2216\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2216_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1763_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1763_q\,
	datac => \core1|rf|RF~1635_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2216_combout\);

-- Location: LCCOMB_X20_Y33_N8
\core1|rf|RF~2217\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2217_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2216_combout\ & (\core1|rf|RF~2019_q\)) # (!\core1|rf|RF~2216_combout\ & ((\core1|rf|RF~1891_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2019_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1891_q\,
	datad => \core1|rf|RF~2216_combout\,
	combout => \core1|rf|RF~2217_combout\);

-- Location: LCCOMB_X21_Y31_N20
\core1|rf|RF~1827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1827feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1827feeder_combout\);

-- Location: FF_X21_Y31_N21
\core1|rf|RF~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1827feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1827_q\);

-- Location: FF_X26_Y31_N7
\core1|rf|RF~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1955_q\);

-- Location: LCCOMB_X21_Y27_N30
\core1|rf|RF~1699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1699feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1699feeder_combout\);

-- Location: FF_X21_Y27_N31
\core1|rf|RF~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1699feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1699_q\);

-- Location: FF_X22_Y27_N23
\core1|rf|RF~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1571_q\);

-- Location: LCCOMB_X22_Y27_N22
\core1|rf|RF~2211\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2211_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1699_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1571_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1699_q\,
	datac => \core1|rf|RF~1571_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2211_combout\);

-- Location: LCCOMB_X26_Y31_N6
\core1|rf|RF~2212\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2212_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2211_combout\ & ((\core1|rf|RF~1955_q\))) # (!\core1|rf|RF~2211_combout\ & (\core1|rf|RF~1827_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1827_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1955_q\,
	datad => \core1|rf|RF~2211_combout\,
	combout => \core1|rf|RF~2212_combout\);

-- Location: LCCOMB_X27_Y26_N24
\core1|rf|RF~1667feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1667feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1667feeder_combout\);

-- Location: FF_X27_Y26_N25
\core1|rf|RF~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1667feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1667_q\);

-- Location: FF_X26_Y26_N17
\core1|rf|RF~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1923_q\);

-- Location: LCCOMB_X21_Y31_N6
\core1|rf|RF~1795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1795feeder_combout\ = \core1|rf_wd[3]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[3]~47_combout\,
	combout => \core1|rf|RF~1795feeder_combout\);

-- Location: FF_X21_Y31_N7
\core1|rf|RF~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1795feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1795_q\);

-- Location: FF_X21_Y26_N7
\core1|rf|RF~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1539_q\);

-- Location: LCCOMB_X21_Y26_N6
\core1|rf|RF~2213\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2213_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1795_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1539_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1795_q\,
	datac => \core1|rf|RF~1539_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2213_combout\);

-- Location: LCCOMB_X26_Y26_N16
\core1|rf|RF~2214\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2214_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2213_combout\ & ((\core1|rf|RF~1923_q\))) # (!\core1|rf|RF~2213_combout\ & (\core1|rf|RF~1667_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1667_q\,
	datac => \core1|rf|RF~1923_q\,
	datad => \core1|rf|RF~2213_combout\,
	combout => \core1|rf|RF~2214_combout\);

-- Location: LCCOMB_X20_Y33_N10
\core1|rf|RF~2215\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2215_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2212_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2214_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2212_combout\,
	datad => \core1|rf|RF~2214_combout\,
	combout => \core1|rf|RF~2215_combout\);

-- Location: LCCOMB_X20_Y33_N16
\core1|rf|RF~2218\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2218_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2215_combout\ & ((\core1|rf|RF~2217_combout\))) # (!\core1|rf|RF~2215_combout\ & (\core1|rf|RF~2210_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2210_combout\,
	datac => \core1|rf|RF~2217_combout\,
	datad => \core1|rf|RF~2215_combout\,
	combout => \core1|rf|RF~2218_combout\);

-- Location: LCCOMB_X25_Y37_N16
\core1|rf|RF~2219\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2219_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2208_combout\ & ((\core1|rf|RF~2218_combout\))) # (!\core1|rf|RF~2208_combout\ & (\core1|rf|RF~2187_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2187_combout\,
	datac => \core1|rf|RF~2208_combout\,
	datad => \core1|rf|RF~2218_combout\,
	combout => \core1|rf|RF~2219_combout\);

-- Location: LCCOMB_X10_Y34_N20
\core1|rd_val_or_zero[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[3]~3_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2219_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2219_combout\,
	combout => \core1|rd_val_or_zero[3]~3_combout\);

-- Location: FF_X10_Y34_N21
\core1|rd_val_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[3]~3_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(3));

-- Location: FF_X19_Y34_N7
\core1|rf|RF_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[3]~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(16));

-- Location: IOIBUF_X18_Y43_N29
\from_mem_flat_i[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(6),
	o => \from_mem_flat_i[6]~input_o\);

-- Location: LCCOMB_X18_Y37_N4
\core1|alu_1|WideNor11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor11~1_combout\ = (\core1|instruction_2_r.opcode\(1) & \core1|instruction_2_r.opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|WideNor11~1_combout\);

-- Location: LCCOMB_X15_Y34_N12
\core1|alu_1|ShiftRight0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~27_combout\ = (!\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~27_combout\);

-- Location: LCCOMB_X15_Y34_N2
\core1|alu_1|ShiftRight0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~28_combout\ = (!\core1|rs_val_2_r\(2) & \core1|rs_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~28_combout\);

-- Location: IOIBUF_X0_Y17_N1
\from_mem_flat_i[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(23),
	o => \from_mem_flat_i[23]~input_o\);

-- Location: IOIBUF_X0_Y13_N15
\from_mem_flat_i[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(7),
	o => \from_mem_flat_i[7]~input_o\);

-- Location: FF_X11_Y33_N5
\core1|rf|RF_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(18));

-- Location: IOIBUF_X41_Y43_N8
\from_mem_flat_i[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(9),
	o => \from_mem_flat_i[9]~input_o\);

-- Location: LCCOMB_X27_Y26_N16
\core1|rf|RF~1671feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1671feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1671feeder_combout\);

-- Location: FF_X27_Y26_N17
\core1|rf|RF~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1671feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1671_q\);

-- Location: FF_X25_Y31_N19
\core1|rf|RF~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~647_q\);

-- Location: LCCOMB_X22_Y34_N4
\core1|rf|RF~1159feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1159feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1159feeder_combout\);

-- Location: FF_X22_Y34_N5
\core1|rf|RF~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1159feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1159_q\);

-- Location: FF_X22_Y34_N19
\core1|rf|RF~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~135_q\);

-- Location: LCCOMB_X22_Y34_N18
\core1|rf|RF~2366\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2366_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1159_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~135_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1159_q\,
	datac => \core1|rf|RF~135_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2366_combout\);

-- Location: LCCOMB_X25_Y31_N18
\core1|rf|RF~2367\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2367_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2366_combout\ & (\core1|rf|RF~1671_q\)) # (!\core1|rf|RF~2366_combout\ & ((\core1|rf|RF~647_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1671_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~647_q\,
	datad => \core1|rf|RF~2366_combout\,
	combout => \core1|rf|RF~2367_combout\);

-- Location: LCCOMB_X28_Y24_N20
\core1|rf|RF~903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~903feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~903feeder_combout\);

-- Location: FF_X28_Y24_N21
\core1|rf|RF~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~903feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~903_q\);

-- Location: FF_X27_Y26_N7
\core1|rf|RF~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1927_q\);

-- Location: LCCOMB_X27_Y33_N26
\core1|rf|RF~1415feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1415feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1415feeder_combout\);

-- Location: FF_X27_Y33_N27
\core1|rf|RF~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1415feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1415_q\);

-- Location: FF_X27_Y33_N1
\core1|rf|RF~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~391_q\);

-- Location: LCCOMB_X27_Y33_N0
\core1|rf|RF~2373\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2373_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1415_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~391_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1415_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~391_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2373_combout\);

-- Location: LCCOMB_X27_Y26_N6
\core1|rf|RF~2374\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2374_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2373_combout\ & ((\core1|rf|RF~1927_q\))) # (!\core1|rf|RF~2373_combout\ & (\core1|rf|RF~903_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~903_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1927_q\,
	datad => \core1|rf|RF~2373_combout\,
	combout => \core1|rf|RF~2374_combout\);

-- Location: LCCOMB_X29_Y33_N4
\core1|rf|RF~1287feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1287feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1287feeder_combout\);

-- Location: FF_X29_Y33_N5
\core1|rf|RF~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1287feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1287_q\);

-- Location: FF_X29_Y33_N11
\core1|rf|RF~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1799_q\);

-- Location: FF_X30_Y33_N19
\core1|rf|RF~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~263_q\);

-- Location: LCCOMB_X30_Y33_N12
\core1|rf|RF~775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~775feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~775feeder_combout\);

-- Location: FF_X30_Y33_N13
\core1|rf|RF~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~775feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~775_q\);

-- Location: LCCOMB_X30_Y33_N18
\core1|rf|RF~2368\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2368_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~775_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~263_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~263_q\,
	datad => \core1|rf|RF~775_q\,
	combout => \core1|rf|RF~2368_combout\);

-- Location: LCCOMB_X29_Y33_N10
\core1|rf|RF~2369\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2369_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2368_combout\ & ((\core1|rf|RF~1799_q\))) # (!\core1|rf|RF~2368_combout\ & (\core1|rf|RF~1287_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1287_q\,
	datac => \core1|rf|RF~1799_q\,
	datad => \core1|rf|RF~2368_combout\,
	combout => \core1|rf|RF~2369_combout\);

-- Location: LCCOMB_X21_Y26_N24
\core1|rf|RF~1031feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1031feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1031feeder_combout\);

-- Location: FF_X21_Y26_N25
\core1|rf|RF~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1031feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1031_q\);

-- Location: FF_X21_Y26_N15
\core1|rf|RF~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1543_q\);

-- Location: LCCOMB_X23_Y32_N24
\core1|rf|RF~519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~519feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~519feeder_combout\);

-- Location: FF_X23_Y32_N25
\core1|rf|RF~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~519feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~519_q\);

-- Location: FF_X23_Y32_N15
\core1|rf|RF~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~7_q\);

-- Location: LCCOMB_X23_Y32_N14
\core1|rf|RF~2370\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2370_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~519_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~7_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~519_q\,
	datac => \core1|rf|RF~7_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2370_combout\);

-- Location: LCCOMB_X21_Y26_N14
\core1|rf|RF~2371\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2371_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2370_combout\ & ((\core1|rf|RF~1543_q\))) # (!\core1|rf|RF~2370_combout\ & (\core1|rf|RF~1031_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1031_q\,
	datac => \core1|rf|RF~1543_q\,
	datad => \core1|rf|RF~2370_combout\,
	combout => \core1|rf|RF~2371_combout\);

-- Location: LCCOMB_X28_Y34_N2
\core1|rf|RF~2372\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2372_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2369_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2369_combout\,
	datad => \core1|rf|RF~2371_combout\,
	combout => \core1|rf|RF~2372_combout\);

-- Location: LCCOMB_X28_Y34_N4
\core1|rf|RF~2375\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2375_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2372_combout\ & ((\core1|rf|RF~2374_combout\))) # (!\core1|rf|RF~2372_combout\ & (\core1|rf|RF~2367_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2367_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2374_combout\,
	datad => \core1|rf|RF~2372_combout\,
	combout => \core1|rf|RF~2375_combout\);

-- Location: LCCOMB_X21_Y31_N30
\core1|rf|RF~1831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1831feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1831feeder_combout\);

-- Location: FF_X21_Y31_N31
\core1|rf|RF~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1831feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1831_q\);

-- Location: FF_X28_Y34_N17
\core1|rf|RF~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1319_q\);

-- Location: FF_X29_Y36_N27
\core1|rf|RF~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~295_q\);

-- Location: LCCOMB_X29_Y36_N16
\core1|rf|RF~807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~807feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~807feeder_combout\);

-- Location: FF_X29_Y36_N17
\core1|rf|RF~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~807feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~807_q\);

-- Location: LCCOMB_X29_Y36_N26
\core1|rf|RF~2356\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2356_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~807_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~295_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~295_q\,
	datad => \core1|rf|RF~807_q\,
	combout => \core1|rf|RF~2356_combout\);

-- Location: LCCOMB_X28_Y34_N16
\core1|rf|RF~2357\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2357_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2356_combout\ & (\core1|rf|RF~1831_q\)) # (!\core1|rf|RF~2356_combout\ & ((\core1|rf|RF~1319_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1831_q\,
	datac => \core1|rf|RF~1319_q\,
	datad => \core1|rf|RF~2356_combout\,
	combout => \core1|rf|RF~2357_combout\);

-- Location: LCCOMB_X25_Y31_N4
\core1|rf|RF~679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~679feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~679feeder_combout\);

-- Location: FF_X25_Y31_N5
\core1|rf|RF~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~679feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~679_q\);

-- Location: FF_X26_Y28_N1
\core1|rf|RF~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1703_q\);

-- Location: LCCOMB_X27_Y32_N12
\core1|rf|RF~1191feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1191feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1191feeder_combout\);

-- Location: FF_X27_Y32_N13
\core1|rf|RF~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1191feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1191_q\);

-- Location: FF_X28_Y32_N31
\core1|rf|RF~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~167_q\);

-- Location: LCCOMB_X28_Y32_N30
\core1|rf|RF~2358\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2358_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1191_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~167_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1191_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~167_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2358_combout\);

-- Location: LCCOMB_X26_Y28_N0
\core1|rf|RF~2359\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2359_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2358_combout\ & ((\core1|rf|RF~1703_q\))) # (!\core1|rf|RF~2358_combout\ & (\core1|rf|RF~679_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~679_q\,
	datac => \core1|rf|RF~1703_q\,
	datad => \core1|rf|RF~2358_combout\,
	combout => \core1|rf|RF~2359_combout\);

-- Location: LCCOMB_X22_Y36_N6
\core1|rf|RF~1063feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1063feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1063feeder_combout\);

-- Location: FF_X22_Y36_N7
\core1|rf|RF~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1063feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1063_q\);

-- Location: FF_X22_Y36_N17
\core1|rf|RF~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1575_q\);

-- Location: FF_X23_Y36_N29
\core1|rf|RF~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~39_q\);

-- Location: LCCOMB_X23_Y36_N18
\core1|rf|RF~551feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~551feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~551feeder_combout\);

-- Location: FF_X23_Y36_N19
\core1|rf|RF~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~551feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~551_q\);

-- Location: LCCOMB_X23_Y36_N28
\core1|rf|RF~2360\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2360_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~551_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~39_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~39_q\,
	datad => \core1|rf|RF~551_q\,
	combout => \core1|rf|RF~2360_combout\);

-- Location: LCCOMB_X22_Y36_N16
\core1|rf|RF~2361\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2361_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2360_combout\ & ((\core1|rf|RF~1575_q\))) # (!\core1|rf|RF~2360_combout\ & (\core1|rf|RF~1063_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1063_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1575_q\,
	datad => \core1|rf|RF~2360_combout\,
	combout => \core1|rf|RF~2361_combout\);

-- Location: LCCOMB_X28_Y34_N26
\core1|rf|RF~2362\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2362_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2359_combout\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((!\core1|rd_addr[3]~1_combout\ & \core1|rf|RF~2361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2359_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2361_combout\,
	combout => \core1|rf|RF~2362_combout\);

-- Location: LCCOMB_X29_Y34_N30
\core1|rf|RF~935feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~935feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~935feeder_combout\);

-- Location: FF_X29_Y34_N31
\core1|rf|RF~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~935feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~935_q\);

-- Location: FF_X29_Y34_N5
\core1|rf|RF~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1959_q\);

-- Location: LCCOMB_X28_Y35_N16
\core1|rf|RF~1447feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1447feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1447feeder_combout\);

-- Location: FF_X28_Y35_N17
\core1|rf|RF~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1447feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1447_q\);

-- Location: FF_X28_Y35_N19
\core1|rf|RF~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~423_q\);

-- Location: LCCOMB_X28_Y35_N18
\core1|rf|RF~2363\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2363_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1447_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~423_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1447_q\,
	datac => \core1|rf|RF~423_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2363_combout\);

-- Location: LCCOMB_X29_Y34_N4
\core1|rf|RF~2364\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2364_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2363_combout\ & ((\core1|rf|RF~1959_q\))) # (!\core1|rf|RF~2363_combout\ & (\core1|rf|RF~935_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~935_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1959_q\,
	datad => \core1|rf|RF~2363_combout\,
	combout => \core1|rf|RF~2364_combout\);

-- Location: LCCOMB_X28_Y34_N24
\core1|rf|RF~2365\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2365_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2362_combout\ & ((\core1|rf|RF~2364_combout\))) # (!\core1|rf|RF~2362_combout\ & (\core1|rf|RF~2357_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2357_combout\,
	datac => \core1|rf|RF~2362_combout\,
	datad => \core1|rf|RF~2364_combout\,
	combout => \core1|rf|RF~2365_combout\);

-- Location: LCCOMB_X28_Y34_N22
\core1|rf|RF~2376\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2376_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2365_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2375_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2375_combout\,
	datad => \core1|rf|RF~2365_combout\,
	combout => \core1|rf|RF~2376_combout\);

-- Location: LCCOMB_X27_Y36_N12
\core1|rf|RF~1479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1479feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1479feeder_combout\);

-- Location: FF_X27_Y36_N13
\core1|rf|RF~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1479feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1479_q\);

-- Location: FF_X18_Y26_N27
\core1|rf|RF~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~455_q\);

-- Location: LCCOMB_X18_Y26_N26
\core1|rf|RF~2353\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2353_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1479_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~455_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1479_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~455_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2353_combout\);

-- Location: LCCOMB_X19_Y30_N20
\core1|rf|RF~1991feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1991feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1991feeder_combout\);

-- Location: FF_X19_Y30_N21
\core1|rf|RF~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1991feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1991_q\);

-- Location: FF_X18_Y26_N1
\core1|rf|RF~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~967_q\);

-- Location: LCCOMB_X18_Y26_N0
\core1|rf|RF~2354\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2354_combout\ = (\core1|rf|RF~2353_combout\ & ((\core1|rf|RF~1991_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2353_combout\ & (((\core1|rf|RF~967_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2353_combout\,
	datab => \core1|rf|RF~1991_q\,
	datac => \core1|rf|RF~967_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2354_combout\);

-- Location: LCCOMB_X25_Y30_N20
\core1|rf|RF~1351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1351feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1351feeder_combout\);

-- Location: FF_X25_Y30_N21
\core1|rf|RF~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1351feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1351_q\);

-- Location: FF_X22_Y30_N11
\core1|rf|RF~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1863_q\);

-- Location: LCCOMB_X25_Y26_N24
\core1|rf|RF~839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~839feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~839feeder_combout\);

-- Location: FF_X25_Y26_N25
\core1|rf|RF~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~839feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~839_q\);

-- Location: FF_X23_Y26_N3
\core1|rf|RF~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~327_q\);

-- Location: LCCOMB_X23_Y26_N2
\core1|rf|RF~2348\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2348_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~839_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~327_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~839_q\,
	datac => \core1|rf|RF~327_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2348_combout\);

-- Location: LCCOMB_X22_Y30_N10
\core1|rf|RF~2349\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2349_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2348_combout\ & ((\core1|rf|RF~1863_q\))) # (!\core1|rf|RF~2348_combout\ & (\core1|rf|RF~1351_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1351_q\,
	datac => \core1|rf|RF~1863_q\,
	datad => \core1|rf|RF~2348_combout\,
	combout => \core1|rf|RF~2349_combout\);

-- Location: FF_X18_Y29_N29
\core1|rf|RF~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~71_q\);

-- Location: LCCOMB_X22_Y29_N4
\core1|rf|RF~583feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~583feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~583feeder_combout\);

-- Location: FF_X22_Y29_N5
\core1|rf|RF~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~583feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~583_q\);

-- Location: LCCOMB_X18_Y29_N28
\core1|rf|RF~2350\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2350_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~583_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~71_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~71_q\,
	datad => \core1|rf|RF~583_q\,
	combout => \core1|rf|RF~2350_combout\);

-- Location: LCCOMB_X21_Y28_N8
\core1|rf|RF~1095feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1095feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1095feeder_combout\);

-- Location: FF_X21_Y28_N9
\core1|rf|RF~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1095feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1095_q\);

-- Location: FF_X21_Y30_N13
\core1|rf|RF~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1607_q\);

-- Location: LCCOMB_X21_Y30_N12
\core1|rf|RF~2351\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2351_combout\ = (\core1|rf|RF~2350_combout\ & (((\core1|rf|RF~1607_q\) # (!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~2350_combout\ & (\core1|rf|RF~1095_q\ & ((\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2350_combout\,
	datab => \core1|rf|RF~1095_q\,
	datac => \core1|rf|RF~1607_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2351_combout\);

-- Location: LCCOMB_X22_Y30_N16
\core1|rf|RF~2352\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2352_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2349_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~2351_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2349_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2351_combout\,
	combout => \core1|rf|RF~2352_combout\);

-- Location: LCCOMB_X19_Y30_N10
\core1|rf|RF~1735feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1735feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1735feeder_combout\);

-- Location: FF_X19_Y30_N11
\core1|rf|RF~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1735feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1735_q\);

-- Location: FF_X23_Y27_N19
\core1|rf|RF~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~711_q\);

-- Location: LCCOMB_X18_Y30_N30
\core1|rf|RF~1223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1223feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1223feeder_combout\);

-- Location: FF_X18_Y30_N31
\core1|rf|RF~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1223feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1223_q\);

-- Location: FF_X18_Y29_N11
\core1|rf|RF~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~199_q\);

-- Location: LCCOMB_X18_Y29_N10
\core1|rf|RF~2346\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2346_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1223_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~199_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1223_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~199_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2346_combout\);

-- Location: LCCOMB_X23_Y27_N18
\core1|rf|RF~2347\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2347_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2346_combout\ & (\core1|rf|RF~1735_q\)) # (!\core1|rf|RF~2346_combout\ & ((\core1|rf|RF~711_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1735_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~711_q\,
	datad => \core1|rf|RF~2346_combout\,
	combout => \core1|rf|RF~2347_combout\);

-- Location: LCCOMB_X23_Y27_N16
\core1|rf|RF~2355\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2355_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2352_combout\ & (\core1|rf|RF~2354_combout\)) # (!\core1|rf|RF~2352_combout\ & ((\core1|rf|RF~2347_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2354_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2352_combout\,
	datad => \core1|rf|RF~2347_combout\,
	combout => \core1|rf|RF~2355_combout\);

-- Location: FF_X21_Y36_N21
\core1|rf|RF~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1127_q\);

-- Location: LCCOMB_X27_Y34_N2
\core1|rf|RF~1255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1255feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1255feeder_combout\);

-- Location: FF_X27_Y34_N3
\core1|rf|RF~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1255feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1255_q\);

-- Location: LCCOMB_X21_Y36_N20
\core1|rf|RF~2377\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2377_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~1255_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1127_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1127_q\,
	datad => \core1|rf|RF~1255_q\,
	combout => \core1|rf|RF~2377_combout\);

-- Location: LCCOMB_X20_Y34_N28
\core1|rf|RF~1511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1511feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1511feeder_combout\);

-- Location: FF_X20_Y34_N29
\core1|rf|RF~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1511feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1511_q\);

-- Location: FF_X20_Y34_N31
\core1|rf|RF~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1383_q\);

-- Location: LCCOMB_X20_Y34_N30
\core1|rf|RF~2378\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2378_combout\ = (\core1|rf|RF~2377_combout\ & ((\core1|rf|RF~1511_q\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2377_combout\ & (((\core1|rf|RF~1383_q\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2377_combout\,
	datab => \core1|rf|RF~1511_q\,
	datac => \core1|rf|RF~1383_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2378_combout\);

-- Location: FF_X23_Y34_N15
\core1|rf|RF~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[7]~55_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2023_q\);

-- Location: FF_X25_Y38_N11
\core1|rf|RF~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1767_q\);

-- Location: LCCOMB_X22_Y35_N18
\core1|rf|RF~1895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1895feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~1895feeder_combout\);

-- Location: FF_X22_Y35_N19
\core1|rf|RF~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1895feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1895_q\);

-- Location: FF_X22_Y35_N29
\core1|rf|RF~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1639_q\);

-- Location: LCCOMB_X22_Y35_N28
\core1|rf|RF~2384\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2384_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1895_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1895_q\,
	datac => \core1|rf|RF~1639_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2384_combout\);

-- Location: LCCOMB_X25_Y38_N10
\core1|rf|RF~2385\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2385_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2384_combout\ & (\core1|rf|RF~2023_q\)) # (!\core1|rf|RF~2384_combout\ & ((\core1|rf|RF~1767_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2023_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1767_q\,
	datad => \core1|rf|RF~2384_combout\,
	combout => \core1|rf|RF~2385_combout\);

-- Location: LCCOMB_X23_Y28_N2
\core1|rf|RF~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~743feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~743feeder_combout\);

-- Location: FF_X23_Y28_N3
\core1|rf|RF~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~743feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~743_q\);

-- Location: FF_X23_Y30_N5
\core1|rf|RF~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~999_q\);

-- Location: LCCOMB_X23_Y33_N28
\core1|rf|RF~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~871feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~871feeder_combout\);

-- Location: FF_X23_Y33_N29
\core1|rf|RF~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~871feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~871_q\);

-- Location: FF_X23_Y33_N7
\core1|rf|RF~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~615_q\);

-- Location: LCCOMB_X23_Y33_N6
\core1|rf|RF~2379\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2379_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~871_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~871_q\,
	datac => \core1|rf|RF~615_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2379_combout\);

-- Location: LCCOMB_X23_Y30_N4
\core1|rf|RF~2380\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2380_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2379_combout\ & ((\core1|rf|RF~999_q\))) # (!\core1|rf|RF~2379_combout\ & (\core1|rf|RF~743_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~743_q\,
	datac => \core1|rf|RF~999_q\,
	datad => \core1|rf|RF~2379_combout\,
	combout => \core1|rf|RF~2380_combout\);

-- Location: LCCOMB_X29_Y26_N4
\core1|rf|RF~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~359feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~359feeder_combout\);

-- Location: FF_X29_Y26_N5
\core1|rf|RF~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~359feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~359_q\);

-- Location: FF_X16_Y26_N23
\core1|rf|RF~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~487_q\);

-- Location: LCCOMB_X22_Y24_N12
\core1|rf|RF~231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~231feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF~231feeder_combout\);

-- Location: FF_X22_Y24_N13
\core1|rf|RF~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~231feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~231_q\);

-- Location: FF_X16_Y26_N29
\core1|rf|RF~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[7]~55_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~103_q\);

-- Location: LCCOMB_X16_Y26_N28
\core1|rf|RF~2381\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2381_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~231_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~103_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~231_q\,
	datac => \core1|rf|RF~103_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2381_combout\);

-- Location: LCCOMB_X16_Y26_N22
\core1|rf|RF~2382\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2382_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2381_combout\ & ((\core1|rf|RF~487_q\))) # (!\core1|rf|RF~2381_combout\ & (\core1|rf|RF~359_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~359_q\,
	datac => \core1|rf|RF~487_q\,
	datad => \core1|rf|RF~2381_combout\,
	combout => \core1|rf|RF~2382_combout\);

-- Location: LCCOMB_X23_Y34_N4
\core1|rf|RF~2383\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2383_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2380_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~2382_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2380_combout\,
	datac => \core1|rf|RF~2382_combout\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2383_combout\);

-- Location: LCCOMB_X28_Y34_N12
\core1|rf|RF~2386\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2386_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2383_combout\ & ((\core1|rf|RF~2385_combout\))) # (!\core1|rf|RF~2383_combout\ & (\core1|rf|RF~2378_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2378_combout\,
	datac => \core1|rf|RF~2385_combout\,
	datad => \core1|rf|RF~2383_combout\,
	combout => \core1|rf|RF~2386_combout\);

-- Location: LCCOMB_X28_Y34_N10
\core1|rf|RF~2387\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2387_combout\ = (\core1|rf|RF~2376_combout\ & (((\core1|rf|RF~2386_combout\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~2376_combout\ & (\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2376_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2355_combout\,
	datad => \core1|rf|RF~2386_combout\,
	combout => \core1|rf|RF~2387_combout\);

-- Location: LCCOMB_X16_Y34_N4
\core1|rd_val_or_zero[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[7]~7_combout\ = (\core1|rf|RF~2387_combout\ & \core1|WideOr2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2387_combout\,
	datac => \core1|WideOr2~combout\,
	combout => \core1|rd_val_or_zero[7]~7_combout\);

-- Location: FF_X16_Y34_N5
\core1|rd_val_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[7]~7_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(7));

-- Location: LCCOMB_X21_Y31_N2
\core1|rf|RF~1830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1830feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1830feeder_combout\);

-- Location: FF_X21_Y31_N3
\core1|rf|RF~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1830feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1830_q\);

-- Location: LCCOMB_X21_Y27_N22
\core1|rf|RF~1702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1702feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1702feeder_combout\);

-- Location: FF_X21_Y27_N23
\core1|rf|RF~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1702feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1702_q\);

-- Location: FF_X22_Y27_N11
\core1|rf|RF~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1574_q\);

-- Location: LCCOMB_X22_Y27_N10
\core1|rf|RF~2337\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2337_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1702_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1702_q\,
	datac => \core1|rf|RF~1574_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2337_combout\);

-- Location: FF_X26_Y31_N11
\core1|rf|RF~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1958_q\);

-- Location: LCCOMB_X26_Y31_N10
\core1|rf|RF~2338\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2338_combout\ = (\core1|rf|RF~2337_combout\ & (((\core1|rf|RF~1958_q\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2337_combout\ & (\core1|rf|RF~1830_q\ & ((\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1830_q\,
	datab => \core1|rf|RF~2337_combout\,
	datac => \core1|rf|RF~1958_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2338_combout\);

-- Location: LCCOMB_X21_Y31_N28
\core1|rf|RF~1798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1798feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1798feeder_combout\);

-- Location: FF_X21_Y31_N29
\core1|rf|RF~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1798feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1798_q\);

-- Location: FF_X21_Y26_N23
\core1|rf|RF~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1542_q\);

-- Location: LCCOMB_X21_Y26_N22
\core1|rf|RF~2339\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2339_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1798_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1542_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1798_q\,
	datac => \core1|rf|RF~1542_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2339_combout\);

-- Location: FF_X26_Y26_N3
\core1|rf|RF~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1926_q\);

-- Location: LCCOMB_X27_Y26_N2
\core1|rf|RF~1670feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1670feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1670feeder_combout\);

-- Location: FF_X27_Y26_N3
\core1|rf|RF~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1670feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1670_q\);

-- Location: LCCOMB_X26_Y26_N2
\core1|rf|RF~2340\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2340_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2339_combout\ & (\core1|rf|RF~1926_q\)) # (!\core1|rf|RF~2339_combout\ & ((\core1|rf|RF~1670_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2339_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2339_combout\,
	datac => \core1|rf|RF~1926_q\,
	datad => \core1|rf|RF~1670_q\,
	combout => \core1|rf|RF~2340_combout\);

-- Location: LCCOMB_X26_Y31_N24
\core1|rf|RF~2341\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2341_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2338_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2338_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2340_combout\,
	combout => \core1|rf|RF~2341_combout\);

-- Location: FF_X20_Y33_N3
\core1|rf|RF~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1638_q\);

-- Location: LCCOMB_X19_Y33_N8
\core1|rf|RF~1766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1766feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1766feeder_combout\);

-- Location: FF_X19_Y33_N9
\core1|rf|RF~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1766feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1766_q\);

-- Location: LCCOMB_X20_Y33_N2
\core1|rf|RF~2342\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2342_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1766_q\))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1638_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1638_q\,
	datad => \core1|rf|RF~1766_q\,
	combout => \core1|rf|RF~2342_combout\);

-- Location: FF_X20_Y33_N13
\core1|rf|RF~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1894_q\);

-- Location: FF_X21_Y33_N15
\core1|rf|RF~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[6]~53_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2022_q\);

-- Location: LCCOMB_X20_Y33_N12
\core1|rf|RF~2343\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2343_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2342_combout\ & ((\core1|rf|RF~2022_q\))) # (!\core1|rf|RF~2342_combout\ & (\core1|rf|RF~1894_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2342_combout\,
	datac => \core1|rf|RF~1894_q\,
	datad => \core1|rf|RF~2022_q\,
	combout => \core1|rf|RF~2343_combout\);

-- Location: FF_X21_Y30_N19
\core1|rf|RF~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1606_q\);

-- Location: LCCOMB_X22_Y30_N4
\core1|rf|RF~1862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1862feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1862feeder_combout\);

-- Location: FF_X22_Y30_N5
\core1|rf|RF~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1862feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1862_q\);

-- Location: LCCOMB_X21_Y30_N18
\core1|rf|RF~2335\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2335_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~1862_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1606_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1606_q\,
	datad => \core1|rf|RF~1862_q\,
	combout => \core1|rf|RF~2335_combout\);

-- Location: FF_X27_Y31_N19
\core1|rf|RF~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1734_q\);

-- Location: LCCOMB_X27_Y36_N2
\core1|rf|RF~1990feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1990feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1990feeder_combout\);

-- Location: FF_X27_Y36_N3
\core1|rf|RF~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1990feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1990_q\);

-- Location: LCCOMB_X27_Y31_N18
\core1|rf|RF~2336\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2336_combout\ = (\core1|rf|RF~2335_combout\ & (((\core1|rf|RF~1990_q\)) # (!\core1|rd_addr[2]~0_combout\))) # (!\core1|rf|RF~2335_combout\ & (\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1734_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2335_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1734_q\,
	datad => \core1|rf|RF~1990_q\,
	combout => \core1|rf|RF~2336_combout\);

-- Location: LCCOMB_X27_Y31_N28
\core1|rf|RF~2344\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2344_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2341_combout\ & (\core1|rf|RF~2343_combout\)) # (!\core1|rf|RF~2341_combout\ & ((\core1|rf|RF~2336_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2341_combout\,
	datac => \core1|rf|RF~2343_combout\,
	datad => \core1|rf|RF~2336_combout\,
	combout => \core1|rf|RF~2344_combout\);

-- Location: LCCOMB_X25_Y30_N18
\core1|rf|RF~1510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1510feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1510feeder_combout\);

-- Location: FF_X25_Y30_N19
\core1|rf|RF~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1510feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1510_q\);

-- Location: FF_X27_Y33_N9
\core1|rf|RF~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1414_q\);

-- Location: LCCOMB_X27_Y36_N24
\core1|rf|RF~1478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1478feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1478feeder_combout\);

-- Location: FF_X27_Y36_N25
\core1|rf|RF~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1478feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1478_q\);

-- Location: LCCOMB_X27_Y33_N8
\core1|rf|RF~2311\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2311_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1478_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1414_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1414_q\,
	datad => \core1|rf|RF~1478_q\,
	combout => \core1|rf|RF~2311_combout\);

-- Location: FF_X26_Y33_N19
\core1|rf|RF~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1446_q\);

-- Location: LCCOMB_X26_Y33_N18
\core1|rf|RF~2312\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2312_combout\ = (\core1|rf|RF~2311_combout\ & ((\core1|rf|RF~1510_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2311_combout\ & (((\core1|rf|RF~1446_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1510_q\,
	datab => \core1|rf|RF~2311_combout\,
	datac => \core1|rf|RF~1446_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2312_combout\);

-- Location: LCCOMB_X30_Y27_N28
\core1|rf|RF~1318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1318feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1318feeder_combout\);

-- Location: FF_X30_Y27_N29
\core1|rf|RF~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1318feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1318_q\);

-- Location: FF_X29_Y27_N25
\core1|rf|RF~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1286_q\);

-- Location: LCCOMB_X29_Y27_N24
\core1|rf|RF~2304\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2304_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1318_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1286_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1318_q\,
	datac => \core1|rf|RF~1286_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2304_combout\);

-- Location: LCCOMB_X29_Y29_N28
\core1|rf|RF~1382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1382feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1382feeder_combout\);

-- Location: FF_X29_Y29_N29
\core1|rf|RF~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1382feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1382_q\);

-- Location: FF_X29_Y29_N3
\core1|rf|RF~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1350_q\);

-- Location: LCCOMB_X29_Y29_N2
\core1|rf|RF~2305\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2305_combout\ = (\core1|rf|RF~2304_combout\ & ((\core1|rf|RF~1382_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2304_combout\ & (((\core1|rf|RF~1350_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2304_combout\,
	datab => \core1|rf|RF~1382_q\,
	datac => \core1|rf|RF~1350_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2305_combout\);

-- Location: LCCOMB_X21_Y34_N18
\core1|rf|RF~1222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1222feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1222feeder_combout\);

-- Location: FF_X21_Y34_N19
\core1|rf|RF~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1222feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1222_q\);

-- Location: FF_X21_Y34_N1
\core1|rf|RF~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1158_q\);

-- Location: LCCOMB_X21_Y34_N0
\core1|rf|RF~2306\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2306_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1222_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1222_q\,
	datac => \core1|rf|RF~1158_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2306_combout\);

-- Location: LCCOMB_X27_Y34_N30
\core1|rf|RF~1190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1190feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1190feeder_combout\);

-- Location: FF_X27_Y34_N31
\core1|rf|RF~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1190feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1190_q\);

-- Location: FF_X27_Y34_N25
\core1|rf|RF~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1254_q\);

-- Location: LCCOMB_X27_Y34_N24
\core1|rf|RF~2307\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2307_combout\ = (\core1|rf|RF~2306_combout\ & (((\core1|rf|RF~1254_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2306_combout\ & (\core1|rf|RF~1190_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2306_combout\,
	datab => \core1|rf|RF~1190_q\,
	datac => \core1|rf|RF~1254_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2307_combout\);

-- Location: LCCOMB_X21_Y35_N4
\core1|rf|RF~1094feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1094feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1094feeder_combout\);

-- Location: FF_X21_Y35_N5
\core1|rf|RF~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1094feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1094_q\);

-- Location: FF_X21_Y36_N19
\core1|rf|RF~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1126_q\);

-- Location: LCCOMB_X22_Y36_N24
\core1|rf|RF~1062feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1062feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~1062feeder_combout\);

-- Location: FF_X22_Y36_N25
\core1|rf|RF~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1062feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1062_q\);

-- Location: FF_X21_Y35_N31
\core1|rf|RF~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1030_q\);

-- Location: LCCOMB_X21_Y35_N30
\core1|rf|RF~2308\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2308_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1062_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1030_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1062_q\,
	datac => \core1|rf|RF~1030_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2308_combout\);

-- Location: LCCOMB_X21_Y36_N18
\core1|rf|RF~2309\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2309_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2308_combout\ & ((\core1|rf|RF~1126_q\))) # (!\core1|rf|RF~2308_combout\ & (\core1|rf|RF~1094_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1094_q\,
	datac => \core1|rf|RF~1126_q\,
	datad => \core1|rf|RF~2308_combout\,
	combout => \core1|rf|RF~2309_combout\);

-- Location: LCCOMB_X26_Y33_N16
\core1|rf|RF~2310\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2310_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2307_combout\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((!\core1|rd_addr[3]~1_combout\ & \core1|rf|RF~2309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2307_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2309_combout\,
	combout => \core1|rf|RF~2310_combout\);

-- Location: LCCOMB_X26_Y33_N12
\core1|rf|RF~2313\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2313_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2310_combout\ & (\core1|rf|RF~2312_combout\)) # (!\core1|rf|RF~2310_combout\ & ((\core1|rf|RF~2305_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2312_combout\,
	datac => \core1|rf|RF~2305_combout\,
	datad => \core1|rf|RF~2310_combout\,
	combout => \core1|rf|RF~2313_combout\);

-- Location: LCCOMB_X32_Y31_N8
\core1|rf|RF~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~230feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~230feeder_combout\);

-- Location: FF_X32_Y31_N9
\core1|rf|RF~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~230feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~230_q\);

-- Location: FF_X32_Y31_N19
\core1|rf|RF~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~486_q\);

-- Location: LCCOMB_X32_Y30_N28
\core1|rf|RF~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~358feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~358feeder_combout\);

-- Location: FF_X32_Y30_N29
\core1|rf|RF~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~358feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~358_q\);

-- Location: FF_X32_Y30_N11
\core1|rf|RF~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~102_q\);

-- Location: LCCOMB_X32_Y30_N10
\core1|rf|RF~2331\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2331_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~358_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~102_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~358_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~102_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2331_combout\);

-- Location: LCCOMB_X32_Y31_N18
\core1|rf|RF~2332\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2332_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2331_combout\ & ((\core1|rf|RF~486_q\))) # (!\core1|rf|RF~2331_combout\ & (\core1|rf|RF~230_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~230_q\,
	datac => \core1|rf|RF~486_q\,
	datad => \core1|rf|RF~2331_combout\,
	combout => \core1|rf|RF~2332_combout\);

-- Location: LCCOMB_X34_Y27_N4
\core1|rf|RF~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~454feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~454feeder_combout\);

-- Location: FF_X34_Y27_N5
\core1|rf|RF~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~454feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~454_q\);

-- Location: FF_X33_Y31_N9
\core1|rf|RF~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~326_q\);

-- Location: LCCOMB_X32_Y33_N22
\core1|rf|RF~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~198feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~198feeder_combout\);

-- Location: FF_X32_Y33_N23
\core1|rf|RF~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~198feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~198_q\);

-- Location: FF_X32_Y29_N11
\core1|rf|RF~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~70_q\);

-- Location: LCCOMB_X32_Y29_N10
\core1|rf|RF~2324\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2324_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~198_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~70_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~198_q\,
	datac => \core1|rf|RF~70_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2324_combout\);

-- Location: LCCOMB_X33_Y31_N8
\core1|rf|RF~2325\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2325_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2324_combout\ & (\core1|rf|RF~454_q\)) # (!\core1|rf|RF~2324_combout\ & ((\core1|rf|RF~326_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~454_q\,
	datac => \core1|rf|RF~326_q\,
	datad => \core1|rf|RF~2324_combout\,
	combout => \core1|rf|RF~2325_combout\);

-- Location: LCCOMB_X34_Y34_N28
\core1|rf|RF~294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~294feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~294feeder_combout\);

-- Location: FF_X34_Y34_N29
\core1|rf|RF~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~294feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~294_q\);

-- Location: FF_X34_Y34_N19
\core1|rf|RF~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~38_q\);

-- Location: LCCOMB_X34_Y34_N18
\core1|rf|RF~2326\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2326_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~294_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~294_q\,
	datac => \core1|rf|RF~38_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2326_combout\);

-- Location: FF_X34_Y31_N15
\core1|rf|RF~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~422_q\);

-- Location: LCCOMB_X34_Y31_N16
\core1|rf|RF~166feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~166feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~166feeder_combout\);

-- Location: FF_X34_Y31_N17
\core1|rf|RF~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~166feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~166_q\);

-- Location: LCCOMB_X34_Y31_N14
\core1|rf|RF~2327\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2327_combout\ = (\core1|rf|RF~2326_combout\ & (((\core1|rf|RF~422_q\)) # (!\core1|rd_addr[2]~0_combout\))) # (!\core1|rf|RF~2326_combout\ & (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2326_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~422_q\,
	datad => \core1|rf|RF~166_q\,
	combout => \core1|rf|RF~2327_combout\);

-- Location: LCCOMB_X33_Y31_N22
\core1|rf|RF~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~262feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~262feeder_combout\);

-- Location: FF_X33_Y31_N23
\core1|rf|RF~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~262feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~262_q\);

-- Location: FF_X34_Y29_N15
\core1|rf|RF~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~390_q\);

-- Location: LCCOMB_X33_Y32_N24
\core1|rf|RF~134feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~134feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~134feeder_combout\);

-- Location: FF_X33_Y32_N25
\core1|rf|RF~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~134feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~134_q\);

-- Location: FF_X33_Y32_N27
\core1|rf|RF~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~6_q\);

-- Location: LCCOMB_X33_Y32_N26
\core1|rf|RF~2328\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2328_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~134_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~6_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~134_q\,
	datac => \core1|rf|RF~6_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2328_combout\);

-- Location: LCCOMB_X34_Y29_N14
\core1|rf|RF~2329\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2329_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2328_combout\ & ((\core1|rf|RF~390_q\))) # (!\core1|rf|RF~2328_combout\ & (\core1|rf|RF~262_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~262_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~390_q\,
	datad => \core1|rf|RF~2328_combout\,
	combout => \core1|rf|RF~2329_combout\);

-- Location: LCCOMB_X33_Y31_N20
\core1|rf|RF~2330\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2330_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2327_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2329_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2327_combout\,
	datad => \core1|rf|RF~2329_combout\,
	combout => \core1|rf|RF~2330_combout\);

-- Location: LCCOMB_X33_Y31_N10
\core1|rf|RF~2333\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2333_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2330_combout\ & (\core1|rf|RF~2332_combout\)) # (!\core1|rf|RF~2330_combout\ & ((\core1|rf|RF~2325_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2332_combout\,
	datac => \core1|rf|RF~2325_combout\,
	datad => \core1|rf|RF~2330_combout\,
	combout => \core1|rf|RF~2333_combout\);

-- Location: LCCOMB_X21_Y29_N18
\core1|rf|RF~710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~710feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~710feeder_combout\);

-- Location: FF_X21_Y29_N19
\core1|rf|RF~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~710feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~710_q\);

-- Location: FF_X22_Y29_N7
\core1|rf|RF~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~582_q\);

-- Location: LCCOMB_X22_Y29_N6
\core1|rf|RF~2316\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2316_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~710_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~582_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~710_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~582_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2316_combout\);

-- Location: FF_X25_Y26_N11
\core1|rf|RF~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~966_q\);

-- Location: LCCOMB_X25_Y26_N28
\core1|rf|RF~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~838feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~838feeder_combout\);

-- Location: FF_X25_Y26_N29
\core1|rf|RF~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~838feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~838_q\);

-- Location: LCCOMB_X25_Y26_N10
\core1|rf|RF~2317\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2317_combout\ = (\core1|rf|RF~2316_combout\ & (((\core1|rf|RF~966_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2316_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~838_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2316_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~966_q\,
	datad => \core1|rf|RF~838_q\,
	combout => \core1|rf|RF~2317_combout\);

-- Location: LCCOMB_X28_Y28_N16
\core1|rf|RF~774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~774feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~774feeder_combout\);

-- Location: FF_X28_Y28_N17
\core1|rf|RF~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~774feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~774_q\);

-- Location: FF_X28_Y31_N25
\core1|rf|RF~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~902_q\);

-- Location: FF_X23_Y32_N27
\core1|rf|RF~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~518_q\);

-- Location: LCCOMB_X25_Y31_N6
\core1|rf|RF~646feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~646feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~646feeder_combout\);

-- Location: FF_X25_Y31_N7
\core1|rf|RF~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~646feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~646_q\);

-- Location: LCCOMB_X23_Y32_N26
\core1|rf|RF~2318\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2318_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~646_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~518_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~518_q\,
	datad => \core1|rf|RF~646_q\,
	combout => \core1|rf|RF~2318_combout\);

-- Location: LCCOMB_X28_Y31_N24
\core1|rf|RF~2319\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2319_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2318_combout\ & ((\core1|rf|RF~902_q\))) # (!\core1|rf|RF~2318_combout\ & (\core1|rf|RF~774_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~774_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~902_q\,
	datad => \core1|rf|RF~2318_combout\,
	combout => \core1|rf|RF~2319_combout\);

-- Location: LCCOMB_X28_Y31_N30
\core1|rf|RF~2320\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2320_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2317_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2317_combout\,
	datad => \core1|rf|RF~2319_combout\,
	combout => \core1|rf|RF~2320_combout\);

-- Location: LCCOMB_X17_Y29_N6
\core1|rf|RF~742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~742feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~742feeder_combout\);

-- Location: FF_X17_Y29_N7
\core1|rf|RF~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~742feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~742_q\);

-- Location: FF_X17_Y29_N21
\core1|rf|RF~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~998_q\);

-- Location: FF_X23_Y33_N27
\core1|rf|RF~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~614_q\);

-- Location: LCCOMB_X23_Y33_N20
\core1|rf|RF~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~870feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~870feeder_combout\);

-- Location: FF_X23_Y33_N21
\core1|rf|RF~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~870feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~870_q\);

-- Location: LCCOMB_X23_Y33_N26
\core1|rf|RF~2321\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2321_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~870_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~614_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~614_q\,
	datad => \core1|rf|RF~870_q\,
	combout => \core1|rf|RF~2321_combout\);

-- Location: LCCOMB_X17_Y29_N20
\core1|rf|RF~2322\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2322_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2321_combout\ & ((\core1|rf|RF~998_q\))) # (!\core1|rf|RF~2321_combout\ & (\core1|rf|RF~742_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~742_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~998_q\,
	datad => \core1|rf|RF~2321_combout\,
	combout => \core1|rf|RF~2322_combout\);

-- Location: LCCOMB_X26_Y31_N16
\core1|rf|RF~934feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~934feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~934feeder_combout\);

-- Location: FF_X26_Y31_N17
\core1|rf|RF~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~934feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~934_q\);

-- Location: FF_X25_Y31_N21
\core1|rf|RF~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~678_q\);

-- Location: LCCOMB_X26_Y27_N18
\core1|rf|RF~806feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~806feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF~806feeder_combout\);

-- Location: FF_X26_Y27_N19
\core1|rf|RF~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~806feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~806_q\);

-- Location: FF_X26_Y27_N17
\core1|rf|RF~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[6]~53_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~550_q\);

-- Location: LCCOMB_X26_Y27_N16
\core1|rf|RF~2314\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2314_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~806_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~550_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~806_q\,
	datac => \core1|rf|RF~550_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2314_combout\);

-- Location: LCCOMB_X25_Y31_N20
\core1|rf|RF~2315\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2315_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2314_combout\ & (\core1|rf|RF~934_q\)) # (!\core1|rf|RF~2314_combout\ & ((\core1|rf|RF~678_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~934_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~678_q\,
	datad => \core1|rf|RF~2314_combout\,
	combout => \core1|rf|RF~2315_combout\);

-- Location: LCCOMB_X28_Y31_N12
\core1|rf|RF~2323\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2323_combout\ = (\core1|rf|RF~2320_combout\ & (((\core1|rf|RF~2322_combout\)) # (!\core1|rd_addr[0]~2_combout\))) # (!\core1|rf|RF~2320_combout\ & (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2320_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2322_combout\,
	datad => \core1|rf|RF~2315_combout\,
	combout => \core1|rf|RF~2323_combout\);

-- Location: LCCOMB_X28_Y31_N22
\core1|rf|RF~2334\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2334_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~2323_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2333_combout\,
	datad => \core1|rf|RF~2323_combout\,
	combout => \core1|rf|RF~2334_combout\);

-- Location: LCCOMB_X27_Y31_N2
\core1|rf|RF~2345\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2345_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2334_combout\ & (\core1|rf|RF~2344_combout\)) # (!\core1|rf|RF~2334_combout\ & ((\core1|rf|RF~2313_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2344_combout\,
	datac => \core1|rf|RF~2313_combout\,
	datad => \core1|rf|RF~2334_combout\,
	combout => \core1|rf|RF~2345_combout\);

-- Location: LCCOMB_X10_Y34_N18
\core1|rd_val_or_zero[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[6]~6_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2345_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2345_combout\,
	combout => \core1|rd_val_or_zero[6]~6_combout\);

-- Location: FF_X10_Y34_N19
\core1|rd_val_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[6]~6_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(6));

-- Location: LCCOMB_X21_Y30_N10
\core1|rf|RF~1605feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1605feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1605feeder_combout\);

-- Location: FF_X21_Y30_N11
\core1|rf|RF~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1605feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1605_q\);

-- Location: FF_X21_Y30_N25
\core1|rf|RF~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1637_q\);

-- Location: LCCOMB_X22_Y27_N6
\core1|rf|RF~1573feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1573feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1573feeder_combout\);

-- Location: FF_X22_Y27_N7
\core1|rf|RF~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1573feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1573_q\);

-- Location: FF_X22_Y27_N5
\core1|rf|RF~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1541_q\);

-- Location: LCCOMB_X22_Y27_N4
\core1|rf|RF~2289\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2289_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1573_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1541_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1573_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1541_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2289_combout\);

-- Location: LCCOMB_X21_Y30_N24
\core1|rf|RF~2290\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2290_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2289_combout\ & ((\core1|rf|RF~1637_q\))) # (!\core1|rf|RF~2289_combout\ & (\core1|rf|RF~1605_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1605_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1637_q\,
	datad => \core1|rf|RF~2289_combout\,
	combout => \core1|rf|RF~2290_combout\);

-- Location: LCCOMB_X32_Y29_N6
\core1|rf|RF~69feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~69feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~69feeder_combout\);

-- Location: FF_X32_Y29_N7
\core1|rf|RF~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~69feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~69_q\);

-- Location: FF_X32_Y29_N25
\core1|rf|RF~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~5_q\);

-- Location: LCCOMB_X32_Y29_N24
\core1|rf|RF~2286\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2286_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~69_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~5_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~69_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~5_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2286_combout\);

-- Location: LCCOMB_X32_Y32_N20
\core1|rf|RF~37feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~37feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~37feeder_combout\);

-- Location: FF_X32_Y32_N21
\core1|rf|RF~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~37feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~37_q\);

-- Location: FF_X32_Y32_N11
\core1|rf|RF~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~101_q\);

-- Location: LCCOMB_X32_Y32_N10
\core1|rf|RF~2287\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2287_combout\ = (\core1|rf|RF~2286_combout\ & (((\core1|rf|RF~101_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2286_combout\ & (\core1|rf|RF~37_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2286_combout\,
	datab => \core1|rf|RF~37_q\,
	datac => \core1|rf|RF~101_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2287_combout\);

-- Location: LCCOMB_X21_Y32_N28
\core1|rf|RF~1061feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1061feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1061feeder_combout\);

-- Location: FF_X21_Y32_N29
\core1|rf|RF~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1061feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1061_q\);

-- Location: FF_X21_Y32_N11
\core1|rf|RF~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1125_q\);

-- Location: LCCOMB_X21_Y35_N12
\core1|rf|RF~1093feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1093feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1093feeder_combout\);

-- Location: FF_X21_Y35_N13
\core1|rf|RF~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1093feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1093_q\);

-- Location: FF_X21_Y35_N7
\core1|rf|RF~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1029_q\);

-- Location: LCCOMB_X21_Y35_N6
\core1|rf|RF~2284\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2284_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1093_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1029_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1093_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1029_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2284_combout\);

-- Location: LCCOMB_X21_Y32_N10
\core1|rf|RF~2285\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2285_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2284_combout\ & ((\core1|rf|RF~1125_q\))) # (!\core1|rf|RF~2284_combout\ & (\core1|rf|RF~1061_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1061_q\,
	datac => \core1|rf|RF~1125_q\,
	datad => \core1|rf|RF~2284_combout\,
	combout => \core1|rf|RF~2285_combout\);

-- Location: LCCOMB_X25_Y32_N22
\core1|rf|RF~2288\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2288_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2285_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~2287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2287_combout\,
	datad => \core1|rf|RF~2285_combout\,
	combout => \core1|rf|RF~2288_combout\);

-- Location: FF_X18_Y32_N15
\core1|rf|RF~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~613_q\);

-- Location: LCCOMB_X26_Y27_N8
\core1|rf|RF~549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~549feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~549feeder_combout\);

-- Location: FF_X26_Y27_N9
\core1|rf|RF~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~549feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~549_q\);

-- Location: FF_X23_Y32_N13
\core1|rf|RF~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~517_q\);

-- Location: LCCOMB_X23_Y32_N12
\core1|rf|RF~2282\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2282_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~549_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~517_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~549_q\,
	datac => \core1|rf|RF~517_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2282_combout\);

-- Location: FF_X25_Y32_N13
\core1|rf|RF~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~581_q\);

-- Location: LCCOMB_X25_Y32_N12
\core1|rf|RF~2283\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2283_combout\ = (\core1|rf|RF~2282_combout\ & ((\core1|rf|RF~613_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2282_combout\ & (((\core1|rf|RF~581_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~613_q\,
	datab => \core1|rf|RF~2282_combout\,
	datac => \core1|rf|RF~581_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2283_combout\);

-- Location: LCCOMB_X25_Y32_N20
\core1|rf|RF~2291\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2291_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2288_combout\ & (\core1|rf|RF~2290_combout\)) # (!\core1|rf|RF~2288_combout\ & ((\core1|rf|RF~2283_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2290_combout\,
	datac => \core1|rf|RF~2288_combout\,
	datad => \core1|rf|RF~2283_combout\,
	combout => \core1|rf|RF~2291_combout\);

-- Location: LCCOMB_X27_Y30_N2
\core1|rf|RF~869feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~869feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~869feeder_combout\);

-- Location: FF_X27_Y30_N3
\core1|rf|RF~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~869feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~869_q\);

-- Location: FF_X28_Y33_N29
\core1|rf|RF~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~837_q\);

-- Location: LCCOMB_X33_Y29_N16
\core1|rf|RF~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~805feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~805feeder_combout\);

-- Location: FF_X33_Y29_N17
\core1|rf|RF~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~805feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~805_q\);

-- Location: FF_X30_Y33_N15
\core1|rf|RF~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~773_q\);

-- Location: LCCOMB_X30_Y33_N14
\core1|rf|RF~2272\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2272_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~805_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~773_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~805_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~773_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2272_combout\);

-- Location: LCCOMB_X28_Y33_N28
\core1|rf|RF~2273\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2273_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2272_combout\ & (\core1|rf|RF~869_q\)) # (!\core1|rf|RF~2272_combout\ & ((\core1|rf|RF~837_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~869_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~837_q\,
	datad => \core1|rf|RF~2272_combout\,
	combout => \core1|rf|RF~2273_combout\);

-- Location: LCCOMB_X22_Y30_N14
\core1|rf|RF~1861feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1861feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1861feeder_combout\);

-- Location: FF_X22_Y30_N15
\core1|rf|RF~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1861feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1861_q\);

-- Location: LCCOMB_X21_Y31_N22
\core1|rf|RF~1829feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1829feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1829feeder_combout\);

-- Location: FF_X21_Y31_N23
\core1|rf|RF~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1829feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1829_q\);

-- Location: FF_X21_Y31_N9
\core1|rf|RF~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1797_q\);

-- Location: LCCOMB_X21_Y31_N8
\core1|rf|RF~2279\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2279_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1829_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1797_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1829_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1797_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2279_combout\);

-- Location: FF_X20_Y33_N31
\core1|rf|RF~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1893_q\);

-- Location: LCCOMB_X20_Y33_N30
\core1|rf|RF~2280\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2280_combout\ = (\core1|rf|RF~2279_combout\ & (((\core1|rf|RF~1893_q\) # (!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2279_combout\ & (\core1|rf|RF~1861_q\ & ((\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1861_q\,
	datab => \core1|rf|RF~2279_combout\,
	datac => \core1|rf|RF~1893_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2280_combout\);

-- Location: FF_X29_Y33_N23
\core1|rf|RF~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1285_q\);

-- Location: LCCOMB_X28_Y30_N24
\core1|rf|RF~1349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1349feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1349feeder_combout\);

-- Location: FF_X28_Y30_N25
\core1|rf|RF~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1349feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1349_q\);

-- Location: LCCOMB_X29_Y33_N22
\core1|rf|RF~2274\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2274_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~1349_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1285_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1285_q\,
	datad => \core1|rf|RF~1349_q\,
	combout => \core1|rf|RF~2274_combout\);

-- Location: FF_X28_Y34_N31
\core1|rf|RF~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1381_q\);

-- Location: LCCOMB_X28_Y34_N28
\core1|rf|RF~1317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1317feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1317feeder_combout\);

-- Location: FF_X28_Y34_N29
\core1|rf|RF~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1317feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1317_q\);

-- Location: LCCOMB_X28_Y34_N30
\core1|rf|RF~2275\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2275_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2274_combout\ & (\core1|rf|RF~1381_q\)) # (!\core1|rf|RF~2274_combout\ & ((\core1|rf|RF~1317_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2274_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~2274_combout\,
	datac => \core1|rf|RF~1381_q\,
	datad => \core1|rf|RF~1317_q\,
	combout => \core1|rf|RF~2275_combout\);

-- Location: LCCOMB_X33_Y31_N4
\core1|rf|RF~325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~325feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~325feeder_combout\);

-- Location: FF_X33_Y31_N5
\core1|rf|RF~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~325feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~325_q\);

-- Location: FF_X33_Y31_N7
\core1|rf|RF~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~261_q\);

-- Location: LCCOMB_X33_Y31_N6
\core1|rf|RF~2276\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2276_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~325_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~261_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~325_q\,
	datac => \core1|rf|RF~261_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2276_combout\);

-- Location: LCCOMB_X29_Y31_N4
\core1|rf|RF~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~293feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~293feeder_combout\);

-- Location: FF_X29_Y31_N5
\core1|rf|RF~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~293feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~293_q\);

-- Location: FF_X29_Y31_N7
\core1|rf|RF~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~357_q\);

-- Location: LCCOMB_X29_Y31_N6
\core1|rf|RF~2277\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2277_combout\ = (\core1|rf|RF~2276_combout\ & (((\core1|rf|RF~357_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2276_combout\ & (\core1|rf|RF~293_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2276_combout\,
	datab => \core1|rf|RF~293_q\,
	datac => \core1|rf|RF~357_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2277_combout\);

-- Location: LCCOMB_X28_Y32_N28
\core1|rf|RF~2278\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2278_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2275_combout\)) # (!\core1|rd_addr[5]~4_combout\ & 
-- ((\core1|rf|RF~2277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2275_combout\,
	datad => \core1|rf|RF~2277_combout\,
	combout => \core1|rf|RF~2278_combout\);

-- Location: LCCOMB_X25_Y32_N6
\core1|rf|RF~2281\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2281_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2278_combout\ & ((\core1|rf|RF~2280_combout\))) # (!\core1|rf|RF~2278_combout\ & (\core1|rf|RF~2273_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2273_combout\,
	datac => \core1|rf|RF~2280_combout\,
	datad => \core1|rf|RF~2278_combout\,
	combout => \core1|rf|RF~2281_combout\);

-- Location: LCCOMB_X25_Y32_N2
\core1|rf|RF~2292\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2292_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\) # (\core1|rf|RF~2281_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2291_combout\ & (!\core1|rd_addr[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2291_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~2281_combout\,
	combout => \core1|rf|RF~2292_combout\);

-- Location: LCCOMB_X27_Y34_N20
\core1|rf|RF~1253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1253feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1253feeder_combout\);

-- Location: FF_X27_Y34_N21
\core1|rf|RF~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1253feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1253_q\);

-- Location: FF_X26_Y34_N17
\core1|rf|RF~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1189_q\);

-- Location: FF_X22_Y34_N7
\core1|rf|RF~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1157_q\);

-- Location: LCCOMB_X21_Y34_N24
\core1|rf|RF~1221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1221feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1221feeder_combout\);

-- Location: FF_X21_Y34_N25
\core1|rf|RF~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1221feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1221_q\);

-- Location: LCCOMB_X22_Y34_N6
\core1|rf|RF~2262\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2262_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~1221_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1157_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1157_q\,
	datad => \core1|rf|RF~1221_q\,
	combout => \core1|rf|RF~2262_combout\);

-- Location: LCCOMB_X26_Y34_N16
\core1|rf|RF~2263\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2263_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2262_combout\ & (\core1|rf|RF~1253_q\)) # (!\core1|rf|RF~2262_combout\ & ((\core1|rf|RF~1189_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1253_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1189_q\,
	datad => \core1|rf|RF~2262_combout\,
	combout => \core1|rf|RF~2263_combout\);

-- Location: LCCOMB_X20_Y30_N6
\core1|rf|RF~1765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1765feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1765feeder_combout\);

-- Location: FF_X20_Y30_N7
\core1|rf|RF~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1765feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1765_q\);

-- Location: FF_X20_Y30_N21
\core1|rf|RF~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1733_q\);

-- Location: LCCOMB_X21_Y27_N28
\core1|rf|RF~1701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1701feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1701feeder_combout\);

-- Location: FF_X21_Y27_N29
\core1|rf|RF~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1701feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1701_q\);

-- Location: FF_X22_Y31_N13
\core1|rf|RF~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1669_q\);

-- Location: LCCOMB_X22_Y31_N12
\core1|rf|RF~2269\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2269_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1701_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1669_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1701_q\,
	datac => \core1|rf|RF~1669_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2269_combout\);

-- Location: LCCOMB_X20_Y30_N20
\core1|rf|RF~2270\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2270_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2269_combout\ & (\core1|rf|RF~1765_q\)) # (!\core1|rf|RF~2269_combout\ & ((\core1|rf|RF~1733_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1765_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1733_q\,
	datad => \core1|rf|RF~2269_combout\,
	combout => \core1|rf|RF~2270_combout\);

-- Location: LCCOMB_X33_Y33_N18
\core1|rf|RF~165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~165feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~165feeder_combout\);

-- Location: FF_X33_Y33_N19
\core1|rf|RF~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~165feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~165_q\);

-- Location: FF_X33_Y33_N1
\core1|rf|RF~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~229_q\);

-- Location: LCCOMB_X32_Y33_N26
\core1|rf|RF~197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~197feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~197feeder_combout\);

-- Location: FF_X32_Y33_N27
\core1|rf|RF~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~197feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~197_q\);

-- Location: FF_X32_Y33_N21
\core1|rf|RF~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~133_q\);

-- Location: LCCOMB_X32_Y33_N20
\core1|rf|RF~2266\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2266_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~197_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~197_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~133_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2266_combout\);

-- Location: LCCOMB_X33_Y33_N0
\core1|rf|RF~2267\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2267_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2266_combout\ & ((\core1|rf|RF~229_q\))) # (!\core1|rf|RF~2266_combout\ & (\core1|rf|RF~165_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~165_q\,
	datac => \core1|rf|RF~229_q\,
	datad => \core1|rf|RF~2266_combout\,
	combout => \core1|rf|RF~2267_combout\);

-- Location: LCCOMB_X21_Y29_N28
\core1|rf|RF~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~709feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~709feeder_combout\);

-- Location: FF_X21_Y29_N29
\core1|rf|RF~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~709feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~709_q\);

-- Location: FF_X17_Y29_N9
\core1|rf|RF~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~741_q\);

-- Location: LCCOMB_X25_Y31_N0
\core1|rf|RF~677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~677feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~677feeder_combout\);

-- Location: FF_X25_Y31_N1
\core1|rf|RF~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~677feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~677_q\);

-- Location: FF_X25_Y31_N23
\core1|rf|RF~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~645_q\);

-- Location: LCCOMB_X25_Y31_N22
\core1|rf|RF~2264\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2264_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~677_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~645_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~677_q\,
	datac => \core1|rf|RF~645_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2264_combout\);

-- Location: LCCOMB_X17_Y29_N8
\core1|rf|RF~2265\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2265_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2264_combout\ & ((\core1|rf|RF~741_q\))) # (!\core1|rf|RF~2264_combout\ & (\core1|rf|RF~709_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~709_q\,
	datac => \core1|rf|RF~741_q\,
	datad => \core1|rf|RF~2264_combout\,
	combout => \core1|rf|RF~2265_combout\);

-- Location: LCCOMB_X26_Y34_N2
\core1|rf|RF~2268\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2268_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2265_combout\))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (\core1|rf|RF~2267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2267_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2265_combout\,
	combout => \core1|rf|RF~2268_combout\);

-- Location: LCCOMB_X26_Y34_N8
\core1|rf|RF~2271\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2271_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2268_combout\ & ((\core1|rf|RF~2270_combout\))) # (!\core1|rf|RF~2268_combout\ & (\core1|rf|RF~2263_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2263_combout\,
	datac => \core1|rf|RF~2270_combout\,
	datad => \core1|rf|RF~2268_combout\,
	combout => \core1|rf|RF~2271_combout\);

-- Location: FF_X25_Y33_N5
\core1|rf|RF~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~485_q\);

-- Location: LCCOMB_X25_Y30_N4
\core1|rf|RF~1509feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1509feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1509feeder_combout\);

-- Location: FF_X25_Y30_N5
\core1|rf|RF~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1509feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1509_q\);

-- Location: LCCOMB_X25_Y33_N4
\core1|rf|RF~2300\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2300_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1509_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~485_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~485_q\,
	datad => \core1|rf|RF~1509_q\,
	combout => \core1|rf|RF~2300_combout\);

-- Location: FF_X21_Y33_N19
\core1|rf|RF~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~997_q\);

-- Location: FF_X21_Y33_N29
\core1|rf|RF~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[5]~51_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2021_q\);

-- Location: LCCOMB_X21_Y33_N18
\core1|rf|RF~2301\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2301_combout\ = (\core1|rf|RF~2300_combout\ & (((\core1|rf|RF~2021_q\)) # (!\core1|rd_addr[4]~5_combout\))) # (!\core1|rf|RF~2300_combout\ & (\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~997_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2300_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~997_q\,
	datad => \core1|rf|RF~2021_q\,
	combout => \core1|rf|RF~2301_combout\);

-- Location: LCCOMB_X29_Y34_N12
\core1|rf|RF~1957feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1957feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1957feeder_combout\);

-- Location: FF_X29_Y34_N13
\core1|rf|RF~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1957feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1957_q\);

-- Location: FF_X29_Y34_N3
\core1|rf|RF~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~933_q\);

-- Location: LCCOMB_X28_Y35_N20
\core1|rf|RF~1445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1445feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1445feeder_combout\);

-- Location: FF_X28_Y35_N21
\core1|rf|RF~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1445feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1445_q\);

-- Location: FF_X28_Y35_N7
\core1|rf|RF~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~421_q\);

-- Location: LCCOMB_X28_Y35_N6
\core1|rf|RF~2293\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2293_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1445_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~421_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1445_q\,
	datac => \core1|rf|RF~421_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2293_combout\);

-- Location: LCCOMB_X29_Y34_N2
\core1|rf|RF~2294\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2294_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2293_combout\ & (\core1|rf|RF~1957_q\)) # (!\core1|rf|RF~2293_combout\ & ((\core1|rf|RF~933_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1957_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~933_q\,
	datad => \core1|rf|RF~2293_combout\,
	combout => \core1|rf|RF~2294_combout\);

-- Location: LCCOMB_X27_Y33_N4
\core1|rf|RF~1413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1413feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1413feeder_combout\);

-- Location: FF_X27_Y33_N5
\core1|rf|RF~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1413feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1413_q\);

-- Location: FF_X26_Y26_N27
\core1|rf|RF~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1925_q\);

-- Location: FF_X27_Y33_N15
\core1|rf|RF~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~389_q\);

-- Location: LCCOMB_X34_Y29_N0
\core1|rf|RF~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~901feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~901feeder_combout\);

-- Location: FF_X34_Y29_N1
\core1|rf|RF~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~901feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~901_q\);

-- Location: LCCOMB_X27_Y33_N14
\core1|rf|RF~2297\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2297_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~901_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~389_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~389_q\,
	datad => \core1|rf|RF~901_q\,
	combout => \core1|rf|RF~2297_combout\);

-- Location: LCCOMB_X26_Y26_N26
\core1|rf|RF~2298\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2298_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2297_combout\ & ((\core1|rf|RF~1925_q\))) # (!\core1|rf|RF~2297_combout\ & (\core1|rf|RF~1413_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1413_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1925_q\,
	datad => \core1|rf|RF~2297_combout\,
	combout => \core1|rf|RF~2298_combout\);

-- Location: LCCOMB_X22_Y26_N30
\core1|rf|RF~1477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1477feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~1477feeder_combout\);

-- Location: FF_X22_Y26_N31
\core1|rf|RF~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1477feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1477_q\);

-- Location: FF_X22_Y26_N9
\core1|rf|RF~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1989_q\);

-- Location: LCCOMB_X18_Y26_N24
\core1|rf|RF~965feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~965feeder_combout\ = \core1|rf_wd[5]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[5]~51_combout\,
	combout => \core1|rf|RF~965feeder_combout\);

-- Location: FF_X18_Y26_N25
\core1|rf|RF~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~965feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~965_q\);

-- Location: FF_X18_Y26_N15
\core1|rf|RF~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[5]~51_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~453_q\);

-- Location: LCCOMB_X18_Y26_N14
\core1|rf|RF~2295\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2295_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~965_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~965_q\,
	datac => \core1|rf|RF~453_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2295_combout\);

-- Location: LCCOMB_X22_Y26_N8
\core1|rf|RF~2296\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2296_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2295_combout\ & ((\core1|rf|RF~1989_q\))) # (!\core1|rf|RF~2295_combout\ & (\core1|rf|RF~1477_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1477_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1989_q\,
	datad => \core1|rf|RF~2295_combout\,
	combout => \core1|rf|RF~2296_combout\);

-- Location: LCCOMB_X26_Y26_N4
\core1|rf|RF~2299\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2299_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2296_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~2298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2298_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2296_combout\,
	combout => \core1|rf|RF~2299_combout\);

-- Location: LCCOMB_X26_Y34_N10
\core1|rf|RF~2302\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2302_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2299_combout\ & (\core1|rf|RF~2301_combout\)) # (!\core1|rf|RF~2299_combout\ & ((\core1|rf|RF~2294_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2301_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2294_combout\,
	datad => \core1|rf|RF~2299_combout\,
	combout => \core1|rf|RF~2302_combout\);

-- Location: LCCOMB_X26_Y34_N20
\core1|rf|RF~2303\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2303_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2292_combout\ & ((\core1|rf|RF~2302_combout\))) # (!\core1|rf|RF~2292_combout\ & (\core1|rf|RF~2271_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2292_combout\,
	datac => \core1|rf|RF~2271_combout\,
	datad => \core1|rf|RF~2302_combout\,
	combout => \core1|rf|RF~2303_combout\);

-- Location: LCCOMB_X10_Y34_N12
\core1|rd_val_or_zero[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[5]~5_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2303_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2303_combout\,
	combout => \core1|rd_val_or_zero[5]~5_combout\);

-- Location: FF_X10_Y34_N13
\core1|rd_val_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[5]~5_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(5));

-- Location: FF_X18_Y35_N13
\core1|rf|RF_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(17));

-- Location: IOIBUF_X0_Y33_N15
\from_mem_flat_i[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(10),
	o => \from_mem_flat_i[10]~input_o\);

-- Location: LCCOMB_X21_Y33_N2
\core1|rf_wd[8]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[8]~56_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\from_mem_flat_i[10]~input_o\) # ((!\core1|rf_wd[11]~39_combout\)))) # (!\core1|rf_wd[6]~38_combout\ & (((\core1|rf_wd[11]~39_combout\ & \core1|alu_1|Selector23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \from_mem_flat_i[10]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|alu_1|Selector23~combout\,
	combout => \core1|rf_wd[8]~56_combout\);

-- Location: LCCOMB_X21_Y33_N30
\core1|rf_wd[8]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[8]~57_combout\ = (\core1|rf_wd[11]~39_combout\ & (((\core1|rf_wd[8]~56_combout\)))) # (!\core1|rf_wd[11]~39_combout\ & ((\core1|rf_wd[8]~56_combout\ & ((\net_packet_flat_i[8]~input_o\))) # (!\core1|rf_wd[8]~56_combout\ & 
-- (\core1|Add2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|Add2~16_combout\,
	datab => \net_packet_flat_i[8]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[8]~56_combout\,
	combout => \core1|rf_wd[8]~57_combout\);

-- Location: LCCOMB_X20_Y38_N28
\core1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|Add2~20_combout\ = !\core1|Add2~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \core1|Add2~19\,
	combout => \core1|Add2~20_combout\);

-- Location: LCCOMB_X20_Y38_N2
\core1|rf_wd[10]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~60_combout\ = (\core1|alu_1|WideNor11~2_combout\ & \core1|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|Add2~20_combout\,
	combout => \core1|rf_wd[10]~60_combout\);

-- Location: IOIBUF_X16_Y43_N8
\from_mem_flat_i[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(12),
	o => \from_mem_flat_i[12]~input_o\);

-- Location: LCCOMB_X19_Y34_N12
\core1|rf|RF_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X19_Y34_N13
\core1|rf|RF_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(23));

-- Location: IOIBUF_X18_Y0_N1
\from_mem_flat_i[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(13),
	o => \from_mem_flat_i[13]~input_o\);

-- Location: IOIBUF_X0_Y13_N8
\from_mem_flat_i[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(32),
	o => \from_mem_flat_i[32]~input_o\);

-- Location: LCCOMB_X17_Y33_N12
\core1|rf|RF_rtl_0_bypass[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\);

-- Location: FF_X17_Y33_N13
\core1|rf|RF_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(43));

-- Location: IOIBUF_X14_Y43_N22
\from_mem_flat_i[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(14),
	o => \from_mem_flat_i[14]~input_o\);

-- Location: LCCOMB_X26_Y31_N8
\core1|rf|RF~940feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~940feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~940feeder_combout\);

-- Location: FF_X26_Y31_N9
\core1|rf|RF~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~940feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~940_q\);

-- Location: FF_X32_Y27_N1
\core1|rf|RF~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~684_q\);

-- Location: FF_X23_Y29_N9
\core1|rf|RF~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~556_q\);

-- Location: LCCOMB_X26_Y27_N2
\core1|rf|RF~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~812feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~812feeder_combout\);

-- Location: FF_X26_Y27_N3
\core1|rf|RF~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~812feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~812_q\);

-- Location: LCCOMB_X23_Y29_N8
\core1|rf|RF~2566\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2566_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~812_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~556_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~556_q\,
	datad => \core1|rf|RF~812_q\,
	combout => \core1|rf|RF~2566_combout\);

-- Location: LCCOMB_X32_Y27_N0
\core1|rf|RF~2567\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2567_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2566_combout\ & (\core1|rf|RF~940_q\)) # (!\core1|rf|RF~2566_combout\ & ((\core1|rf|RF~684_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~940_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~684_q\,
	datad => \core1|rf|RF~2566_combout\,
	combout => \core1|rf|RF~2567_combout\);

-- Location: LCCOMB_X23_Y28_N12
\core1|rf|RF~748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~748feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~748feeder_combout\);

-- Location: FF_X23_Y28_N13
\core1|rf|RF~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~748feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~748_q\);

-- Location: FF_X23_Y28_N11
\core1|rf|RF~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1004_q\);

-- Location: FF_X18_Y32_N27
\core1|rf|RF~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~620_q\);

-- Location: LCCOMB_X20_Y28_N22
\core1|rf|RF~876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~876feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~876feeder_combout\);

-- Location: FF_X20_Y28_N23
\core1|rf|RF~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~876feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~876_q\);

-- Location: LCCOMB_X18_Y32_N26
\core1|rf|RF~2573\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2573_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~876_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~620_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~620_q\,
	datad => \core1|rf|RF~876_q\,
	combout => \core1|rf|RF~2573_combout\);

-- Location: LCCOMB_X23_Y28_N10
\core1|rf|RF~2574\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2574_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2573_combout\ & ((\core1|rf|RF~1004_q\))) # (!\core1|rf|RF~2573_combout\ & (\core1|rf|RF~748_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~748_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1004_q\,
	datad => \core1|rf|RF~2573_combout\,
	combout => \core1|rf|RF~2574_combout\);

-- Location: LCCOMB_X32_Y28_N16
\core1|rf|RF~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~780feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~780feeder_combout\);

-- Location: FF_X32_Y28_N17
\core1|rf|RF~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~780feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~780_q\);

-- Location: FF_X32_Y28_N27
\core1|rf|RF~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~908_q\);

-- Location: LCCOMB_X30_Y26_N16
\core1|rf|RF~652feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~652feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~652feeder_combout\);

-- Location: FF_X30_Y26_N17
\core1|rf|RF~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~652feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~652_q\);

-- Location: FF_X30_Y26_N11
\core1|rf|RF~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~524_q\);

-- Location: LCCOMB_X30_Y26_N10
\core1|rf|RF~2570\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2570_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~652_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~524_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~652_q\,
	datac => \core1|rf|RF~524_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2570_combout\);

-- Location: LCCOMB_X32_Y28_N26
\core1|rf|RF~2571\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2571_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2570_combout\ & ((\core1|rf|RF~908_q\))) # (!\core1|rf|RF~2570_combout\ & (\core1|rf|RF~780_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~780_q\,
	datac => \core1|rf|RF~908_q\,
	datad => \core1|rf|RF~2570_combout\,
	combout => \core1|rf|RF~2571_combout\);

-- Location: LCCOMB_X25_Y26_N12
\core1|rf|RF~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~844feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~844feeder_combout\);

-- Location: FF_X25_Y26_N13
\core1|rf|RF~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~844feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~844_q\);

-- Location: FF_X25_Y26_N7
\core1|rf|RF~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~972_q\);

-- Location: LCCOMB_X21_Y29_N30
\core1|rf|RF~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~716feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~716feeder_combout\);

-- Location: FF_X21_Y29_N31
\core1|rf|RF~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~716feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~716_q\);

-- Location: FF_X22_Y29_N1
\core1|rf|RF~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~588_q\);

-- Location: LCCOMB_X22_Y29_N0
\core1|rf|RF~2568\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2568_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~716_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~588_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~716_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~588_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2568_combout\);

-- Location: LCCOMB_X25_Y26_N6
\core1|rf|RF~2569\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2569_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2568_combout\ & ((\core1|rf|RF~972_q\))) # (!\core1|rf|RF~2568_combout\ & (\core1|rf|RF~844_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~844_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~972_q\,
	datad => \core1|rf|RF~2568_combout\,
	combout => \core1|rf|RF~2569_combout\);

-- Location: LCCOMB_X32_Y28_N28
\core1|rf|RF~2572\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2572_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2569_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2571_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2571_combout\,
	datad => \core1|rf|RF~2569_combout\,
	combout => \core1|rf|RF~2572_combout\);

-- Location: LCCOMB_X32_Y28_N30
\core1|rf|RF~2575\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2575_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2572_combout\ & ((\core1|rf|RF~2574_combout\))) # (!\core1|rf|RF~2572_combout\ & (\core1|rf|RF~2567_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2567_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2574_combout\,
	datad => \core1|rf|RF~2572_combout\,
	combout => \core1|rf|RF~2575_combout\);

-- Location: LCCOMB_X33_Y34_N28
\core1|rf|RF~172feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~172feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~172feeder_combout\);

-- Location: FF_X33_Y34_N29
\core1|rf|RF~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~172feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~172_q\);

-- Location: FF_X33_Y34_N31
\core1|rf|RF~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~428_q\);

-- Location: LCCOMB_X34_Y34_N20
\core1|rf|RF~300feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~300feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~300feeder_combout\);

-- Location: FF_X34_Y34_N21
\core1|rf|RF~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~300feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~300_q\);

-- Location: FF_X34_Y34_N3
\core1|rf|RF~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~44_q\);

-- Location: LCCOMB_X34_Y34_N2
\core1|rf|RF~2578\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2578_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~300_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~44_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~300_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~44_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2578_combout\);

-- Location: LCCOMB_X33_Y34_N30
\core1|rf|RF~2579\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2579_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2578_combout\ & ((\core1|rf|RF~428_q\))) # (!\core1|rf|RF~2578_combout\ & (\core1|rf|RF~172_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~172_q\,
	datac => \core1|rf|RF~428_q\,
	datad => \core1|rf|RF~2578_combout\,
	combout => \core1|rf|RF~2579_combout\);

-- Location: LCCOMB_X33_Y30_N28
\core1|rf|RF~140feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~140feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~140feeder_combout\);

-- Location: FF_X33_Y30_N29
\core1|rf|RF~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~140feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~140_q\);

-- Location: FF_X33_Y30_N19
\core1|rf|RF~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~12_q\);

-- Location: LCCOMB_X33_Y30_N18
\core1|rf|RF~2580\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2580_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~140_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~12_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~140_q\,
	datac => \core1|rf|RF~12_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2580_combout\);

-- Location: LCCOMB_X32_Y26_N16
\core1|rf|RF~268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~268feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~268feeder_combout\);

-- Location: FF_X32_Y26_N17
\core1|rf|RF~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~268feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~268_q\);

-- Location: FF_X32_Y26_N23
\core1|rf|RF~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~396_q\);

-- Location: LCCOMB_X32_Y26_N22
\core1|rf|RF~2581\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2581_combout\ = (\core1|rf|RF~2580_combout\ & (((\core1|rf|RF~396_q\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2580_combout\ & (\core1|rf|RF~268_q\ & ((\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2580_combout\,
	datab => \core1|rf|RF~268_q\,
	datac => \core1|rf|RF~396_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2581_combout\);

-- Location: LCCOMB_X32_Y28_N12
\core1|rf|RF~2582\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2582_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2579_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2581_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2579_combout\,
	datad => \core1|rf|RF~2581_combout\,
	combout => \core1|rf|RF~2582_combout\);

-- Location: LCCOMB_X32_Y30_N20
\core1|rf|RF~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~364feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~364feeder_combout\);

-- Location: FF_X32_Y30_N21
\core1|rf|RF~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~364feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~364_q\);

-- Location: FF_X32_Y30_N19
\core1|rf|RF~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~108_q\);

-- Location: LCCOMB_X32_Y30_N18
\core1|rf|RF~2583\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2583_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~364_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~108_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~364_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~108_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2583_combout\);

-- Location: LCCOMB_X32_Y31_N24
\core1|rf|RF~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~236feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~236feeder_combout\);

-- Location: FF_X32_Y31_N25
\core1|rf|RF~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~236feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~236_q\);

-- Location: FF_X32_Y31_N23
\core1|rf|RF~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~492_q\);

-- Location: LCCOMB_X32_Y31_N22
\core1|rf|RF~2584\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2584_combout\ = (\core1|rf|RF~2583_combout\ & (((\core1|rf|RF~492_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2583_combout\ & (\core1|rf|RF~236_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2583_combout\,
	datab => \core1|rf|RF~236_q\,
	datac => \core1|rf|RF~492_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2584_combout\);

-- Location: LCCOMB_X33_Y28_N12
\core1|rf|RF~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~460feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~460feeder_combout\);

-- Location: FF_X33_Y28_N13
\core1|rf|RF~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~460feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~460_q\);

-- Location: LCCOMB_X32_Y33_N16
\core1|rf|RF~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~204feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~204feeder_combout\);

-- Location: FF_X32_Y33_N17
\core1|rf|RF~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~204feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~204_q\);

-- Location: FF_X32_Y29_N21
\core1|rf|RF~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~76_q\);

-- Location: LCCOMB_X32_Y29_N20
\core1|rf|RF~2576\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2576_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~204_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~76_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~204_q\,
	datac => \core1|rf|RF~76_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2576_combout\);

-- Location: FF_X33_Y28_N27
\core1|rf|RF~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~332_q\);

-- Location: LCCOMB_X33_Y28_N26
\core1|rf|RF~2577\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2577_combout\ = (\core1|rf|RF~2576_combout\ & ((\core1|rf|RF~460_q\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2576_combout\ & (((\core1|rf|RF~332_q\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~460_q\,
	datab => \core1|rf|RF~2576_combout\,
	datac => \core1|rf|RF~332_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2577_combout\);

-- Location: LCCOMB_X32_Y28_N10
\core1|rf|RF~2585\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2585_combout\ = (\core1|rf|RF~2582_combout\ & ((\core1|rf|RF~2584_combout\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2582_combout\ & (((\core1|rd_addr[1]~3_combout\ & \core1|rf|RF~2577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2582_combout\,
	datab => \core1|rf|RF~2584_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2577_combout\,
	combout => \core1|rf|RF~2585_combout\);

-- Location: LCCOMB_X32_Y28_N0
\core1|rf|RF~2586\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2586_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~2575_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2575_combout\,
	datad => \core1|rf|RF~2585_combout\,
	combout => \core1|rf|RF~2586_combout\);

-- Location: LCCOMB_X30_Y29_N6
\core1|rf|RF~1324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1324feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1324feeder_combout\);

-- Location: FF_X30_Y29_N7
\core1|rf|RF~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1324feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1324_q\);

-- Location: FF_X30_Y29_N5
\core1|rf|RF~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1292_q\);

-- Location: LCCOMB_X30_Y29_N4
\core1|rf|RF~2556\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2556_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1324_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1292_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1324_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1292_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2556_combout\);

-- Location: FF_X29_Y29_N7
\core1|rf|RF~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1356_q\);

-- Location: LCCOMB_X29_Y29_N0
\core1|rf|RF~1388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1388feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1388feeder_combout\);

-- Location: FF_X29_Y29_N1
\core1|rf|RF~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1388feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1388_q\);

-- Location: LCCOMB_X29_Y29_N6
\core1|rf|RF~2557\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2557_combout\ = (\core1|rf|RF~2556_combout\ & (((\core1|rf|RF~1388_q\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~2556_combout\ & (\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1356_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2556_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1356_q\,
	datad => \core1|rf|RF~1388_q\,
	combout => \core1|rf|RF~2557_combout\);

-- Location: LCCOMB_X25_Y30_N0
\core1|rf|RF~1516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1516feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1516feeder_combout\);

-- Location: FF_X25_Y30_N1
\core1|rf|RF~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1516feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1516_q\);

-- Location: FF_X26_Y33_N29
\core1|rf|RF~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1452_q\);

-- Location: LCCOMB_X30_Y30_N12
\core1|rf|RF~1484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1484feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1484feeder_combout\);

-- Location: FF_X30_Y30_N13
\core1|rf|RF~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1484feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1484_q\);

-- Location: FF_X30_Y30_N31
\core1|rf|RF~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1420_q\);

-- Location: LCCOMB_X30_Y30_N30
\core1|rf|RF~2563\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2563_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1484_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1420_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1484_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1420_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2563_combout\);

-- Location: LCCOMB_X26_Y33_N28
\core1|rf|RF~2564\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2564_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2563_combout\ & (\core1|rf|RF~1516_q\)) # (!\core1|rf|RF~2563_combout\ & ((\core1|rf|RF~1452_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1516_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1452_q\,
	datad => \core1|rf|RF~2563_combout\,
	combout => \core1|rf|RF~2564_combout\);

-- Location: LCCOMB_X19_Y25_N12
\core1|rf|RF~1100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1100feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1100feeder_combout\);

-- Location: FF_X19_Y25_N13
\core1|rf|RF~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1100feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1100_q\);

-- Location: FF_X19_Y25_N3
\core1|rf|RF~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1132_q\);

-- Location: FF_X22_Y28_N25
\core1|rf|RF~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1036_q\);

-- Location: LCCOMB_X21_Y32_N14
\core1|rf|RF~1068feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1068feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1068feeder_combout\);

-- Location: FF_X21_Y32_N15
\core1|rf|RF~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1068feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1068_q\);

-- Location: LCCOMB_X22_Y28_N24
\core1|rf|RF~2560\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2560_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~1068_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1036_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1036_q\,
	datad => \core1|rf|RF~1068_q\,
	combout => \core1|rf|RF~2560_combout\);

-- Location: LCCOMB_X19_Y25_N2
\core1|rf|RF~2561\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2561_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2560_combout\ & ((\core1|rf|RF~1132_q\))) # (!\core1|rf|RF~2560_combout\ & (\core1|rf|RF~1100_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1100_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1132_q\,
	datad => \core1|rf|RF~2560_combout\,
	combout => \core1|rf|RF~2561_combout\);

-- Location: LCCOMB_X18_Y30_N10
\core1|rf|RF~1228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1228feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1228feeder_combout\);

-- Location: FF_X18_Y30_N11
\core1|rf|RF~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1228feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1228_q\);

-- Location: FF_X18_Y30_N5
\core1|rf|RF~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1164_q\);

-- Location: LCCOMB_X18_Y30_N4
\core1|rf|RF~2558\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2558_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1228_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1164_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1228_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1164_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2558_combout\);

-- Location: LCCOMB_X27_Y34_N8
\core1|rf|RF~1196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1196feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1196feeder_combout\);

-- Location: FF_X27_Y34_N9
\core1|rf|RF~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1196feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1196_q\);

-- Location: FF_X27_Y34_N19
\core1|rf|RF~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1260_q\);

-- Location: LCCOMB_X27_Y34_N18
\core1|rf|RF~2559\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2559_combout\ = (\core1|rf|RF~2558_combout\ & (((\core1|rf|RF~1260_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2558_combout\ & (\core1|rf|RF~1196_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2558_combout\,
	datab => \core1|rf|RF~1196_q\,
	datac => \core1|rf|RF~1260_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2559_combout\);

-- Location: LCCOMB_X26_Y33_N2
\core1|rf|RF~2562\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2562_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\) # (\core1|rf|RF~2559_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2561_combout\ & (!\core1|rd_addr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2561_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2559_combout\,
	combout => \core1|rf|RF~2562_combout\);

-- Location: LCCOMB_X26_Y33_N22
\core1|rf|RF~2565\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2565_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2562_combout\ & ((\core1|rf|RF~2564_combout\))) # (!\core1|rf|RF~2562_combout\ & (\core1|rf|RF~2557_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2557_combout\,
	datab => \core1|rf|RF~2564_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2562_combout\,
	combout => \core1|rf|RF~2565_combout\);

-- Location: LCCOMB_X18_Y32_N16
\core1|rf|RF~2028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2028feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~2028feeder_combout\);

-- Location: FF_X18_Y32_N17
\core1|rf|RF~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2028feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2028_q\);

-- Location: FF_X22_Y35_N31
\core1|rf|RF~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1900_q\);

-- Location: LCCOMB_X19_Y33_N2
\core1|rf|RF~1772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1772feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1772feeder_combout\);

-- Location: FF_X19_Y33_N3
\core1|rf|RF~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1772feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1772_q\);

-- Location: FF_X22_Y35_N17
\core1|rf|RF~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1644_q\);

-- Location: LCCOMB_X22_Y35_N16
\core1|rf|RF~2594\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2594_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1772_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1644_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1772_q\,
	datac => \core1|rf|RF~1644_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2594_combout\);

-- Location: LCCOMB_X22_Y35_N30
\core1|rf|RF~2595\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2595_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2594_combout\ & (\core1|rf|RF~2028_q\)) # (!\core1|rf|RF~2594_combout\ & ((\core1|rf|RF~1900_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2028_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1900_q\,
	datad => \core1|rf|RF~2594_combout\,
	combout => \core1|rf|RF~2595_combout\);

-- Location: LCCOMB_X19_Y30_N2
\core1|rf|RF~1996feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1996feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1996feeder_combout\);

-- Location: FF_X19_Y30_N3
\core1|rf|RF~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1996feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1996_q\);

-- Location: FF_X19_Y30_N25
\core1|rf|RF~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1740_q\);

-- Location: FF_X20_Y27_N3
\core1|rf|RF~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1612_q\);

-- Location: LCCOMB_X20_Y27_N8
\core1|rf|RF~1868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1868feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1868feeder_combout\);

-- Location: FF_X20_Y27_N9
\core1|rf|RF~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1868feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1868_q\);

-- Location: LCCOMB_X20_Y27_N2
\core1|rf|RF~2587\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2587_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1868_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1612_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1612_q\,
	datad => \core1|rf|RF~1868_q\,
	combout => \core1|rf|RF~2587_combout\);

-- Location: LCCOMB_X19_Y30_N24
\core1|rf|RF~2588\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2588_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2587_combout\ & (\core1|rf|RF~1996_q\)) # (!\core1|rf|RF~2587_combout\ & ((\core1|rf|RF~1740_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1996_q\,
	datac => \core1|rf|RF~1740_q\,
	datad => \core1|rf|RF~2587_combout\,
	combout => \core1|rf|RF~2588_combout\);

-- Location: LCCOMB_X23_Y25_N20
\core1|rf|RF~1676feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1676feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1676feeder_combout\);

-- Location: FF_X23_Y25_N21
\core1|rf|RF~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1676feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1676_q\);

-- Location: FF_X23_Y25_N11
\core1|rf|RF~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1932_q\);

-- Location: LCCOMB_X29_Y25_N18
\core1|rf|RF~1804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1804feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1804feeder_combout\);

-- Location: FF_X29_Y25_N19
\core1|rf|RF~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1804feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1804_q\);

-- Location: FF_X29_Y25_N25
\core1|rf|RF~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1548_q\);

-- Location: LCCOMB_X29_Y25_N24
\core1|rf|RF~2591\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2591_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1804_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1548_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1804_q\,
	datac => \core1|rf|RF~1548_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2591_combout\);

-- Location: LCCOMB_X23_Y25_N10
\core1|rf|RF~2592\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2592_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2591_combout\ & ((\core1|rf|RF~1932_q\))) # (!\core1|rf|RF~2591_combout\ & (\core1|rf|RF~1676_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1676_q\,
	datac => \core1|rf|RF~1932_q\,
	datad => \core1|rf|RF~2591_combout\,
	combout => \core1|rf|RF~2592_combout\);

-- Location: LCCOMB_X25_Y25_N10
\core1|rf|RF~1836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1836feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1836feeder_combout\);

-- Location: FF_X25_Y25_N11
\core1|rf|RF~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1836feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1836_q\);

-- Location: FF_X25_Y25_N29
\core1|rf|RF~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1964_q\);

-- Location: LCCOMB_X21_Y27_N14
\core1|rf|RF~1708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1708feeder_combout\ = \core1|rf_wd[12]~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[12]~86_combout\,
	combout => \core1|rf|RF~1708feeder_combout\);

-- Location: FF_X21_Y27_N15
\core1|rf|RF~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1708feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1708_q\);

-- Location: FF_X22_Y27_N15
\core1|rf|RF~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1580_q\);

-- Location: LCCOMB_X22_Y27_N14
\core1|rf|RF~2589\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2589_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1708_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1708_q\,
	datac => \core1|rf|RF~1580_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2589_combout\);

-- Location: LCCOMB_X25_Y25_N28
\core1|rf|RF~2590\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2590_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2589_combout\ & ((\core1|rf|RF~1964_q\))) # (!\core1|rf|RF~2589_combout\ & (\core1|rf|RF~1836_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1836_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1964_q\,
	datad => \core1|rf|RF~2589_combout\,
	combout => \core1|rf|RF~2590_combout\);

-- Location: LCCOMB_X25_Y25_N26
\core1|rf|RF~2593\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2593_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2590_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2592_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2592_combout\,
	datad => \core1|rf|RF~2590_combout\,
	combout => \core1|rf|RF~2593_combout\);

-- Location: LCCOMB_X19_Y30_N8
\core1|rf|RF~2596\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2596_combout\ = (\core1|rf|RF~2593_combout\ & ((\core1|rf|RF~2595_combout\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2593_combout\ & (((\core1|rf|RF~2588_combout\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2595_combout\,
	datab => \core1|rf|RF~2588_combout\,
	datac => \core1|rf|RF~2593_combout\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2596_combout\);

-- Location: LCCOMB_X26_Y33_N20
\core1|rf|RF~2597\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2597_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2586_combout\ & ((\core1|rf|RF~2596_combout\))) # (!\core1|rf|RF~2586_combout\ & (\core1|rf|RF~2565_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2586_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2586_combout\,
	datac => \core1|rf|RF~2565_combout\,
	datad => \core1|rf|RF~2596_combout\,
	combout => \core1|rf|RF~2597_combout\);

-- Location: LCCOMB_X14_Y36_N2
\core1|rd_val_or_zero[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[12]~12_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2597_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2597_combout\,
	combout => \core1|rd_val_or_zero[12]~12_combout\);

-- Location: FF_X14_Y36_N3
\core1|rd_val_2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[12]~12_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(12));

-- Location: IOIBUF_X0_Y19_N15
\from_mem_flat_i[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(15),
	o => \from_mem_flat_i[15]~input_o\);

-- Location: FF_X10_Y30_N13
\core1|rf|RF~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1997_q\);

-- Location: FF_X18_Y26_N29
\core1|rf|RF~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~973_q\);

-- Location: LCCOMB_X22_Y26_N28
\core1|rf|RF~1485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1485feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1485feeder_combout\);

-- Location: FF_X22_Y26_N29
\core1|rf|RF~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1485feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1485_q\);

-- Location: FF_X18_Y26_N11
\core1|rf|RF~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~461_q\);

-- Location: LCCOMB_X18_Y26_N10
\core1|rf|RF~2605\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2605_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1485_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~461_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1485_q\,
	datac => \core1|rf|RF~461_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2605_combout\);

-- Location: LCCOMB_X18_Y26_N28
\core1|rf|RF~2606\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2606_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2605_combout\ & (\core1|rf|RF~1997_q\)) # (!\core1|rf|RF~2605_combout\ & ((\core1|rf|RF~973_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1997_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~973_q\,
	datad => \core1|rf|RF~2605_combout\,
	combout => \core1|rf|RF~2606_combout\);

-- Location: LCCOMB_X14_Y29_N12
\core1|rf|RF~1229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1229feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1229feeder_combout\);

-- Location: FF_X14_Y29_N13
\core1|rf|RF~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1229feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1229_q\);

-- Location: FF_X18_Y29_N15
\core1|rf|RF~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~205_q\);

-- Location: LCCOMB_X18_Y29_N14
\core1|rf|RF~2598\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2598_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1229_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~205_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1229_q\,
	datac => \core1|rf|RF~205_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2598_combout\);

-- Location: FF_X19_Y29_N15
\core1|rf|RF~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~717_q\);

-- Location: LCCOMB_X19_Y30_N26
\core1|rf|RF~1741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1741feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1741feeder_combout\);

-- Location: FF_X19_Y30_N27
\core1|rf|RF~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1741feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1741_q\);

-- Location: LCCOMB_X19_Y29_N14
\core1|rf|RF~2599\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2599_combout\ = (\core1|rf|RF~2598_combout\ & (((\core1|rf|RF~1741_q\)) # (!\core1|rd_addr[4]~5_combout\))) # (!\core1|rf|RF~2598_combout\ & (\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~717_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2598_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~717_q\,
	datad => \core1|rf|RF~1741_q\,
	combout => \core1|rf|RF~2599_combout\);

-- Location: LCCOMB_X21_Y28_N6
\core1|rf|RF~1101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1101feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1101feeder_combout\);

-- Location: FF_X21_Y28_N7
\core1|rf|RF~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1101feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1101_q\);

-- Location: FF_X20_Y27_N15
\core1|rf|RF~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1613_q\);

-- Location: LCCOMB_X22_Y29_N26
\core1|rf|RF~589feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~589feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~589feeder_combout\);

-- Location: FF_X22_Y29_N27
\core1|rf|RF~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~589feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~589_q\);

-- Location: FF_X18_Y29_N17
\core1|rf|RF~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~77_q\);

-- Location: LCCOMB_X18_Y29_N16
\core1|rf|RF~2602\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2602_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~589_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~77_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~589_q\,
	datac => \core1|rf|RF~77_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2602_combout\);

-- Location: LCCOMB_X20_Y27_N14
\core1|rf|RF~2603\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2603_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2602_combout\ & ((\core1|rf|RF~1613_q\))) # (!\core1|rf|RF~2602_combout\ & (\core1|rf|RF~1101_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1101_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1613_q\,
	datad => \core1|rf|RF~2602_combout\,
	combout => \core1|rf|RF~2603_combout\);

-- Location: LCCOMB_X27_Y25_N2
\core1|rf|RF~1357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1357feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1357feeder_combout\);

-- Location: FF_X27_Y25_N3
\core1|rf|RF~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1357feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1357_q\);

-- Location: FF_X20_Y27_N25
\core1|rf|RF~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1869_q\);

-- Location: LCCOMB_X25_Y26_N20
\core1|rf|RF~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~845feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~845feeder_combout\);

-- Location: FF_X25_Y26_N21
\core1|rf|RF~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~845feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~845_q\);

-- Location: FF_X23_Y26_N1
\core1|rf|RF~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~333_q\);

-- Location: LCCOMB_X23_Y26_N0
\core1|rf|RF~2600\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2600_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~845_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~333_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~845_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~333_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2600_combout\);

-- Location: LCCOMB_X20_Y27_N24
\core1|rf|RF~2601\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2601_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2600_combout\ & ((\core1|rf|RF~1869_q\))) # (!\core1|rf|RF~2600_combout\ & (\core1|rf|RF~1357_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1357_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1869_q\,
	datad => \core1|rf|RF~2600_combout\,
	combout => \core1|rf|RF~2601_combout\);

-- Location: LCCOMB_X20_Y27_N0
\core1|rf|RF~2604\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2604_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2601_combout\))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (\core1|rf|RF~2603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2603_combout\,
	datad => \core1|rf|RF~2601_combout\,
	combout => \core1|rf|RF~2604_combout\);

-- Location: LCCOMB_X23_Y29_N2
\core1|rf|RF~2607\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2607_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2604_combout\ & (\core1|rf|RF~2606_combout\)) # (!\core1|rf|RF~2604_combout\ & ((\core1|rf|RF~2599_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2606_combout\,
	datab => \core1|rf|RF~2599_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~2604_combout\,
	combout => \core1|rf|RF~2607_combout\);

-- Location: LCCOMB_X34_Y26_N24
\core1|rf|RF~1421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1421feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1421feeder_combout\);

-- Location: FF_X34_Y26_N25
\core1|rf|RF~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1421feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1421_q\);

-- Location: FF_X32_Y26_N27
\core1|rf|RF~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~397_q\);

-- Location: LCCOMB_X32_Y26_N26
\core1|rf|RF~2625\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2625_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1421_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~397_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1421_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~397_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2625_combout\);

-- Location: FF_X27_Y26_N21
\core1|rf|RF~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1933_q\);

-- Location: LCCOMB_X28_Y24_N0
\core1|rf|RF~909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~909feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~909feeder_combout\);

-- Location: FF_X28_Y24_N1
\core1|rf|RF~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~909feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~909_q\);

-- Location: LCCOMB_X27_Y26_N20
\core1|rf|RF~2626\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2626_combout\ = (\core1|rf|RF~2625_combout\ & (((\core1|rf|RF~1933_q\)) # (!\core1|rd_addr[4]~5_combout\))) # (!\core1|rf|RF~2625_combout\ & (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~909_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2625_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1933_q\,
	datad => \core1|rf|RF~909_q\,
	combout => \core1|rf|RF~2626_combout\);

-- Location: LCCOMB_X23_Y25_N24
\core1|rf|RF~1677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1677feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1677feeder_combout\);

-- Location: FF_X23_Y25_N25
\core1|rf|RF~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1677feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1677_q\);

-- Location: FF_X25_Y29_N27
\core1|rf|RF~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~653_q\);

-- Location: LCCOMB_X34_Y32_N0
\core1|rf|RF~1165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1165feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1165feeder_combout\);

-- Location: FF_X34_Y32_N1
\core1|rf|RF~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1165feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1165_q\);

-- Location: FF_X33_Y32_N15
\core1|rf|RF~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~141_q\);

-- Location: LCCOMB_X33_Y32_N14
\core1|rf|RF~2618\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2618_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1165_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~141_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1165_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~141_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2618_combout\);

-- Location: LCCOMB_X25_Y29_N26
\core1|rf|RF~2619\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2619_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2618_combout\ & (\core1|rf|RF~1677_q\)) # (!\core1|rf|RF~2618_combout\ & ((\core1|rf|RF~653_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1677_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~653_q\,
	datad => \core1|rf|RF~2618_combout\,
	combout => \core1|rf|RF~2619_combout\);

-- Location: LCCOMB_X27_Y27_N6
\core1|rf|RF~1037feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1037feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1037feeder_combout\);

-- Location: FF_X27_Y27_N7
\core1|rf|RF~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1037feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1037_q\);

-- Location: FF_X29_Y25_N9
\core1|rf|RF~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1549_q\);

-- Location: LCCOMB_X28_Y25_N20
\core1|rf|RF~525feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~525feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~525feeder_combout\);

-- Location: FF_X28_Y25_N21
\core1|rf|RF~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~525feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~525_q\);

-- Location: FF_X28_Y25_N23
\core1|rf|RF~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~13_q\);

-- Location: LCCOMB_X28_Y25_N22
\core1|rf|RF~2622\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2622_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~525_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~13_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~525_q\,
	datac => \core1|rf|RF~13_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2622_combout\);

-- Location: LCCOMB_X29_Y25_N8
\core1|rf|RF~2623\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2623_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2622_combout\ & ((\core1|rf|RF~1549_q\))) # (!\core1|rf|RF~2622_combout\ & (\core1|rf|RF~1037_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1037_q\,
	datac => \core1|rf|RF~1549_q\,
	datad => \core1|rf|RF~2622_combout\,
	combout => \core1|rf|RF~2623_combout\);

-- Location: LCCOMB_X29_Y24_N0
\core1|rf|RF~1293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1293feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1293feeder_combout\);

-- Location: FF_X29_Y24_N1
\core1|rf|RF~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1293feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1293_q\);

-- Location: FF_X29_Y25_N7
\core1|rf|RF~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1805_q\);

-- Location: LCCOMB_X32_Y28_N2
\core1|rf|RF~781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~781feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~781feeder_combout\);

-- Location: FF_X32_Y28_N3
\core1|rf|RF~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~781feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~781_q\);

-- Location: FF_X32_Y26_N13
\core1|rf|RF~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~269_q\);

-- Location: LCCOMB_X32_Y26_N12
\core1|rf|RF~2620\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2620_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~781_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~269_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~781_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~269_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2620_combout\);

-- Location: LCCOMB_X29_Y25_N6
\core1|rf|RF~2621\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2621_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2620_combout\ & ((\core1|rf|RF~1805_q\))) # (!\core1|rf|RF~2620_combout\ & (\core1|rf|RF~1293_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1293_q\,
	datac => \core1|rf|RF~1805_q\,
	datad => \core1|rf|RF~2620_combout\,
	combout => \core1|rf|RF~2621_combout\);

-- Location: LCCOMB_X29_Y25_N2
\core1|rf|RF~2624\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2624_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\) # (\core1|rf|RF~2621_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2623_combout\ & (!\core1|rd_addr[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2623_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~2621_combout\,
	combout => \core1|rf|RF~2624_combout\);

-- Location: LCCOMB_X25_Y29_N8
\core1|rf|RF~2627\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2627_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2624_combout\ & (\core1|rf|RF~2626_combout\)) # (!\core1|rf|RF~2624_combout\ & ((\core1|rf|RF~2619_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2626_combout\,
	datac => \core1|rf|RF~2619_combout\,
	datad => \core1|rf|RF~2624_combout\,
	combout => \core1|rf|RF~2627_combout\);

-- Location: LCCOMB_X30_Y31_N14
\core1|rf|RF~941feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~941feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~941feeder_combout\);

-- Location: FF_X30_Y31_N15
\core1|rf|RF~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~941feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~941_q\);

-- Location: FF_X34_Y32_N23
\core1|rf|RF~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1965_q\);

-- Location: LCCOMB_X29_Y30_N4
\core1|rf|RF~1453feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1453feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1453feeder_combout\);

-- Location: FF_X29_Y30_N5
\core1|rf|RF~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1453feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1453_q\);

-- Location: FF_X30_Y31_N1
\core1|rf|RF~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~429_q\);

-- Location: LCCOMB_X30_Y31_N0
\core1|rf|RF~2615\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2615_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1453_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~429_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1453_q\,
	datac => \core1|rf|RF~429_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2615_combout\);

-- Location: LCCOMB_X34_Y32_N22
\core1|rf|RF~2616\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2616_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2615_combout\ & ((\core1|rf|RF~1965_q\))) # (!\core1|rf|RF~2615_combout\ & (\core1|rf|RF~941_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~941_q\,
	datac => \core1|rf|RF~1965_q\,
	datad => \core1|rf|RF~2615_combout\,
	combout => \core1|rf|RF~2616_combout\);

-- Location: LCCOMB_X29_Y28_N14
\core1|rf|RF~813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~813feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~813feeder_combout\);

-- Location: FF_X29_Y28_N15
\core1|rf|RF~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~813feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~813_q\);

-- Location: FF_X30_Y28_N31
\core1|rf|RF~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~301_q\);

-- Location: LCCOMB_X30_Y28_N30
\core1|rf|RF~2608\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2608_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~813_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~813_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~301_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2608_combout\);

-- Location: FF_X30_Y27_N7
\core1|rf|RF~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1325_q\);

-- Location: LCCOMB_X25_Y25_N16
\core1|rf|RF~1837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1837feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1837feeder_combout\);

-- Location: FF_X25_Y25_N17
\core1|rf|RF~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1837feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1837_q\);

-- Location: LCCOMB_X30_Y27_N6
\core1|rf|RF~2609\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2609_combout\ = (\core1|rf|RF~2608_combout\ & (((\core1|rf|RF~1837_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2608_combout\ & (\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1325_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2608_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1325_q\,
	datad => \core1|rf|RF~1837_q\,
	combout => \core1|rf|RF~2609_combout\);

-- Location: FF_X28_Y32_N7
\core1|rf|RF~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~173_q\);

-- Location: LCCOMB_X27_Y32_N18
\core1|rf|RF~1197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1197feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1197feeder_combout\);

-- Location: FF_X27_Y32_N19
\core1|rf|RF~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1197feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1197_q\);

-- Location: LCCOMB_X28_Y32_N6
\core1|rf|RF~2610\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2610_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1197_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~173_q\,
	datad => \core1|rf|RF~1197_q\,
	combout => \core1|rf|RF~2610_combout\);

-- Location: FF_X26_Y28_N11
\core1|rf|RF~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1709_q\);

-- Location: LCCOMB_X32_Y27_N18
\core1|rf|RF~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~685feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~685feeder_combout\);

-- Location: FF_X32_Y27_N19
\core1|rf|RF~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~685feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~685_q\);

-- Location: LCCOMB_X26_Y28_N10
\core1|rf|RF~2611\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2611_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2610_combout\ & (\core1|rf|RF~1709_q\)) # (!\core1|rf|RF~2610_combout\ & ((\core1|rf|RF~685_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2610_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2610_combout\,
	datac => \core1|rf|RF~1709_q\,
	datad => \core1|rf|RF~685_q\,
	combout => \core1|rf|RF~2611_combout\);

-- Location: LCCOMB_X17_Y25_N12
\core1|rf|RF~1069feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1069feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1069feeder_combout\);

-- Location: FF_X17_Y25_N13
\core1|rf|RF~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1069feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1069_q\);

-- Location: FF_X21_Y24_N29
\core1|rf|RF~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1581_q\);

-- Location: LCCOMB_X23_Y29_N28
\core1|rf|RF~557feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~557feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~557feeder_combout\);

-- Location: FF_X23_Y29_N29
\core1|rf|RF~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~557feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~557_q\);

-- Location: FF_X21_Y24_N11
\core1|rf|RF~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~45_q\);

-- Location: LCCOMB_X21_Y24_N10
\core1|rf|RF~2612\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2612_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~557_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~557_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~45_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2612_combout\);

-- Location: LCCOMB_X21_Y24_N28
\core1|rf|RF~2613\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2613_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2612_combout\ & ((\core1|rf|RF~1581_q\))) # (!\core1|rf|RF~2612_combout\ & (\core1|rf|RF~1069_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1069_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1581_q\,
	datad => \core1|rf|RF~2612_combout\,
	combout => \core1|rf|RF~2613_combout\);

-- Location: LCCOMB_X25_Y29_N2
\core1|rf|RF~2614\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2614_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2611_combout\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2613_combout\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2611_combout\,
	datac => \core1|rf|RF~2613_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2614_combout\);

-- Location: LCCOMB_X25_Y29_N16
\core1|rf|RF~2617\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2617_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2614_combout\ & (\core1|rf|RF~2616_combout\)) # (!\core1|rf|RF~2614_combout\ & ((\core1|rf|RF~2609_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2616_combout\,
	datac => \core1|rf|RF~2609_combout\,
	datad => \core1|rf|RF~2614_combout\,
	combout => \core1|rf|RF~2617_combout\);

-- Location: LCCOMB_X25_Y29_N22
\core1|rf|RF~2628\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2628_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2617_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2627_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2627_combout\,
	datad => \core1|rf|RF~2617_combout\,
	combout => \core1|rf|RF~2628_combout\);

-- Location: FF_X10_Y30_N23
\core1|rf|RF~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[13]~98_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2029_q\);

-- Location: FF_X14_Y29_N19
\core1|rf|RF~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1773_q\);

-- Location: LCCOMB_X22_Y35_N14
\core1|rf|RF~1901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1901feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1901feeder_combout\);

-- Location: FF_X22_Y35_N15
\core1|rf|RF~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1901feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1901_q\);

-- Location: FF_X22_Y35_N21
\core1|rf|RF~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1645_q\);

-- Location: LCCOMB_X22_Y35_N20
\core1|rf|RF~2636\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2636_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1901_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1645_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1901_q\,
	datac => \core1|rf|RF~1645_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2636_combout\);

-- Location: LCCOMB_X14_Y29_N18
\core1|rf|RF~2637\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2637_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2636_combout\ & (\core1|rf|RF~2029_q\)) # (!\core1|rf|RF~2636_combout\ & ((\core1|rf|RF~1773_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2029_q\,
	datac => \core1|rf|RF~1773_q\,
	datad => \core1|rf|RF~2636_combout\,
	combout => \core1|rf|RF~2637_combout\);

-- Location: LCCOMB_X32_Y30_N16
\core1|rf|RF~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~365feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~365feeder_combout\);

-- Location: FF_X32_Y30_N17
\core1|rf|RF~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~365feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~365_q\);

-- Location: FF_X26_Y30_N23
\core1|rf|RF~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~493_q\);

-- Location: LCCOMB_X33_Y33_N8
\core1|rf|RF~237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~237feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~237feeder_combout\);

-- Location: FF_X33_Y33_N9
\core1|rf|RF~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~237feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~237_q\);

-- Location: FF_X32_Y30_N27
\core1|rf|RF~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~109_q\);

-- Location: LCCOMB_X32_Y30_N26
\core1|rf|RF~2633\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2633_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~237_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~109_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~237_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~109_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2633_combout\);

-- Location: LCCOMB_X26_Y30_N22
\core1|rf|RF~2634\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2634_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2633_combout\ & ((\core1|rf|RF~493_q\))) # (!\core1|rf|RF~2633_combout\ & (\core1|rf|RF~365_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~365_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~493_q\,
	datad => \core1|rf|RF~2633_combout\,
	combout => \core1|rf|RF~2634_combout\);

-- Location: LCCOMB_X26_Y29_N18
\core1|rf|RF~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~749feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~749feeder_combout\);

-- Location: FF_X26_Y29_N19
\core1|rf|RF~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~749feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~749_q\);

-- Location: FF_X26_Y30_N29
\core1|rf|RF~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1005_q\);

-- Location: LCCOMB_X16_Y27_N16
\core1|rf|RF~877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~877feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~877feeder_combout\);

-- Location: FF_X16_Y27_N17
\core1|rf|RF~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~877feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~877_q\);

-- Location: FF_X16_Y27_N19
\core1|rf|RF~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~621_q\);

-- Location: LCCOMB_X16_Y27_N18
\core1|rf|RF~2631\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2631_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~877_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~621_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~877_q\,
	datac => \core1|rf|RF~621_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2631_combout\);

-- Location: LCCOMB_X26_Y30_N28
\core1|rf|RF~2632\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2632_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2631_combout\ & ((\core1|rf|RF~1005_q\))) # (!\core1|rf|RF~2631_combout\ & (\core1|rf|RF~749_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~749_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1005_q\,
	datad => \core1|rf|RF~2631_combout\,
	combout => \core1|rf|RF~2632_combout\);

-- Location: LCCOMB_X26_Y30_N0
\core1|rf|RF~2635\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2635_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2632_combout\))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (\core1|rf|RF~2634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2634_combout\,
	datad => \core1|rf|RF~2632_combout\,
	combout => \core1|rf|RF~2635_combout\);

-- Location: LCCOMB_X29_Y30_N22
\core1|rf|RF~1517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1517feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1517feeder_combout\);

-- Location: FF_X29_Y30_N23
\core1|rf|RF~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1517feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1517_q\);

-- Location: FF_X27_Y25_N25
\core1|rf|RF~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1389_q\);

-- Location: LCCOMB_X27_Y32_N24
\core1|rf|RF~1261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1261feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF~1261feeder_combout\);

-- Location: FF_X27_Y32_N25
\core1|rf|RF~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1261feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1261_q\);

-- Location: FF_X21_Y28_N21
\core1|rf|RF~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[13]~98_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1133_q\);

-- Location: LCCOMB_X21_Y28_N20
\core1|rf|RF~2629\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2629_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1261_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1133_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1261_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1133_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2629_combout\);

-- Location: LCCOMB_X27_Y25_N24
\core1|rf|RF~2630\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2630_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2629_combout\ & (\core1|rf|RF~1517_q\)) # (!\core1|rf|RF~2629_combout\ & ((\core1|rf|RF~1389_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1517_q\,
	datac => \core1|rf|RF~1389_q\,
	datad => \core1|rf|RF~2629_combout\,
	combout => \core1|rf|RF~2630_combout\);

-- Location: LCCOMB_X23_Y29_N10
\core1|rf|RF~2638\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2638_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2635_combout\ & (\core1|rf|RF~2637_combout\)) # (!\core1|rf|RF~2635_combout\ & ((\core1|rf|RF~2630_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2637_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2635_combout\,
	datad => \core1|rf|RF~2630_combout\,
	combout => \core1|rf|RF~2638_combout\);

-- Location: LCCOMB_X23_Y29_N16
\core1|rf|RF~2639\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2639_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2628_combout\ & ((\core1|rf|RF~2638_combout\))) # (!\core1|rf|RF~2628_combout\ & (\core1|rf|RF~2607_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2607_combout\,
	datac => \core1|rf|RF~2628_combout\,
	datad => \core1|rf|RF~2638_combout\,
	combout => \core1|rf|RF~2639_combout\);

-- Location: LCCOMB_X14_Y36_N24
\core1|rd_val_or_zero[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[13]~13_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2639_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2639_combout\,
	combout => \core1|rd_val_or_zero[13]~13_combout\);

-- Location: FF_X14_Y36_N25
\core1|rd_val_2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[13]~13_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(13));

-- Location: LCCOMB_X11_Y31_N30
\core1|rf|RF_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[26]~feeder_combout\ = \core1|rf_wd[13]~98_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[13]~98_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X11_Y31_N31
\core1|rf|RF_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(26));

-- Location: IOIBUF_X0_Y37_N15
\from_mem_flat_i[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(16),
	o => \from_mem_flat_i[16]~input_o\);

-- Location: FF_X18_Y37_N11
\core1|rf|RF_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(27));

-- Location: IOIBUF_X0_Y31_N1
\from_mem_flat_i[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(17),
	o => \from_mem_flat_i[17]~input_o\);

-- Location: IOIBUF_X18_Y0_N8
\from_mem_flat_i[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(18),
	o => \from_mem_flat_i[18]~input_o\);

-- Location: IOIBUF_X0_Y30_N15
\from_mem_flat_i[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(19),
	o => \from_mem_flat_i[19]~input_o\);

-- Location: LCCOMB_X15_Y29_N8
\core1|rf|RF_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[30]~feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X15_Y29_N9
\core1|rf|RF_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(30));

-- Location: IOIBUF_X0_Y16_N22
\from_mem_flat_i[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(20),
	o => \from_mem_flat_i[20]~input_o\);

-- Location: FF_X20_Y27_N27
\core1|rf|RF~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1618_q\);

-- Location: LCCOMB_X20_Y27_N12
\core1|rf|RF~1874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1874feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1874feeder_combout\);

-- Location: FF_X20_Y27_N13
\core1|rf|RF~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1874feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1874_q\);

-- Location: LCCOMB_X20_Y27_N26
\core1|rf|RF~2839\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2839_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1874_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1618_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1618_q\,
	datad => \core1|rf|RF~1874_q\,
	combout => \core1|rf|RF~2839_combout\);

-- Location: LCCOMB_X17_Y30_N8
\core1|rf|RF~2002feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2002feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~2002feeder_combout\);

-- Location: FF_X17_Y30_N9
\core1|rf|RF~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2002feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2002_q\);

-- Location: FF_X17_Y28_N17
\core1|rf|RF~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1746_q\);

-- Location: LCCOMB_X17_Y28_N16
\core1|rf|RF~2840\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2840_combout\ = (\core1|rf|RF~2839_combout\ & ((\core1|rf|RF~2002_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2839_combout\ & (((\core1|rf|RF~1746_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2839_combout\,
	datab => \core1|rf|RF~2002_q\,
	datac => \core1|rf|RF~1746_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2840_combout\);

-- Location: LCCOMB_X17_Y30_N18
\core1|rf|RF~2034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2034feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~2034feeder_combout\);

-- Location: FF_X17_Y30_N19
\core1|rf|RF~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2034feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2034_q\);

-- Location: FF_X19_Y28_N5
\core1|rf|RF~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1906_q\);

-- Location: LCCOMB_X15_Y28_N28
\core1|rf|RF~1778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1778feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1778feeder_combout\);

-- Location: FF_X15_Y28_N29
\core1|rf|RF~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1778feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1778_q\);

-- Location: FF_X18_Y28_N3
\core1|rf|RF~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1650_q\);

-- Location: LCCOMB_X18_Y28_N2
\core1|rf|RF~2846\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2846_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1778_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1650_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1778_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1650_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2846_combout\);

-- Location: LCCOMB_X19_Y28_N4
\core1|rf|RF~2847\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2847_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2846_combout\ & (\core1|rf|RF~2034_q\)) # (!\core1|rf|RF~2846_combout\ & ((\core1|rf|RF~1906_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2034_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1906_q\,
	datad => \core1|rf|RF~2846_combout\,
	combout => \core1|rf|RF~2847_combout\);

-- Location: LCCOMB_X27_Y26_N12
\core1|rf|RF~1682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1682feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1682feeder_combout\);

-- Location: FF_X27_Y26_N13
\core1|rf|RF~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1682feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1682_q\);

-- Location: FF_X26_Y26_N31
\core1|rf|RF~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1938_q\);

-- Location: FF_X18_Y25_N1
\core1|rf|RF~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1554_q\);

-- Location: LCCOMB_X18_Y24_N16
\core1|rf|RF~1810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1810feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1810feeder_combout\);

-- Location: FF_X18_Y24_N17
\core1|rf|RF~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1810feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1810_q\);

-- Location: LCCOMB_X18_Y25_N0
\core1|rf|RF~2843\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2843_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1810_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1554_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1554_q\,
	datad => \core1|rf|RF~1810_q\,
	combout => \core1|rf|RF~2843_combout\);

-- Location: LCCOMB_X26_Y26_N30
\core1|rf|RF~2844\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2844_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2843_combout\ & ((\core1|rf|RF~1938_q\))) # (!\core1|rf|RF~2843_combout\ & (\core1|rf|RF~1682_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1682_q\,
	datac => \core1|rf|RF~1938_q\,
	datad => \core1|rf|RF~2843_combout\,
	combout => \core1|rf|RF~2844_combout\);

-- Location: LCCOMB_X25_Y25_N22
\core1|rf|RF~1842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1842feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1842feeder_combout\);

-- Location: FF_X25_Y25_N23
\core1|rf|RF~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1842feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1842_q\);

-- Location: FF_X25_Y25_N21
\core1|rf|RF~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1970_q\);

-- Location: LCCOMB_X28_Y27_N0
\core1|rf|RF~1714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1714feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1714feeder_combout\);

-- Location: FF_X28_Y27_N1
\core1|rf|RF~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1714feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1714_q\);

-- Location: FF_X28_Y27_N7
\core1|rf|RF~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1586_q\);

-- Location: LCCOMB_X28_Y27_N6
\core1|rf|RF~2841\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2841_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1714_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1586_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1714_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1586_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2841_combout\);

-- Location: LCCOMB_X25_Y25_N20
\core1|rf|RF~2842\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2842_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2841_combout\ & ((\core1|rf|RF~1970_q\))) # (!\core1|rf|RF~2841_combout\ & (\core1|rf|RF~1842_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1842_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1970_q\,
	datad => \core1|rf|RF~2841_combout\,
	combout => \core1|rf|RF~2842_combout\);

-- Location: LCCOMB_X25_Y25_N6
\core1|rf|RF~2845\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2845_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2842_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2844_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2844_combout\,
	datad => \core1|rf|RF~2842_combout\,
	combout => \core1|rf|RF~2845_combout\);

-- Location: LCCOMB_X22_Y28_N12
\core1|rf|RF~2848\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2848_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2845_combout\ & ((\core1|rf|RF~2847_combout\))) # (!\core1|rf|RF~2845_combout\ & (\core1|rf|RF~2840_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2840_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2847_combout\,
	datad => \core1|rf|RF~2845_combout\,
	combout => \core1|rf|RF~2848_combout\);

-- Location: LCCOMB_X29_Y29_N4
\core1|rf|RF~1394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1394feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1394feeder_combout\);

-- Location: FF_X29_Y29_N5
\core1|rf|RF~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1394feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1394_q\);

-- Location: FF_X29_Y29_N11
\core1|rf|RF~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1362_q\);

-- Location: LCCOMB_X30_Y29_N28
\core1|rf|RF~1330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1330feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1330feeder_combout\);

-- Location: FF_X30_Y29_N29
\core1|rf|RF~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1330feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1330_q\);

-- Location: FF_X30_Y29_N19
\core1|rf|RF~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1298_q\);

-- Location: LCCOMB_X30_Y29_N18
\core1|rf|RF~2808\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2808_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1330_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1330_q\,
	datac => \core1|rf|RF~1298_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2808_combout\);

-- Location: LCCOMB_X29_Y29_N10
\core1|rf|RF~2809\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2809_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2808_combout\ & (\core1|rf|RF~1394_q\)) # (!\core1|rf|RF~2808_combout\ & ((\core1|rf|RF~1362_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1394_q\,
	datac => \core1|rf|RF~1362_q\,
	datad => \core1|rf|RF~2808_combout\,
	combout => \core1|rf|RF~2809_combout\);

-- Location: LCCOMB_X29_Y30_N24
\core1|rf|RF~1522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1522feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1522feeder_combout\);

-- Location: FF_X29_Y30_N25
\core1|rf|RF~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1522feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1522_q\);

-- Location: FF_X29_Y30_N19
\core1|rf|RF~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1458_q\);

-- Location: LCCOMB_X30_Y30_N24
\core1|rf|RF~1490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1490feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1490feeder_combout\);

-- Location: FF_X30_Y30_N25
\core1|rf|RF~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1490feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1490_q\);

-- Location: FF_X30_Y30_N19
\core1|rf|RF~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1426_q\);

-- Location: LCCOMB_X30_Y30_N18
\core1|rf|RF~2815\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2815_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1490_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1426_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1490_q\,
	datac => \core1|rf|RF~1426_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2815_combout\);

-- Location: LCCOMB_X29_Y30_N18
\core1|rf|RF~2816\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2816_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2815_combout\ & (\core1|rf|RF~1522_q\)) # (!\core1|rf|RF~2815_combout\ & ((\core1|rf|RF~1458_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1522_q\,
	datac => \core1|rf|RF~1458_q\,
	datad => \core1|rf|RF~2815_combout\,
	combout => \core1|rf|RF~2816_combout\);

-- Location: LCCOMB_X20_Y31_N26
\core1|rf|RF~1202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1202feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1202feeder_combout\);

-- Location: FF_X20_Y31_N27
\core1|rf|RF~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1202feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1202_q\);

-- Location: FF_X20_Y31_N9
\core1|rf|RF~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1266_q\);

-- Location: LCCOMB_X21_Y34_N14
\core1|rf|RF~1234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1234feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1234feeder_combout\);

-- Location: FF_X21_Y34_N15
\core1|rf|RF~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1234feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1234_q\);

-- Location: FF_X21_Y34_N29
\core1|rf|RF~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1170_q\);

-- Location: LCCOMB_X21_Y34_N28
\core1|rf|RF~2810\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2810_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1234_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1170_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1234_q\,
	datac => \core1|rf|RF~1170_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2810_combout\);

-- Location: LCCOMB_X20_Y31_N8
\core1|rf|RF~2811\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2811_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2810_combout\ & ((\core1|rf|RF~1266_q\))) # (!\core1|rf|RF~2810_combout\ & (\core1|rf|RF~1202_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2810_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1202_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1266_q\,
	datad => \core1|rf|RF~2810_combout\,
	combout => \core1|rf|RF~2811_combout\);

-- Location: LCCOMB_X19_Y25_N20
\core1|rf|RF~1106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1106feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1106feeder_combout\);

-- Location: FF_X19_Y25_N21
\core1|rf|RF~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1106feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1106_q\);

-- Location: FF_X19_Y25_N31
\core1|rf|RF~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1138_q\);

-- Location: LCCOMB_X17_Y25_N18
\core1|rf|RF~1074feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1074feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~1074feeder_combout\);

-- Location: FF_X17_Y25_N19
\core1|rf|RF~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1074feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1074_q\);

-- Location: FF_X17_Y25_N21
\core1|rf|RF~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1042_q\);

-- Location: LCCOMB_X17_Y25_N20
\core1|rf|RF~2812\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2812_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1074_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1042_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1074_q\,
	datac => \core1|rf|RF~1042_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2812_combout\);

-- Location: LCCOMB_X19_Y25_N30
\core1|rf|RF~2813\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2813_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2812_combout\ & ((\core1|rf|RF~1138_q\))) # (!\core1|rf|RF~2812_combout\ & (\core1|rf|RF~1106_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1106_q\,
	datac => \core1|rf|RF~1138_q\,
	datad => \core1|rf|RF~2812_combout\,
	combout => \core1|rf|RF~2813_combout\);

-- Location: LCCOMB_X20_Y31_N30
\core1|rf|RF~2814\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2814_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~2811_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2811_combout\,
	datad => \core1|rf|RF~2813_combout\,
	combout => \core1|rf|RF~2814_combout\);

-- Location: LCCOMB_X28_Y29_N30
\core1|rf|RF~2817\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2817_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2814_combout\ & ((\core1|rf|RF~2816_combout\))) # (!\core1|rf|RF~2814_combout\ & (\core1|rf|RF~2809_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2809_combout\,
	datac => \core1|rf|RF~2816_combout\,
	datad => \core1|rf|RF~2814_combout\,
	combout => \core1|rf|RF~2817_combout\);

-- Location: LCCOMB_X25_Y27_N16
\core1|rf|RF~946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~946feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~946feeder_combout\);

-- Location: FF_X25_Y27_N17
\core1|rf|RF~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~946feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~946_q\);

-- Location: FF_X25_Y27_N27
\core1|rf|RF~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~690_q\);

-- Location: LCCOMB_X26_Y27_N24
\core1|rf|RF~818feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~818feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~818feeder_combout\);

-- Location: FF_X26_Y27_N25
\core1|rf|RF~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~818feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~818_q\);

-- Location: FF_X26_Y27_N27
\core1|rf|RF~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~562_q\);

-- Location: LCCOMB_X26_Y27_N26
\core1|rf|RF~2818\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2818_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~818_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~818_q\,
	datac => \core1|rf|RF~562_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2818_combout\);

-- Location: LCCOMB_X25_Y27_N26
\core1|rf|RF~2819\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2819_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2818_combout\ & (\core1|rf|RF~946_q\)) # (!\core1|rf|RF~2818_combout\ & ((\core1|rf|RF~690_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~946_q\,
	datac => \core1|rf|RF~690_q\,
	datad => \core1|rf|RF~2818_combout\,
	combout => \core1|rf|RF~2819_combout\);

-- Location: LCCOMB_X23_Y31_N22
\core1|rf|RF~754feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~754feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~754feeder_combout\);

-- Location: FF_X23_Y31_N23
\core1|rf|RF~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~754feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~754_q\);

-- Location: FF_X23_Y31_N29
\core1|rf|RF~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1010_q\);

-- Location: LCCOMB_X16_Y27_N4
\core1|rf|RF~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~882feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~882feeder_combout\);

-- Location: FF_X16_Y27_N5
\core1|rf|RF~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~882feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~882_q\);

-- Location: FF_X16_Y27_N23
\core1|rf|RF~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~626_q\);

-- Location: LCCOMB_X16_Y27_N22
\core1|rf|RF~2825\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2825_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~882_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~626_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~882_q\,
	datac => \core1|rf|RF~626_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2825_combout\);

-- Location: LCCOMB_X23_Y31_N28
\core1|rf|RF~2826\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2826_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2825_combout\ & ((\core1|rf|RF~1010_q\))) # (!\core1|rf|RF~2825_combout\ & (\core1|rf|RF~754_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~754_q\,
	datac => \core1|rf|RF~1010_q\,
	datad => \core1|rf|RF~2825_combout\,
	combout => \core1|rf|RF~2826_combout\);

-- Location: LCCOMB_X20_Y26_N12
\core1|rf|RF~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~850feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~850feeder_combout\);

-- Location: FF_X20_Y26_N13
\core1|rf|RF~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~850feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~850_q\);

-- Location: FF_X20_Y26_N3
\core1|rf|RF~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~978_q\);

-- Location: LCCOMB_X19_Y29_N10
\core1|rf|RF~722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~722feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~722feeder_combout\);

-- Location: FF_X19_Y29_N11
\core1|rf|RF~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~722feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~722_q\);

-- Location: FF_X19_Y29_N5
\core1|rf|RF~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~594_q\);

-- Location: LCCOMB_X19_Y29_N4
\core1|rf|RF~2820\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2820_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~722_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~722_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~594_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2820_combout\);

-- Location: LCCOMB_X20_Y26_N2
\core1|rf|RF~2821\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2821_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2820_combout\ & ((\core1|rf|RF~978_q\))) # (!\core1|rf|RF~2820_combout\ & (\core1|rf|RF~850_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~850_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~978_q\,
	datad => \core1|rf|RF~2820_combout\,
	combout => \core1|rf|RF~2821_combout\);

-- Location: LCCOMB_X32_Y28_N14
\core1|rf|RF~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~786feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~786feeder_combout\);

-- Location: FF_X32_Y28_N15
\core1|rf|RF~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~786feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~786_q\);

-- Location: FF_X28_Y29_N1
\core1|rf|RF~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~914_q\);

-- Location: LCCOMB_X25_Y29_N18
\core1|rf|RF~658feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~658feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~658feeder_combout\);

-- Location: FF_X25_Y29_N19
\core1|rf|RF~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~658feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~658_q\);

-- Location: FF_X25_Y29_N13
\core1|rf|RF~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~530_q\);

-- Location: LCCOMB_X25_Y29_N12
\core1|rf|RF~2822\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2822_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~658_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~530_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~658_q\,
	datac => \core1|rf|RF~530_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2822_combout\);

-- Location: LCCOMB_X28_Y29_N0
\core1|rf|RF~2823\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2823_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2822_combout\ & ((\core1|rf|RF~914_q\))) # (!\core1|rf|RF~2822_combout\ & (\core1|rf|RF~786_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~786_q\,
	datac => \core1|rf|RF~914_q\,
	datad => \core1|rf|RF~2822_combout\,
	combout => \core1|rf|RF~2823_combout\);

-- Location: LCCOMB_X23_Y32_N4
\core1|rf|RF~2824\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2824_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2821_combout\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((!\core1|rd_addr[0]~2_combout\ & \core1|rf|RF~2823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2821_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2823_combout\,
	combout => \core1|rf|RF~2824_combout\);

-- Location: LCCOMB_X22_Y32_N4
\core1|rf|RF~2827\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2827_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2824_combout\ & ((\core1|rf|RF~2826_combout\))) # (!\core1|rf|RF~2824_combout\ & (\core1|rf|RF~2819_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2819_combout\,
	datab => \core1|rf|RF~2826_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2824_combout\,
	combout => \core1|rf|RF~2827_combout\);

-- Location: LCCOMB_X32_Y31_N10
\core1|rf|RF~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~242feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~242feeder_combout\);

-- Location: FF_X32_Y31_N11
\core1|rf|RF~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~242feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~242_q\);

-- Location: FF_X32_Y31_N1
\core1|rf|RF~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~498_q\);

-- Location: LCCOMB_X32_Y30_N22
\core1|rf|RF~370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~370feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~370feeder_combout\);

-- Location: FF_X32_Y30_N23
\core1|rf|RF~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~370feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~370_q\);

-- Location: FF_X32_Y30_N9
\core1|rf|RF~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~114_q\);

-- Location: LCCOMB_X32_Y30_N8
\core1|rf|RF~2835\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2835_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~370_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~370_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~114_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2835_combout\);

-- Location: LCCOMB_X32_Y31_N0
\core1|rf|RF~2836\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2836_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2835_combout\ & ((\core1|rf|RF~498_q\))) # (!\core1|rf|RF~2835_combout\ & (\core1|rf|RF~242_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~242_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~498_q\,
	datad => \core1|rf|RF~2835_combout\,
	combout => \core1|rf|RF~2836_combout\);

-- Location: LCCOMB_X33_Y28_N20
\core1|rf|RF~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~466feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~466feeder_combout\);

-- Location: FF_X33_Y28_N21
\core1|rf|RF~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~466feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~466_q\);

-- Location: FF_X33_Y28_N19
\core1|rf|RF~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~338_q\);

-- Location: LCCOMB_X34_Y30_N4
\core1|rf|RF~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~210feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~210feeder_combout\);

-- Location: FF_X34_Y30_N5
\core1|rf|RF~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~210feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~210_q\);

-- Location: FF_X34_Y30_N19
\core1|rf|RF~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~82_q\);

-- Location: LCCOMB_X34_Y30_N18
\core1|rf|RF~2828\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2828_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~210_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~82_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~210_q\,
	datac => \core1|rf|RF~82_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2828_combout\);

-- Location: LCCOMB_X33_Y28_N18
\core1|rf|RF~2829\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2829_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2828_combout\ & (\core1|rf|RF~466_q\)) # (!\core1|rf|RF~2828_combout\ & ((\core1|rf|RF~338_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~466_q\,
	datac => \core1|rf|RF~338_q\,
	datad => \core1|rf|RF~2828_combout\,
	combout => \core1|rf|RF~2829_combout\);

-- Location: LCCOMB_X33_Y26_N12
\core1|rf|RF~274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~274feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~274feeder_combout\);

-- Location: FF_X33_Y26_N13
\core1|rf|RF~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~274feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~274_q\);

-- Location: FF_X33_Y26_N27
\core1|rf|RF~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~402_q\);

-- Location: LCCOMB_X33_Y30_N4
\core1|rf|RF~146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~146feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~146feeder_combout\);

-- Location: FF_X33_Y30_N5
\core1|rf|RF~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~146feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~146_q\);

-- Location: FF_X33_Y30_N7
\core1|rf|RF~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~18_q\);

-- Location: LCCOMB_X33_Y30_N6
\core1|rf|RF~2832\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2832_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~146_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~18_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~146_q\,
	datac => \core1|rf|RF~18_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2832_combout\);

-- Location: LCCOMB_X33_Y26_N26
\core1|rf|RF~2833\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2833_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2832_combout\ & ((\core1|rf|RF~402_q\))) # (!\core1|rf|RF~2832_combout\ & (\core1|rf|RF~274_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~274_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~402_q\,
	datad => \core1|rf|RF~2832_combout\,
	combout => \core1|rf|RF~2833_combout\);

-- Location: LCCOMB_X34_Y31_N18
\core1|rf|RF~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~178feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~178feeder_combout\);

-- Location: FF_X34_Y31_N19
\core1|rf|RF~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~178feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~178_q\);

-- Location: FF_X26_Y33_N31
\core1|rf|RF~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~434_q\);

-- Location: LCCOMB_X34_Y34_N4
\core1|rf|RF~306feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~306feeder_combout\ = \core1|rf_wd[18]~162_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[18]~162_combout\,
	combout => \core1|rf|RF~306feeder_combout\);

-- Location: FF_X34_Y34_N5
\core1|rf|RF~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~306feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~306_q\);

-- Location: FF_X34_Y34_N15
\core1|rf|RF~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~50_q\);

-- Location: LCCOMB_X34_Y34_N14
\core1|rf|RF~2830\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2830_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~306_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~306_q\,
	datac => \core1|rf|RF~50_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2830_combout\);

-- Location: LCCOMB_X26_Y33_N30
\core1|rf|RF~2831\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2831_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2830_combout\ & ((\core1|rf|RF~434_q\))) # (!\core1|rf|RF~2830_combout\ & (\core1|rf|RF~178_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~178_q\,
	datac => \core1|rf|RF~434_q\,
	datad => \core1|rf|RF~2830_combout\,
	combout => \core1|rf|RF~2831_combout\);

-- Location: LCCOMB_X22_Y32_N6
\core1|rf|RF~2834\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2834_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2831_combout\))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (\core1|rf|RF~2833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2833_combout\,
	datad => \core1|rf|RF~2831_combout\,
	combout => \core1|rf|RF~2834_combout\);

-- Location: LCCOMB_X22_Y32_N28
\core1|rf|RF~2837\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2837_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2834_combout\ & (\core1|rf|RF~2836_combout\)) # (!\core1|rf|RF~2834_combout\ & ((\core1|rf|RF~2829_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2836_combout\,
	datab => \core1|rf|RF~2829_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2834_combout\,
	combout => \core1|rf|RF~2837_combout\);

-- Location: LCCOMB_X22_Y32_N10
\core1|rf|RF~2838\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2838_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2827_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~2837_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2827_combout\,
	datad => \core1|rf|RF~2837_combout\,
	combout => \core1|rf|RF~2838_combout\);

-- Location: LCCOMB_X22_Y32_N16
\core1|rf|RF~2849\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2849_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2838_combout\ & (\core1|rf|RF~2848_combout\)) # (!\core1|rf|RF~2838_combout\ & ((\core1|rf|RF~2817_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2848_combout\,
	datac => \core1|rf|RF~2817_combout\,
	datad => \core1|rf|RF~2838_combout\,
	combout => \core1|rf|RF~2849_combout\);

-- Location: LCCOMB_X22_Y32_N0
\core1|rd_val_or_zero[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[18]~18_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2849_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2849_combout\,
	combout => \core1|rd_val_or_zero[18]~18_combout\);

-- Location: FF_X22_Y32_N1
\core1|rd_val_2_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[18]~18_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(18));

-- Location: FF_X18_Y33_N7
\core1|rf|RF_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[18]~162_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(31));

-- Location: FF_X21_Y28_N5
\core1|rf|RF~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1139_q\);

-- Location: LCCOMB_X20_Y31_N28
\core1|rf|RF~1267feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1267feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1267feeder_combout\);

-- Location: FF_X20_Y31_N29
\core1|rf|RF~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1267feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1267_q\);

-- Location: LCCOMB_X21_Y28_N4
\core1|rf|RF~2881\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2881_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1267_q\))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1139_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1139_q\,
	datad => \core1|rf|RF~1267_q\,
	combout => \core1|rf|RF~2881_combout\);

-- Location: LCCOMB_X20_Y34_N18
\core1|rf|RF~1523feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1523feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1523feeder_combout\);

-- Location: FF_X20_Y34_N19
\core1|rf|RF~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1523feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1523_q\);

-- Location: FF_X20_Y34_N13
\core1|rf|RF~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1395_q\);

-- Location: LCCOMB_X20_Y34_N12
\core1|rf|RF~2882\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2882_combout\ = (\core1|rf|RF~2881_combout\ & ((\core1|rf|RF~1523_q\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2881_combout\ & (((\core1|rf|RF~1395_q\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2881_combout\,
	datab => \core1|rf|RF~1523_q\,
	datac => \core1|rf|RF~1395_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2882_combout\);

-- Location: LCCOMB_X17_Y30_N22
\core1|rf|RF~2035feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2035feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~2035feeder_combout\);

-- Location: FF_X17_Y30_N23
\core1|rf|RF~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2035feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2035_q\);

-- Location: FF_X15_Y28_N23
\core1|rf|RF~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1779_q\);

-- Location: FF_X18_Y28_N29
\core1|rf|RF~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1651_q\);

-- Location: LCCOMB_X19_Y27_N20
\core1|rf|RF~1907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1907feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1907feeder_combout\);

-- Location: FF_X19_Y27_N21
\core1|rf|RF~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1907feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1907_q\);

-- Location: LCCOMB_X18_Y28_N28
\core1|rf|RF~2888\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2888_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1907_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1651_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1651_q\,
	datad => \core1|rf|RF~1907_q\,
	combout => \core1|rf|RF~2888_combout\);

-- Location: LCCOMB_X15_Y28_N22
\core1|rf|RF~2889\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2889_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2888_combout\ & (\core1|rf|RF~2035_q\)) # (!\core1|rf|RF~2888_combout\ & ((\core1|rf|RF~1779_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2035_q\,
	datac => \core1|rf|RF~1779_q\,
	datad => \core1|rf|RF~2888_combout\,
	combout => \core1|rf|RF~2889_combout\);

-- Location: LCCOMB_X25_Y24_N30
\core1|rf|RF~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~371feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~371feeder_combout\);

-- Location: FF_X25_Y24_N31
\core1|rf|RF~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~371feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~371_q\);

-- Location: FF_X16_Y26_N5
\core1|rf|RF~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~499_q\);

-- Location: LCCOMB_X22_Y24_N4
\core1|rf|RF~243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~243feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~243feeder_combout\);

-- Location: FF_X22_Y24_N5
\core1|rf|RF~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~243feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~243_q\);

-- Location: FF_X16_Y26_N11
\core1|rf|RF~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~115_q\);

-- Location: LCCOMB_X16_Y26_N10
\core1|rf|RF~2885\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2885_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~243_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~115_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~243_q\,
	datac => \core1|rf|RF~115_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2885_combout\);

-- Location: LCCOMB_X16_Y26_N4
\core1|rf|RF~2886\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2886_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2885_combout\ & ((\core1|rf|RF~499_q\))) # (!\core1|rf|RF~2885_combout\ & (\core1|rf|RF~371_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~371_q\,
	datac => \core1|rf|RF~499_q\,
	datad => \core1|rf|RF~2885_combout\,
	combout => \core1|rf|RF~2886_combout\);

-- Location: LCCOMB_X16_Y27_N28
\core1|rf|RF~883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~883feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~883feeder_combout\);

-- Location: FF_X16_Y27_N29
\core1|rf|RF~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~883feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~883_q\);

-- Location: FF_X16_Y27_N15
\core1|rf|RF~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~627_q\);

-- Location: LCCOMB_X16_Y27_N14
\core1|rf|RF~2883\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2883_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~883_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~883_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~627_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2883_combout\);

-- Location: LCCOMB_X17_Y29_N28
\core1|rf|RF~755feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~755feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~755feeder_combout\);

-- Location: FF_X17_Y29_N29
\core1|rf|RF~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~755feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~755_q\);

-- Location: FF_X17_Y29_N27
\core1|rf|RF~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1011_q\);

-- Location: LCCOMB_X17_Y29_N26
\core1|rf|RF~2884\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2884_combout\ = (\core1|rf|RF~2883_combout\ & (((\core1|rf|RF~1011_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2883_combout\ & (\core1|rf|RF~755_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2883_combout\,
	datab => \core1|rf|RF~755_q\,
	datac => \core1|rf|RF~1011_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2884_combout\);

-- Location: LCCOMB_X16_Y26_N2
\core1|rf|RF~2887\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2887_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\) # (\core1|rf|RF~2884_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2886_combout\ & (!\core1|rd_addr[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2886_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2884_combout\,
	combout => \core1|rf|RF~2887_combout\);

-- Location: LCCOMB_X16_Y26_N16
\core1|rf|RF~2890\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2890_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2887_combout\ & ((\core1|rf|RF~2889_combout\))) # (!\core1|rf|RF~2887_combout\ & (\core1|rf|RF~2882_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2882_combout\,
	datab => \core1|rf|RF~2889_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2887_combout\,
	combout => \core1|rf|RF~2890_combout\);

-- Location: LCCOMB_X19_Y30_N12
\core1|rf|RF~1747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1747feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1747feeder_combout\);

-- Location: FF_X19_Y30_N13
\core1|rf|RF~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1747feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1747_q\);

-- Location: FF_X19_Y29_N31
\core1|rf|RF~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~723_q\);

-- Location: LCCOMB_X18_Y30_N8
\core1|rf|RF~1235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1235feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1235feeder_combout\);

-- Location: FF_X18_Y30_N9
\core1|rf|RF~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1235feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1235_q\);

-- Location: FF_X18_Y29_N9
\core1|rf|RF~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~211_q\);

-- Location: LCCOMB_X18_Y29_N8
\core1|rf|RF~2850\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2850_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1235_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~211_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1235_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~211_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2850_combout\);

-- Location: LCCOMB_X19_Y29_N30
\core1|rf|RF~2851\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2851_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2850_combout\ & (\core1|rf|RF~1747_q\)) # (!\core1|rf|RF~2850_combout\ & ((\core1|rf|RF~723_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1747_q\,
	datac => \core1|rf|RF~723_q\,
	datad => \core1|rf|RF~2850_combout\,
	combout => \core1|rf|RF~2851_combout\);

-- Location: LCCOMB_X17_Y30_N24
\core1|rf|RF~2003feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2003feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~2003feeder_combout\);

-- Location: FF_X17_Y30_N25
\core1|rf|RF~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2003feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2003_q\);

-- Location: LCCOMB_X30_Y30_N8
\core1|rf|RF~1491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1491feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1491feeder_combout\);

-- Location: FF_X30_Y30_N9
\core1|rf|RF~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1491feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1491_q\);

-- Location: FF_X18_Y26_N3
\core1|rf|RF~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~467_q\);

-- Location: LCCOMB_X18_Y26_N2
\core1|rf|RF~2857\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2857_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1491_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~467_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1491_q\,
	datac => \core1|rf|RF~467_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2857_combout\);

-- Location: FF_X18_Y26_N21
\core1|rf|RF~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~979_q\);

-- Location: LCCOMB_X18_Y26_N20
\core1|rf|RF~2858\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2858_combout\ = (\core1|rf|RF~2857_combout\ & ((\core1|rf|RF~2003_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2857_combout\ & (((\core1|rf|RF~979_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2003_q\,
	datab => \core1|rf|RF~2857_combout\,
	datac => \core1|rf|RF~979_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2858_combout\);

-- Location: LCCOMB_X21_Y28_N10
\core1|rf|RF~1107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1107feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1107feeder_combout\);

-- Location: FF_X21_Y28_N11
\core1|rf|RF~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1107feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1107_q\);

-- Location: FF_X17_Y28_N23
\core1|rf|RF~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1619_q\);

-- Location: LCCOMB_X19_Y29_N0
\core1|rf|RF~595feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~595feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~595feeder_combout\);

-- Location: FF_X19_Y29_N1
\core1|rf|RF~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~595feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~595_q\);

-- Location: FF_X16_Y28_N15
\core1|rf|RF~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~83_q\);

-- Location: LCCOMB_X16_Y28_N14
\core1|rf|RF~2854\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2854_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~595_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~83_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~595_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~83_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2854_combout\);

-- Location: LCCOMB_X17_Y28_N22
\core1|rf|RF~2855\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2855_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2854_combout\ & ((\core1|rf|RF~1619_q\))) # (!\core1|rf|RF~2854_combout\ & (\core1|rf|RF~1107_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1107_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1619_q\,
	datad => \core1|rf|RF~2854_combout\,
	combout => \core1|rf|RF~2855_combout\);

-- Location: LCCOMB_X20_Y26_N0
\core1|rf|RF~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~851feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~851feeder_combout\);

-- Location: FF_X20_Y26_N1
\core1|rf|RF~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~851feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~851_q\);

-- Location: FF_X23_Y26_N19
\core1|rf|RF~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~339_q\);

-- Location: LCCOMB_X23_Y26_N18
\core1|rf|RF~2852\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2852_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~851_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~339_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~851_q\,
	datac => \core1|rf|RF~339_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2852_combout\);

-- Location: FF_X17_Y26_N29
\core1|rf|RF~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1875_q\);

-- Location: LCCOMB_X28_Y30_N28
\core1|rf|RF~1363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1363feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1363feeder_combout\);

-- Location: FF_X28_Y30_N29
\core1|rf|RF~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1363feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1363_q\);

-- Location: LCCOMB_X17_Y26_N28
\core1|rf|RF~2853\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2853_combout\ = (\core1|rf|RF~2852_combout\ & (((\core1|rf|RF~1875_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2852_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1363_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2852_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1875_q\,
	datad => \core1|rf|RF~1363_q\,
	combout => \core1|rf|RF~2853_combout\);

-- Location: LCCOMB_X17_Y26_N2
\core1|rf|RF~2856\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2856_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2853_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2855_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2855_combout\,
	datad => \core1|rf|RF~2853_combout\,
	combout => \core1|rf|RF~2856_combout\);

-- Location: LCCOMB_X17_Y26_N20
\core1|rf|RF~2859\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2859_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2856_combout\ & ((\core1|rf|RF~2858_combout\))) # (!\core1|rf|RF~2856_combout\ & (\core1|rf|RF~2851_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2851_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2858_combout\,
	datad => \core1|rf|RF~2856_combout\,
	combout => \core1|rf|RF~2859_combout\);

-- Location: LCCOMB_X28_Y24_N14
\core1|rf|RF~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~915feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~915feeder_combout\);

-- Location: FF_X28_Y24_N15
\core1|rf|RF~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~915feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~915_q\);

-- Location: FF_X26_Y26_N23
\core1|rf|RF~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1939_q\);

-- Location: LCCOMB_X34_Y26_N8
\core1|rf|RF~1427feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1427feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1427feeder_combout\);

-- Location: FF_X34_Y26_N9
\core1|rf|RF~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1427feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1427_q\);

-- Location: FF_X26_Y26_N13
\core1|rf|RF~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~403_q\);

-- Location: LCCOMB_X26_Y26_N12
\core1|rf|RF~2877\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2877_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1427_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~403_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1427_q\,
	datac => \core1|rf|RF~403_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2877_combout\);

-- Location: LCCOMB_X26_Y26_N22
\core1|rf|RF~2878\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2878_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2877_combout\ & ((\core1|rf|RF~1939_q\))) # (!\core1|rf|RF~2877_combout\ & (\core1|rf|RF~915_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~915_q\,
	datac => \core1|rf|RF~1939_q\,
	datad => \core1|rf|RF~2877_combout\,
	combout => \core1|rf|RF~2878_combout\);

-- Location: LCCOMB_X27_Y26_N22
\core1|rf|RF~1683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1683feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1683feeder_combout\);

-- Location: FF_X27_Y26_N23
\core1|rf|RF~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1683feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1683_q\);

-- Location: FF_X30_Y26_N5
\core1|rf|RF~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~659_q\);

-- Location: FF_X33_Y32_N29
\core1|rf|RF~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~147_q\);

-- Location: LCCOMB_X34_Y32_N28
\core1|rf|RF~1171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1171feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1171feeder_combout\);

-- Location: FF_X34_Y32_N29
\core1|rf|RF~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1171feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1171_q\);

-- Location: LCCOMB_X33_Y32_N28
\core1|rf|RF~2870\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2870_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1171_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~147_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~147_q\,
	datad => \core1|rf|RF~1171_q\,
	combout => \core1|rf|RF~2870_combout\);

-- Location: LCCOMB_X30_Y26_N4
\core1|rf|RF~2871\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2871_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2870_combout\ & (\core1|rf|RF~1683_q\)) # (!\core1|rf|RF~2870_combout\ & ((\core1|rf|RF~659_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1683_q\,
	datac => \core1|rf|RF~659_q\,
	datad => \core1|rf|RF~2870_combout\,
	combout => \core1|rf|RF~2871_combout\);

-- Location: LCCOMB_X23_Y24_N12
\core1|rf|RF~1299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1299feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1299feeder_combout\);

-- Location: FF_X23_Y24_N13
\core1|rf|RF~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1299feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1299_q\);

-- Location: FF_X17_Y26_N11
\core1|rf|RF~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1811_q\);

-- Location: LCCOMB_X28_Y28_N2
\core1|rf|RF~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~787feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~787feeder_combout\);

-- Location: FF_X28_Y28_N3
\core1|rf|RF~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~787feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~787_q\);

-- Location: FF_X32_Y26_N5
\core1|rf|RF~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~275_q\);

-- Location: LCCOMB_X32_Y26_N4
\core1|rf|RF~2872\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2872_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~787_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~275_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~787_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~275_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2872_combout\);

-- Location: LCCOMB_X17_Y26_N10
\core1|rf|RF~2873\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2873_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2872_combout\ & ((\core1|rf|RF~1811_q\))) # (!\core1|rf|RF~2872_combout\ & (\core1|rf|RF~1299_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1299_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1811_q\,
	datad => \core1|rf|RF~2872_combout\,
	combout => \core1|rf|RF~2873_combout\);

-- Location: LCCOMB_X21_Y26_N18
\core1|rf|RF~1043feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1043feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1043feeder_combout\);

-- Location: FF_X21_Y26_N19
\core1|rf|RF~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1043feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1043_q\);

-- Location: FF_X21_Y26_N13
\core1|rf|RF~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1555_q\);

-- Location: LCCOMB_X28_Y25_N24
\core1|rf|RF~531feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~531feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~531feeder_combout\);

-- Location: FF_X28_Y25_N25
\core1|rf|RF~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~531feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~531_q\);

-- Location: FF_X28_Y25_N31
\core1|rf|RF~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~19_q\);

-- Location: LCCOMB_X28_Y25_N30
\core1|rf|RF~2874\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2874_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~531_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~19_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~531_q\,
	datac => \core1|rf|RF~19_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2874_combout\);

-- Location: LCCOMB_X21_Y26_N12
\core1|rf|RF~2875\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2875_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2874_combout\ & ((\core1|rf|RF~1555_q\))) # (!\core1|rf|RF~2874_combout\ & (\core1|rf|RF~1043_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1043_q\,
	datac => \core1|rf|RF~1555_q\,
	datad => \core1|rf|RF~2874_combout\,
	combout => \core1|rf|RF~2875_combout\);

-- Location: LCCOMB_X21_Y26_N2
\core1|rf|RF~2876\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2876_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2873_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2873_combout\,
	datad => \core1|rf|RF~2875_combout\,
	combout => \core1|rf|RF~2876_combout\);

-- Location: LCCOMB_X21_Y26_N4
\core1|rf|RF~2879\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2879_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2876_combout\ & (\core1|rf|RF~2878_combout\)) # (!\core1|rf|RF~2876_combout\ & ((\core1|rf|RF~2871_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2878_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2871_combout\,
	datad => \core1|rf|RF~2876_combout\,
	combout => \core1|rf|RF~2879_combout\);

-- Location: LCCOMB_X30_Y27_N12
\core1|rf|RF~1843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1843feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1843feeder_combout\);

-- Location: FF_X30_Y27_N13
\core1|rf|RF~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1843feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1843_q\);

-- Location: FF_X30_Y27_N15
\core1|rf|RF~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1331_q\);

-- Location: LCCOMB_X29_Y28_N0
\core1|rf|RF~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~819feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~819feeder_combout\);

-- Location: FF_X29_Y28_N1
\core1|rf|RF~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~819feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~819_q\);

-- Location: FF_X30_Y28_N19
\core1|rf|RF~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~307_q\);

-- Location: LCCOMB_X30_Y28_N18
\core1|rf|RF~2860\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2860_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~819_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~819_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~307_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2860_combout\);

-- Location: LCCOMB_X30_Y27_N14
\core1|rf|RF~2861\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2861_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2860_combout\ & (\core1|rf|RF~1843_q\)) # (!\core1|rf|RF~2860_combout\ & ((\core1|rf|RF~1331_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1843_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1331_q\,
	datad => \core1|rf|RF~2860_combout\,
	combout => \core1|rf|RF~2861_combout\);

-- Location: LCCOMB_X17_Y25_N30
\core1|rf|RF~1075feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1075feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1075feeder_combout\);

-- Location: FF_X17_Y25_N31
\core1|rf|RF~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1075feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1075_q\);

-- Location: FF_X21_Y24_N3
\core1|rf|RF~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1587_q\);

-- Location: FF_X21_Y24_N25
\core1|rf|RF~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~51_q\);

-- Location: LCCOMB_X22_Y24_N18
\core1|rf|RF~563feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~563feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~563feeder_combout\);

-- Location: FF_X22_Y24_N19
\core1|rf|RF~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~563feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~563_q\);

-- Location: LCCOMB_X21_Y24_N24
\core1|rf|RF~2864\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2864_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~563_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~51_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~51_q\,
	datad => \core1|rf|RF~563_q\,
	combout => \core1|rf|RF~2864_combout\);

-- Location: LCCOMB_X21_Y24_N2
\core1|rf|RF~2865\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2865_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2864_combout\ & ((\core1|rf|RF~1587_q\))) # (!\core1|rf|RF~2864_combout\ & (\core1|rf|RF~1075_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1075_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1587_q\,
	datad => \core1|rf|RF~2864_combout\,
	combout => \core1|rf|RF~2865_combout\);

-- Location: LCCOMB_X25_Y27_N6
\core1|rf|RF~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~691feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~691feeder_combout\);

-- Location: FF_X25_Y27_N7
\core1|rf|RF~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~691feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~691_q\);

-- Location: FF_X28_Y27_N17
\core1|rf|RF~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1715_q\);

-- Location: LCCOMB_X20_Y32_N12
\core1|rf|RF~1203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1203feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1203feeder_combout\);

-- Location: FF_X20_Y32_N13
\core1|rf|RF~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1203feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1203_q\);

-- Location: FF_X28_Y32_N1
\core1|rf|RF~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~179_q\);

-- Location: LCCOMB_X28_Y32_N0
\core1|rf|RF~2862\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2862_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1203_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~179_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1203_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~179_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2862_combout\);

-- Location: LCCOMB_X28_Y27_N16
\core1|rf|RF~2863\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2863_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2862_combout\ & ((\core1|rf|RF~1715_q\))) # (!\core1|rf|RF~2862_combout\ & (\core1|rf|RF~691_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~691_q\,
	datac => \core1|rf|RF~1715_q\,
	datad => \core1|rf|RF~2862_combout\,
	combout => \core1|rf|RF~2863_combout\);

-- Location: LCCOMB_X21_Y26_N30
\core1|rf|RF~2866\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2866_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2863_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2865_combout\,
	datad => \core1|rf|RF~2863_combout\,
	combout => \core1|rf|RF~2866_combout\);

-- Location: LCCOMB_X29_Y32_N18
\core1|rf|RF~947feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~947feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~947feeder_combout\);

-- Location: FF_X29_Y32_N19
\core1|rf|RF~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~947feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~947_q\);

-- Location: FF_X29_Y32_N21
\core1|rf|RF~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1971_q\);

-- Location: LCCOMB_X35_Y30_N28
\core1|rf|RF~1459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1459feeder_combout\ = \core1|rf_wd[19]~174_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[19]~174_combout\,
	combout => \core1|rf|RF~1459feeder_combout\);

-- Location: FF_X35_Y30_N29
\core1|rf|RF~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1459feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1459_q\);

-- Location: FF_X35_Y30_N27
\core1|rf|RF~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~435_q\);

-- Location: LCCOMB_X35_Y30_N26
\core1|rf|RF~2867\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2867_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1459_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~435_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1459_q\,
	datac => \core1|rf|RF~435_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2867_combout\);

-- Location: LCCOMB_X29_Y32_N20
\core1|rf|RF~2868\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2868_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2867_combout\ & ((\core1|rf|RF~1971_q\))) # (!\core1|rf|RF~2867_combout\ & (\core1|rf|RF~947_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~947_q\,
	datac => \core1|rf|RF~1971_q\,
	datad => \core1|rf|RF~2867_combout\,
	combout => \core1|rf|RF~2868_combout\);

-- Location: LCCOMB_X21_Y26_N28
\core1|rf|RF~2869\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2869_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2866_combout\ & ((\core1|rf|RF~2868_combout\))) # (!\core1|rf|RF~2866_combout\ & (\core1|rf|RF~2861_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2861_combout\,
	datac => \core1|rf|RF~2866_combout\,
	datad => \core1|rf|RF~2868_combout\,
	combout => \core1|rf|RF~2869_combout\);

-- Location: LCCOMB_X21_Y26_N26
\core1|rf|RF~2880\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2880_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2869_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2879_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2879_combout\,
	datad => \core1|rf|RF~2869_combout\,
	combout => \core1|rf|RF~2880_combout\);

-- Location: LCCOMB_X17_Y26_N16
\core1|rf|RF~2891\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2891_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2880_combout\ & (\core1|rf|RF~2890_combout\)) # (!\core1|rf|RF~2880_combout\ & ((\core1|rf|RF~2859_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2890_combout\,
	datab => \core1|rf|RF~2859_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2880_combout\,
	combout => \core1|rf|RF~2891_combout\);

-- Location: LCCOMB_X16_Y33_N4
\core1|rd_val_or_zero[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[19]~19_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2891_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2891_combout\,
	combout => \core1|rd_val_or_zero[19]~19_combout\);

-- Location: FF_X16_Y33_N5
\core1|rd_val_2_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[19]~19_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(19));

-- Location: FF_X18_Y33_N21
\core1|rf|RF_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[19]~174_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(32));

-- Location: IOIBUF_X0_Y15_N22
\from_mem_flat_i[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(22),
	o => \from_mem_flat_i[22]~input_o\);

-- Location: LCCOMB_X18_Y32_N4
\core1|rf|RF~628feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~628feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~628feeder_combout\);

-- Location: FF_X18_Y32_N5
\core1|rf|RF~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~628feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~628_q\);

-- Location: FF_X28_Y28_N23
\core1|rf|RF~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~532_q\);

-- Location: LCCOMB_X29_Y28_N4
\core1|rf|RF~564feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~564feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~564feeder_combout\);

-- Location: FF_X29_Y28_N5
\core1|rf|RF~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~564feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~564_q\);

-- Location: LCCOMB_X28_Y28_N22
\core1|rf|RF~2912\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2912_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~564_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~532_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~532_q\,
	datad => \core1|rf|RF~564_q\,
	combout => \core1|rf|RF~2912_combout\);

-- Location: FF_X19_Y28_N11
\core1|rf|RF~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~596_q\);

-- Location: LCCOMB_X19_Y28_N10
\core1|rf|RF~2913\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2913_combout\ = (\core1|rf|RF~2912_combout\ & ((\core1|rf|RF~628_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2912_combout\ & (((\core1|rf|RF~596_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~628_q\,
	datab => \core1|rf|RF~2912_combout\,
	datac => \core1|rf|RF~596_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2913_combout\);

-- Location: LCCOMB_X18_Y28_N26
\core1|rf|RF~1620feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1620feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1620feeder_combout\);

-- Location: FF_X18_Y28_N27
\core1|rf|RF~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1620feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1620_q\);

-- Location: FF_X18_Y28_N17
\core1|rf|RF~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1652_q\);

-- Location: FF_X18_Y25_N3
\core1|rf|RF~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1556_q\);

-- Location: LCCOMB_X21_Y24_N12
\core1|rf|RF~1588feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1588feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1588feeder_combout\);

-- Location: FF_X21_Y24_N13
\core1|rf|RF~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1588feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1588_q\);

-- Location: LCCOMB_X18_Y25_N2
\core1|rf|RF~2919\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2919_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~1588_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1556_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1556_q\,
	datad => \core1|rf|RF~1588_q\,
	combout => \core1|rf|RF~2919_combout\);

-- Location: LCCOMB_X18_Y28_N16
\core1|rf|RF~2920\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2920_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2919_combout\ & ((\core1|rf|RF~1652_q\))) # (!\core1|rf|RF~2919_combout\ & (\core1|rf|RF~1620_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1620_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1652_q\,
	datad => \core1|rf|RF~2919_combout\,
	combout => \core1|rf|RF~2920_combout\);

-- Location: LCCOMB_X16_Y28_N28
\core1|rf|RF~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~84feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~84feeder_combout\);

-- Location: FF_X16_Y28_N29
\core1|rf|RF~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~84feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~84_q\);

-- Location: FF_X23_Y32_N7
\core1|rf|RF~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~20_q\);

-- Location: LCCOMB_X23_Y32_N6
\core1|rf|RF~2916\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2916_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~84_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~20_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~84_q\,
	datac => \core1|rf|RF~20_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2916_combout\);

-- Location: LCCOMB_X32_Y32_N18
\core1|rf|RF~52feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~52feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~52feeder_combout\);

-- Location: FF_X32_Y32_N19
\core1|rf|RF~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~52feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~52_q\);

-- Location: FF_X32_Y32_N1
\core1|rf|RF~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~116_q\);

-- Location: LCCOMB_X32_Y32_N0
\core1|rf|RF~2917\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2917_combout\ = (\core1|rf|RF~2916_combout\ & (((\core1|rf|RF~116_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2916_combout\ & (\core1|rf|RF~52_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2916_combout\,
	datab => \core1|rf|RF~52_q\,
	datac => \core1|rf|RF~116_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2917_combout\);

-- Location: LCCOMB_X17_Y25_N24
\core1|rf|RF~1076feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1076feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1076feeder_combout\);

-- Location: FF_X17_Y25_N25
\core1|rf|RF~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1076feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1076_q\);

-- Location: FF_X19_Y25_N23
\core1|rf|RF~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1140_q\);

-- Location: LCCOMB_X19_Y25_N16
\core1|rf|RF~1108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1108feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1108feeder_combout\);

-- Location: FF_X19_Y25_N17
\core1|rf|RF~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1108feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1108_q\);

-- Location: FF_X17_Y25_N7
\core1|rf|RF~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1044_q\);

-- Location: LCCOMB_X17_Y25_N6
\core1|rf|RF~2914\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2914_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1108_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1044_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1108_q\,
	datac => \core1|rf|RF~1044_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2914_combout\);

-- Location: LCCOMB_X19_Y25_N22
\core1|rf|RF~2915\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2915_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2914_combout\ & ((\core1|rf|RF~1140_q\))) # (!\core1|rf|RF~2914_combout\ & (\core1|rf|RF~1076_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1076_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1140_q\,
	datad => \core1|rf|RF~2914_combout\,
	combout => \core1|rf|RF~2915_combout\);

-- Location: LCCOMB_X22_Y28_N4
\core1|rf|RF~2918\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2918_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2915_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~2917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2917_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2915_combout\,
	combout => \core1|rf|RF~2918_combout\);

-- Location: LCCOMB_X22_Y28_N14
\core1|rf|RF~2921\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2921_combout\ = (\core1|rf|RF~2918_combout\ & (((\core1|rf|RF~2920_combout\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2918_combout\ & (\core1|rf|RF~2913_combout\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2913_combout\,
	datab => \core1|rf|RF~2920_combout\,
	datac => \core1|rf|RF~2918_combout\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2921_combout\);

-- Location: LCCOMB_X20_Y31_N12
\core1|rf|RF~1268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1268feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1268feeder_combout\);

-- Location: FF_X20_Y31_N13
\core1|rf|RF~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1268feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1268_q\);

-- Location: LCCOMB_X21_Y34_N22
\core1|rf|RF~1236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1236feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1236feeder_combout\);

-- Location: FF_X21_Y34_N23
\core1|rf|RF~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1236feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1236_q\);

-- Location: FF_X21_Y34_N13
\core1|rf|RF~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1172_q\);

-- Location: LCCOMB_X21_Y34_N12
\core1|rf|RF~2902\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2902_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1236_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1172_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1236_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1172_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2902_combout\);

-- Location: FF_X20_Y31_N11
\core1|rf|RF~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1204_q\);

-- Location: LCCOMB_X20_Y31_N10
\core1|rf|RF~2903\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2903_combout\ = (\core1|rf|RF~2902_combout\ & ((\core1|rf|RF~1268_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2902_combout\ & (((\core1|rf|RF~1204_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1268_q\,
	datab => \core1|rf|RF~2902_combout\,
	datac => \core1|rf|RF~1204_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2903_combout\);

-- Location: LCCOMB_X27_Y31_N20
\core1|rf|RF~1748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1748feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1748feeder_combout\);

-- Location: FF_X27_Y31_N21
\core1|rf|RF~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1748feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1748_q\);

-- Location: FF_X27_Y31_N31
\core1|rf|RF~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1780_q\);

-- Location: LCCOMB_X28_Y27_N30
\core1|rf|RF~1716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1716feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1716feeder_combout\);

-- Location: FF_X28_Y27_N31
\core1|rf|RF~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1716feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1716_q\);

-- Location: FF_X27_Y26_N5
\core1|rf|RF~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1684_q\);

-- Location: LCCOMB_X27_Y26_N4
\core1|rf|RF~2909\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2909_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1716_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1684_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1716_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1684_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2909_combout\);

-- Location: LCCOMB_X27_Y31_N30
\core1|rf|RF~2910\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2910_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2909_combout\ & ((\core1|rf|RF~1780_q\))) # (!\core1|rf|RF~2909_combout\ & (\core1|rf|RF~1748_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1748_q\,
	datac => \core1|rf|RF~1780_q\,
	datad => \core1|rf|RF~2909_combout\,
	combout => \core1|rf|RF~2910_combout\);

-- Location: LCCOMB_X33_Y33_N30
\core1|rf|RF~180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~180feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~180feeder_combout\);

-- Location: FF_X33_Y33_N31
\core1|rf|RF~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~180feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~180_q\);

-- Location: FF_X32_Y31_N15
\core1|rf|RF~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~244_q\);

-- Location: LCCOMB_X18_Y29_N26
\core1|rf|RF~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~212feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~212feeder_combout\);

-- Location: FF_X18_Y29_N27
\core1|rf|RF~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~212feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~212_q\);

-- Location: FF_X33_Y32_N31
\core1|rf|RF~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~148_q\);

-- Location: LCCOMB_X33_Y32_N30
\core1|rf|RF~2906\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2906_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~212_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~148_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~212_q\,
	datac => \core1|rf|RF~148_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2906_combout\);

-- Location: LCCOMB_X32_Y31_N14
\core1|rf|RF~2907\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2907_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2906_combout\ & ((\core1|rf|RF~244_q\))) # (!\core1|rf|RF~2906_combout\ & (\core1|rf|RF~180_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~180_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~244_q\,
	datad => \core1|rf|RF~2906_combout\,
	combout => \core1|rf|RF~2907_combout\);

-- Location: LCCOMB_X21_Y29_N10
\core1|rf|RF~724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~724feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~724feeder_combout\);

-- Location: FF_X21_Y29_N11
\core1|rf|RF~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~724feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~724_q\);

-- Location: FF_X21_Y29_N5
\core1|rf|RF~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~756_q\);

-- Location: LCCOMB_X18_Y31_N18
\core1|rf|RF~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~692feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~692feeder_combout\);

-- Location: FF_X18_Y31_N19
\core1|rf|RF~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~692feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~692_q\);

-- Location: FF_X18_Y31_N21
\core1|rf|RF~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~660_q\);

-- Location: LCCOMB_X18_Y31_N20
\core1|rf|RF~2904\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2904_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~692_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~692_q\,
	datac => \core1|rf|RF~660_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2904_combout\);

-- Location: LCCOMB_X21_Y29_N4
\core1|rf|RF~2905\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2905_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2904_combout\ & ((\core1|rf|RF~756_q\))) # (!\core1|rf|RF~2904_combout\ & (\core1|rf|RF~724_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~724_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~756_q\,
	datad => \core1|rf|RF~2904_combout\,
	combout => \core1|rf|RF~2905_combout\);

-- Location: LCCOMB_X26_Y31_N2
\core1|rf|RF~2908\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2908_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~2905_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2907_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2907_combout\,
	datad => \core1|rf|RF~2905_combout\,
	combout => \core1|rf|RF~2908_combout\);

-- Location: LCCOMB_X26_Y31_N28
\core1|rf|RF~2911\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2911_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2908_combout\ & ((\core1|rf|RF~2910_combout\))) # (!\core1|rf|RF~2908_combout\ & (\core1|rf|RF~2903_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2903_combout\,
	datac => \core1|rf|RF~2910_combout\,
	datad => \core1|rf|RF~2908_combout\,
	combout => \core1|rf|RF~2911_combout\);

-- Location: LCCOMB_X22_Y28_N8
\core1|rf|RF~2922\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2922_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2911_combout\) # (\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2921_combout\ & ((!\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2921_combout\,
	datac => \core1|rf|RF~2911_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2922_combout\);

-- Location: LCCOMB_X20_Y28_N14
\core1|rf|RF~884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~884feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~884feeder_combout\);

-- Location: FF_X20_Y28_N15
\core1|rf|RF~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~884feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~884_q\);

-- Location: FF_X19_Y27_N7
\core1|rf|RF~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~852_q\);

-- Location: LCCOMB_X29_Y28_N30
\core1|rf|RF~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~820feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~820feeder_combout\);

-- Location: FF_X29_Y28_N31
\core1|rf|RF~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~820feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~820_q\);

-- Location: FF_X28_Y28_N25
\core1|rf|RF~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~788_q\);

-- Location: LCCOMB_X28_Y28_N24
\core1|rf|RF~2892\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2892_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~820_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~788_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~820_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~788_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2892_combout\);

-- Location: LCCOMB_X19_Y27_N6
\core1|rf|RF~2893\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2893_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2892_combout\ & (\core1|rf|RF~884_q\)) # (!\core1|rf|RF~2892_combout\ & ((\core1|rf|RF~852_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~884_q\,
	datac => \core1|rf|RF~852_q\,
	datad => \core1|rf|RF~2892_combout\,
	combout => \core1|rf|RF~2893_combout\);

-- Location: LCCOMB_X17_Y27_N4
\core1|rf|RF~1844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1844feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1844feeder_combout\);

-- Location: FF_X17_Y27_N5
\core1|rf|RF~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1844feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1844_q\);

-- Location: FF_X17_Y27_N31
\core1|rf|RF~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1812_q\);

-- Location: LCCOMB_X17_Y27_N30
\core1|rf|RF~2899\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2899_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1844_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1812_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1844_q\,
	datac => \core1|rf|RF~1812_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2899_combout\);

-- Location: LCCOMB_X19_Y27_N24
\core1|rf|RF~1908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1908feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1908feeder_combout\);

-- Location: FF_X19_Y27_N25
\core1|rf|RF~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1908feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1908_q\);

-- Location: FF_X17_Y26_N19
\core1|rf|RF~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1876_q\);

-- Location: LCCOMB_X17_Y26_N18
\core1|rf|RF~2900\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2900_combout\ = (\core1|rf|RF~2899_combout\ & ((\core1|rf|RF~1908_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2899_combout\ & (((\core1|rf|RF~1876_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2899_combout\,
	datab => \core1|rf|RF~1908_q\,
	datac => \core1|rf|RF~1876_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2900_combout\);

-- Location: LCCOMB_X33_Y31_N18
\core1|rf|RF~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~340feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~340feeder_combout\);

-- Location: FF_X33_Y31_N19
\core1|rf|RF~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~340feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~340_q\);

-- Location: FF_X33_Y26_N25
\core1|rf|RF~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~276_q\);

-- Location: LCCOMB_X33_Y26_N24
\core1|rf|RF~2896\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2896_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~340_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~276_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~340_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~276_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2896_combout\);

-- Location: LCCOMB_X30_Y28_N8
\core1|rf|RF~308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~308feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~308feeder_combout\);

-- Location: FF_X30_Y28_N9
\core1|rf|RF~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~308feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~308_q\);

-- Location: FF_X29_Y26_N9
\core1|rf|RF~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~372_q\);

-- Location: LCCOMB_X29_Y26_N8
\core1|rf|RF~2897\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2897_combout\ = (\core1|rf|RF~2896_combout\ & (((\core1|rf|RF~372_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2896_combout\ & (\core1|rf|RF~308_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2896_combout\,
	datab => \core1|rf|RF~308_q\,
	datac => \core1|rf|RF~372_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2897_combout\);

-- Location: LCCOMB_X30_Y27_N2
\core1|rf|RF~1332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1332feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1332feeder_combout\);

-- Location: FF_X30_Y27_N3
\core1|rf|RF~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1332feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1332_q\);

-- Location: LCCOMB_X29_Y29_N14
\core1|rf|RF~1364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1364feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1364feeder_combout\);

-- Location: FF_X29_Y29_N15
\core1|rf|RF~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1364feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1364_q\);

-- Location: FF_X29_Y27_N17
\core1|rf|RF~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1300_q\);

-- Location: LCCOMB_X29_Y27_N16
\core1|rf|RF~2894\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2894_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1364_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1364_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1300_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2894_combout\);

-- Location: FF_X29_Y27_N19
\core1|rf|RF~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1396_q\);

-- Location: LCCOMB_X29_Y27_N18
\core1|rf|RF~2895\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2895_combout\ = (\core1|rf|RF~2894_combout\ & (((\core1|rf|RF~1396_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2894_combout\ & (\core1|rf|RF~1332_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1332_q\,
	datab => \core1|rf|RF~2894_combout\,
	datac => \core1|rf|RF~1396_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2895_combout\);

-- Location: LCCOMB_X25_Y28_N4
\core1|rf|RF~2898\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2898_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~2895_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2897_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2897_combout\,
	datad => \core1|rf|RF~2895_combout\,
	combout => \core1|rf|RF~2898_combout\);

-- Location: LCCOMB_X22_Y28_N22
\core1|rf|RF~2901\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2901_combout\ = (\core1|rf|RF~2898_combout\ & (((\core1|rf|RF~2900_combout\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2898_combout\ & (\core1|rf|RF~2893_combout\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2893_combout\,
	datab => \core1|rf|RF~2900_combout\,
	datac => \core1|rf|RF~2898_combout\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2901_combout\);

-- Location: FF_X17_Y31_N9
\core1|rf|RF~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[20]~188_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2036_q\);

-- Location: FF_X23_Y30_N19
\core1|rf|RF~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1012_q\);

-- Location: FF_X23_Y30_N1
\core1|rf|RF~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~500_q\);

-- Location: LCCOMB_X25_Y30_N22
\core1|rf|RF~1524feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1524feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1524feeder_combout\);

-- Location: FF_X25_Y30_N23
\core1|rf|RF~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1524feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1524_q\);

-- Location: LCCOMB_X23_Y30_N0
\core1|rf|RF~2930\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2930_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1524_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~500_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~500_q\,
	datad => \core1|rf|RF~1524_q\,
	combout => \core1|rf|RF~2930_combout\);

-- Location: LCCOMB_X23_Y30_N18
\core1|rf|RF~2931\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2931_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2930_combout\ & (\core1|rf|RF~2036_q\)) # (!\core1|rf|RF~2930_combout\ & ((\core1|rf|RF~1012_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2036_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1012_q\,
	datad => \core1|rf|RF~2930_combout\,
	combout => \core1|rf|RF~2931_combout\);

-- Location: LCCOMB_X29_Y32_N14
\core1|rf|RF~1972feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1972feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1972feeder_combout\);

-- Location: FF_X29_Y32_N15
\core1|rf|RF~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1972feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1972_q\);

-- Location: FF_X30_Y31_N21
\core1|rf|RF~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~948_q\);

-- Location: FF_X30_Y31_N3
\core1|rf|RF~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~436_q\);

-- Location: LCCOMB_X29_Y30_N26
\core1|rf|RF~1460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1460feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1460feeder_combout\);

-- Location: FF_X29_Y30_N27
\core1|rf|RF~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1460feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1460_q\);

-- Location: LCCOMB_X30_Y31_N2
\core1|rf|RF~2923\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2923_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1460_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~436_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~436_q\,
	datad => \core1|rf|RF~1460_q\,
	combout => \core1|rf|RF~2923_combout\);

-- Location: LCCOMB_X30_Y31_N20
\core1|rf|RF~2924\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2924_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2923_combout\ & (\core1|rf|RF~1972_q\)) # (!\core1|rf|RF~2923_combout\ & ((\core1|rf|RF~948_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1972_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~948_q\,
	datad => \core1|rf|RF~2923_combout\,
	combout => \core1|rf|RF~2924_combout\);

-- Location: FF_X33_Y26_N19
\core1|rf|RF~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~404_q\);

-- Location: LCCOMB_X32_Y28_N4
\core1|rf|RF~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~916feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~916feeder_combout\);

-- Location: FF_X32_Y28_N5
\core1|rf|RF~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~916feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~916_q\);

-- Location: LCCOMB_X33_Y26_N18
\core1|rf|RF~2927\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2927_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~916_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~404_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~404_q\,
	datad => \core1|rf|RF~916_q\,
	combout => \core1|rf|RF~2927_combout\);

-- Location: FF_X34_Y33_N7
\core1|rf|RF~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1940_q\);

-- Location: LCCOMB_X34_Y33_N16
\core1|rf|RF~1428feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1428feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1428feeder_combout\);

-- Location: FF_X34_Y33_N17
\core1|rf|RF~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1428feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1428_q\);

-- Location: LCCOMB_X34_Y33_N6
\core1|rf|RF~2928\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2928_combout\ = (\core1|rf|RF~2927_combout\ & (((\core1|rf|RF~1940_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2927_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1428_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2927_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1940_q\,
	datad => \core1|rf|RF~1428_q\,
	combout => \core1|rf|RF~2928_combout\);

-- Location: LCCOMB_X16_Y29_N28
\core1|rf|RF~1492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1492feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~1492feeder_combout\);

-- Location: FF_X16_Y29_N29
\core1|rf|RF~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1492feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1492_q\);

-- Location: FF_X16_Y29_N11
\core1|rf|RF~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2004_q\);

-- Location: LCCOMB_X20_Y29_N0
\core1|rf|RF~980feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~980feeder_combout\ = \core1|rf_wd[20]~188_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[20]~188_combout\,
	combout => \core1|rf|RF~980feeder_combout\);

-- Location: FF_X20_Y29_N1
\core1|rf|RF~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~980feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~980_q\);

-- Location: FF_X20_Y29_N23
\core1|rf|RF~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~468_q\);

-- Location: LCCOMB_X20_Y29_N22
\core1|rf|RF~2925\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2925_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~980_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~468_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~980_q\,
	datac => \core1|rf|RF~468_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2925_combout\);

-- Location: LCCOMB_X16_Y29_N10
\core1|rf|RF~2926\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2926_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2925_combout\ & ((\core1|rf|RF~2004_q\))) # (!\core1|rf|RF~2925_combout\ & (\core1|rf|RF~1492_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1492_q\,
	datac => \core1|rf|RF~2004_q\,
	datad => \core1|rf|RF~2925_combout\,
	combout => \core1|rf|RF~2926_combout\);

-- Location: LCCOMB_X16_Y29_N24
\core1|rf|RF~2929\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2929_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2926_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2928_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2928_combout\,
	datad => \core1|rf|RF~2926_combout\,
	combout => \core1|rf|RF~2929_combout\);

-- Location: LCCOMB_X22_Y28_N10
\core1|rf|RF~2932\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2932_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2929_combout\ & (\core1|rf|RF~2931_combout\)) # (!\core1|rf|RF~2929_combout\ & ((\core1|rf|RF~2924_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2931_combout\,
	datab => \core1|rf|RF~2924_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2929_combout\,
	combout => \core1|rf|RF~2932_combout\);

-- Location: LCCOMB_X22_Y28_N0
\core1|rf|RF~2933\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2933_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2922_combout\ & ((\core1|rf|RF~2932_combout\))) # (!\core1|rf|RF~2922_combout\ & (\core1|rf|RF~2901_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2922_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2922_combout\,
	datac => \core1|rf|RF~2901_combout\,
	datad => \core1|rf|RF~2932_combout\,
	combout => \core1|rf|RF~2933_combout\);

-- Location: LCCOMB_X16_Y33_N10
\core1|rd_val_or_zero[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[20]~20_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2933_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2933_combout\,
	combout => \core1|rd_val_or_zero[20]~20_combout\);

-- Location: FF_X16_Y33_N11
\core1|rd_val_2_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[20]~20_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(20));

-- Location: IOIBUF_X5_Y43_N22
\from_mem_flat_i[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(24),
	o => \from_mem_flat_i[24]~input_o\);

-- Location: LCCOMB_X29_Y34_N24
\core1|rf|RF~1974feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1974feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1974feeder_combout\);

-- Location: FF_X29_Y34_N25
\core1|rf|RF~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1974feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1974_q\);

-- Location: FF_X30_Y31_N5
\core1|rf|RF~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~438_q\);

-- Location: LCCOMB_X29_Y30_N10
\core1|rf|RF~1462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1462feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1462feeder_combout\);

-- Location: FF_X29_Y30_N11
\core1|rf|RF~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1462feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1462_q\);

-- Location: LCCOMB_X30_Y31_N4
\core1|rf|RF~2983\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2983_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1462_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~438_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~438_q\,
	datad => \core1|rf|RF~1462_q\,
	combout => \core1|rf|RF~2983_combout\);

-- Location: FF_X30_Y31_N31
\core1|rf|RF~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~950_q\);

-- Location: LCCOMB_X30_Y31_N30
\core1|rf|RF~2984\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2984_combout\ = (\core1|rf|RF~2983_combout\ & ((\core1|rf|RF~1974_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2983_combout\ & (((\core1|rf|RF~950_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1974_q\,
	datab => \core1|rf|RF~2983_combout\,
	datac => \core1|rf|RF~950_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2984_combout\);

-- Location: LCCOMB_X30_Y27_N30
\core1|rf|RF~1846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1846feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1846feeder_combout\);

-- Location: FF_X30_Y27_N31
\core1|rf|RF~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1846feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1846_q\);

-- Location: FF_X30_Y27_N25
\core1|rf|RF~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1334_q\);

-- Location: LCCOMB_X33_Y29_N12
\core1|rf|RF~822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~822feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~822feeder_combout\);

-- Location: FF_X33_Y29_N13
\core1|rf|RF~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~822feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~822_q\);

-- Location: FF_X30_Y28_N27
\core1|rf|RF~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~310_q\);

-- Location: LCCOMB_X30_Y28_N26
\core1|rf|RF~2976\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2976_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~822_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~822_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~310_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2976_combout\);

-- Location: LCCOMB_X30_Y27_N24
\core1|rf|RF~2977\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2977_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2976_combout\ & (\core1|rf|RF~1846_q\)) # (!\core1|rf|RF~2976_combout\ & ((\core1|rf|RF~1334_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1846_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1334_q\,
	datad => \core1|rf|RF~2976_combout\,
	combout => \core1|rf|RF~2977_combout\);

-- Location: LCCOMB_X25_Y27_N8
\core1|rf|RF~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~694feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~694feeder_combout\);

-- Location: FF_X25_Y27_N9
\core1|rf|RF~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~694feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~694_q\);

-- Location: FF_X26_Y28_N31
\core1|rf|RF~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1718_q\);

-- Location: FF_X26_Y34_N15
\core1|rf|RF~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~182_q\);

-- Location: LCCOMB_X27_Y32_N0
\core1|rf|RF~1206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1206feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1206feeder_combout\);

-- Location: FF_X27_Y32_N1
\core1|rf|RF~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1206feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1206_q\);

-- Location: LCCOMB_X26_Y34_N14
\core1|rf|RF~2978\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2978_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1206_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~182_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~182_q\,
	datad => \core1|rf|RF~1206_q\,
	combout => \core1|rf|RF~2978_combout\);

-- Location: LCCOMB_X26_Y28_N30
\core1|rf|RF~2979\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2979_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2978_combout\ & ((\core1|rf|RF~1718_q\))) # (!\core1|rf|RF~2978_combout\ & (\core1|rf|RF~694_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~694_q\,
	datac => \core1|rf|RF~1718_q\,
	datad => \core1|rf|RF~2978_combout\,
	combout => \core1|rf|RF~2979_combout\);

-- Location: LCCOMB_X26_Y36_N14
\core1|rf|RF~1078feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1078feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1078feeder_combout\);

-- Location: FF_X26_Y36_N15
\core1|rf|RF~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1078feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1078_q\);

-- Location: FF_X26_Y28_N9
\core1|rf|RF~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1590_q\);

-- Location: LCCOMB_X29_Y28_N10
\core1|rf|RF~566feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~566feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~566feeder_combout\);

-- Location: FF_X29_Y28_N11
\core1|rf|RF~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~566feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~566_q\);

-- Location: FF_X30_Y28_N25
\core1|rf|RF~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~54_q\);

-- Location: LCCOMB_X30_Y28_N24
\core1|rf|RF~2980\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2980_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~566_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~566_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~54_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2980_combout\);

-- Location: LCCOMB_X26_Y28_N8
\core1|rf|RF~2981\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2981_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2980_combout\ & ((\core1|rf|RF~1590_q\))) # (!\core1|rf|RF~2980_combout\ & (\core1|rf|RF~1078_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1078_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1590_q\,
	datad => \core1|rf|RF~2980_combout\,
	combout => \core1|rf|RF~2981_combout\);

-- Location: LCCOMB_X30_Y31_N16
\core1|rf|RF~2982\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2982_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~2979_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2979_combout\,
	datad => \core1|rf|RF~2981_combout\,
	combout => \core1|rf|RF~2982_combout\);

-- Location: LCCOMB_X30_Y31_N18
\core1|rf|RF~2985\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2985_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2982_combout\ & (\core1|rf|RF~2984_combout\)) # (!\core1|rf|RF~2982_combout\ & ((\core1|rf|RF~2977_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2984_combout\,
	datab => \core1|rf|RF~2977_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2982_combout\,
	combout => \core1|rf|RF~2985_combout\);

-- Location: LCCOMB_X19_Y28_N16
\core1|rf|RF~1910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1910feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1910feeder_combout\);

-- Location: FF_X19_Y28_N17
\core1|rf|RF~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1910feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1910_q\);

-- Location: FF_X18_Y28_N19
\core1|rf|RF~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1654_q\);

-- Location: LCCOMB_X18_Y28_N18
\core1|rf|RF~3014\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3014_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1910_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1910_q\,
	datac => \core1|rf|RF~1654_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3014_combout\);

-- Location: FF_X15_Y28_N25
\core1|rf|RF~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1782_q\);

-- Location: FF_X11_Y37_N7
\core1|rf|RF~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[22]~214_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2038_q\);

-- Location: LCCOMB_X15_Y28_N24
\core1|rf|RF~3015\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3015_combout\ = (\core1|rf|RF~3014_combout\ & (((\core1|rf|RF~2038_q\)) # (!\core1|rd_addr[2]~0_combout\))) # (!\core1|rf|RF~3014_combout\ & (\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1782_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3014_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1782_q\,
	datad => \core1|rf|RF~2038_q\,
	combout => \core1|rf|RF~3015_combout\);

-- Location: LCCOMB_X20_Y34_N26
\core1|rf|RF~1526feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1526feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1526feeder_combout\);

-- Location: FF_X20_Y34_N27
\core1|rf|RF~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1526feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1526_q\);

-- Location: FF_X20_Y34_N1
\core1|rf|RF~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1398_q\);

-- Location: FF_X21_Y36_N7
\core1|rf|RF~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1142_q\);

-- Location: LCCOMB_X27_Y32_N22
\core1|rf|RF~1270feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1270feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1270feeder_combout\);

-- Location: FF_X27_Y32_N23
\core1|rf|RF~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1270feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1270_q\);

-- Location: LCCOMB_X21_Y36_N6
\core1|rf|RF~3007\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3007_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~1270_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1142_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1142_q\,
	datad => \core1|rf|RF~1270_q\,
	combout => \core1|rf|RF~3007_combout\);

-- Location: LCCOMB_X20_Y34_N0
\core1|rf|RF~3008\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3008_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3007_combout\ & (\core1|rf|RF~1526_q\)) # (!\core1|rf|RF~3007_combout\ & ((\core1|rf|RF~1398_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1526_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1398_q\,
	datad => \core1|rf|RF~3007_combout\,
	combout => \core1|rf|RF~3008_combout\);

-- Location: LCCOMB_X32_Y30_N14
\core1|rf|RF~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~374feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~374feeder_combout\);

-- Location: FF_X32_Y30_N15
\core1|rf|RF~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~374feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~374_q\);

-- Location: FF_X26_Y30_N21
\core1|rf|RF~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~502_q\);

-- Location: LCCOMB_X32_Y31_N28
\core1|rf|RF~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~246feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~246feeder_combout\);

-- Location: FF_X32_Y31_N29
\core1|rf|RF~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~246feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~246_q\);

-- Location: FF_X32_Y30_N5
\core1|rf|RF~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~118_q\);

-- Location: LCCOMB_X32_Y30_N4
\core1|rf|RF~3011\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3011_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~246_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~118_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~246_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~118_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3011_combout\);

-- Location: LCCOMB_X26_Y30_N20
\core1|rf|RF~3012\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3012_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3011_combout\ & ((\core1|rf|RF~502_q\))) # (!\core1|rf|RF~3011_combout\ & (\core1|rf|RF~374_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~374_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~502_q\,
	datad => \core1|rf|RF~3011_combout\,
	combout => \core1|rf|RF~3012_combout\);

-- Location: LCCOMB_X23_Y31_N30
\core1|rf|RF~758feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~758feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~758feeder_combout\);

-- Location: FF_X23_Y31_N31
\core1|rf|RF~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~758feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~758_q\);

-- Location: FF_X26_Y30_N3
\core1|rf|RF~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1014_q\);

-- Location: LCCOMB_X16_Y27_N0
\core1|rf|RF~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~886feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~886feeder_combout\);

-- Location: FF_X16_Y27_N1
\core1|rf|RF~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~886feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~886_q\);

-- Location: FF_X16_Y27_N11
\core1|rf|RF~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~630_q\);

-- Location: LCCOMB_X16_Y27_N10
\core1|rf|RF~3009\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3009_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~886_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~630_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~886_q\,
	datac => \core1|rf|RF~630_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3009_combout\);

-- Location: LCCOMB_X26_Y30_N2
\core1|rf|RF~3010\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3010_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3009_combout\ & ((\core1|rf|RF~1014_q\))) # (!\core1|rf|RF~3009_combout\ & (\core1|rf|RF~758_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~758_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1014_q\,
	datad => \core1|rf|RF~3009_combout\,
	combout => \core1|rf|RF~3010_combout\);

-- Location: LCCOMB_X26_Y30_N14
\core1|rf|RF~3013\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3013_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3010_combout\))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (\core1|rf|RF~3012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3012_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~3010_combout\,
	combout => \core1|rf|RF~3013_combout\);

-- Location: LCCOMB_X27_Y31_N16
\core1|rf|RF~3016\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3016_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3013_combout\ & (\core1|rf|RF~3015_combout\)) # (!\core1|rf|RF~3013_combout\ & ((\core1|rf|RF~3008_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3015_combout\,
	datac => \core1|rf|RF~3008_combout\,
	datad => \core1|rf|RF~3013_combout\,
	combout => \core1|rf|RF~3016_combout\);

-- Location: LCCOMB_X17_Y28_N0
\core1|rf|RF~1750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1750feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1750feeder_combout\);

-- Location: FF_X17_Y28_N1
\core1|rf|RF~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1750feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1750_q\);

-- Location: FF_X19_Y29_N19
\core1|rf|RF~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~726_q\);

-- Location: FF_X18_Y29_N13
\core1|rf|RF~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~214_q\);

-- Location: LCCOMB_X18_Y30_N18
\core1|rf|RF~1238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1238feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1238feeder_combout\);

-- Location: FF_X18_Y30_N19
\core1|rf|RF~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1238feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1238_q\);

-- Location: LCCOMB_X18_Y29_N12
\core1|rf|RF~2986\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2986_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1238_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~214_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~214_q\,
	datad => \core1|rf|RF~1238_q\,
	combout => \core1|rf|RF~2986_combout\);

-- Location: LCCOMB_X19_Y29_N18
\core1|rf|RF~2987\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2987_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2986_combout\ & (\core1|rf|RF~1750_q\)) # (!\core1|rf|RF~2986_combout\ & ((\core1|rf|RF~726_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1750_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~726_q\,
	datad => \core1|rf|RF~2986_combout\,
	combout => \core1|rf|RF~2987_combout\);

-- Location: LCCOMB_X21_Y25_N20
\core1|rf|RF~2006feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2006feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~2006feeder_combout\);

-- Location: FF_X21_Y25_N21
\core1|rf|RF~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2006feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2006_q\);

-- Location: LCCOMB_X20_Y26_N20
\core1|rf|RF~982feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~982feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~982feeder_combout\);

-- Location: FF_X20_Y26_N21
\core1|rf|RF~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~982feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~982_q\);

-- Location: FF_X20_Y25_N21
\core1|rf|RF~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~470_q\);

-- Location: LCCOMB_X21_Y25_N2
\core1|rf|RF~1494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1494feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1494feeder_combout\);

-- Location: FF_X21_Y25_N3
\core1|rf|RF~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1494feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1494_q\);

-- Location: LCCOMB_X20_Y25_N20
\core1|rf|RF~2993\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2993_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1494_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~470_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~470_q\,
	datad => \core1|rf|RF~1494_q\,
	combout => \core1|rf|RF~2993_combout\);

-- Location: LCCOMB_X20_Y25_N26
\core1|rf|RF~2994\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2994_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2993_combout\ & (\core1|rf|RF~2006_q\)) # (!\core1|rf|RF~2993_combout\ & ((\core1|rf|RF~982_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2006_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~982_q\,
	datad => \core1|rf|RF~2993_combout\,
	combout => \core1|rf|RF~2994_combout\);

-- Location: LCCOMB_X27_Y25_N12
\core1|rf|RF~1366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1366feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1366feeder_combout\);

-- Location: FF_X27_Y25_N13
\core1|rf|RF~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1366feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1366_q\);

-- Location: FF_X19_Y26_N1
\core1|rf|RF~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1878_q\);

-- Location: LCCOMB_X20_Y26_N10
\core1|rf|RF~854feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~854feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~854feeder_combout\);

-- Location: FF_X20_Y26_N11
\core1|rf|RF~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~854feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~854_q\);

-- Location: FF_X23_Y26_N5
\core1|rf|RF~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~342_q\);

-- Location: LCCOMB_X23_Y26_N4
\core1|rf|RF~2988\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2988_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~854_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~342_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~854_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~342_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2988_combout\);

-- Location: LCCOMB_X19_Y26_N0
\core1|rf|RF~2989\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2989_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2988_combout\ & ((\core1|rf|RF~1878_q\))) # (!\core1|rf|RF~2988_combout\ & (\core1|rf|RF~1366_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1366_q\,
	datac => \core1|rf|RF~1878_q\,
	datad => \core1|rf|RF~2988_combout\,
	combout => \core1|rf|RF~2989_combout\);

-- Location: LCCOMB_X21_Y35_N26
\core1|rf|RF~1110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1110feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1110feeder_combout\);

-- Location: FF_X21_Y35_N27
\core1|rf|RF~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1110feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1110_q\);

-- Location: FF_X17_Y28_N31
\core1|rf|RF~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1622_q\);

-- Location: LCCOMB_X19_Y29_N28
\core1|rf|RF~598feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~598feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~598feeder_combout\);

-- Location: FF_X19_Y29_N29
\core1|rf|RF~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~598feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~598_q\);

-- Location: FF_X18_Y29_N23
\core1|rf|RF~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~86_q\);

-- Location: LCCOMB_X18_Y29_N22
\core1|rf|RF~2990\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2990_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~598_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~598_q\,
	datac => \core1|rf|RF~86_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2990_combout\);

-- Location: LCCOMB_X17_Y28_N30
\core1|rf|RF~2991\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2991_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2990_combout\ & ((\core1|rf|RF~1622_q\))) # (!\core1|rf|RF~2990_combout\ & (\core1|rf|RF~1110_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1110_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1622_q\,
	datad => \core1|rf|RF~2990_combout\,
	combout => \core1|rf|RF~2991_combout\);

-- Location: LCCOMB_X27_Y27_N0
\core1|rf|RF~2992\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2992_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2989_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2989_combout\,
	datad => \core1|rf|RF~2991_combout\,
	combout => \core1|rf|RF~2992_combout\);

-- Location: LCCOMB_X27_Y27_N10
\core1|rf|RF~2995\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2995_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2992_combout\ & ((\core1|rf|RF~2994_combout\))) # (!\core1|rf|RF~2992_combout\ & (\core1|rf|RF~2987_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2987_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2994_combout\,
	datad => \core1|rf|RF~2992_combout\,
	combout => \core1|rf|RF~2995_combout\);

-- Location: LCCOMB_X28_Y24_N24
\core1|rf|RF~918feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~918feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~918feeder_combout\);

-- Location: FF_X28_Y24_N25
\core1|rf|RF~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~918feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~918_q\);

-- Location: FF_X27_Y26_N9
\core1|rf|RF~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1942_q\);

-- Location: FF_X33_Y26_N7
\core1|rf|RF~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~406_q\);

-- Location: LCCOMB_X34_Y33_N24
\core1|rf|RF~1430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1430feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1430feeder_combout\);

-- Location: FF_X34_Y33_N25
\core1|rf|RF~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1430feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1430_q\);

-- Location: LCCOMB_X33_Y26_N6
\core1|rf|RF~3003\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3003_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1430_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~406_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~406_q\,
	datad => \core1|rf|RF~1430_q\,
	combout => \core1|rf|RF~3003_combout\);

-- Location: LCCOMB_X27_Y26_N8
\core1|rf|RF~3004\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3004_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3003_combout\ & ((\core1|rf|RF~1942_q\))) # (!\core1|rf|RF~3003_combout\ & (\core1|rf|RF~918_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~918_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1942_q\,
	datad => \core1|rf|RF~3003_combout\,
	combout => \core1|rf|RF~3004_combout\);

-- Location: LCCOMB_X18_Y24_N0
\core1|rf|RF~1814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1814feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1814feeder_combout\);

-- Location: FF_X18_Y24_N1
\core1|rf|RF~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1814feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1814_q\);

-- Location: FF_X29_Y24_N19
\core1|rf|RF~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1302_q\);

-- Location: FF_X29_Y24_N29
\core1|rf|RF~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~278_q\);

-- Location: LCCOMB_X28_Y28_N28
\core1|rf|RF~790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~790feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~790feeder_combout\);

-- Location: FF_X28_Y28_N29
\core1|rf|RF~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~790feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~790_q\);

-- Location: LCCOMB_X29_Y24_N28
\core1|rf|RF~2998\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2998_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~790_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~278_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~278_q\,
	datad => \core1|rf|RF~790_q\,
	combout => \core1|rf|RF~2998_combout\);

-- Location: LCCOMB_X29_Y24_N18
\core1|rf|RF~2999\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2999_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2998_combout\ & (\core1|rf|RF~1814_q\)) # (!\core1|rf|RF~2998_combout\ & ((\core1|rf|RF~1302_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1814_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1302_q\,
	datad => \core1|rf|RF~2998_combout\,
	combout => \core1|rf|RF~2999_combout\);

-- Location: LCCOMB_X11_Y37_N0
\core1|rf|RF~1046feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1046feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1046feeder_combout\);

-- Location: FF_X11_Y37_N1
\core1|rf|RF~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1046feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1046_q\);

-- Location: FF_X21_Y26_N17
\core1|rf|RF~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1558_q\);

-- Location: LCCOMB_X28_Y28_N26
\core1|rf|RF~534feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~534feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~534feeder_combout\);

-- Location: FF_X28_Y28_N27
\core1|rf|RF~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~534feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~534_q\);

-- Location: FF_X20_Y25_N17
\core1|rf|RF~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~22_q\);

-- Location: LCCOMB_X20_Y25_N16
\core1|rf|RF~3000\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3000_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~534_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~22_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~534_q\,
	datac => \core1|rf|RF~22_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3000_combout\);

-- Location: LCCOMB_X21_Y26_N16
\core1|rf|RF~3001\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3001_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3000_combout\ & ((\core1|rf|RF~1558_q\))) # (!\core1|rf|RF~3000_combout\ & (\core1|rf|RF~1046_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3000_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1046_q\,
	datac => \core1|rf|RF~1558_q\,
	datad => \core1|rf|RF~3000_combout\,
	combout => \core1|rf|RF~3001_combout\);

-- Location: LCCOMB_X30_Y26_N8
\core1|rf|RF~3002\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3002_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2999_combout\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((!\core1|rd_addr[2]~0_combout\ & \core1|rf|RF~3001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2999_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~3001_combout\,
	combout => \core1|rf|RF~3002_combout\);

-- Location: LCCOMB_X27_Y26_N14
\core1|rf|RF~1686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1686feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1686feeder_combout\);

-- Location: FF_X27_Y26_N15
\core1|rf|RF~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1686feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1686_q\);

-- Location: FF_X30_Y26_N19
\core1|rf|RF~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~662_q\);

-- Location: LCCOMB_X34_Y32_N6
\core1|rf|RF~1174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1174feeder_combout\ = \core1|rf_wd[22]~214_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[22]~214_combout\,
	combout => \core1|rf|RF~1174feeder_combout\);

-- Location: FF_X34_Y32_N7
\core1|rf|RF~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1174feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1174_q\);

-- Location: FF_X33_Y32_N13
\core1|rf|RF~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~150_q\);

-- Location: LCCOMB_X33_Y32_N12
\core1|rf|RF~2996\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2996_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1174_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~150_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1174_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~150_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2996_combout\);

-- Location: LCCOMB_X30_Y26_N18
\core1|rf|RF~2997\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2997_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2996_combout\ & (\core1|rf|RF~1686_q\)) # (!\core1|rf|RF~2996_combout\ & ((\core1|rf|RF~662_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1686_q\,
	datac => \core1|rf|RF~662_q\,
	datad => \core1|rf|RF~2996_combout\,
	combout => \core1|rf|RF~2997_combout\);

-- Location: LCCOMB_X30_Y26_N2
\core1|rf|RF~3005\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3005_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3002_combout\ & (\core1|rf|RF~3004_combout\)) # (!\core1|rf|RF~3002_combout\ & ((\core1|rf|RF~2997_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3004_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~3002_combout\,
	datad => \core1|rf|RF~2997_combout\,
	combout => \core1|rf|RF~3005_combout\);

-- Location: LCCOMB_X30_Y31_N24
\core1|rf|RF~3006\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3006_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2995_combout\)) # (!\core1|rd_addr[1]~3_combout\ & 
-- ((\core1|rf|RF~3005_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2995_combout\,
	datad => \core1|rf|RF~3005_combout\,
	combout => \core1|rf|RF~3006_combout\);

-- Location: LCCOMB_X30_Y31_N26
\core1|rf|RF~3017\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3017_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3006_combout\ & ((\core1|rf|RF~3016_combout\))) # (!\core1|rf|RF~3006_combout\ & (\core1|rf|RF~2985_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~2985_combout\,
	datac => \core1|rf|RF~3016_combout\,
	datad => \core1|rf|RF~3006_combout\,
	combout => \core1|rf|RF~3017_combout\);

-- Location: LCCOMB_X15_Y31_N30
\core1|rd_val_or_zero[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[22]~22_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3017_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3017_combout\,
	combout => \core1|rd_val_or_zero[22]~22_combout\);

-- Location: FF_X15_Y31_N31
\core1|rd_val_2_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[22]~22_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(22));

-- Location: IOIBUF_X0_Y28_N8
\from_mem_flat_i[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(25),
	o => \from_mem_flat_i[25]~input_o\);

-- Location: FF_X14_Y31_N9
\core1|rf|RF_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(36));

-- Location: IOIBUF_X0_Y28_N15
\from_mem_flat_i[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(26),
	o => \from_mem_flat_i[26]~input_o\);

-- Location: FF_X17_Y28_N27
\core1|rf|RF~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1624_q\);

-- Location: LCCOMB_X17_Y26_N6
\core1|rf|RF~1880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1880feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1880feeder_combout\);

-- Location: FF_X17_Y26_N7
\core1|rf|RF~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1880feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1880_q\);

-- Location: LCCOMB_X17_Y28_N26
\core1|rf|RF~3091\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3091_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1880_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1624_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1624_q\,
	datad => \core1|rf|RF~1880_q\,
	combout => \core1|rf|RF~3091_combout\);

-- Location: LCCOMB_X16_Y29_N20
\core1|rf|RF~2008feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2008feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~2008feeder_combout\);

-- Location: FF_X16_Y29_N21
\core1|rf|RF~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2008feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2008_q\);

-- Location: FF_X17_Y28_N13
\core1|rf|RF~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1752_q\);

-- Location: LCCOMB_X17_Y28_N12
\core1|rf|RF~3092\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3092_combout\ = (\core1|rf|RF~3091_combout\ & ((\core1|rf|RF~2008_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3091_combout\ & (((\core1|rf|RF~1752_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3091_combout\,
	datab => \core1|rf|RF~2008_q\,
	datac => \core1|rf|RF~1752_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3092_combout\);

-- Location: FF_X17_Y31_N15
\core1|rf|RF~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[24]~238_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2040_q\);

-- Location: FF_X19_Y27_N3
\core1|rf|RF~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1912_q\);

-- Location: LCCOMB_X14_Y29_N30
\core1|rf|RF~1784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1784feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1784feeder_combout\);

-- Location: FF_X14_Y29_N31
\core1|rf|RF~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1784feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1784_q\);

-- Location: FF_X18_Y28_N31
\core1|rf|RF~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1656_q\);

-- Location: LCCOMB_X18_Y28_N30
\core1|rf|RF~3098\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3098_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1784_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1656_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1784_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1656_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3098_combout\);

-- Location: LCCOMB_X19_Y27_N2
\core1|rf|RF~3099\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3099_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3098_combout\ & (\core1|rf|RF~2040_q\)) # (!\core1|rf|RF~3098_combout\ & ((\core1|rf|RF~1912_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2040_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1912_q\,
	datad => \core1|rf|RF~3098_combout\,
	combout => \core1|rf|RF~3099_combout\);

-- Location: LCCOMB_X18_Y27_N6
\core1|rf|RF~1848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1848feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1848feeder_combout\);

-- Location: FF_X18_Y27_N7
\core1|rf|RF~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1848feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1848_q\);

-- Location: FF_X26_Y31_N13
\core1|rf|RF~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1976_q\);

-- Location: LCCOMB_X26_Y28_N4
\core1|rf|RF~1720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1720feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1720feeder_combout\);

-- Location: FF_X26_Y28_N5
\core1|rf|RF~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1720feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1720_q\);

-- Location: FF_X26_Y28_N3
\core1|rf|RF~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1592_q\);

-- Location: LCCOMB_X26_Y28_N2
\core1|rf|RF~3093\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3093_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1720_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1720_q\,
	datac => \core1|rf|RF~1592_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3093_combout\);

-- Location: LCCOMB_X26_Y31_N12
\core1|rf|RF~3094\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3094_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3093_combout\ & ((\core1|rf|RF~1976_q\))) # (!\core1|rf|RF~3093_combout\ & (\core1|rf|RF~1848_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1848_q\,
	datac => \core1|rf|RF~1976_q\,
	datad => \core1|rf|RF~3093_combout\,
	combout => \core1|rf|RF~3094_combout\);

-- Location: LCCOMB_X23_Y25_N14
\core1|rf|RF~1688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1688feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1688feeder_combout\);

-- Location: FF_X23_Y25_N15
\core1|rf|RF~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1688feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1688_q\);

-- Location: FF_X23_Y25_N1
\core1|rf|RF~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1944_q\);

-- Location: LCCOMB_X17_Y26_N8
\core1|rf|RF~1816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1816feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1816feeder_combout\);

-- Location: FF_X17_Y26_N9
\core1|rf|RF~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1816feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1816_q\);

-- Location: FF_X18_Y25_N11
\core1|rf|RF~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1560_q\);

-- Location: LCCOMB_X18_Y25_N10
\core1|rf|RF~3095\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3095_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1816_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1816_q\,
	datac => \core1|rf|RF~1560_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3095_combout\);

-- Location: LCCOMB_X23_Y25_N0
\core1|rf|RF~3096\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3096_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3095_combout\ & ((\core1|rf|RF~1944_q\))) # (!\core1|rf|RF~3095_combout\ & (\core1|rf|RF~1688_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1688_q\,
	datac => \core1|rf|RF~1944_q\,
	datad => \core1|rf|RF~3095_combout\,
	combout => \core1|rf|RF~3096_combout\);

-- Location: LCCOMB_X26_Y31_N18
\core1|rf|RF~3097\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3097_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~3094_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~3096_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3094_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~3096_combout\,
	combout => \core1|rf|RF~3097_combout\);

-- Location: LCCOMB_X27_Y31_N6
\core1|rf|RF~3100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3100_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3097_combout\ & ((\core1|rf|RF~3099_combout\))) # (!\core1|rf|RF~3097_combout\ & (\core1|rf|RF~3092_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~3097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3092_combout\,
	datac => \core1|rf|RF~3099_combout\,
	datad => \core1|rf|RF~3097_combout\,
	combout => \core1|rf|RF~3100_combout\);

-- Location: LCCOMB_X22_Y25_N20
\core1|rf|RF~1528feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1528feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1528feeder_combout\);

-- Location: FF_X22_Y25_N21
\core1|rf|RF~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1528feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1528_q\);

-- Location: FF_X26_Y25_N19
\core1|rf|RF~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1464_q\);

-- Location: LCCOMB_X21_Y25_N14
\core1|rf|RF~1496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1496feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1496feeder_combout\);

-- Location: FF_X21_Y25_N15
\core1|rf|RF~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1496feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1496_q\);

-- Location: FF_X26_Y25_N13
\core1|rf|RF~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1432_q\);

-- Location: LCCOMB_X26_Y25_N12
\core1|rf|RF~3067\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3067_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1496_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1432_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1496_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1432_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3067_combout\);

-- Location: LCCOMB_X26_Y25_N18
\core1|rf|RF~3068\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3068_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3067_combout\ & (\core1|rf|RF~1528_q\)) # (!\core1|rf|RF~3067_combout\ & ((\core1|rf|RF~1464_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1528_q\,
	datac => \core1|rf|RF~1464_q\,
	datad => \core1|rf|RF~3067_combout\,
	combout => \core1|rf|RF~3068_combout\);

-- Location: LCCOMB_X29_Y29_N16
\core1|rf|RF~1400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1400feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1400feeder_combout\);

-- Location: FF_X29_Y29_N17
\core1|rf|RF~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1400feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1400_q\);

-- Location: FF_X29_Y29_N19
\core1|rf|RF~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1368_q\);

-- Location: LCCOMB_X30_Y27_N18
\core1|rf|RF~1336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1336feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1336feeder_combout\);

-- Location: FF_X30_Y27_N19
\core1|rf|RF~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1336feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1336_q\);

-- Location: FF_X29_Y27_N29
\core1|rf|RF~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1304_q\);

-- Location: LCCOMB_X29_Y27_N28
\core1|rf|RF~3060\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3060_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1336_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1336_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1304_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3060_combout\);

-- Location: LCCOMB_X29_Y29_N18
\core1|rf|RF~3061\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3061_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3060_combout\ & (\core1|rf|RF~1400_q\)) # (!\core1|rf|RF~3060_combout\ & ((\core1|rf|RF~1368_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1400_q\,
	datac => \core1|rf|RF~1368_q\,
	datad => \core1|rf|RF~3060_combout\,
	combout => \core1|rf|RF~3061_combout\);

-- Location: LCCOMB_X19_Y25_N4
\core1|rf|RF~1112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1112feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1112feeder_combout\);

-- Location: FF_X19_Y25_N5
\core1|rf|RF~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1112feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1112_q\);

-- Location: FF_X19_Y25_N27
\core1|rf|RF~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1144_q\);

-- Location: LCCOMB_X25_Y28_N2
\core1|rf|RF~1080feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1080feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1080feeder_combout\);

-- Location: FF_X25_Y28_N3
\core1|rf|RF~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1080feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1080_q\);

-- Location: FF_X25_Y28_N29
\core1|rf|RF~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1048_q\);

-- Location: LCCOMB_X25_Y28_N28
\core1|rf|RF~3064\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3064_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1080_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1048_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1080_q\,
	datac => \core1|rf|RF~1048_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3064_combout\);

-- Location: LCCOMB_X19_Y25_N26
\core1|rf|RF~3065\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3065_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3064_combout\ & ((\core1|rf|RF~1144_q\))) # (!\core1|rf|RF~3064_combout\ & (\core1|rf|RF~1112_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1112_q\,
	datac => \core1|rf|RF~1144_q\,
	datad => \core1|rf|RF~3064_combout\,
	combout => \core1|rf|RF~3065_combout\);

-- Location: LCCOMB_X20_Y31_N22
\core1|rf|RF~1208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1208feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1208feeder_combout\);

-- Location: FF_X20_Y31_N23
\core1|rf|RF~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1208feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1208_q\);

-- Location: FF_X20_Y31_N17
\core1|rf|RF~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1272_q\);

-- Location: LCCOMB_X19_Y32_N22
\core1|rf|RF~1240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1240feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~1240feeder_combout\);

-- Location: FF_X19_Y32_N23
\core1|rf|RF~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1240feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1240_q\);

-- Location: FF_X19_Y32_N5
\core1|rf|RF~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1176_q\);

-- Location: LCCOMB_X19_Y32_N4
\core1|rf|RF~3062\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3062_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1240_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1240_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1176_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3062_combout\);

-- Location: LCCOMB_X20_Y31_N16
\core1|rf|RF~3063\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3063_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3062_combout\ & ((\core1|rf|RF~1272_q\))) # (!\core1|rf|RF~3062_combout\ & (\core1|rf|RF~1208_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1208_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1272_q\,
	datad => \core1|rf|RF~3062_combout\,
	combout => \core1|rf|RF~3063_combout\);

-- Location: LCCOMB_X27_Y27_N8
\core1|rf|RF~3066\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3066_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3063_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~3065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~3065_combout\,
	datad => \core1|rf|RF~3063_combout\,
	combout => \core1|rf|RF~3066_combout\);

-- Location: LCCOMB_X27_Y27_N14
\core1|rf|RF~3069\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3069_combout\ = (\core1|rf|RF~3066_combout\ & ((\core1|rf|RF~3068_combout\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~3066_combout\ & (((\core1|rf|RF~3061_combout\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3068_combout\,
	datab => \core1|rf|RF~3061_combout\,
	datac => \core1|rf|RF~3066_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3069_combout\);

-- Location: LCCOMB_X26_Y27_N0
\core1|rf|RF~824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~824feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~824feeder_combout\);

-- Location: FF_X26_Y27_N1
\core1|rf|RF~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~824feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~824_q\);

-- Location: FF_X26_Y27_N15
\core1|rf|RF~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~568_q\);

-- Location: LCCOMB_X26_Y27_N14
\core1|rf|RF~3070\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3070_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~824_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~568_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~824_q\,
	datac => \core1|rf|RF~568_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3070_combout\);

-- Location: FF_X25_Y27_N1
\core1|rf|RF~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~696_q\);

-- Location: LCCOMB_X25_Y27_N2
\core1|rf|RF~952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~952feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~952feeder_combout\);

-- Location: FF_X25_Y27_N3
\core1|rf|RF~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~952feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~952_q\);

-- Location: LCCOMB_X25_Y27_N0
\core1|rf|RF~3071\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3071_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3070_combout\ & ((\core1|rf|RF~952_q\))) # (!\core1|rf|RF~3070_combout\ & (\core1|rf|RF~696_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~3070_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3070_combout\,
	datac => \core1|rf|RF~696_q\,
	datad => \core1|rf|RF~952_q\,
	combout => \core1|rf|RF~3071_combout\);

-- Location: LCCOMB_X20_Y26_N18
\core1|rf|RF~856feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~856feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~856feeder_combout\);

-- Location: FF_X20_Y26_N19
\core1|rf|RF~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~856feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~856_q\);

-- Location: FF_X20_Y29_N3
\core1|rf|RF~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~984_q\);

-- Location: LCCOMB_X19_Y29_N26
\core1|rf|RF~728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~728feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~728feeder_combout\);

-- Location: FF_X19_Y29_N27
\core1|rf|RF~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~728feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~728_q\);

-- Location: FF_X19_Y29_N9
\core1|rf|RF~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~600_q\);

-- Location: LCCOMB_X19_Y29_N8
\core1|rf|RF~3072\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3072_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~728_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~728_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~600_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3072_combout\);

-- Location: LCCOMB_X20_Y29_N2
\core1|rf|RF~3073\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3073_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3072_combout\ & ((\core1|rf|RF~984_q\))) # (!\core1|rf|RF~3072_combout\ & (\core1|rf|RF~856_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~856_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~984_q\,
	datad => \core1|rf|RF~3072_combout\,
	combout => \core1|rf|RF~3073_combout\);

-- Location: LCCOMB_X25_Y29_N28
\core1|rf|RF~664feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~664feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~664feeder_combout\);

-- Location: FF_X25_Y29_N29
\core1|rf|RF~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~664feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~664_q\);

-- Location: FF_X25_Y29_N7
\core1|rf|RF~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~536_q\);

-- Location: LCCOMB_X25_Y29_N6
\core1|rf|RF~3074\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3074_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~664_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~536_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~664_q\,
	datac => \core1|rf|RF~536_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3074_combout\);

-- Location: FF_X28_Y29_N25
\core1|rf|RF~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~920_q\);

-- Location: LCCOMB_X28_Y29_N2
\core1|rf|RF~792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~792feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~792feeder_combout\);

-- Location: FF_X28_Y29_N3
\core1|rf|RF~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~792feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~792_q\);

-- Location: LCCOMB_X28_Y29_N24
\core1|rf|RF~3075\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3075_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3074_combout\ & (\core1|rf|RF~920_q\)) # (!\core1|rf|RF~3074_combout\ & ((\core1|rf|RF~792_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3074_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~3074_combout\,
	datac => \core1|rf|RF~920_q\,
	datad => \core1|rf|RF~792_q\,
	combout => \core1|rf|RF~3075_combout\);

-- Location: LCCOMB_X28_Y29_N26
\core1|rf|RF~3076\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3076_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~3073_combout\)) # (!\core1|rd_addr[1]~3_combout\ & 
-- ((\core1|rf|RF~3075_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~3073_combout\,
	datad => \core1|rf|RF~3075_combout\,
	combout => \core1|rf|RF~3076_combout\);

-- Location: LCCOMB_X17_Y29_N30
\core1|rf|RF~760feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~760feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~760feeder_combout\);

-- Location: FF_X17_Y29_N31
\core1|rf|RF~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~760feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~760_q\);

-- Location: FF_X17_Y29_N5
\core1|rf|RF~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1016_q\);

-- Location: LCCOMB_X20_Y28_N28
\core1|rf|RF~888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~888feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~888feeder_combout\);

-- Location: FF_X20_Y28_N29
\core1|rf|RF~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~888feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~888_q\);

-- Location: FF_X20_Y28_N11
\core1|rf|RF~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~632_q\);

-- Location: LCCOMB_X20_Y28_N10
\core1|rf|RF~3077\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3077_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~888_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~632_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~888_q\,
	datac => \core1|rf|RF~632_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3077_combout\);

-- Location: LCCOMB_X17_Y29_N4
\core1|rf|RF~3078\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3078_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3077_combout\ & ((\core1|rf|RF~1016_q\))) # (!\core1|rf|RF~3077_combout\ & (\core1|rf|RF~760_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~760_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1016_q\,
	datad => \core1|rf|RF~3077_combout\,
	combout => \core1|rf|RF~3078_combout\);

-- Location: LCCOMB_X28_Y29_N12
\core1|rf|RF~3079\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3079_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3076_combout\ & ((\core1|rf|RF~3078_combout\))) # (!\core1|rf|RF~3076_combout\ & (\core1|rf|RF~3071_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3071_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3076_combout\,
	datad => \core1|rf|RF~3078_combout\,
	combout => \core1|rf|RF~3079_combout\);

-- Location: LCCOMB_X28_Y26_N12
\core1|rf|RF~248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~248feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~248feeder_combout\);

-- Location: FF_X28_Y26_N13
\core1|rf|RF~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~248feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~248_q\);

-- Location: LCCOMB_X29_Y26_N28
\core1|rf|RF~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~376feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~376feeder_combout\);

-- Location: FF_X29_Y26_N29
\core1|rf|RF~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~376feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~376_q\);

-- Location: FF_X29_Y26_N15
\core1|rf|RF~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~120_q\);

-- Location: LCCOMB_X29_Y26_N14
\core1|rf|RF~3087\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3087_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~376_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~120_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~376_q\,
	datac => \core1|rf|RF~120_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3087_combout\);

-- Location: FF_X28_Y26_N23
\core1|rf|RF~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~504_q\);

-- Location: LCCOMB_X28_Y26_N22
\core1|rf|RF~3088\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3088_combout\ = (\core1|rf|RF~3087_combout\ & (((\core1|rf|RF~504_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3087_combout\ & (\core1|rf|RF~248_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~248_q\,
	datab => \core1|rf|RF~3087_combout\,
	datac => \core1|rf|RF~504_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3088_combout\);

-- Location: LCCOMB_X33_Y26_N4
\core1|rf|RF~280feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~280feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~280feeder_combout\);

-- Location: FF_X33_Y26_N5
\core1|rf|RF~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~280feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~280_q\);

-- Location: FF_X33_Y26_N31
\core1|rf|RF~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~408_q\);

-- Location: LCCOMB_X33_Y30_N24
\core1|rf|RF~152feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~152feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~152feeder_combout\);

-- Location: FF_X33_Y30_N25
\core1|rf|RF~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~152feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~152_q\);

-- Location: FF_X33_Y30_N31
\core1|rf|RF~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~24_q\);

-- Location: LCCOMB_X33_Y30_N30
\core1|rf|RF~3084\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3084_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~152_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~24_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~152_q\,
	datac => \core1|rf|RF~24_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3084_combout\);

-- Location: LCCOMB_X33_Y26_N30
\core1|rf|RF~3085\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3085_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3084_combout\ & ((\core1|rf|RF~408_q\))) # (!\core1|rf|RF~3084_combout\ & (\core1|rf|RF~280_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~280_q\,
	datac => \core1|rf|RF~408_q\,
	datad => \core1|rf|RF~3084_combout\,
	combout => \core1|rf|RF~3085_combout\);

-- Location: LCCOMB_X34_Y31_N22
\core1|rf|RF~184feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~184feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~184feeder_combout\);

-- Location: FF_X34_Y31_N23
\core1|rf|RF~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~184feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~184_q\);

-- Location: FF_X34_Y31_N25
\core1|rf|RF~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~440_q\);

-- Location: LCCOMB_X34_Y34_N16
\core1|rf|RF~312feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~312feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~312feeder_combout\);

-- Location: FF_X34_Y34_N17
\core1|rf|RF~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~312feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~312_q\);

-- Location: FF_X34_Y34_N11
\core1|rf|RF~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~56_q\);

-- Location: LCCOMB_X34_Y34_N10
\core1|rf|RF~3082\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3082_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~312_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~312_q\,
	datac => \core1|rf|RF~56_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3082_combout\);

-- Location: LCCOMB_X34_Y31_N24
\core1|rf|RF~3083\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3083_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3082_combout\ & ((\core1|rf|RF~440_q\))) # (!\core1|rf|RF~3082_combout\ & (\core1|rf|RF~184_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~184_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~440_q\,
	datad => \core1|rf|RF~3082_combout\,
	combout => \core1|rf|RF~3083_combout\);

-- Location: LCCOMB_X25_Y28_N30
\core1|rf|RF~3086\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3086_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~3083_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~3085_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~3085_combout\,
	datad => \core1|rf|RF~3083_combout\,
	combout => \core1|rf|RF~3086_combout\);

-- Location: LCCOMB_X33_Y28_N14
\core1|rf|RF~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~472feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~472feeder_combout\);

-- Location: FF_X33_Y28_N15
\core1|rf|RF~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~472feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~472_q\);

-- Location: FF_X33_Y28_N17
\core1|rf|RF~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~344_q\);

-- Location: LCCOMB_X34_Y30_N16
\core1|rf|RF~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~216feeder_combout\ = \core1|rf_wd[24]~238_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[24]~238_combout\,
	combout => \core1|rf|RF~216feeder_combout\);

-- Location: FF_X34_Y30_N17
\core1|rf|RF~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~216feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~216_q\);

-- Location: FF_X34_Y30_N15
\core1|rf|RF~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~88_q\);

-- Location: LCCOMB_X34_Y30_N14
\core1|rf|RF~3080\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3080_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~216_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~88_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~216_q\,
	datac => \core1|rf|RF~88_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3080_combout\);

-- Location: LCCOMB_X33_Y28_N16
\core1|rf|RF~3081\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3081_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3080_combout\ & (\core1|rf|RF~472_q\)) # (!\core1|rf|RF~3080_combout\ & ((\core1|rf|RF~344_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~472_q\,
	datac => \core1|rf|RF~344_q\,
	datad => \core1|rf|RF~3080_combout\,
	combout => \core1|rf|RF~3081_combout\);

-- Location: LCCOMB_X25_Y28_N0
\core1|rf|RF~3089\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3089_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3086_combout\ & (\core1|rf|RF~3088_combout\)) # (!\core1|rf|RF~3086_combout\ & ((\core1|rf|RF~3081_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~3086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3088_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~3086_combout\,
	datad => \core1|rf|RF~3081_combout\,
	combout => \core1|rf|RF~3089_combout\);

-- Location: LCCOMB_X27_Y27_N20
\core1|rf|RF~3090\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3090_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~3079_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~3089_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~3079_combout\,
	datad => \core1|rf|RF~3089_combout\,
	combout => \core1|rf|RF~3090_combout\);

-- Location: LCCOMB_X27_Y27_N22
\core1|rf|RF~3101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3101_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3090_combout\ & (\core1|rf|RF~3100_combout\)) # (!\core1|rf|RF~3090_combout\ & ((\core1|rf|RF~3069_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3100_combout\,
	datac => \core1|rf|RF~3069_combout\,
	datad => \core1|rf|RF~3090_combout\,
	combout => \core1|rf|RF~3101_combout\);

-- Location: LCCOMB_X15_Y31_N2
\core1|rd_val_or_zero[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[24]~24_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|WideOr2~combout\,
	datac => \core1|rf|RF~3101_combout\,
	combout => \core1|rd_val_or_zero[24]~24_combout\);

-- Location: FF_X15_Y31_N3
\core1|rd_val_2_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[24]~24_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(24));

-- Location: FF_X14_Y34_N5
\core1|rf|RF_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[24]~238_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(37));

-- Location: IOIBUF_X0_Y35_N1
\from_mem_flat_i[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(27),
	o => \from_mem_flat_i[27]~input_o\);

-- Location: LCCOMB_X15_Y37_N14
\core1|alu_1|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~2_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(4)) # (!\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector30~2_combout\);

-- Location: LCCOMB_X18_Y27_N22
\core1|rf|RF_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X18_Y27_N23
\core1|rf|RF_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(44));

-- Location: IOIBUF_X0_Y35_N22
\from_mem_flat_i[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(28),
	o => \from_mem_flat_i[28]~input_o\);

-- Location: LCCOMB_X22_Y29_N14
\core1|rf|RF~634feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~634feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~634feeder_combout\);

-- Location: FF_X22_Y29_N15
\core1|rf|RF~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~634feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~634_q\);

-- Location: FF_X22_Y29_N17
\core1|rf|RF~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~602_q\);

-- Location: LCCOMB_X23_Y29_N0
\core1|rf|RF~570feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~570feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~570feeder_combout\);

-- Location: FF_X23_Y29_N1
\core1|rf|RF~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~570feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~570_q\);

-- Location: FF_X23_Y29_N23
\core1|rf|RF~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~538_q\);

-- Location: LCCOMB_X23_Y29_N22
\core1|rf|RF~3164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3164_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~570_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~538_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~570_q\,
	datac => \core1|rf|RF~538_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3164_combout\);

-- Location: LCCOMB_X22_Y29_N16
\core1|rf|RF~3165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3165_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3164_combout\ & (\core1|rf|RF~634_q\)) # (!\core1|rf|RF~3164_combout\ & ((\core1|rf|RF~602_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~634_q\,
	datac => \core1|rf|RF~602_q\,
	datad => \core1|rf|RF~3164_combout\,
	combout => \core1|rf|RF~3165_combout\);

-- Location: LCCOMB_X22_Y27_N26
\core1|rf|RF~1594feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1594feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1594feeder_combout\);

-- Location: FF_X22_Y27_N27
\core1|rf|RF~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1594feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1594_q\);

-- Location: FF_X22_Y27_N9
\core1|rf|RF~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1562_q\);

-- Location: LCCOMB_X22_Y27_N8
\core1|rf|RF~3171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3171_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1594_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1562_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1594_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1562_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3171_combout\);

-- Location: FF_X21_Y30_N23
\core1|rf|RF~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1658_q\);

-- Location: LCCOMB_X21_Y30_N0
\core1|rf|RF~1626feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1626feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1626feeder_combout\);

-- Location: FF_X21_Y30_N1
\core1|rf|RF~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1626feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1626_q\);

-- Location: LCCOMB_X21_Y30_N22
\core1|rf|RF~3172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3172_combout\ = (\core1|rf|RF~3171_combout\ & (((\core1|rf|RF~1658_q\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~3171_combout\ & (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1626_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3171_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1658_q\,
	datad => \core1|rf|RF~1626_q\,
	combout => \core1|rf|RF~3172_combout\);

-- Location: LCCOMB_X21_Y32_N12
\core1|rf|RF~1082feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1082feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1082feeder_combout\);

-- Location: FF_X21_Y32_N13
\core1|rf|RF~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1082feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1082_q\);

-- Location: FF_X21_Y32_N7
\core1|rf|RF~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1146_q\);

-- Location: LCCOMB_X21_Y35_N16
\core1|rf|RF~1114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1114feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1114feeder_combout\);

-- Location: FF_X21_Y35_N17
\core1|rf|RF~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1114feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1114_q\);

-- Location: FF_X21_Y35_N11
\core1|rf|RF~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1050_q\);

-- Location: LCCOMB_X21_Y35_N10
\core1|rf|RF~3166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3166_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1114_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1050_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1114_q\,
	datac => \core1|rf|RF~1050_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3166_combout\);

-- Location: LCCOMB_X21_Y32_N6
\core1|rf|RF~3167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3167_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3166_combout\ & ((\core1|rf|RF~1146_q\))) # (!\core1|rf|RF~3166_combout\ & (\core1|rf|RF~1082_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1082_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1146_q\,
	datad => \core1|rf|RF~3166_combout\,
	combout => \core1|rf|RF~3167_combout\);

-- Location: LCCOMB_X32_Y32_N26
\core1|rf|RF~58feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~58feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~58feeder_combout\);

-- Location: FF_X32_Y32_N27
\core1|rf|RF~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~58feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~58_q\);

-- Location: FF_X32_Y32_N5
\core1|rf|RF~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~122_q\);

-- Location: FF_X32_Y29_N5
\core1|rf|RF~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~26_q\);

-- Location: LCCOMB_X32_Y29_N18
\core1|rf|RF~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~90feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~90feeder_combout\);

-- Location: FF_X32_Y29_N19
\core1|rf|RF~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~90feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~90_q\);

-- Location: LCCOMB_X32_Y29_N4
\core1|rf|RF~3168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3168_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~90_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~26_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~26_q\,
	datad => \core1|rf|RF~90_q\,
	combout => \core1|rf|RF~3168_combout\);

-- Location: LCCOMB_X32_Y32_N4
\core1|rf|RF~3169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3169_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3168_combout\ & ((\core1|rf|RF~122_q\))) # (!\core1|rf|RF~3168_combout\ & (\core1|rf|RF~58_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~58_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~122_q\,
	datad => \core1|rf|RF~3168_combout\,
	combout => \core1|rf|RF~3169_combout\);

-- Location: LCCOMB_X27_Y30_N10
\core1|rf|RF~3170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3170_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3167_combout\)) # (!\core1|rd_addr[5]~4_combout\ & 
-- ((\core1|rf|RF~3169_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3167_combout\,
	datad => \core1|rf|RF~3169_combout\,
	combout => \core1|rf|RF~3170_combout\);

-- Location: LCCOMB_X27_Y30_N4
\core1|rf|RF~3173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3173_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3170_combout\ & ((\core1|rf|RF~3172_combout\))) # (!\core1|rf|RF~3170_combout\ & (\core1|rf|RF~3165_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~3170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~3165_combout\,
	datac => \core1|rf|RF~3172_combout\,
	datad => \core1|rf|RF~3170_combout\,
	combout => \core1|rf|RF~3173_combout\);

-- Location: LCCOMB_X20_Y30_N4
\core1|rf|RF~1754feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1754feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1754feeder_combout\);

-- Location: FF_X20_Y30_N5
\core1|rf|RF~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1754feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1754_q\);

-- Location: FF_X20_Y30_N11
\core1|rf|RF~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1786_q\);

-- Location: LCCOMB_X21_Y27_N24
\core1|rf|RF~1722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1722feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1722feeder_combout\);

-- Location: FF_X21_Y27_N25
\core1|rf|RF~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1722feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1722_q\);

-- Location: FF_X21_Y27_N27
\core1|rf|RF~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1690_q\);

-- Location: LCCOMB_X21_Y27_N26
\core1|rf|RF~3161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3161_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1722_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1690_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1722_q\,
	datac => \core1|rf|RF~1690_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3161_combout\);

-- Location: LCCOMB_X20_Y30_N10
\core1|rf|RF~3162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3162_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3161_combout\ & ((\core1|rf|RF~1786_q\))) # (!\core1|rf|RF~3161_combout\ & (\core1|rf|RF~1754_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1754_q\,
	datac => \core1|rf|RF~1786_q\,
	datad => \core1|rf|RF~3161_combout\,
	combout => \core1|rf|RF~3162_combout\);

-- Location: LCCOMB_X33_Y33_N20
\core1|rf|RF~186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~186feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~186feeder_combout\);

-- Location: FF_X33_Y33_N21
\core1|rf|RF~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~186feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~186_q\);

-- Location: FF_X33_Y33_N15
\core1|rf|RF~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~250_q\);

-- Location: LCCOMB_X32_Y33_N28
\core1|rf|RF~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~218feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~218feeder_combout\);

-- Location: FF_X32_Y33_N29
\core1|rf|RF~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~218feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~218_q\);

-- Location: FF_X32_Y33_N11
\core1|rf|RF~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~154_q\);

-- Location: LCCOMB_X32_Y33_N10
\core1|rf|RF~3158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3158_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~218_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~154_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~218_q\,
	datac => \core1|rf|RF~154_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3158_combout\);

-- Location: LCCOMB_X33_Y33_N14
\core1|rf|RF~3159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3159_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3158_combout\ & ((\core1|rf|RF~250_q\))) # (!\core1|rf|RF~3158_combout\ & (\core1|rf|RF~186_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~186_q\,
	datac => \core1|rf|RF~250_q\,
	datad => \core1|rf|RF~3158_combout\,
	combout => \core1|rf|RF~3159_combout\);

-- Location: LCCOMB_X21_Y29_N22
\core1|rf|RF~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~730feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~730feeder_combout\);

-- Location: FF_X21_Y29_N23
\core1|rf|RF~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~730feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~730_q\);

-- Location: FF_X17_Y29_N11
\core1|rf|RF~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~762_q\);

-- Location: LCCOMB_X25_Y27_N24
\core1|rf|RF~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~698feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~698feeder_combout\);

-- Location: FF_X25_Y27_N25
\core1|rf|RF~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~698feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~698_q\);

-- Location: FF_X25_Y29_N5
\core1|rf|RF~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~666_q\);

-- Location: LCCOMB_X25_Y29_N4
\core1|rf|RF~3156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3156_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~698_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~666_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~698_q\,
	datac => \core1|rf|RF~666_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3156_combout\);

-- Location: LCCOMB_X17_Y29_N10
\core1|rf|RF~3157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3157_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3156_combout\ & ((\core1|rf|RF~762_q\))) # (!\core1|rf|RF~3156_combout\ & (\core1|rf|RF~730_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~730_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~762_q\,
	datad => \core1|rf|RF~3156_combout\,
	combout => \core1|rf|RF~3157_combout\);

-- Location: LCCOMB_X27_Y30_N14
\core1|rf|RF~3160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3160_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~3157_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3159_combout\,
	datad => \core1|rf|RF~3157_combout\,
	combout => \core1|rf|RF~3160_combout\);

-- Location: LCCOMB_X27_Y34_N26
\core1|rf|RF~1274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1274feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1274feeder_combout\);

-- Location: FF_X27_Y34_N27
\core1|rf|RF~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1274feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1274_q\);

-- Location: LCCOMB_X18_Y30_N20
\core1|rf|RF~1242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1242feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1242feeder_combout\);

-- Location: FF_X18_Y30_N21
\core1|rf|RF~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1242feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1242_q\);

-- Location: FF_X18_Y30_N7
\core1|rf|RF~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1178_q\);

-- Location: LCCOMB_X18_Y30_N6
\core1|rf|RF~3154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3154_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1242_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1242_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1178_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3154_combout\);

-- Location: FF_X27_Y34_N29
\core1|rf|RF~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1210_q\);

-- Location: LCCOMB_X27_Y34_N28
\core1|rf|RF~3155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3155_combout\ = (\core1|rf|RF~3154_combout\ & ((\core1|rf|RF~1274_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~3154_combout\ & (((\core1|rf|RF~1210_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1274_q\,
	datab => \core1|rf|RF~3154_combout\,
	datac => \core1|rf|RF~1210_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3155_combout\);

-- Location: LCCOMB_X27_Y30_N16
\core1|rf|RF~3163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3163_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3160_combout\ & (\core1|rf|RF~3162_combout\)) # (!\core1|rf|RF~3160_combout\ & ((\core1|rf|RF~3155_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3162_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3160_combout\,
	datad => \core1|rf|RF~3155_combout\,
	combout => \core1|rf|RF~3163_combout\);

-- Location: LCCOMB_X27_Y30_N26
\core1|rf|RF~3174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3174_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~3163_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3173_combout\,
	datad => \core1|rf|RF~3163_combout\,
	combout => \core1|rf|RF~3174_combout\);

-- Location: LCCOMB_X28_Y35_N4
\core1|rf|RF~1466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1466feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1466feeder_combout\);

-- Location: FF_X28_Y35_N5
\core1|rf|RF~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1466feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1466_q\);

-- Location: FF_X28_Y35_N27
\core1|rf|RF~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~442_q\);

-- Location: LCCOMB_X28_Y35_N26
\core1|rf|RF~3175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3175_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1466_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~442_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1466_q\,
	datac => \core1|rf|RF~442_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3175_combout\);

-- Location: FF_X29_Y32_N29
\core1|rf|RF~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~954_q\);

-- Location: LCCOMB_X29_Y32_N10
\core1|rf|RF~1978feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1978feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1978feeder_combout\);

-- Location: FF_X29_Y32_N11
\core1|rf|RF~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1978feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1978_q\);

-- Location: LCCOMB_X29_Y32_N28
\core1|rf|RF~3176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3176_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3175_combout\ & ((\core1|rf|RF~1978_q\))) # (!\core1|rf|RF~3175_combout\ & (\core1|rf|RF~954_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~3175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~3175_combout\,
	datac => \core1|rf|RF~954_q\,
	datad => \core1|rf|RF~1978_q\,
	combout => \core1|rf|RF~3176_combout\);

-- Location: FF_X17_Y35_N5
\core1|rf|RF~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[26]~259_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2042_q\);

-- Location: FF_X26_Y30_N5
\core1|rf|RF~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1018_q\);

-- Location: FF_X26_Y30_N7
\core1|rf|RF~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~506_q\);

-- Location: LCCOMB_X25_Y30_N28
\core1|rf|RF~1530feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1530feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1530feeder_combout\);

-- Location: FF_X25_Y30_N29
\core1|rf|RF~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1530feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1530_q\);

-- Location: LCCOMB_X26_Y30_N6
\core1|rf|RF~3182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3182_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1530_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~506_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~506_q\,
	datad => \core1|rf|RF~1530_q\,
	combout => \core1|rf|RF~3182_combout\);

-- Location: LCCOMB_X26_Y30_N4
\core1|rf|RF~3183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3183_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3182_combout\ & (\core1|rf|RF~2042_q\)) # (!\core1|rf|RF~3182_combout\ & ((\core1|rf|RF~1018_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2042_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1018_q\,
	datad => \core1|rf|RF~3182_combout\,
	combout => \core1|rf|RF~3183_combout\);

-- Location: FF_X18_Y26_N7
\core1|rf|RF~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~474_q\);

-- Location: LCCOMB_X18_Y26_N16
\core1|rf|RF~986feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~986feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~986feeder_combout\);

-- Location: FF_X18_Y26_N17
\core1|rf|RF~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~986feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~986_q\);

-- Location: LCCOMB_X18_Y26_N6
\core1|rf|RF~3177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3177_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~986_q\))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~474_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~474_q\,
	datad => \core1|rf|RF~986_q\,
	combout => \core1|rf|RF~3177_combout\);

-- Location: FF_X22_Y26_N27
\core1|rf|RF~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2010_q\);

-- Location: LCCOMB_X22_Y26_N0
\core1|rf|RF~1498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1498feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1498feeder_combout\);

-- Location: FF_X22_Y26_N1
\core1|rf|RF~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1498feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1498_q\);

-- Location: LCCOMB_X22_Y26_N26
\core1|rf|RF~3178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3178_combout\ = (\core1|rf|RF~3177_combout\ & (((\core1|rf|RF~2010_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3177_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1498_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3177_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2010_q\,
	datad => \core1|rf|RF~1498_q\,
	combout => \core1|rf|RF~3178_combout\);

-- Location: LCCOMB_X34_Y29_N28
\core1|rf|RF~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~922feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~922feeder_combout\);

-- Location: FF_X34_Y29_N29
\core1|rf|RF~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~922feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~922_q\);

-- Location: FF_X34_Y29_N3
\core1|rf|RF~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~410_q\);

-- Location: LCCOMB_X34_Y29_N2
\core1|rf|RF~3179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3179_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~922_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~410_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~922_q\,
	datac => \core1|rf|RF~410_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3179_combout\);

-- Location: FF_X34_Y33_N9
\core1|rf|RF~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1946_q\);

-- Location: LCCOMB_X34_Y33_N18
\core1|rf|RF~1434feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1434feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1434feeder_combout\);

-- Location: FF_X34_Y33_N19
\core1|rf|RF~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1434feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1434_q\);

-- Location: LCCOMB_X34_Y33_N8
\core1|rf|RF~3180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3180_combout\ = (\core1|rf|RF~3179_combout\ & (((\core1|rf|RF~1946_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3179_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1434_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3179_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1946_q\,
	datad => \core1|rf|RF~1434_q\,
	combout => \core1|rf|RF~3180_combout\);

-- Location: LCCOMB_X27_Y30_N24
\core1|rf|RF~3181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3181_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~3178_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3178_combout\,
	datad => \core1|rf|RF~3180_combout\,
	combout => \core1|rf|RF~3181_combout\);

-- Location: LCCOMB_X27_Y30_N22
\core1|rf|RF~3184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3184_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3181_combout\ & ((\core1|rf|RF~3183_combout\))) # (!\core1|rf|RF~3181_combout\ & (\core1|rf|RF~3176_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3176_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3183_combout\,
	datad => \core1|rf|RF~3181_combout\,
	combout => \core1|rf|RF~3184_combout\);

-- Location: LCCOMB_X21_Y31_N10
\core1|rf|RF~1850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1850feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1850feeder_combout\);

-- Location: FF_X21_Y31_N11
\core1|rf|RF~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1850feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1850_q\);

-- Location: FF_X21_Y31_N5
\core1|rf|RF~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1818_q\);

-- Location: LCCOMB_X21_Y31_N4
\core1|rf|RF~3151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3151_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1850_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1818_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1850_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1818_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3151_combout\);

-- Location: LCCOMB_X22_Y30_N18
\core1|rf|RF~1914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1914feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1914feeder_combout\);

-- Location: FF_X22_Y30_N19
\core1|rf|RF~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1914feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1914_q\);

-- Location: FF_X22_Y30_N21
\core1|rf|RF~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1882_q\);

-- Location: LCCOMB_X22_Y30_N20
\core1|rf|RF~3152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3152_combout\ = (\core1|rf|RF~3151_combout\ & ((\core1|rf|RF~1914_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~3151_combout\ & (((\core1|rf|RF~1882_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3151_combout\,
	datab => \core1|rf|RF~1914_q\,
	datac => \core1|rf|RF~1882_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3152_combout\);

-- Location: LCCOMB_X29_Y31_N26
\core1|rf|RF~314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~314feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~314feeder_combout\);

-- Location: FF_X29_Y31_N27
\core1|rf|RF~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~314feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~314_q\);

-- Location: FF_X29_Y31_N29
\core1|rf|RF~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~378_q\);

-- Location: LCCOMB_X33_Y31_N28
\core1|rf|RF~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~346feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~346feeder_combout\);

-- Location: FF_X33_Y31_N29
\core1|rf|RF~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~346feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~346_q\);

-- Location: FF_X33_Y31_N31
\core1|rf|RF~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~282_q\);

-- Location: LCCOMB_X33_Y31_N30
\core1|rf|RF~3148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3148_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~346_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~282_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~346_q\,
	datac => \core1|rf|RF~282_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3148_combout\);

-- Location: LCCOMB_X29_Y31_N28
\core1|rf|RF~3149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3149_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3148_combout\ & ((\core1|rf|RF~378_q\))) # (!\core1|rf|RF~3148_combout\ & (\core1|rf|RF~314_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~314_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~378_q\,
	datad => \core1|rf|RF~3148_combout\,
	combout => \core1|rf|RF~3149_combout\);

-- Location: LCCOMB_X28_Y34_N14
\core1|rf|RF~1338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1338feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1338feeder_combout\);

-- Location: FF_X28_Y34_N15
\core1|rf|RF~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1338feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1338_q\);

-- Location: FF_X28_Y34_N21
\core1|rf|RF~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1402_q\);

-- Location: LCCOMB_X28_Y30_N2
\core1|rf|RF~1370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1370feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~1370feeder_combout\);

-- Location: FF_X28_Y30_N3
\core1|rf|RF~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1370feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1370_q\);

-- Location: FF_X28_Y30_N13
\core1|rf|RF~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1306_q\);

-- Location: LCCOMB_X28_Y30_N12
\core1|rf|RF~3146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3146_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1370_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1306_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1370_q\,
	datac => \core1|rf|RF~1306_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3146_combout\);

-- Location: LCCOMB_X28_Y34_N20
\core1|rf|RF~3147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3147_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3146_combout\ & ((\core1|rf|RF~1402_q\))) # (!\core1|rf|RF~3146_combout\ & (\core1|rf|RF~1338_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1338_q\,
	datac => \core1|rf|RF~1402_q\,
	datad => \core1|rf|RF~3146_combout\,
	combout => \core1|rf|RF~3147_combout\);

-- Location: LCCOMB_X27_Y30_N18
\core1|rf|RF~3150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3150_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3147_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~3149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3149_combout\,
	datad => \core1|rf|RF~3147_combout\,
	combout => \core1|rf|RF~3150_combout\);

-- Location: LCCOMB_X27_Y30_N8
\core1|rf|RF~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~890feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~890feeder_combout\);

-- Location: FF_X27_Y30_N9
\core1|rf|RF~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~890feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~890_q\);

-- Location: FF_X27_Y30_N31
\core1|rf|RF~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~858_q\);

-- Location: FF_X33_Y29_N1
\core1|rf|RF~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~794_q\);

-- Location: LCCOMB_X33_Y29_N18
\core1|rf|RF~826feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~826feeder_combout\ = \core1|rf_wd[26]~259_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[26]~259_combout\,
	combout => \core1|rf|RF~826feeder_combout\);

-- Location: FF_X33_Y29_N19
\core1|rf|RF~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~826feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~826_q\);

-- Location: LCCOMB_X33_Y29_N0
\core1|rf|RF~3144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3144_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~826_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~794_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~794_q\,
	datad => \core1|rf|RF~826_q\,
	combout => \core1|rf|RF~3144_combout\);

-- Location: LCCOMB_X27_Y30_N30
\core1|rf|RF~3145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3145_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3144_combout\ & (\core1|rf|RF~890_q\)) # (!\core1|rf|RF~3144_combout\ & ((\core1|rf|RF~858_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~890_q\,
	datac => \core1|rf|RF~858_q\,
	datad => \core1|rf|RF~3144_combout\,
	combout => \core1|rf|RF~3145_combout\);

-- Location: LCCOMB_X27_Y30_N20
\core1|rf|RF~3153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3153_combout\ = (\core1|rf|RF~3150_combout\ & ((\core1|rf|RF~3152_combout\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~3150_combout\ & (((\core1|rf|RF~3145_combout\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3152_combout\,
	datab => \core1|rf|RF~3150_combout\,
	datac => \core1|rf|RF~3145_combout\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3153_combout\);

-- Location: LCCOMB_X27_Y30_N28
\core1|rf|RF~3185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3185_combout\ = (\core1|rf|RF~3174_combout\ & (((\core1|rf|RF~3184_combout\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~3174_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3174_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3184_combout\,
	datad => \core1|rf|RF~3153_combout\,
	combout => \core1|rf|RF~3185_combout\);

-- Location: LCCOMB_X16_Y34_N0
\core1|rd_val_or_zero[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[26]~26_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3185_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3185_combout\,
	combout => \core1|rd_val_or_zero[26]~26_combout\);

-- Location: FF_X16_Y34_N1
\core1|rd_val_2_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[26]~26_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(26));

-- Location: FF_X17_Y35_N29
\core1|rf|RF_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[26]~259_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(39));

-- Location: FF_X14_Y35_N15
\core1|rf|RF~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1787_q\);

-- Location: FF_X22_Y35_N13
\core1|rf|RF~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1659_q\);

-- Location: LCCOMB_X22_Y35_N12
\core1|rf|RF~3224\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3224_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1787_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1659_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1787_q\,
	datac => \core1|rf|RF~1659_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3224_combout\);

-- Location: FF_X22_Y35_N23
\core1|rf|RF~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1915_q\);

-- Location: FF_X10_Y31_N7
\core1|rf|RF~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[27]~270_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2043_q\);

-- Location: LCCOMB_X22_Y35_N22
\core1|rf|RF~3225\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3225_combout\ = (\core1|rf|RF~3224_combout\ & (((\core1|rf|RF~2043_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~3224_combout\ & (\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1915_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3224_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1915_q\,
	datad => \core1|rf|RF~2043_q\,
	combout => \core1|rf|RF~3225_combout\);

-- Location: LCCOMB_X19_Y30_N0
\core1|rf|RF~2011feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2011feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~2011feeder_combout\);

-- Location: FF_X19_Y30_N1
\core1|rf|RF~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2011feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2011_q\);

-- Location: FF_X20_Y30_N13
\core1|rf|RF~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1755_q\);

-- Location: FF_X20_Y27_N31
\core1|rf|RF~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1627_q\);

-- Location: LCCOMB_X20_Y27_N20
\core1|rf|RF~1883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1883feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1883feeder_combout\);

-- Location: FF_X20_Y27_N21
\core1|rf|RF~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1883feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1883_q\);

-- Location: LCCOMB_X20_Y27_N30
\core1|rf|RF~3217\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3217_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1883_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1627_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1627_q\,
	datad => \core1|rf|RF~1883_q\,
	combout => \core1|rf|RF~3217_combout\);

-- Location: LCCOMB_X20_Y30_N12
\core1|rf|RF~3218\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3218_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3217_combout\ & (\core1|rf|RF~2011_q\)) # (!\core1|rf|RF~3217_combout\ & ((\core1|rf|RF~1755_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2011_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1755_q\,
	datad => \core1|rf|RF~3217_combout\,
	combout => \core1|rf|RF~3218_combout\);

-- Location: LCCOMB_X25_Y25_N12
\core1|rf|RF~1851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1851feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1851feeder_combout\);

-- Location: FF_X25_Y25_N13
\core1|rf|RF~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1851feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1851_q\);

-- Location: FF_X25_Y25_N31
\core1|rf|RF~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1979_q\);

-- Location: LCCOMB_X28_Y27_N20
\core1|rf|RF~1723feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1723feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1723feeder_combout\);

-- Location: FF_X28_Y27_N21
\core1|rf|RF~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1723feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1723_q\);

-- Location: FF_X28_Y27_N15
\core1|rf|RF~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1595_q\);

-- Location: LCCOMB_X28_Y27_N14
\core1|rf|RF~3219\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3219_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1723_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1595_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1723_q\,
	datac => \core1|rf|RF~1595_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3219_combout\);

-- Location: LCCOMB_X25_Y25_N30
\core1|rf|RF~3220\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3220_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3219_combout\ & ((\core1|rf|RF~1979_q\))) # (!\core1|rf|RF~3219_combout\ & (\core1|rf|RF~1851_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1851_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1979_q\,
	datad => \core1|rf|RF~3219_combout\,
	combout => \core1|rf|RF~3220_combout\);

-- Location: LCCOMB_X23_Y25_N2
\core1|rf|RF~1691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1691feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1691feeder_combout\);

-- Location: FF_X23_Y25_N3
\core1|rf|RF~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1691feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1691_q\);

-- Location: FF_X23_Y25_N13
\core1|rf|RF~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1947_q\);

-- Location: LCCOMB_X29_Y25_N28
\core1|rf|RF~1819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1819feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1819feeder_combout\);

-- Location: FF_X29_Y25_N29
\core1|rf|RF~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1819feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1819_q\);

-- Location: FF_X29_Y25_N23
\core1|rf|RF~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1563_q\);

-- Location: LCCOMB_X29_Y25_N22
\core1|rf|RF~3221\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3221_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1819_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1563_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1819_q\,
	datac => \core1|rf|RF~1563_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3221_combout\);

-- Location: LCCOMB_X23_Y25_N12
\core1|rf|RF~3222\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3222_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3221_combout\ & ((\core1|rf|RF~1947_q\))) # (!\core1|rf|RF~3221_combout\ & (\core1|rf|RF~1691_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1691_q\,
	datac => \core1|rf|RF~1947_q\,
	datad => \core1|rf|RF~3221_combout\,
	combout => \core1|rf|RF~3222_combout\);

-- Location: LCCOMB_X32_Y27_N6
\core1|rf|RF~3223\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3223_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~3220_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~3222_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3220_combout\,
	datad => \core1|rf|RF~3222_combout\,
	combout => \core1|rf|RF~3223_combout\);

-- Location: LCCOMB_X32_Y27_N24
\core1|rf|RF~3226\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3226_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3223_combout\ & (\core1|rf|RF~3225_combout\)) # (!\core1|rf|RF~3223_combout\ & ((\core1|rf|RF~3218_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~3223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3225_combout\,
	datac => \core1|rf|RF~3218_combout\,
	datad => \core1|rf|RF~3223_combout\,
	combout => \core1|rf|RF~3226_combout\);

-- Location: LCCOMB_X23_Y28_N26
\core1|rf|RF~1019feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1019feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1019feeder_combout\);

-- Location: FF_X23_Y28_N27
\core1|rf|RF~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1019feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1019_q\);

-- Location: FF_X23_Y28_N29
\core1|rf|RF~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~763_q\);

-- Location: FF_X23_Y33_N31
\core1|rf|RF~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~635_q\);

-- Location: LCCOMB_X23_Y33_N0
\core1|rf|RF~891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~891feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~891feeder_combout\);

-- Location: FF_X23_Y33_N1
\core1|rf|RF~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~891feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~891_q\);

-- Location: LCCOMB_X23_Y33_N30
\core1|rf|RF~3193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3193_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~891_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~635_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~635_q\,
	datad => \core1|rf|RF~891_q\,
	combout => \core1|rf|RF~3193_combout\);

-- Location: LCCOMB_X23_Y28_N28
\core1|rf|RF~3194\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3194_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3193_combout\ & (\core1|rf|RF~1019_q\)) # (!\core1|rf|RF~3193_combout\ & ((\core1|rf|RF~763_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1019_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~763_q\,
	datad => \core1|rf|RF~3193_combout\,
	combout => \core1|rf|RF~3194_combout\);

-- Location: LCCOMB_X32_Y27_N30
\core1|rf|RF~955feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~955feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~955feeder_combout\);

-- Location: FF_X32_Y27_N31
\core1|rf|RF~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~955feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~955_q\);

-- Location: FF_X32_Y27_N5
\core1|rf|RF~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~699_q\);

-- Location: LCCOMB_X26_Y27_N20
\core1|rf|RF~827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~827feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~827feeder_combout\);

-- Location: FF_X26_Y27_N21
\core1|rf|RF~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~827feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~827_q\);

-- Location: FF_X26_Y27_N31
\core1|rf|RF~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~571_q\);

-- Location: LCCOMB_X26_Y27_N30
\core1|rf|RF~3186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3186_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~827_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~571_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~827_q\,
	datac => \core1|rf|RF~571_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3186_combout\);

-- Location: LCCOMB_X32_Y27_N4
\core1|rf|RF~3187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3187_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3186_combout\ & (\core1|rf|RF~955_q\)) # (!\core1|rf|RF~3186_combout\ & ((\core1|rf|RF~699_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~955_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~699_q\,
	datad => \core1|rf|RF~3186_combout\,
	combout => \core1|rf|RF~3187_combout\);

-- Location: LCCOMB_X32_Y28_N18
\core1|rf|RF~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~795feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~795feeder_combout\);

-- Location: FF_X32_Y28_N19
\core1|rf|RF~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~795feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~795_q\);

-- Location: FF_X32_Y28_N25
\core1|rf|RF~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~923_q\);

-- Location: LCCOMB_X30_Y26_N20
\core1|rf|RF~667feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~667feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~667feeder_combout\);

-- Location: FF_X30_Y26_N21
\core1|rf|RF~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~667feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~667_q\);

-- Location: FF_X30_Y26_N7
\core1|rf|RF~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~539_q\);

-- Location: LCCOMB_X30_Y26_N6
\core1|rf|RF~3190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3190_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~667_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~539_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~667_q\,
	datac => \core1|rf|RF~539_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3190_combout\);

-- Location: LCCOMB_X32_Y28_N24
\core1|rf|RF~3191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3191_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3190_combout\ & ((\core1|rf|RF~923_q\))) # (!\core1|rf|RF~3190_combout\ & (\core1|rf|RF~795_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~795_q\,
	datac => \core1|rf|RF~923_q\,
	datad => \core1|rf|RF~3190_combout\,
	combout => \core1|rf|RF~3191_combout\);

-- Location: LCCOMB_X25_Y26_N4
\core1|rf|RF~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~859feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~859feeder_combout\);

-- Location: FF_X25_Y26_N5
\core1|rf|RF~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~859feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~859_q\);

-- Location: FF_X25_Y26_N15
\core1|rf|RF~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~987_q\);

-- Location: LCCOMB_X23_Y27_N30
\core1|rf|RF~731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~731feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~731feeder_combout\);

-- Location: FF_X23_Y27_N31
\core1|rf|RF~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~731feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~731_q\);

-- Location: FF_X23_Y27_N5
\core1|rf|RF~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~603_q\);

-- Location: LCCOMB_X23_Y27_N4
\core1|rf|RF~3188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3188_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~731_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~603_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~731_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~603_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3188_combout\);

-- Location: LCCOMB_X25_Y26_N14
\core1|rf|RF~3189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3189_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3188_combout\ & ((\core1|rf|RF~987_q\))) # (!\core1|rf|RF~3188_combout\ & (\core1|rf|RF~859_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~859_q\,
	datac => \core1|rf|RF~987_q\,
	datad => \core1|rf|RF~3188_combout\,
	combout => \core1|rf|RF~3189_combout\);

-- Location: LCCOMB_X32_Y27_N28
\core1|rf|RF~3192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3192_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~3189_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~3191_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3191_combout\,
	datad => \core1|rf|RF~3189_combout\,
	combout => \core1|rf|RF~3192_combout\);

-- Location: LCCOMB_X32_Y27_N22
\core1|rf|RF~3195\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3195_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3192_combout\ & (\core1|rf|RF~3194_combout\)) # (!\core1|rf|RF~3192_combout\ & ((\core1|rf|RF~3187_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3194_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3187_combout\,
	datad => \core1|rf|RF~3192_combout\,
	combout => \core1|rf|RF~3195_combout\);

-- Location: LCCOMB_X32_Y30_N2
\core1|rf|RF~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~379feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~379feeder_combout\);

-- Location: FF_X32_Y30_N3
\core1|rf|RF~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~379feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~379_q\);

-- Location: FF_X32_Y30_N13
\core1|rf|RF~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~123_q\);

-- Location: LCCOMB_X32_Y30_N12
\core1|rf|RF~3213\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3213_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~379_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~123_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~379_q\,
	datac => \core1|rf|RF~123_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3213_combout\);

-- Location: LCCOMB_X32_Y31_N16
\core1|rf|RF~251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~251feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~251feeder_combout\);

-- Location: FF_X32_Y31_N17
\core1|rf|RF~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~251feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~251_q\);

-- Location: FF_X32_Y31_N27
\core1|rf|RF~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~507_q\);

-- Location: LCCOMB_X32_Y31_N26
\core1|rf|RF~3214\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3214_combout\ = (\core1|rf|RF~3213_combout\ & (((\core1|rf|RF~507_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3213_combout\ & (\core1|rf|RF~251_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3213_combout\,
	datab => \core1|rf|RF~251_q\,
	datac => \core1|rf|RF~507_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3214_combout\);

-- Location: LCCOMB_X34_Y31_N10
\core1|rf|RF~187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~187feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~187feeder_combout\);

-- Location: FF_X34_Y31_N11
\core1|rf|RF~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~187feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~187_q\);

-- Location: FF_X34_Y31_N9
\core1|rf|RF~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~443_q\);

-- Location: LCCOMB_X32_Y34_N16
\core1|rf|RF~315feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~315feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~315feeder_combout\);

-- Location: FF_X32_Y34_N17
\core1|rf|RF~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~315feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~315_q\);

-- Location: FF_X32_Y32_N31
\core1|rf|RF~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~59_q\);

-- Location: LCCOMB_X32_Y32_N30
\core1|rf|RF~3208\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3208_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~315_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~315_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~59_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3208_combout\);

-- Location: LCCOMB_X34_Y31_N8
\core1|rf|RF~3209\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3209_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3208_combout\ & ((\core1|rf|RF~443_q\))) # (!\core1|rf|RF~3208_combout\ & (\core1|rf|RF~187_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~187_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~443_q\,
	datad => \core1|rf|RF~3208_combout\,
	combout => \core1|rf|RF~3209_combout\);

-- Location: LCCOMB_X32_Y26_N18
\core1|rf|RF~283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~283feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~283feeder_combout\);

-- Location: FF_X32_Y26_N19
\core1|rf|RF~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~283feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~283_q\);

-- Location: FF_X32_Y26_N1
\core1|rf|RF~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~411_q\);

-- Location: LCCOMB_X33_Y30_N20
\core1|rf|RF~155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~155feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~155feeder_combout\);

-- Location: FF_X33_Y30_N21
\core1|rf|RF~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~155feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~155_q\);

-- Location: FF_X33_Y30_N11
\core1|rf|RF~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~27_q\);

-- Location: LCCOMB_X33_Y30_N10
\core1|rf|RF~3210\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3210_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~155_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~27_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~155_q\,
	datac => \core1|rf|RF~27_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3210_combout\);

-- Location: LCCOMB_X32_Y26_N0
\core1|rf|RF~3211\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3211_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3210_combout\ & ((\core1|rf|RF~411_q\))) # (!\core1|rf|RF~3210_combout\ & (\core1|rf|RF~283_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~283_q\,
	datac => \core1|rf|RF~411_q\,
	datad => \core1|rf|RF~3210_combout\,
	combout => \core1|rf|RF~3211_combout\);

-- Location: LCCOMB_X32_Y27_N8
\core1|rf|RF~3212\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3212_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~3209_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~3211_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3209_combout\,
	datad => \core1|rf|RF~3211_combout\,
	combout => \core1|rf|RF~3212_combout\);

-- Location: LCCOMB_X33_Y28_N22
\core1|rf|RF~475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~475feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~475feeder_combout\);

-- Location: FF_X33_Y28_N23
\core1|rf|RF~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~475feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~475_q\);

-- Location: LCCOMB_X34_Y30_N12
\core1|rf|RF~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~219feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~219feeder_combout\);

-- Location: FF_X34_Y30_N13
\core1|rf|RF~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~219feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~219_q\);

-- Location: FF_X34_Y30_N11
\core1|rf|RF~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~91_q\);

-- Location: LCCOMB_X34_Y30_N10
\core1|rf|RF~3206\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3206_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~219_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~91_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~219_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~91_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3206_combout\);

-- Location: FF_X33_Y28_N9
\core1|rf|RF~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~347_q\);

-- Location: LCCOMB_X33_Y28_N8
\core1|rf|RF~3207\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3207_combout\ = (\core1|rf|RF~3206_combout\ & ((\core1|rf|RF~475_q\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~3206_combout\ & (((\core1|rf|RF~347_q\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~475_q\,
	datab => \core1|rf|RF~3206_combout\,
	datac => \core1|rf|RF~347_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3207_combout\);

-- Location: LCCOMB_X32_Y27_N26
\core1|rf|RF~3215\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3215_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3212_combout\ & (\core1|rf|RF~3214_combout\)) # (!\core1|rf|RF~3212_combout\ & ((\core1|rf|RF~3207_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~3212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3214_combout\,
	datac => \core1|rf|RF~3212_combout\,
	datad => \core1|rf|RF~3207_combout\,
	combout => \core1|rf|RF~3215_combout\);

-- Location: LCCOMB_X29_Y29_N20
\core1|rf|RF~1403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1403feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1403feeder_combout\);

-- Location: FF_X29_Y29_N21
\core1|rf|RF~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1403feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1403_q\);

-- Location: FF_X29_Y29_N23
\core1|rf|RF~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1371_q\);

-- Location: LCCOMB_X30_Y29_N2
\core1|rf|RF~1339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1339feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1339feeder_combout\);

-- Location: FF_X30_Y29_N3
\core1|rf|RF~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1339feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1339_q\);

-- Location: FF_X30_Y29_N17
\core1|rf|RF~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1307_q\);

-- Location: LCCOMB_X30_Y29_N16
\core1|rf|RF~3196\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3196_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1339_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1339_q\,
	datac => \core1|rf|RF~1307_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3196_combout\);

-- Location: LCCOMB_X29_Y29_N22
\core1|rf|RF~3197\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3197_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3196_combout\ & (\core1|rf|RF~1403_q\)) # (!\core1|rf|RF~3196_combout\ & ((\core1|rf|RF~1371_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1403_q\,
	datac => \core1|rf|RF~1371_q\,
	datad => \core1|rf|RF~3196_combout\,
	combout => \core1|rf|RF~3197_combout\);

-- Location: LCCOMB_X30_Y30_N10
\core1|rf|RF~1499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1499feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1499feeder_combout\);

-- Location: FF_X30_Y30_N11
\core1|rf|RF~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1499feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1499_q\);

-- Location: FF_X30_Y30_N29
\core1|rf|RF~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1435_q\);

-- Location: LCCOMB_X30_Y30_N28
\core1|rf|RF~3203\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3203_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1499_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1435_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1499_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1435_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3203_combout\);

-- Location: FF_X29_Y30_N7
\core1|rf|RF~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1531_q\);

-- Location: LCCOMB_X29_Y30_N12
\core1|rf|RF~1467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1467feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1467feeder_combout\);

-- Location: FF_X29_Y30_N13
\core1|rf|RF~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1467feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1467_q\);

-- Location: LCCOMB_X29_Y30_N6
\core1|rf|RF~3204\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3204_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3203_combout\ & (\core1|rf|RF~1531_q\)) # (!\core1|rf|RF~3203_combout\ & ((\core1|rf|RF~1467_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~3203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~3203_combout\,
	datac => \core1|rf|RF~1531_q\,
	datad => \core1|rf|RF~1467_q\,
	combout => \core1|rf|RF~3204_combout\);

-- Location: LCCOMB_X19_Y25_N24
\core1|rf|RF~1115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1115feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1115feeder_combout\);

-- Location: FF_X19_Y25_N25
\core1|rf|RF~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1115feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1115_q\);

-- Location: FF_X19_Y25_N15
\core1|rf|RF~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1147_q\);

-- Location: LCCOMB_X17_Y25_N4
\core1|rf|RF~1083feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1083feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1083feeder_combout\);

-- Location: FF_X17_Y25_N5
\core1|rf|RF~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1083feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1083_q\);

-- Location: FF_X17_Y25_N23
\core1|rf|RF~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1051_q\);

-- Location: LCCOMB_X17_Y25_N22
\core1|rf|RF~3200\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3200_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1083_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1051_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1083_q\,
	datac => \core1|rf|RF~1051_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3200_combout\);

-- Location: LCCOMB_X19_Y25_N14
\core1|rf|RF~3201\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3201_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3200_combout\ & ((\core1|rf|RF~1147_q\))) # (!\core1|rf|RF~3200_combout\ & (\core1|rf|RF~1115_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1115_q\,
	datac => \core1|rf|RF~1147_q\,
	datad => \core1|rf|RF~3200_combout\,
	combout => \core1|rf|RF~3201_combout\);

-- Location: LCCOMB_X21_Y34_N30
\core1|rf|RF~1243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1243feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1243feeder_combout\);

-- Location: FF_X21_Y34_N31
\core1|rf|RF~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1243feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1243_q\);

-- Location: FF_X22_Y34_N21
\core1|rf|RF~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1179_q\);

-- Location: LCCOMB_X22_Y34_N20
\core1|rf|RF~3198\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3198_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1243_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1179_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1243_q\,
	datac => \core1|rf|RF~1179_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3198_combout\);

-- Location: LCCOMB_X27_Y34_N0
\core1|rf|RF~1211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1211feeder_combout\ = \core1|rf_wd[27]~270_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[27]~270_combout\,
	combout => \core1|rf|RF~1211feeder_combout\);

-- Location: FF_X27_Y34_N1
\core1|rf|RF~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1211feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1211_q\);

-- Location: FF_X27_Y34_N23
\core1|rf|RF~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1275_q\);

-- Location: LCCOMB_X27_Y34_N22
\core1|rf|RF~3199\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3199_combout\ = (\core1|rf|RF~3198_combout\ & (((\core1|rf|RF~1275_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~3198_combout\ & (\core1|rf|RF~1211_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3198_combout\,
	datab => \core1|rf|RF~1211_q\,
	datac => \core1|rf|RF~1275_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3199_combout\);

-- Location: LCCOMB_X32_Y27_N16
\core1|rf|RF~3202\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3202_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3199_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~3201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~3201_combout\,
	datad => \core1|rf|RF~3199_combout\,
	combout => \core1|rf|RF~3202_combout\);

-- Location: LCCOMB_X32_Y27_N2
\core1|rf|RF~3205\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3205_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3202_combout\ & ((\core1|rf|RF~3204_combout\))) # (!\core1|rf|RF~3202_combout\ & (\core1|rf|RF~3197_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~3202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~3197_combout\,
	datac => \core1|rf|RF~3204_combout\,
	datad => \core1|rf|RF~3202_combout\,
	combout => \core1|rf|RF~3205_combout\);

-- Location: LCCOMB_X32_Y27_N12
\core1|rf|RF~3216\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3216_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3205_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~3215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3215_combout\,
	datad => \core1|rf|RF~3205_combout\,
	combout => \core1|rf|RF~3216_combout\);

-- Location: LCCOMB_X32_Y27_N14
\core1|rf|RF~3227\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3227_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3216_combout\ & (\core1|rf|RF~3226_combout\)) # (!\core1|rf|RF~3216_combout\ & ((\core1|rf|RF~3195_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~3216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~3226_combout\,
	datac => \core1|rf|RF~3195_combout\,
	datad => \core1|rf|RF~3216_combout\,
	combout => \core1|rf|RF~3227_combout\);

-- Location: LCCOMB_X14_Y36_N10
\core1|rd_val_or_zero[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[27]~27_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3227_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3227_combout\,
	combout => \core1|rd_val_or_zero[27]~27_combout\);

-- Location: FF_X14_Y36_N11
\core1|rd_val_2_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[27]~27_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(27));

-- Location: FF_X10_Y31_N5
\core1|rf|RF_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[27]~270_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(40));

-- Location: IOIBUF_X14_Y0_N15
\from_mem_flat_i[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(30),
	o => \from_mem_flat_i[30]~input_o\);

-- Location: FF_X15_Y28_N13
\core1|rf|RF~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[28]~282_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2044_q\);

-- Location: FF_X15_Y28_N27
\core1|rf|RF~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1788_q\);

-- Location: LCCOMB_X19_Y28_N8
\core1|rf|RF~1916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1916feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1916feeder_combout\);

-- Location: FF_X19_Y28_N9
\core1|rf|RF~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1916feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1916_q\);

-- Location: FF_X18_Y25_N27
\core1|rf|RF~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1660_q\);

-- Location: LCCOMB_X18_Y25_N26
\core1|rf|RF~3266\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3266_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1916_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1916_q\,
	datac => \core1|rf|RF~1660_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3266_combout\);

-- Location: LCCOMB_X15_Y28_N26
\core1|rf|RF~3267\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3267_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3266_combout\ & (\core1|rf|RF~2044_q\)) # (!\core1|rf|RF~3266_combout\ & ((\core1|rf|RF~1788_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2044_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1788_q\,
	datad => \core1|rf|RF~3266_combout\,
	combout => \core1|rf|RF~3267_combout\);

-- Location: LCCOMB_X20_Y34_N14
\core1|rf|RF~1532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1532feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1532feeder_combout\);

-- Location: FF_X20_Y34_N15
\core1|rf|RF~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1532feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1532_q\);

-- Location: FF_X20_Y34_N25
\core1|rf|RF~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1404_q\);

-- Location: LCCOMB_X20_Y31_N14
\core1|rf|RF~1276feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1276feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1276feeder_combout\);

-- Location: FF_X20_Y31_N15
\core1|rf|RF~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1276feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1276_q\);

-- Location: FF_X21_Y36_N25
\core1|rf|RF~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1148_q\);

-- Location: LCCOMB_X21_Y36_N24
\core1|rf|RF~3259\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3259_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1276_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1148_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1276_q\,
	datac => \core1|rf|RF~1148_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3259_combout\);

-- Location: LCCOMB_X20_Y34_N24
\core1|rf|RF~3260\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3260_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3259_combout\ & (\core1|rf|RF~1532_q\)) # (!\core1|rf|RF~3259_combout\ & ((\core1|rf|RF~1404_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1532_q\,
	datac => \core1|rf|RF~1404_q\,
	datad => \core1|rf|RF~3259_combout\,
	combout => \core1|rf|RF~3260_combout\);

-- Location: LCCOMB_X16_Y27_N20
\core1|rf|RF~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~892feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~892feeder_combout\);

-- Location: FF_X16_Y27_N21
\core1|rf|RF~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~892feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~892_q\);

-- Location: FF_X16_Y27_N3
\core1|rf|RF~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~636_q\);

-- Location: LCCOMB_X16_Y27_N2
\core1|rf|RF~3261\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3261_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~892_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~636_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~892_q\,
	datac => \core1|rf|RF~636_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3261_combout\);

-- Location: LCCOMB_X17_Y29_N24
\core1|rf|RF~764feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~764feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~764feeder_combout\);

-- Location: FF_X17_Y29_N25
\core1|rf|RF~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~764feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~764_q\);

-- Location: FF_X17_Y29_N15
\core1|rf|RF~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1020_q\);

-- Location: LCCOMB_X17_Y29_N14
\core1|rf|RF~3262\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3262_combout\ = (\core1|rf|RF~3261_combout\ & (((\core1|rf|RF~1020_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3261_combout\ & (\core1|rf|RF~764_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3261_combout\,
	datab => \core1|rf|RF~764_q\,
	datac => \core1|rf|RF~1020_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3262_combout\);

-- Location: LCCOMB_X25_Y24_N28
\core1|rf|RF~380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~380feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~380feeder_combout\);

-- Location: FF_X25_Y24_N29
\core1|rf|RF~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~380feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~380_q\);

-- Location: FF_X25_Y24_N19
\core1|rf|RF~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~508_q\);

-- Location: LCCOMB_X28_Y26_N16
\core1|rf|RF~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~252feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~252feeder_combout\);

-- Location: FF_X28_Y26_N17
\core1|rf|RF~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~252feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~252_q\);

-- Location: FF_X18_Y24_N29
\core1|rf|RF~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~124_q\);

-- Location: LCCOMB_X18_Y24_N28
\core1|rf|RF~3263\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3263_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~252_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~252_q\,
	datac => \core1|rf|RF~124_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3263_combout\);

-- Location: LCCOMB_X25_Y24_N18
\core1|rf|RF~3264\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3264_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3263_combout\ & ((\core1|rf|RF~508_q\))) # (!\core1|rf|RF~3263_combout\ & (\core1|rf|RF~380_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~380_q\,
	datac => \core1|rf|RF~508_q\,
	datad => \core1|rf|RF~3263_combout\,
	combout => \core1|rf|RF~3264_combout\);

-- Location: LCCOMB_X21_Y25_N24
\core1|rf|RF~3265\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3265_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~3262_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~3264_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3262_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~3264_combout\,
	combout => \core1|rf|RF~3265_combout\);

-- Location: LCCOMB_X20_Y25_N6
\core1|rf|RF~3268\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3268_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3265_combout\ & (\core1|rf|RF~3267_combout\)) # (!\core1|rf|RF~3265_combout\ & ((\core1|rf|RF~3260_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3267_combout\,
	datac => \core1|rf|RF~3260_combout\,
	datad => \core1|rf|RF~3265_combout\,
	combout => \core1|rf|RF~3268_combout\);

-- Location: LCCOMB_X29_Y28_N12
\core1|rf|RF~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~828feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~828feeder_combout\);

-- Location: FF_X29_Y28_N13
\core1|rf|RF~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~828feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~828_q\);

-- Location: FF_X30_Y28_N13
\core1|rf|RF~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~316_q\);

-- Location: LCCOMB_X30_Y28_N12
\core1|rf|RF~3228\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3228_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~828_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~828_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~316_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3228_combout\);

-- Location: LCCOMB_X30_Y27_N20
\core1|rf|RF~1340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1340feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1340feeder_combout\);

-- Location: FF_X30_Y27_N21
\core1|rf|RF~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1340feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1340_q\);

-- Location: LCCOMB_X30_Y27_N10
\core1|rf|RF~1852feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1852feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1852feeder_combout\);

-- Location: FF_X30_Y27_N11
\core1|rf|RF~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1852feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1852_q\);

-- Location: LCCOMB_X30_Y28_N14
\core1|rf|RF~3229\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3229_combout\ = (\core1|rf|RF~3228_combout\ & (((\core1|rf|RF~1852_q\) # (!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~3228_combout\ & (\core1|rf|RF~1340_q\ & ((\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3228_combout\,
	datab => \core1|rf|RF~1340_q\,
	datac => \core1|rf|RF~1852_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~3229_combout\);

-- Location: LCCOMB_X29_Y32_N2
\core1|rf|RF~1980feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1980feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1980feeder_combout\);

-- Location: FF_X29_Y32_N3
\core1|rf|RF~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1980feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1980_q\);

-- Location: FF_X29_Y32_N13
\core1|rf|RF~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~956_q\);

-- Location: LCCOMB_X27_Y28_N2
\core1|rf|RF~1468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1468feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1468feeder_combout\);

-- Location: FF_X27_Y28_N3
\core1|rf|RF~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1468feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1468_q\);

-- Location: FF_X28_Y32_N11
\core1|rf|RF~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~444_q\);

-- Location: LCCOMB_X28_Y32_N10
\core1|rf|RF~3235\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3235_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1468_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~444_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1468_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~444_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3235_combout\);

-- Location: LCCOMB_X29_Y32_N12
\core1|rf|RF~3236\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3236_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3235_combout\ & (\core1|rf|RF~1980_q\)) # (!\core1|rf|RF~3235_combout\ & ((\core1|rf|RF~956_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1980_q\,
	datac => \core1|rf|RF~956_q\,
	datad => \core1|rf|RF~3235_combout\,
	combout => \core1|rf|RF~3236_combout\);

-- Location: LCCOMB_X18_Y31_N26
\core1|rf|RF~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~700feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~700feeder_combout\);

-- Location: FF_X18_Y31_N27
\core1|rf|RF~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~700feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~700_q\);

-- Location: FF_X26_Y28_N17
\core1|rf|RF~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1724_q\);

-- Location: FF_X28_Y32_N9
\core1|rf|RF~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~188_q\);

-- Location: LCCOMB_X27_Y32_N20
\core1|rf|RF~1212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1212feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1212feeder_combout\);

-- Location: FF_X27_Y32_N21
\core1|rf|RF~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1212feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1212_q\);

-- Location: LCCOMB_X28_Y32_N8
\core1|rf|RF~3230\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3230_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1212_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~188_q\,
	datad => \core1|rf|RF~1212_q\,
	combout => \core1|rf|RF~3230_combout\);

-- Location: LCCOMB_X26_Y28_N16
\core1|rf|RF~3231\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3231_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3230_combout\ & ((\core1|rf|RF~1724_q\))) # (!\core1|rf|RF~3230_combout\ & (\core1|rf|RF~700_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~700_q\,
	datac => \core1|rf|RF~1724_q\,
	datad => \core1|rf|RF~3230_combout\,
	combout => \core1|rf|RF~3231_combout\);

-- Location: LCCOMB_X25_Y28_N14
\core1|rf|RF~1084feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1084feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1084feeder_combout\);

-- Location: FF_X25_Y28_N15
\core1|rf|RF~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1084feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1084_q\);

-- Location: FF_X26_Y28_N23
\core1|rf|RF~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1596_q\);

-- Location: LCCOMB_X29_Y28_N26
\core1|rf|RF~572feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~572feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~572feeder_combout\);

-- Location: FF_X29_Y28_N27
\core1|rf|RF~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~572feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~572_q\);

-- Location: FF_X30_Y28_N21
\core1|rf|RF~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~60_q\);

-- Location: LCCOMB_X30_Y28_N20
\core1|rf|RF~3232\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3232_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~572_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~572_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~60_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3232_combout\);

-- Location: LCCOMB_X26_Y28_N22
\core1|rf|RF~3233\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3233_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3232_combout\ & ((\core1|rf|RF~1596_q\))) # (!\core1|rf|RF~3232_combout\ & (\core1|rf|RF~1084_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1084_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1596_q\,
	datad => \core1|rf|RF~3232_combout\,
	combout => \core1|rf|RF~3233_combout\);

-- Location: LCCOMB_X27_Y28_N24
\core1|rf|RF~3234\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3234_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~3231_combout\)) # (!\core1|rd_addr[2]~0_combout\ & 
-- ((\core1|rf|RF~3233_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~3231_combout\,
	datad => \core1|rf|RF~3233_combout\,
	combout => \core1|rf|RF~3234_combout\);

-- Location: LCCOMB_X28_Y28_N8
\core1|rf|RF~3237\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3237_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3234_combout\ & ((\core1|rf|RF~3236_combout\))) # (!\core1|rf|RF~3234_combout\ & (\core1|rf|RF~3229_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~3234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3229_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3236_combout\,
	datad => \core1|rf|RF~3234_combout\,
	combout => \core1|rf|RF~3237_combout\);

-- Location: LCCOMB_X14_Y28_N6
\core1|rf|RF~1052feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1052feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1052feeder_combout\);

-- Location: FF_X14_Y28_N7
\core1|rf|RF~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1052feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1052_q\);

-- Location: FF_X18_Y25_N21
\core1|rf|RF~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1564_q\);

-- Location: LCCOMB_X28_Y28_N0
\core1|rf|RF~540feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~540feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~540feeder_combout\);

-- Location: FF_X28_Y28_N1
\core1|rf|RF~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~540feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~540_q\);

-- Location: FF_X20_Y25_N15
\core1|rf|RF~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~28_q\);

-- Location: LCCOMB_X20_Y25_N14
\core1|rf|RF~3252\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3252_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~540_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~28_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~540_q\,
	datac => \core1|rf|RF~28_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3252_combout\);

-- Location: LCCOMB_X18_Y25_N20
\core1|rf|RF~3253\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3253_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3252_combout\ & ((\core1|rf|RF~1564_q\))) # (!\core1|rf|RF~3252_combout\ & (\core1|rf|RF~1052_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1052_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1564_q\,
	datad => \core1|rf|RF~3252_combout\,
	combout => \core1|rf|RF~3253_combout\);

-- Location: LCCOMB_X23_Y24_N18
\core1|rf|RF~1308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1308feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1308feeder_combout\);

-- Location: FF_X23_Y24_N19
\core1|rf|RF~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1308feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1308_q\);

-- Location: LCCOMB_X28_Y28_N14
\core1|rf|RF~796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~796feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~796feeder_combout\);

-- Location: FF_X28_Y28_N15
\core1|rf|RF~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~796feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~796_q\);

-- Location: FF_X32_Y26_N31
\core1|rf|RF~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~284_q\);

-- Location: LCCOMB_X32_Y26_N30
\core1|rf|RF~3250\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3250_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~796_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~284_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~796_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~284_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3250_combout\);

-- Location: LCCOMB_X18_Y24_N30
\core1|rf|RF~1820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1820feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1820feeder_combout\);

-- Location: FF_X18_Y24_N31
\core1|rf|RF~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1820feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1820_q\);

-- Location: LCCOMB_X20_Y25_N24
\core1|rf|RF~3251\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3251_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3250_combout\ & ((\core1|rf|RF~1820_q\))) # (!\core1|rf|RF~3250_combout\ & (\core1|rf|RF~1308_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1308_q\,
	datac => \core1|rf|RF~3250_combout\,
	datad => \core1|rf|RF~1820_q\,
	combout => \core1|rf|RF~3251_combout\);

-- Location: LCCOMB_X20_Y25_N28
\core1|rf|RF~3254\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3254_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3251_combout\))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (\core1|rf|RF~3253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3253_combout\,
	datad => \core1|rf|RF~3251_combout\,
	combout => \core1|rf|RF~3254_combout\);

-- Location: LCCOMB_X27_Y26_N10
\core1|rf|RF~1692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1692feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1692feeder_combout\);

-- Location: FF_X27_Y26_N11
\core1|rf|RF~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1692feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1692_q\);

-- Location: FF_X27_Y27_N17
\core1|rf|RF~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~668_q\);

-- Location: FF_X33_Y32_N1
\core1|rf|RF~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~156_q\);

-- Location: LCCOMB_X19_Y32_N14
\core1|rf|RF~1180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1180feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1180feeder_combout\);

-- Location: FF_X19_Y32_N15
\core1|rf|RF~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1180feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1180_q\);

-- Location: LCCOMB_X33_Y32_N0
\core1|rf|RF~3248\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3248_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1180_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~156_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~156_q\,
	datad => \core1|rf|RF~1180_q\,
	combout => \core1|rf|RF~3248_combout\);

-- Location: LCCOMB_X27_Y27_N16
\core1|rf|RF~3249\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3249_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3248_combout\ & (\core1|rf|RF~1692_q\)) # (!\core1|rf|RF~3248_combout\ & ((\core1|rf|RF~668_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1692_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~668_q\,
	datad => \core1|rf|RF~3248_combout\,
	combout => \core1|rf|RF~3249_combout\);

-- Location: LCCOMB_X34_Y25_N28
\core1|rf|RF~924feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~924feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~924feeder_combout\);

-- Location: FF_X34_Y25_N29
\core1|rf|RF~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~924feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~924_q\);

-- Location: FF_X34_Y25_N19
\core1|rf|RF~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1948_q\);

-- Location: LCCOMB_X34_Y28_N28
\core1|rf|RF~1436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1436feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1436feeder_combout\);

-- Location: FF_X34_Y28_N29
\core1|rf|RF~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1436feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1436_q\);

-- Location: FF_X34_Y28_N7
\core1|rf|RF~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~412_q\);

-- Location: LCCOMB_X34_Y28_N6
\core1|rf|RF~3255\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3255_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1436_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~412_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1436_q\,
	datac => \core1|rf|RF~412_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3255_combout\);

-- Location: LCCOMB_X34_Y25_N18
\core1|rf|RF~3256\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3256_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3255_combout\ & ((\core1|rf|RF~1948_q\))) # (!\core1|rf|RF~3255_combout\ & (\core1|rf|RF~924_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~924_q\,
	datac => \core1|rf|RF~1948_q\,
	datad => \core1|rf|RF~3255_combout\,
	combout => \core1|rf|RF~3256_combout\);

-- Location: LCCOMB_X20_Y25_N22
\core1|rf|RF~3257\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3257_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3254_combout\ & ((\core1|rf|RF~3256_combout\))) # (!\core1|rf|RF~3254_combout\ & (\core1|rf|RF~3249_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~3254_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3254_combout\,
	datac => \core1|rf|RF~3249_combout\,
	datad => \core1|rf|RF~3256_combout\,
	combout => \core1|rf|RF~3257_combout\);

-- Location: LCCOMB_X27_Y28_N20
\core1|rf|RF~988feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~988feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~988feeder_combout\);

-- Location: FF_X27_Y28_N21
\core1|rf|RF~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~988feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~988_q\);

-- Location: FF_X21_Y25_N23
\core1|rf|RF~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2012_q\);

-- Location: FF_X20_Y25_N9
\core1|rf|RF~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~476_q\);

-- Location: LCCOMB_X21_Y25_N28
\core1|rf|RF~1500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1500feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1500feeder_combout\);

-- Location: FF_X21_Y25_N29
\core1|rf|RF~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1500feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1500_q\);

-- Location: LCCOMB_X20_Y25_N8
\core1|rf|RF~3245\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3245_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1500_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~476_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~476_q\,
	datad => \core1|rf|RF~1500_q\,
	combout => \core1|rf|RF~3245_combout\);

-- Location: LCCOMB_X21_Y25_N22
\core1|rf|RF~3246\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3246_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3245_combout\ & ((\core1|rf|RF~2012_q\))) # (!\core1|rf|RF~3245_combout\ & (\core1|rf|RF~988_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~988_q\,
	datac => \core1|rf|RF~2012_q\,
	datad => \core1|rf|RF~3245_combout\,
	combout => \core1|rf|RF~3246_combout\);

-- Location: LCCOMB_X17_Y28_N28
\core1|rf|RF~1756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1756feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1756feeder_combout\);

-- Location: FF_X17_Y28_N29
\core1|rf|RF~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1756feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1756_q\);

-- Location: FF_X19_Y29_N7
\core1|rf|RF~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~732_q\);

-- Location: LCCOMB_X18_Y30_N24
\core1|rf|RF~1244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1244feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1244feeder_combout\);

-- Location: FF_X18_Y30_N25
\core1|rf|RF~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1244feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1244_q\);

-- Location: FF_X18_Y29_N25
\core1|rf|RF~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~220_q\);

-- Location: LCCOMB_X18_Y29_N24
\core1|rf|RF~3238\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3238_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1244_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~220_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1244_q\,
	datac => \core1|rf|RF~220_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3238_combout\);

-- Location: LCCOMB_X19_Y29_N6
\core1|rf|RF~3239\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3239_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3238_combout\ & (\core1|rf|RF~1756_q\)) # (!\core1|rf|RF~3238_combout\ & ((\core1|rf|RF~732_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1756_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~732_q\,
	datad => \core1|rf|RF~3238_combout\,
	combout => \core1|rf|RF~3239_combout\);

-- Location: LCCOMB_X20_Y26_N4
\core1|rf|RF~860feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~860feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~860feeder_combout\);

-- Location: FF_X20_Y26_N5
\core1|rf|RF~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~860feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~860_q\);

-- Location: FF_X23_Y26_N27
\core1|rf|RF~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~348_q\);

-- Location: LCCOMB_X23_Y26_N26
\core1|rf|RF~3240\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3240_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~860_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~860_q\,
	datac => \core1|rf|RF~348_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3240_combout\);

-- Location: FF_X19_Y26_N13
\core1|rf|RF~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1884_q\);

-- Location: LCCOMB_X17_Y31_N28
\core1|rf|RF~1372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1372feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1372feeder_combout\);

-- Location: FF_X17_Y31_N29
\core1|rf|RF~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1372feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1372_q\);

-- Location: LCCOMB_X19_Y26_N12
\core1|rf|RF~3241\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3241_combout\ = (\core1|rf|RF~3240_combout\ & (((\core1|rf|RF~1884_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3240_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1372_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3240_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1884_q\,
	datad => \core1|rf|RF~1372_q\,
	combout => \core1|rf|RF~3241_combout\);

-- Location: LCCOMB_X14_Y28_N24
\core1|rf|RF~1116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1116feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~1116feeder_combout\);

-- Location: FF_X14_Y28_N25
\core1|rf|RF~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1116feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1116_q\);

-- Location: FF_X17_Y28_N7
\core1|rf|RF~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1628_q\);

-- Location: LCCOMB_X19_Y28_N6
\core1|rf|RF~604feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~604feeder_combout\ = \core1|rf_wd[28]~282_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[28]~282_combout\,
	combout => \core1|rf|RF~604feeder_combout\);

-- Location: FF_X19_Y28_N7
\core1|rf|RF~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~604feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~604_q\);

-- Location: FF_X18_Y29_N7
\core1|rf|RF~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~92_q\);

-- Location: LCCOMB_X18_Y29_N6
\core1|rf|RF~3242\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3242_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~604_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~92_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~604_q\,
	datac => \core1|rf|RF~92_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3242_combout\);

-- Location: LCCOMB_X17_Y28_N6
\core1|rf|RF~3243\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3243_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3242_combout\ & ((\core1|rf|RF~1628_q\))) # (!\core1|rf|RF~3242_combout\ & (\core1|rf|RF~1116_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1116_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1628_q\,
	datad => \core1|rf|RF~3242_combout\,
	combout => \core1|rf|RF~3243_combout\);

-- Location: LCCOMB_X20_Y25_N10
\core1|rf|RF~3244\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3244_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3241_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~3243_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3241_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~3243_combout\,
	combout => \core1|rf|RF~3244_combout\);

-- Location: LCCOMB_X20_Y25_N2
\core1|rf|RF~3247\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3247_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3244_combout\ & (\core1|rf|RF~3246_combout\)) # (!\core1|rf|RF~3244_combout\ & ((\core1|rf|RF~3239_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3246_combout\,
	datac => \core1|rf|RF~3239_combout\,
	datad => \core1|rf|RF~3244_combout\,
	combout => \core1|rf|RF~3247_combout\);

-- Location: LCCOMB_X20_Y25_N12
\core1|rf|RF~3258\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3258_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~3247_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~3257_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3257_combout\,
	datad => \core1|rf|RF~3247_combout\,
	combout => \core1|rf|RF~3258_combout\);

-- Location: LCCOMB_X20_Y25_N4
\core1|rf|RF~3269\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3269_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3258_combout\ & (\core1|rf|RF~3268_combout\)) # (!\core1|rf|RF~3258_combout\ & ((\core1|rf|RF~3237_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3268_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3237_combout\,
	datad => \core1|rf|RF~3258_combout\,
	combout => \core1|rf|RF~3269_combout\);

-- Location: LCCOMB_X14_Y35_N28
\core1|rd_val_or_zero[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[28]~28_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3269_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3269_combout\,
	combout => \core1|rd_val_or_zero[28]~28_combout\);

-- Location: FF_X14_Y35_N29
\core1|rd_val_2_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[28]~28_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(28));

-- Location: IOIBUF_X0_Y32_N15
\from_mem_flat_i[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(31),
	o => \from_mem_flat_i[31]~input_o\);

-- Location: LCCOMB_X12_Y30_N24
\core1|alu_1|ShiftRight0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~119_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|rd_val_2_r\(31))))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~38_combout\))) # (!\core1|alu_1|ShiftRight0~27_combout\ & 
-- (\core1|rd_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight0~119_combout\);

-- Location: LCCOMB_X11_Y32_N26
\core1|rf_wd[29]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~283_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|ShiftRight0~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|Selector30~2_combout\,
	datad => \core1|alu_1|ShiftRight0~119_combout\,
	combout => \core1|rf_wd[29]~283_combout\);

-- Location: M9K_X24_Y34_N0
\core1|rf|RF_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "core:core1|reg_file:rf|altsyncram:RF_rtl_0|altsyncram_9sd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \core1|rf_wen~combout\,
	portbre => VCC,
	portbaddrstall => \core1|ALT_INV_stall~3_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \core1|rf_wen~combout\,
	portadatain => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X19_Y34_N11
\core1|rf|RF_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(13));

-- Location: LCCOMB_X19_Y34_N10
\core1|rs_val_or_zero[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[0]~0_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(13)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \core1|rf|RF_rtl_0_bypass\(13),
	datad => \core1|rf|RF~2051_combout\,
	combout => \core1|rs_val_or_zero[0]~0_combout\);

-- Location: FF_X15_Y34_N29
\core1|rs_val_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[0]~0_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(0));

-- Location: LCCOMB_X12_Y38_N6
\core1|alu_1|ShiftLeft0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~127_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(26))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X15_Y32_N30
\core1|alu_1|ShiftRight0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~53_combout\ = (\core1|rs_val_2_r\(3)) # ((!\core1|rs_val_2_r\(2) & \core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~53_combout\);

-- Location: LCCOMB_X15_Y28_N14
\core1|rf|RF~1789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1789feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1789feeder_combout\);

-- Location: FF_X15_Y28_N15
\core1|rf|RF~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1789feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1789_q\);

-- Location: LCCOMB_X21_Y27_N8
\core1|rf|RF~1725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1725feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1725feeder_combout\);

-- Location: FF_X21_Y27_N9
\core1|rf|RF~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1725feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1725_q\);

-- Location: FF_X21_Y27_N11
\core1|rf|RF~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1693_q\);

-- Location: LCCOMB_X21_Y27_N10
\core1|rf|RF~3277\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3277_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1725_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1693_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1725_q\,
	datac => \core1|rf|RF~1693_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3277_combout\);

-- Location: FF_X17_Y28_N21
\core1|rf|RF~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1757_q\);

-- Location: LCCOMB_X17_Y28_N20
\core1|rf|RF~3278\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3278_combout\ = (\core1|rf|RF~3277_combout\ & ((\core1|rf|RF~1789_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~3277_combout\ & (((\core1|rf|RF~1757_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1789_q\,
	datab => \core1|rf|RF~3277_combout\,
	datac => \core1|rf|RF~1757_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3278_combout\);

-- Location: LCCOMB_X20_Y31_N6
\core1|rf|RF~1277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1277feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1277feeder_combout\);

-- Location: FF_X20_Y31_N7
\core1|rf|RF~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1277feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1277_q\);

-- Location: FF_X20_Y31_N5
\core1|rf|RF~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1213_q\);

-- Location: LCCOMB_X19_Y32_N12
\core1|rf|RF~1245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1245feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1245feeder_combout\);

-- Location: FF_X19_Y32_N13
\core1|rf|RF~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1245feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1245_q\);

-- Location: FF_X19_Y32_N31
\core1|rf|RF~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1181_q\);

-- Location: LCCOMB_X19_Y32_N30
\core1|rf|RF~3270\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3270_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1245_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1245_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1181_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3270_combout\);

-- Location: LCCOMB_X20_Y31_N4
\core1|rf|RF~3271\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3271_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3270_combout\ & (\core1|rf|RF~1277_q\)) # (!\core1|rf|RF~3270_combout\ & ((\core1|rf|RF~1213_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1277_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1213_q\,
	datad => \core1|rf|RF~3270_combout\,
	combout => \core1|rf|RF~3271_combout\);

-- Location: LCCOMB_X21_Y29_N12
\core1|rf|RF~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~733feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~733feeder_combout\);

-- Location: FF_X21_Y29_N13
\core1|rf|RF~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~733feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~733_q\);

-- Location: FF_X26_Y29_N27
\core1|rf|RF~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~765_q\);

-- Location: FF_X25_Y29_N31
\core1|rf|RF~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~669_q\);

-- Location: LCCOMB_X25_Y27_N22
\core1|rf|RF~701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~701feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~701feeder_combout\);

-- Location: FF_X25_Y27_N23
\core1|rf|RF~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~701feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~701_q\);

-- Location: LCCOMB_X25_Y29_N30
\core1|rf|RF~3272\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3272_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~701_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~669_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~669_q\,
	datad => \core1|rf|RF~701_q\,
	combout => \core1|rf|RF~3272_combout\);

-- Location: LCCOMB_X26_Y29_N26
\core1|rf|RF~3273\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3273_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3272_combout\ & ((\core1|rf|RF~765_q\))) # (!\core1|rf|RF~3272_combout\ & (\core1|rf|RF~733_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~733_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~765_q\,
	datad => \core1|rf|RF~3272_combout\,
	combout => \core1|rf|RF~3273_combout\);

-- Location: LCCOMB_X28_Y32_N24
\core1|rf|RF~189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~189feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~189feeder_combout\);

-- Location: FF_X28_Y32_N25
\core1|rf|RF~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~189feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~189_q\);

-- Location: FF_X28_Y26_N11
\core1|rf|RF~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~253_q\);

-- Location: LCCOMB_X34_Y30_N24
\core1|rf|RF~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~221feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~221feeder_combout\);

-- Location: FF_X34_Y30_N25
\core1|rf|RF~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~221feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~221_q\);

-- Location: FF_X33_Y32_N23
\core1|rf|RF~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~157_q\);

-- Location: LCCOMB_X33_Y32_N22
\core1|rf|RF~3274\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3274_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~221_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~157_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~221_q\,
	datac => \core1|rf|RF~157_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3274_combout\);

-- Location: LCCOMB_X28_Y26_N10
\core1|rf|RF~3275\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3275_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3274_combout\ & ((\core1|rf|RF~253_q\))) # (!\core1|rf|RF~3274_combout\ & (\core1|rf|RF~189_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~189_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~253_q\,
	datad => \core1|rf|RF~3274_combout\,
	combout => \core1|rf|RF~3275_combout\);

-- Location: LCCOMB_X19_Y26_N18
\core1|rf|RF~3276\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3276_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~3273_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3273_combout\,
	datad => \core1|rf|RF~3275_combout\,
	combout => \core1|rf|RF~3276_combout\);

-- Location: LCCOMB_X19_Y26_N28
\core1|rf|RF~3279\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3279_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3276_combout\ & (\core1|rf|RF~3278_combout\)) # (!\core1|rf|RF~3276_combout\ & ((\core1|rf|RF~3271_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3278_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3271_combout\,
	datad => \core1|rf|RF~3276_combout\,
	combout => \core1|rf|RF~3279_combout\);

-- Location: LCCOMB_X27_Y29_N8
\core1|rf|RF~1981feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1981feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1981feeder_combout\);

-- Location: FF_X27_Y29_N9
\core1|rf|RF~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1981feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1981_q\);

-- Location: FF_X27_Y29_N15
\core1|rf|RF~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~957_q\);

-- Location: LCCOMB_X27_Y28_N26
\core1|rf|RF~1469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1469feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1469feeder_combout\);

-- Location: FF_X27_Y28_N27
\core1|rf|RF~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1469feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1469_q\);

-- Location: FF_X28_Y32_N23
\core1|rf|RF~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~445_q\);

-- Location: LCCOMB_X28_Y32_N22
\core1|rf|RF~3301\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3301_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1469_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~445_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1469_q\,
	datac => \core1|rf|RF~445_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3301_combout\);

-- Location: LCCOMB_X27_Y29_N14
\core1|rf|RF~3302\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3302_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3301_combout\ & (\core1|rf|RF~1981_q\)) # (!\core1|rf|RF~3301_combout\ & ((\core1|rf|RF~957_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1981_q\,
	datac => \core1|rf|RF~957_q\,
	datad => \core1|rf|RF~3301_combout\,
	combout => \core1|rf|RF~3302_combout\);

-- Location: LCCOMB_X11_Y32_N24
\core1|rf|RF~2045feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2045feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~2045feeder_combout\);

-- Location: FF_X11_Y32_N25
\core1|rf|RF~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2045feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2045_q\);

-- Location: FF_X26_Y29_N17
\core1|rf|RF~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1021_q\);

-- Location: LCCOMB_X25_Y30_N10
\core1|rf|RF~1533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1533feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1533feeder_combout\);

-- Location: FF_X25_Y30_N11
\core1|rf|RF~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1533feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1533_q\);

-- Location: FF_X28_Y26_N29
\core1|rf|RF~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~509_q\);

-- Location: LCCOMB_X28_Y26_N28
\core1|rf|RF~3308\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3308_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1533_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~509_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1533_q\,
	datac => \core1|rf|RF~509_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3308_combout\);

-- Location: LCCOMB_X26_Y29_N16
\core1|rf|RF~3309\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3309_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3308_combout\ & (\core1|rf|RF~2045_q\)) # (!\core1|rf|RF~3308_combout\ & ((\core1|rf|RF~1021_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2045_q\,
	datac => \core1|rf|RF~1021_q\,
	datad => \core1|rf|RF~3308_combout\,
	combout => \core1|rf|RF~3309_combout\);

-- Location: LCCOMB_X34_Y33_N10
\core1|rf|RF~1437feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1437feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1437feeder_combout\);

-- Location: FF_X34_Y33_N11
\core1|rf|RF~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1437feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1437_q\);

-- Location: FF_X34_Y33_N5
\core1|rf|RF~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1949_q\);

-- Location: LCCOMB_X34_Y29_N20
\core1|rf|RF~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~925feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~925feeder_combout\);

-- Location: FF_X34_Y29_N21
\core1|rf|RF~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~925feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~925_q\);

-- Location: FF_X34_Y29_N19
\core1|rf|RF~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~413_q\);

-- Location: LCCOMB_X34_Y29_N18
\core1|rf|RF~3305\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3305_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~925_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~413_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~925_q\,
	datac => \core1|rf|RF~413_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3305_combout\);

-- Location: LCCOMB_X34_Y33_N4
\core1|rf|RF~3306\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3306_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3305_combout\ & ((\core1|rf|RF~1949_q\))) # (!\core1|rf|RF~3305_combout\ & (\core1|rf|RF~1437_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1437_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1949_q\,
	datad => \core1|rf|RF~3305_combout\,
	combout => \core1|rf|RF~3306_combout\);

-- Location: LCCOMB_X22_Y26_N12
\core1|rf|RF~1501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1501feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1501feeder_combout\);

-- Location: FF_X22_Y26_N13
\core1|rf|RF~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1501feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1501_q\);

-- Location: FF_X22_Y26_N23
\core1|rf|RF~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2013_q\);

-- Location: LCCOMB_X27_Y28_N0
\core1|rf|RF~989feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~989feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~989feeder_combout\);

-- Location: FF_X27_Y28_N1
\core1|rf|RF~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~989feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~989_q\);

-- Location: FF_X23_Y26_N7
\core1|rf|RF~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~477_q\);

-- Location: LCCOMB_X23_Y26_N6
\core1|rf|RF~3303\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3303_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~989_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~477_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~989_q\,
	datac => \core1|rf|RF~477_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3303_combout\);

-- Location: LCCOMB_X22_Y26_N22
\core1|rf|RF~3304\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3304_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3303_combout\ & ((\core1|rf|RF~2013_q\))) # (!\core1|rf|RF~3303_combout\ & (\core1|rf|RF~1501_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1501_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2013_q\,
	datad => \core1|rf|RF~3303_combout\,
	combout => \core1|rf|RF~3304_combout\);

-- Location: LCCOMB_X27_Y29_N18
\core1|rf|RF~3307\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3307_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3304_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~3306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~3306_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~3304_combout\,
	combout => \core1|rf|RF~3307_combout\);

-- Location: LCCOMB_X27_Y29_N4
\core1|rf|RF~3310\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3310_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3307_combout\ & ((\core1|rf|RF~3309_combout\))) # (!\core1|rf|RF~3307_combout\ & (\core1|rf|RF~3302_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~3302_combout\,
	datac => \core1|rf|RF~3309_combout\,
	datad => \core1|rf|RF~3307_combout\,
	combout => \core1|rf|RF~3310_combout\);

-- Location: LCCOMB_X17_Y28_N14
\core1|rf|RF~1629feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1629feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1629feeder_combout\);

-- Location: FF_X17_Y28_N15
\core1|rf|RF~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1629feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1629_q\);

-- Location: FF_X18_Y25_N5
\core1|rf|RF~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1565_q\);

-- Location: LCCOMB_X21_Y24_N14
\core1|rf|RF~1597feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1597feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1597feeder_combout\);

-- Location: FF_X21_Y24_N15
\core1|rf|RF~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1597feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1597_q\);

-- Location: LCCOMB_X18_Y25_N4
\core1|rf|RF~3297\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3297_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~1597_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1565_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1565_q\,
	datad => \core1|rf|RF~1597_q\,
	combout => \core1|rf|RF~3297_combout\);

-- Location: FF_X18_Y25_N23
\core1|rf|RF~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1661_q\);

-- Location: LCCOMB_X18_Y25_N22
\core1|rf|RF~3298\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3298_combout\ = (\core1|rf|RF~3297_combout\ & (((\core1|rf|RF~1661_q\) # (!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~3297_combout\ & (\core1|rf|RF~1629_q\ & ((\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1629_q\,
	datab => \core1|rf|RF~3297_combout\,
	datac => \core1|rf|RF~1661_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3298_combout\);

-- Location: LCCOMB_X29_Y28_N22
\core1|rf|RF~573feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~573feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~573feeder_combout\);

-- Location: FF_X29_Y28_N23
\core1|rf|RF~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~573feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~573_q\);

-- Location: FF_X28_Y28_N21
\core1|rf|RF~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~541_q\);

-- Location: LCCOMB_X28_Y28_N20
\core1|rf|RF~3290\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3290_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~573_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~541_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~573_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~541_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3290_combout\);

-- Location: FF_X19_Y28_N25
\core1|rf|RF~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~605_q\);

-- Location: LCCOMB_X20_Y28_N2
\core1|rf|RF~637feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~637feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~637feeder_combout\);

-- Location: FF_X20_Y28_N3
\core1|rf|RF~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~637feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~637_q\);

-- Location: LCCOMB_X19_Y28_N24
\core1|rf|RF~3291\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3291_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3290_combout\ & ((\core1|rf|RF~637_q\))) # (!\core1|rf|RF~3290_combout\ & (\core1|rf|RF~605_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~3290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3290_combout\,
	datac => \core1|rf|RF~605_q\,
	datad => \core1|rf|RF~637_q\,
	combout => \core1|rf|RF~3291_combout\);

-- Location: LCCOMB_X19_Y24_N14
\core1|rf|RF~1085feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1085feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1085feeder_combout\);

-- Location: FF_X19_Y24_N15
\core1|rf|RF~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1085feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1085_q\);

-- Location: FF_X20_Y24_N1
\core1|rf|RF~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1149_q\);

-- Location: LCCOMB_X21_Y28_N12
\core1|rf|RF~1117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1117feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1117feeder_combout\);

-- Location: FF_X21_Y28_N13
\core1|rf|RF~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1117feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1117_q\);

-- Location: FF_X25_Y28_N25
\core1|rf|RF~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1053_q\);

-- Location: LCCOMB_X25_Y28_N24
\core1|rf|RF~3292\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3292_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1117_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1053_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1117_q\,
	datac => \core1|rf|RF~1053_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3292_combout\);

-- Location: LCCOMB_X20_Y24_N0
\core1|rf|RF~3293\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3293_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3292_combout\ & ((\core1|rf|RF~1149_q\))) # (!\core1|rf|RF~3292_combout\ & (\core1|rf|RF~1085_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1085_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1149_q\,
	datad => \core1|rf|RF~3292_combout\,
	combout => \core1|rf|RF~3293_combout\);

-- Location: LCCOMB_X20_Y24_N14
\core1|rf|RF~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~125feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~125feeder_combout\);

-- Location: FF_X20_Y24_N15
\core1|rf|RF~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~125feeder_combout\,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~125_q\);

-- Location: FF_X21_Y24_N19
\core1|rf|RF~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~61_q\);

-- Location: LCCOMB_X34_Y30_N2
\core1|rf|RF~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~93feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~93feeder_combout\);

-- Location: FF_X34_Y30_N3
\core1|rf|RF~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~93feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~93_q\);

-- Location: FF_X33_Y32_N5
\core1|rf|RF~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~29_q\);

-- Location: LCCOMB_X33_Y32_N4
\core1|rf|RF~3294\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3294_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~93_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~29_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~93_q\,
	datac => \core1|rf|RF~29_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3294_combout\);

-- Location: LCCOMB_X21_Y24_N18
\core1|rf|RF~3295\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3295_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3294_combout\ & (\core1|rf|RF~125_q\)) # (!\core1|rf|RF~3294_combout\ & ((\core1|rf|RF~61_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~125_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~61_q\,
	datad => \core1|rf|RF~3294_combout\,
	combout => \core1|rf|RF~3295_combout\);

-- Location: LCCOMB_X21_Y24_N20
\core1|rf|RF~3296\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3296_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3293_combout\)) # (!\core1|rd_addr[5]~4_combout\ & 
-- ((\core1|rf|RF~3295_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3293_combout\,
	datad => \core1|rf|RF~3295_combout\,
	combout => \core1|rf|RF~3296_combout\);

-- Location: LCCOMB_X20_Y26_N26
\core1|rf|RF~3299\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3299_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3296_combout\ & (\core1|rf|RF~3298_combout\)) # (!\core1|rf|RF~3296_combout\ & ((\core1|rf|RF~3291_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~3296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3298_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~3291_combout\,
	datad => \core1|rf|RF~3296_combout\,
	combout => \core1|rf|RF~3299_combout\);

-- Location: LCCOMB_X30_Y29_N26
\core1|rf|RF~1341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1341feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1341feeder_combout\);

-- Location: FF_X30_Y29_N27
\core1|rf|RF~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1341feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1341_q\);

-- Location: FF_X29_Y27_N21
\core1|rf|RF~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1405_q\);

-- Location: LCCOMB_X29_Y29_N30
\core1|rf|RF~1373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1373feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1373feeder_combout\);

-- Location: FF_X29_Y29_N31
\core1|rf|RF~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1373feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1373_q\);

-- Location: FF_X29_Y27_N11
\core1|rf|RF~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1309_q\);

-- Location: LCCOMB_X29_Y27_N10
\core1|rf|RF~3282\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3282_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1373_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1309_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1373_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1309_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3282_combout\);

-- Location: LCCOMB_X29_Y27_N20
\core1|rf|RF~3283\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3283_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3282_combout\ & ((\core1|rf|RF~1405_q\))) # (!\core1|rf|RF~3282_combout\ & (\core1|rf|RF~1341_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1341_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1405_q\,
	datad => \core1|rf|RF~3282_combout\,
	combout => \core1|rf|RF~3283_combout\);

-- Location: LCCOMB_X30_Y28_N6
\core1|rf|RF~317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~317feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~317feeder_combout\);

-- Location: FF_X30_Y28_N7
\core1|rf|RF~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~317feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~317_q\);

-- Location: FF_X29_Y26_N13
\core1|rf|RF~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~381_q\);

-- Location: LCCOMB_X23_Y26_N16
\core1|rf|RF~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~349feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~349feeder_combout\);

-- Location: FF_X23_Y26_N17
\core1|rf|RF~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~349feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~349_q\);

-- Location: FF_X32_Y26_N21
\core1|rf|RF~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~285_q\);

-- Location: LCCOMB_X32_Y26_N20
\core1|rf|RF~3284\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3284_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~349_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~285_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~349_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~285_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3284_combout\);

-- Location: LCCOMB_X29_Y26_N12
\core1|rf|RF~3285\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3285_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3284_combout\ & ((\core1|rf|RF~381_q\))) # (!\core1|rf|RF~3284_combout\ & (\core1|rf|RF~317_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~317_q\,
	datac => \core1|rf|RF~381_q\,
	datad => \core1|rf|RF~3284_combout\,
	combout => \core1|rf|RF~3285_combout\);

-- Location: LCCOMB_X29_Y26_N22
\core1|rf|RF~3286\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3286_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~3283_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~3283_combout\,
	datad => \core1|rf|RF~3285_combout\,
	combout => \core1|rf|RF~3286_combout\);

-- Location: LCCOMB_X19_Y26_N26
\core1|rf|RF~1885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1885feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1885feeder_combout\);

-- Location: FF_X19_Y26_N27
\core1|rf|RF~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1885feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1885_q\);

-- Location: FF_X19_Y28_N19
\core1|rf|RF~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1917_q\);

-- Location: LCCOMB_X18_Y27_N4
\core1|rf|RF~1853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1853feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~1853feeder_combout\);

-- Location: FF_X18_Y27_N5
\core1|rf|RF~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1853feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1853_q\);

-- Location: FF_X18_Y24_N19
\core1|rf|RF~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1821_q\);

-- Location: LCCOMB_X18_Y24_N18
\core1|rf|RF~3287\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3287_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1853_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1821_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1853_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1821_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3287_combout\);

-- Location: LCCOMB_X19_Y28_N18
\core1|rf|RF~3288\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3288_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3287_combout\ & ((\core1|rf|RF~1917_q\))) # (!\core1|rf|RF~3287_combout\ & (\core1|rf|RF~1885_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1885_q\,
	datac => \core1|rf|RF~1917_q\,
	datad => \core1|rf|RF~3287_combout\,
	combout => \core1|rf|RF~3288_combout\);

-- Location: LCCOMB_X20_Y28_N4
\core1|rf|RF~893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~893feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~893feeder_combout\);

-- Location: FF_X20_Y28_N5
\core1|rf|RF~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~893feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~893_q\);

-- Location: FF_X20_Y26_N7
\core1|rf|RF~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~861_q\);

-- Location: FF_X28_Y28_N19
\core1|rf|RF~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~797_q\);

-- Location: LCCOMB_X29_Y28_N24
\core1|rf|RF~829feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~829feeder_combout\ = \core1|rf_wd[29]~293_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[29]~293_combout\,
	combout => \core1|rf|RF~829feeder_combout\);

-- Location: FF_X29_Y28_N25
\core1|rf|RF~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~829feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~829_q\);

-- Location: LCCOMB_X28_Y28_N18
\core1|rf|RF~3280\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3280_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~829_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~797_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~797_q\,
	datad => \core1|rf|RF~829_q\,
	combout => \core1|rf|RF~3280_combout\);

-- Location: LCCOMB_X20_Y26_N6
\core1|rf|RF~3281\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3281_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3280_combout\ & (\core1|rf|RF~893_q\)) # (!\core1|rf|RF~3280_combout\ & ((\core1|rf|RF~861_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~893_q\,
	datac => \core1|rf|RF~861_q\,
	datad => \core1|rf|RF~3280_combout\,
	combout => \core1|rf|RF~3281_combout\);

-- Location: LCCOMB_X20_Y26_N28
\core1|rf|RF~3289\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3289_combout\ = (\core1|rf|RF~3286_combout\ & (((\core1|rf|RF~3288_combout\)) # (!\core1|rd_addr[4]~5_combout\))) # (!\core1|rf|RF~3286_combout\ & (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3286_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~3288_combout\,
	datad => \core1|rf|RF~3281_combout\,
	combout => \core1|rf|RF~3289_combout\);

-- Location: LCCOMB_X20_Y26_N24
\core1|rf|RF~3300\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3300_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3289_combout\))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (\core1|rf|RF~3299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3299_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~3289_combout\,
	combout => \core1|rf|RF~3300_combout\);

-- Location: LCCOMB_X19_Y26_N20
\core1|rf|RF~3311\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3311_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3300_combout\ & ((\core1|rf|RF~3310_combout\))) # (!\core1|rf|RF~3300_combout\ & (\core1|rf|RF~3279_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3279_combout\,
	datac => \core1|rf|RF~3310_combout\,
	datad => \core1|rf|RF~3300_combout\,
	combout => \core1|rf|RF~3311_combout\);

-- Location: LCCOMB_X14_Y35_N30
\core1|rd_val_or_zero[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[29]~29_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datac => \core1|rf|RF~3311_combout\,
	combout => \core1|rd_val_or_zero[29]~29_combout\);

-- Location: FF_X14_Y35_N31
\core1|rd_val_2_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[29]~29_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(29));

-- Location: LCCOMB_X12_Y35_N18
\core1|alu_1|ShiftLeft0~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~137_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(28))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rd_val_2_r\(29),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~137_combout\);

-- Location: LCCOMB_X14_Y34_N0
\core1|alu_1|ShiftRight0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~40_combout\ = (!\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~40_combout\);

-- Location: FF_X11_Y32_N15
\core1|rf|RF~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[23]~226_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2039_q\);

-- Location: FF_X23_Y30_N3
\core1|rf|RF~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~503_q\);

-- Location: LCCOMB_X25_Y30_N14
\core1|rf|RF~1527feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1527feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1527feeder_combout\);

-- Location: FF_X25_Y30_N15
\core1|rf|RF~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1527feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1527_q\);

-- Location: LCCOMB_X23_Y30_N2
\core1|rf|RF~3056\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3056_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1527_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~503_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~503_q\,
	datad => \core1|rf|RF~1527_q\,
	combout => \core1|rf|RF~3056_combout\);

-- Location: FF_X23_Y30_N13
\core1|rf|RF~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1015_q\);

-- Location: LCCOMB_X23_Y30_N12
\core1|rf|RF~3057\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3057_combout\ = (\core1|rf|RF~3056_combout\ & ((\core1|rf|RF~2039_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~3056_combout\ & (((\core1|rf|RF~1015_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2039_q\,
	datab => \core1|rf|RF~3056_combout\,
	datac => \core1|rf|RF~1015_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3057_combout\);

-- Location: FF_X20_Y25_N1
\core1|rf|RF~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~471_q\);

-- Location: LCCOMB_X20_Y26_N16
\core1|rf|RF~983feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~983feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~983feeder_combout\);

-- Location: FF_X20_Y26_N17
\core1|rf|RF~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~983feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~983_q\);

-- Location: LCCOMB_X20_Y25_N0
\core1|rf|RF~3051\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3051_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~983_q\))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~471_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~471_q\,
	datad => \core1|rf|RF~983_q\,
	combout => \core1|rf|RF~3051_combout\);

-- Location: FF_X22_Y26_N3
\core1|rf|RF~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2007_q\);

-- Location: LCCOMB_X22_Y26_N20
\core1|rf|RF~1495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1495feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1495feeder_combout\);

-- Location: FF_X22_Y26_N21
\core1|rf|RF~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1495feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1495_q\);

-- Location: LCCOMB_X22_Y26_N2
\core1|rf|RF~3052\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3052_combout\ = (\core1|rf|RF~3051_combout\ & (((\core1|rf|RF~2007_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3051_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1495_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3051_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2007_q\,
	datad => \core1|rf|RF~1495_q\,
	combout => \core1|rf|RF~3052_combout\);

-- Location: LCCOMB_X30_Y25_N18
\core1|rf|RF~1431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1431feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1431feeder_combout\);

-- Location: FF_X30_Y25_N19
\core1|rf|RF~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1431feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1431_q\);

-- Location: FF_X27_Y26_N29
\core1|rf|RF~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1943_q\);

-- Location: FF_X33_Y26_N11
\core1|rf|RF~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~407_q\);

-- Location: LCCOMB_X34_Y26_N18
\core1|rf|RF~919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~919feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~919feeder_combout\);

-- Location: FF_X34_Y26_N19
\core1|rf|RF~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~919feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~919_q\);

-- Location: LCCOMB_X33_Y26_N10
\core1|rf|RF~3053\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3053_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~919_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~407_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~407_q\,
	datad => \core1|rf|RF~919_q\,
	combout => \core1|rf|RF~3053_combout\);

-- Location: LCCOMB_X27_Y26_N28
\core1|rf|RF~3054\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3054_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3053_combout\ & ((\core1|rf|RF~1943_q\))) # (!\core1|rf|RF~3053_combout\ & (\core1|rf|RF~1431_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1431_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1943_q\,
	datad => \core1|rf|RF~3053_combout\,
	combout => \core1|rf|RF~3054_combout\);

-- Location: LCCOMB_X23_Y30_N22
\core1|rf|RF~3055\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3055_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~3052_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3052_combout\,
	datad => \core1|rf|RF~3054_combout\,
	combout => \core1|rf|RF~3055_combout\);

-- Location: LCCOMB_X27_Y28_N10
\core1|rf|RF~1463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1463feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1463feeder_combout\);

-- Location: FF_X27_Y28_N11
\core1|rf|RF~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1463feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1463_q\);

-- Location: FF_X28_Y32_N27
\core1|rf|RF~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~439_q\);

-- Location: LCCOMB_X28_Y32_N26
\core1|rf|RF~3049\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3049_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1463_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~439_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1463_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~439_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3049_combout\);

-- Location: FF_X29_Y34_N27
\core1|rf|RF~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~951_q\);

-- Location: LCCOMB_X29_Y34_N20
\core1|rf|RF~1975feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1975feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1975feeder_combout\);

-- Location: FF_X29_Y34_N21
\core1|rf|RF~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1975feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1975_q\);

-- Location: LCCOMB_X29_Y34_N26
\core1|rf|RF~3050\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3050_combout\ = (\core1|rf|RF~3049_combout\ & (((\core1|rf|RF~1975_q\)) # (!\core1|rd_addr[4]~5_combout\))) # (!\core1|rf|RF~3049_combout\ & (\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~951_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3049_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~951_q\,
	datad => \core1|rf|RF~1975_q\,
	combout => \core1|rf|RF~3050_combout\);

-- Location: LCCOMB_X23_Y30_N20
\core1|rf|RF~3058\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3058_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3055_combout\ & (\core1|rf|RF~3057_combout\)) # (!\core1|rf|RF~3055_combout\ & ((\core1|rf|RF~3050_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3057_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3055_combout\,
	datad => \core1|rf|RF~3050_combout\,
	combout => \core1|rf|RF~3058_combout\);

-- Location: LCCOMB_X20_Y32_N28
\core1|rf|RF~1271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1271feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1271feeder_combout\);

-- Location: FF_X20_Y32_N29
\core1|rf|RF~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1271feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1271_q\);

-- Location: FF_X20_Y32_N19
\core1|rf|RF~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1207_q\);

-- Location: LCCOMB_X19_Y32_N6
\core1|rf|RF~1239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1239feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1239feeder_combout\);

-- Location: FF_X19_Y32_N7
\core1|rf|RF~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1239feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1239_q\);

-- Location: FF_X19_Y32_N29
\core1|rf|RF~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1175_q\);

-- Location: LCCOMB_X19_Y32_N28
\core1|rf|RF~3018\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3018_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1239_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1239_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1175_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3018_combout\);

-- Location: LCCOMB_X20_Y32_N18
\core1|rf|RF~3019\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3019_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3018_combout\ & (\core1|rf|RF~1271_q\)) # (!\core1|rf|RF~3018_combout\ & ((\core1|rf|RF~1207_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1271_q\,
	datac => \core1|rf|RF~1207_q\,
	datad => \core1|rf|RF~3018_combout\,
	combout => \core1|rf|RF~3019_combout\);

-- Location: LCCOMB_X12_Y32_N30
\core1|rf|RF~1783feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1783feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1783feeder_combout\);

-- Location: FF_X12_Y32_N31
\core1|rf|RF~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1783feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1783_q\);

-- Location: FF_X19_Y30_N15
\core1|rf|RF~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1751_q\);

-- Location: LCCOMB_X26_Y28_N6
\core1|rf|RF~1719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1719feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1719feeder_combout\);

-- Location: FF_X26_Y28_N7
\core1|rf|RF~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1719feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1719_q\);

-- Location: FF_X27_Y26_N27
\core1|rf|RF~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1687_q\);

-- Location: LCCOMB_X27_Y26_N26
\core1|rf|RF~3025\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3025_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1719_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1687_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1719_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1687_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3025_combout\);

-- Location: LCCOMB_X19_Y30_N14
\core1|rf|RF~3026\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3026_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3025_combout\ & (\core1|rf|RF~1783_q\)) # (!\core1|rf|RF~3025_combout\ & ((\core1|rf|RF~1751_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1783_q\,
	datac => \core1|rf|RF~1751_q\,
	datad => \core1|rf|RF~3025_combout\,
	combout => \core1|rf|RF~3026_combout\);

-- Location: LCCOMB_X15_Y29_N28
\core1|rf|RF~727feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~727feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~727feeder_combout\);

-- Location: FF_X15_Y29_N29
\core1|rf|RF~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~727feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~727_q\);

-- Location: FF_X17_Y29_N1
\core1|rf|RF~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~759_q\);

-- Location: FF_X25_Y29_N15
\core1|rf|RF~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~663_q\);

-- Location: LCCOMB_X25_Y27_N14
\core1|rf|RF~695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~695feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~695feeder_combout\);

-- Location: FF_X25_Y27_N15
\core1|rf|RF~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~695feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~695_q\);

-- Location: LCCOMB_X25_Y29_N14
\core1|rf|RF~3020\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3020_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~695_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~663_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~663_q\,
	datad => \core1|rf|RF~695_q\,
	combout => \core1|rf|RF~3020_combout\);

-- Location: LCCOMB_X17_Y29_N0
\core1|rf|RF~3021\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3021_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3020_combout\ & ((\core1|rf|RF~759_q\))) # (!\core1|rf|RF~3020_combout\ & (\core1|rf|RF~727_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3020_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~727_q\,
	datac => \core1|rf|RF~759_q\,
	datad => \core1|rf|RF~3020_combout\,
	combout => \core1|rf|RF~3021_combout\);

-- Location: LCCOMB_X32_Y33_N30
\core1|rf|RF~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~215feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~215feeder_combout\);

-- Location: FF_X32_Y33_N31
\core1|rf|RF~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~215feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~215_q\);

-- Location: FF_X33_Y32_N7
\core1|rf|RF~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~151_q\);

-- Location: LCCOMB_X33_Y32_N6
\core1|rf|RF~3022\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3022_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~215_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~151_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~215_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~151_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3022_combout\);

-- Location: LCCOMB_X34_Y31_N28
\core1|rf|RF~183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~183feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~183feeder_combout\);

-- Location: FF_X34_Y31_N29
\core1|rf|RF~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~183feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~183_q\);

-- Location: FF_X32_Y31_N7
\core1|rf|RF~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~247_q\);

-- Location: LCCOMB_X32_Y31_N6
\core1|rf|RF~3023\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3023_combout\ = (\core1|rf|RF~3022_combout\ & (((\core1|rf|RF~247_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~3022_combout\ & (\core1|rf|RF~183_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3022_combout\,
	datab => \core1|rf|RF~183_q\,
	datac => \core1|rf|RF~247_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3023_combout\);

-- Location: LCCOMB_X23_Y30_N6
\core1|rf|RF~3024\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3024_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~3021_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~3023_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~3021_combout\,
	datad => \core1|rf|RF~3023_combout\,
	combout => \core1|rf|RF~3024_combout\);

-- Location: LCCOMB_X23_Y30_N8
\core1|rf|RF~3027\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3027_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3024_combout\ & ((\core1|rf|RF~3026_combout\))) # (!\core1|rf|RF~3024_combout\ & (\core1|rf|RF~3019_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3019_combout\,
	datac => \core1|rf|RF~3026_combout\,
	datad => \core1|rf|RF~3024_combout\,
	combout => \core1|rf|RF~3027_combout\);

-- Location: LCCOMB_X20_Y24_N2
\core1|rf|RF~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~119feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~119feeder_combout\);

-- Location: FF_X20_Y24_N3
\core1|rf|RF~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~119feeder_combout\,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~119_q\);

-- Location: LCCOMB_X32_Y29_N28
\core1|rf|RF~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~87feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~87feeder_combout\);

-- Location: FF_X32_Y29_N29
\core1|rf|RF~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~87feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~87_q\);

-- Location: FF_X20_Y25_N31
\core1|rf|RF~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~23_q\);

-- Location: LCCOMB_X20_Y25_N30
\core1|rf|RF~3042\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3042_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~87_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~23_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~87_q\,
	datac => \core1|rf|RF~23_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3042_combout\);

-- Location: FF_X19_Y24_N31
\core1|rf|RF~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~55_q\);

-- Location: LCCOMB_X19_Y24_N30
\core1|rf|RF~3043\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3043_combout\ = (\core1|rf|RF~3042_combout\ & ((\core1|rf|RF~119_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~3042_combout\ & (((\core1|rf|RF~55_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~119_q\,
	datab => \core1|rf|RF~3042_combout\,
	datac => \core1|rf|RF~55_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3043_combout\);

-- Location: LCCOMB_X20_Y24_N16
\core1|rf|RF~1143feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1143feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1143feeder_combout\);

-- Location: FF_X20_Y24_N17
\core1|rf|RF~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1143feeder_combout\,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1143_q\);

-- Location: FF_X19_Y24_N29
\core1|rf|RF~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1079_q\);

-- Location: FF_X22_Y28_N31
\core1|rf|RF~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1047_q\);

-- Location: LCCOMB_X21_Y28_N22
\core1|rf|RF~1111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1111feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1111feeder_combout\);

-- Location: FF_X21_Y28_N23
\core1|rf|RF~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1111feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1111_q\);

-- Location: LCCOMB_X22_Y28_N30
\core1|rf|RF~3040\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3040_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1111_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1047_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1047_q\,
	datad => \core1|rf|RF~1111_q\,
	combout => \core1|rf|RF~3040_combout\);

-- Location: LCCOMB_X19_Y24_N28
\core1|rf|RF~3041\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3041_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3040_combout\ & (\core1|rf|RF~1143_q\)) # (!\core1|rf|RF~3040_combout\ & ((\core1|rf|RF~1079_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1143_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1079_q\,
	datad => \core1|rf|RF~3040_combout\,
	combout => \core1|rf|RF~3041_combout\);

-- Location: LCCOMB_X19_Y24_N4
\core1|rf|RF~3044\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3044_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3041_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~3043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3043_combout\,
	datad => \core1|rf|RF~3041_combout\,
	combout => \core1|rf|RF~3044_combout\);

-- Location: LCCOMB_X20_Y28_N6
\core1|rf|RF~631feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~631feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~631feeder_combout\);

-- Location: FF_X20_Y28_N7
\core1|rf|RF~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~631feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~631_q\);

-- Location: FF_X19_Y28_N13
\core1|rf|RF~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~599_q\);

-- Location: FF_X28_Y28_N7
\core1|rf|RF~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~535_q\);

-- Location: LCCOMB_X29_Y28_N2
\core1|rf|RF~567feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~567feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~567feeder_combout\);

-- Location: FF_X29_Y28_N3
\core1|rf|RF~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~567feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~567_q\);

-- Location: LCCOMB_X28_Y28_N6
\core1|rf|RF~3038\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3038_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~567_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~535_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~535_q\,
	datad => \core1|rf|RF~567_q\,
	combout => \core1|rf|RF~3038_combout\);

-- Location: LCCOMB_X19_Y28_N12
\core1|rf|RF~3039\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3039_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3038_combout\ & (\core1|rf|RF~631_q\)) # (!\core1|rf|RF~3038_combout\ & ((\core1|rf|RF~599_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~631_q\,
	datac => \core1|rf|RF~599_q\,
	datad => \core1|rf|RF~3038_combout\,
	combout => \core1|rf|RF~3039_combout\);

-- Location: LCCOMB_X18_Y28_N22
\core1|rf|RF~1623feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1623feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1623feeder_combout\);

-- Location: FF_X18_Y28_N23
\core1|rf|RF~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1623feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1623_q\);

-- Location: FF_X18_Y28_N1
\core1|rf|RF~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1655_q\);

-- Location: FF_X18_Y25_N9
\core1|rf|RF~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1559_q\);

-- Location: LCCOMB_X22_Y27_N12
\core1|rf|RF~1591feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1591feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1591feeder_combout\);

-- Location: FF_X22_Y27_N13
\core1|rf|RF~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1591feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1591_q\);

-- Location: LCCOMB_X18_Y25_N8
\core1|rf|RF~3045\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3045_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~1591_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1559_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1559_q\,
	datad => \core1|rf|RF~1591_q\,
	combout => \core1|rf|RF~3045_combout\);

-- Location: LCCOMB_X18_Y28_N0
\core1|rf|RF~3046\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3046_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3045_combout\ & ((\core1|rf|RF~1655_q\))) # (!\core1|rf|RF~3045_combout\ & (\core1|rf|RF~1623_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1623_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1655_q\,
	datad => \core1|rf|RF~3045_combout\,
	combout => \core1|rf|RF~3046_combout\);

-- Location: LCCOMB_X18_Y28_N10
\core1|rf|RF~3047\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3047_combout\ = (\core1|rf|RF~3044_combout\ & (((\core1|rf|RF~3046_combout\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~3044_combout\ & (\core1|rf|RF~3039_combout\ & (\core1|rd_addr[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3044_combout\,
	datab => \core1|rf|RF~3039_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~3046_combout\,
	combout => \core1|rf|RF~3047_combout\);

-- Location: LCCOMB_X20_Y28_N16
\core1|rf|RF~887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~887feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~887feeder_combout\);

-- Location: FF_X20_Y28_N17
\core1|rf|RF~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~887feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~887_q\);

-- Location: FF_X20_Y26_N23
\core1|rf|RF~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~855_q\);

-- Location: LCCOMB_X29_Y28_N8
\core1|rf|RF~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~823feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~823feeder_combout\);

-- Location: FF_X29_Y28_N9
\core1|rf|RF~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~823feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~823_q\);

-- Location: FF_X28_Y28_N13
\core1|rf|RF~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~791_q\);

-- Location: LCCOMB_X28_Y28_N12
\core1|rf|RF~3028\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3028_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~823_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~791_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~823_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~791_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3028_combout\);

-- Location: LCCOMB_X20_Y26_N22
\core1|rf|RF~3029\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3029_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3028_combout\ & (\core1|rf|RF~887_q\)) # (!\core1|rf|RF~3028_combout\ & ((\core1|rf|RF~855_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~887_q\,
	datac => \core1|rf|RF~855_q\,
	datad => \core1|rf|RF~3028_combout\,
	combout => \core1|rf|RF~3029_combout\);

-- Location: LCCOMB_X19_Y26_N22
\core1|rf|RF~1879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1879feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1879feeder_combout\);

-- Location: FF_X19_Y26_N23
\core1|rf|RF~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1879feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1879_q\);

-- Location: FF_X19_Y28_N23
\core1|rf|RF~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1911_q\);

-- Location: LCCOMB_X17_Y27_N28
\core1|rf|RF~1847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1847feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1847feeder_combout\);

-- Location: FF_X17_Y27_N29
\core1|rf|RF~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1847feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1847_q\);

-- Location: FF_X17_Y27_N19
\core1|rf|RF~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1815_q\);

-- Location: LCCOMB_X17_Y27_N18
\core1|rf|RF~3035\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3035_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1847_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1815_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1847_q\,
	datac => \core1|rf|RF~1815_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3035_combout\);

-- Location: LCCOMB_X19_Y28_N22
\core1|rf|RF~3036\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3036_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3035_combout\ & ((\core1|rf|RF~1911_q\))) # (!\core1|rf|RF~3035_combout\ & (\core1|rf|RF~1879_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1879_q\,
	datac => \core1|rf|RF~1911_q\,
	datad => \core1|rf|RF~3035_combout\,
	combout => \core1|rf|RF~3036_combout\);

-- Location: LCCOMB_X29_Y29_N24
\core1|rf|RF~1367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1367feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1367feeder_combout\);

-- Location: FF_X29_Y29_N25
\core1|rf|RF~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1367feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1367_q\);

-- Location: FF_X29_Y27_N7
\core1|rf|RF~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1303_q\);

-- Location: LCCOMB_X29_Y27_N6
\core1|rf|RF~3030\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3030_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1367_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1303_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1367_q\,
	datac => \core1|rf|RF~1303_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3030_combout\);

-- Location: LCCOMB_X30_Y27_N8
\core1|rf|RF~1335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1335feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~1335feeder_combout\);

-- Location: FF_X30_Y27_N9
\core1|rf|RF~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1335feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1335_q\);

-- Location: FF_X29_Y27_N9
\core1|rf|RF~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1399_q\);

-- Location: LCCOMB_X29_Y27_N8
\core1|rf|RF~3031\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3031_combout\ = (\core1|rf|RF~3030_combout\ & (((\core1|rf|RF~1399_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~3030_combout\ & (\core1|rf|RF~1335_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3030_combout\,
	datab => \core1|rf|RF~1335_q\,
	datac => \core1|rf|RF~1399_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3031_combout\);

-- Location: LCCOMB_X30_Y28_N22
\core1|rf|RF~311feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~311feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~311feeder_combout\);

-- Location: FF_X30_Y28_N23
\core1|rf|RF~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~311feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~311_q\);

-- Location: FF_X29_Y26_N27
\core1|rf|RF~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~375_q\);

-- Location: LCCOMB_X33_Y28_N6
\core1|rf|RF~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~343feeder_combout\ = \core1|rf_wd[23]~226_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[23]~226_combout\,
	combout => \core1|rf|RF~343feeder_combout\);

-- Location: FF_X33_Y28_N7
\core1|rf|RF~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~343feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~343_q\);

-- Location: FF_X33_Y26_N9
\core1|rf|RF~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[23]~226_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~279_q\);

-- Location: LCCOMB_X33_Y26_N8
\core1|rf|RF~3032\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3032_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~343_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~279_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~343_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~279_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3032_combout\);

-- Location: LCCOMB_X29_Y26_N26
\core1|rf|RF~3033\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3033_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3032_combout\ & ((\core1|rf|RF~375_q\))) # (!\core1|rf|RF~3032_combout\ & (\core1|rf|RF~311_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~311_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~375_q\,
	datad => \core1|rf|RF~3032_combout\,
	combout => \core1|rf|RF~3033_combout\);

-- Location: LCCOMB_X29_Y27_N22
\core1|rf|RF~3034\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3034_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3031_combout\)) # (!\core1|rd_addr[5]~4_combout\ & 
-- ((\core1|rf|RF~3033_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3031_combout\,
	datad => \core1|rf|RF~3033_combout\,
	combout => \core1|rf|RF~3034_combout\);

-- Location: LCCOMB_X18_Y28_N12
\core1|rf|RF~3037\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3037_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3034_combout\ & ((\core1|rf|RF~3036_combout\))) # (!\core1|rf|RF~3034_combout\ & (\core1|rf|RF~3029_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~3034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3029_combout\,
	datab => \core1|rf|RF~3036_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~3034_combout\,
	combout => \core1|rf|RF~3037_combout\);

-- Location: LCCOMB_X18_Y28_N24
\core1|rf|RF~3048\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3048_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\) # (\core1|rf|RF~3037_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3047_combout\ & (!\core1|rd_addr[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3047_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~3037_combout\,
	combout => \core1|rf|RF~3048_combout\);

-- Location: LCCOMB_X23_Y30_N26
\core1|rf|RF~3059\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3059_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3048_combout\ & (\core1|rf|RF~3058_combout\)) # (!\core1|rf|RF~3048_combout\ & ((\core1|rf|RF~3027_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3058_combout\,
	datac => \core1|rf|RF~3027_combout\,
	datad => \core1|rf|RF~3048_combout\,
	combout => \core1|rf|RF~3059_combout\);

-- Location: LCCOMB_X15_Y31_N8
\core1|rd_val_or_zero[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[23]~23_combout\ = (\core1|rf|RF~3059_combout\ & \core1|WideOr2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3059_combout\,
	datac => \core1|WideOr2~combout\,
	combout => \core1|rd_val_or_zero[23]~23_combout\);

-- Location: FF_X15_Y31_N9
\core1|rd_val_2_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[23]~23_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(23));

-- Location: LCCOMB_X11_Y33_N8
\core1|alu_1|ShiftLeft0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~109_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(22))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rd_val_2_r\(23),
	combout => \core1|alu_1|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X29_Y34_N6
\core1|rf|RF~953feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~953feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~953feeder_combout\);

-- Location: FF_X29_Y34_N7
\core1|rf|RF~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~953feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~953_q\);

-- Location: FF_X29_Y34_N1
\core1|rf|RF~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1977_q\);

-- Location: LCCOMB_X28_Y35_N0
\core1|rf|RF~1465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1465feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1465feeder_combout\);

-- Location: FF_X28_Y35_N1
\core1|rf|RF~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1465feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1465_q\);

-- Location: FF_X28_Y35_N11
\core1|rf|RF~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~441_q\);

-- Location: LCCOMB_X28_Y35_N10
\core1|rf|RF~3119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3119_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1465_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~441_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1465_q\,
	datac => \core1|rf|RF~441_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3119_combout\);

-- Location: LCCOMB_X29_Y34_N0
\core1|rf|RF~3120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3120_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3119_combout\ & ((\core1|rf|RF~1977_q\))) # (!\core1|rf|RF~3119_combout\ & (\core1|rf|RF~953_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~953_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1977_q\,
	datad => \core1|rf|RF~3119_combout\,
	combout => \core1|rf|RF~3120_combout\);

-- Location: LCCOMB_X29_Y36_N14
\core1|rf|RF~825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~825feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~825feeder_combout\);

-- Location: FF_X29_Y36_N15
\core1|rf|RF~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~825feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~825_q\);

-- Location: FF_X29_Y36_N9
\core1|rf|RF~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~313_q\);

-- Location: LCCOMB_X29_Y36_N8
\core1|rf|RF~3112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3112_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~825_q\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~313_q\ & !\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~825_q\,
	datac => \core1|rf|RF~313_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~3112_combout\);

-- Location: LCCOMB_X25_Y37_N8
\core1|rf|RF~1849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1849feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1849feeder_combout\);

-- Location: FF_X25_Y37_N9
\core1|rf|RF~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1849feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1849_q\);

-- Location: FF_X25_Y37_N27
\core1|rf|RF~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1337_q\);

-- Location: LCCOMB_X25_Y37_N26
\core1|rf|RF~3113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3113_combout\ = (\core1|rf|RF~3112_combout\ & ((\core1|rf|RF~1849_q\) # ((!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~3112_combout\ & (((\core1|rf|RF~1337_q\ & \core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3112_combout\,
	datab => \core1|rf|RF~1849_q\,
	datac => \core1|rf|RF~1337_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~3113_combout\);

-- Location: FF_X25_Y34_N17
\core1|rf|RF~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~697_q\);

-- Location: FF_X25_Y34_N23
\core1|rf|RF~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1721_q\);

-- Location: FF_X26_Y34_N7
\core1|rf|RF~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~185_q\);

-- Location: LCCOMB_X26_Y34_N0
\core1|rf|RF~1209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1209feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1209feeder_combout\);

-- Location: FF_X26_Y34_N1
\core1|rf|RF~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1209feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1209_q\);

-- Location: LCCOMB_X26_Y34_N6
\core1|rf|RF~3114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3114_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1209_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~185_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~185_q\,
	datad => \core1|rf|RF~1209_q\,
	combout => \core1|rf|RF~3114_combout\);

-- Location: LCCOMB_X25_Y34_N22
\core1|rf|RF~3115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3115_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3114_combout\ & ((\core1|rf|RF~1721_q\))) # (!\core1|rf|RF~3114_combout\ & (\core1|rf|RF~697_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~697_q\,
	datac => \core1|rf|RF~1721_q\,
	datad => \core1|rf|RF~3114_combout\,
	combout => \core1|rf|RF~3115_combout\);

-- Location: LCCOMB_X22_Y36_N10
\core1|rf|RF~1081feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1081feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1081feeder_combout\);

-- Location: FF_X22_Y36_N11
\core1|rf|RF~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1081feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1081_q\);

-- Location: FF_X22_Y36_N9
\core1|rf|RF~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1593_q\);

-- Location: FF_X23_Y36_N7
\core1|rf|RF~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~57_q\);

-- Location: LCCOMB_X23_Y36_N20
\core1|rf|RF~569feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~569feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~569feeder_combout\);

-- Location: FF_X23_Y36_N21
\core1|rf|RF~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~569feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~569_q\);

-- Location: LCCOMB_X23_Y36_N6
\core1|rf|RF~3116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3116_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~569_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~57_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~57_q\,
	datad => \core1|rf|RF~569_q\,
	combout => \core1|rf|RF~3116_combout\);

-- Location: LCCOMB_X22_Y36_N8
\core1|rf|RF~3117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3117_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3116_combout\ & ((\core1|rf|RF~1593_q\))) # (!\core1|rf|RF~3116_combout\ & (\core1|rf|RF~1081_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1081_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1593_q\,
	datad => \core1|rf|RF~3116_combout\,
	combout => \core1|rf|RF~3117_combout\);

-- Location: LCCOMB_X26_Y35_N24
\core1|rf|RF~3118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3118_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~3115_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3115_combout\,
	datad => \core1|rf|RF~3117_combout\,
	combout => \core1|rf|RF~3118_combout\);

-- Location: LCCOMB_X26_Y35_N6
\core1|rf|RF~3121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3121_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3118_combout\ & (\core1|rf|RF~3120_combout\)) # (!\core1|rf|RF~3118_combout\ & ((\core1|rf|RF~3113_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~3118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3120_combout\,
	datab => \core1|rf|RF~3113_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~3118_combout\,
	combout => \core1|rf|RF~3121_combout\);

-- Location: LCCOMB_X22_Y31_N16
\core1|rf|RF~1689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1689feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1689feeder_combout\);

-- Location: FF_X22_Y31_N17
\core1|rf|RF~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1689feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1689_q\);

-- Location: FF_X22_Y31_N23
\core1|rf|RF~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~665_q\);

-- Location: LCCOMB_X22_Y34_N24
\core1|rf|RF~1177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1177feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1177feeder_combout\);

-- Location: FF_X22_Y34_N25
\core1|rf|RF~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1177feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1177_q\);

-- Location: FF_X22_Y34_N27
\core1|rf|RF~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~153_q\);

-- Location: LCCOMB_X22_Y34_N26
\core1|rf|RF~3122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3122_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1177_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~153_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1177_q\,
	datac => \core1|rf|RF~153_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3122_combout\);

-- Location: LCCOMB_X22_Y31_N22
\core1|rf|RF~3123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3123_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3122_combout\ & (\core1|rf|RF~1689_q\)) # (!\core1|rf|RF~3122_combout\ & ((\core1|rf|RF~665_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1689_q\,
	datac => \core1|rf|RF~665_q\,
	datad => \core1|rf|RF~3122_combout\,
	combout => \core1|rf|RF~3123_combout\);

-- Location: FF_X27_Y33_N31
\core1|rf|RF~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~409_q\);

-- Location: LCCOMB_X27_Y33_N16
\core1|rf|RF~1433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1433feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1433feeder_combout\);

-- Location: FF_X27_Y33_N17
\core1|rf|RF~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1433feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1433_q\);

-- Location: LCCOMB_X27_Y33_N30
\core1|rf|RF~3129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3129_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1433_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~409_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~409_q\,
	datad => \core1|rf|RF~1433_q\,
	combout => \core1|rf|RF~3129_combout\);

-- Location: LCCOMB_X28_Y31_N4
\core1|rf|RF~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~921feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~921feeder_combout\);

-- Location: FF_X28_Y31_N5
\core1|rf|RF~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~921feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~921_q\);

-- Location: FF_X28_Y31_N3
\core1|rf|RF~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1945_q\);

-- Location: LCCOMB_X28_Y31_N2
\core1|rf|RF~3130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3130_combout\ = (\core1|rf|RF~3129_combout\ & (((\core1|rf|RF~1945_q\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~3129_combout\ & (\core1|rf|RF~921_q\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3129_combout\,
	datab => \core1|rf|RF~921_q\,
	datac => \core1|rf|RF~1945_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3130_combout\);

-- Location: LCCOMB_X29_Y33_N28
\core1|rf|RF~1305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1305feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1305feeder_combout\);

-- Location: FF_X29_Y33_N29
\core1|rf|RF~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1305feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1305_q\);

-- Location: FF_X29_Y33_N15
\core1|rf|RF~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1817_q\);

-- Location: FF_X30_Y33_N23
\core1|rf|RF~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~281_q\);

-- Location: LCCOMB_X30_Y33_N20
\core1|rf|RF~793feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~793feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~793feeder_combout\);

-- Location: FF_X30_Y33_N21
\core1|rf|RF~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~793feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~793_q\);

-- Location: LCCOMB_X30_Y33_N22
\core1|rf|RF~3124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3124_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~793_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~281_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~281_q\,
	datad => \core1|rf|RF~793_q\,
	combout => \core1|rf|RF~3124_combout\);

-- Location: LCCOMB_X29_Y33_N14
\core1|rf|RF~3125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3125_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3124_combout\ & ((\core1|rf|RF~1817_q\))) # (!\core1|rf|RF~3124_combout\ & (\core1|rf|RF~1305_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1305_q\,
	datac => \core1|rf|RF~1817_q\,
	datad => \core1|rf|RF~3124_combout\,
	combout => \core1|rf|RF~3125_combout\);

-- Location: LCCOMB_X23_Y32_N16
\core1|rf|RF~537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~537feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~537feeder_combout\);

-- Location: FF_X23_Y32_N17
\core1|rf|RF~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~537feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~537_q\);

-- Location: FF_X23_Y32_N3
\core1|rf|RF~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~25_q\);

-- Location: LCCOMB_X23_Y32_N2
\core1|rf|RF~3126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3126_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~537_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~25_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~537_q\,
	datac => \core1|rf|RF~25_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3126_combout\);

-- Location: FF_X30_Y34_N27
\core1|rf|RF~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1561_q\);

-- Location: LCCOMB_X30_Y34_N28
\core1|rf|RF~1049feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1049feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1049feeder_combout\);

-- Location: FF_X30_Y34_N29
\core1|rf|RF~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1049feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1049_q\);

-- Location: LCCOMB_X30_Y34_N26
\core1|rf|RF~3127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3127_combout\ = (\core1|rf|RF~3126_combout\ & (((\core1|rf|RF~1561_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3126_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1049_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3126_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1561_q\,
	datad => \core1|rf|RF~1049_q\,
	combout => \core1|rf|RF~3127_combout\);

-- Location: LCCOMB_X26_Y35_N0
\core1|rf|RF~3128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3128_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3125_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~3127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3125_combout\,
	datad => \core1|rf|RF~3127_combout\,
	combout => \core1|rf|RF~3128_combout\);

-- Location: LCCOMB_X26_Y35_N10
\core1|rf|RF~3131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3131_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3128_combout\ & ((\core1|rf|RF~3130_combout\))) # (!\core1|rf|RF~3128_combout\ & (\core1|rf|RF~3123_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3123_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~3130_combout\,
	datad => \core1|rf|RF~3128_combout\,
	combout => \core1|rf|RF~3131_combout\);

-- Location: LCCOMB_X26_Y35_N12
\core1|rf|RF~3132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3132_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3121_combout\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((!\core1|rd_addr[1]~3_combout\ & \core1|rf|RF~3131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3121_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~3131_combout\,
	combout => \core1|rf|RF~3132_combout\);

-- Location: FF_X9_Y35_N15
\core1|rf|RF~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1785_q\);

-- Location: LCCOMB_X22_Y35_N2
\core1|rf|RF~1913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1913feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1913feeder_combout\);

-- Location: FF_X22_Y35_N3
\core1|rf|RF~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1913feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1913_q\);

-- Location: FF_X22_Y35_N9
\core1|rf|RF~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1657_q\);

-- Location: LCCOMB_X22_Y35_N8
\core1|rf|RF~3140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3140_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1913_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1657_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1913_q\,
	datac => \core1|rf|RF~1657_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3140_combout\);

-- Location: FF_X9_Y35_N5
\core1|rf|RF~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[25]~249_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2041_q\);

-- Location: LCCOMB_X8_Y35_N24
\core1|rf|RF~3141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3141_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3140_combout\ & ((\core1|rf|RF~2041_q\))) # (!\core1|rf|RF~3140_combout\ & (\core1|rf|RF~1785_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1785_q\,
	datac => \core1|rf|RF~3140_combout\,
	datad => \core1|rf|RF~2041_q\,
	combout => \core1|rf|RF~3141_combout\);

-- Location: LCCOMB_X26_Y32_N2
\core1|rf|RF~1529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1529feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1529feeder_combout\);

-- Location: FF_X26_Y32_N3
\core1|rf|RF~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1529feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1529_q\);

-- Location: FF_X26_Y32_N17
\core1|rf|RF~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1401_q\);

-- Location: LCCOMB_X21_Y36_N28
\core1|rf|RF~1273feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1273feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1273feeder_combout\);

-- Location: FF_X21_Y36_N29
\core1|rf|RF~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1273feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1273_q\);

-- Location: FF_X21_Y36_N27
\core1|rf|RF~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1145_q\);

-- Location: LCCOMB_X21_Y36_N26
\core1|rf|RF~3133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3133_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1273_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1145_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1273_q\,
	datac => \core1|rf|RF~1145_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3133_combout\);

-- Location: LCCOMB_X26_Y32_N16
\core1|rf|RF~3134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3134_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3133_combout\ & (\core1|rf|RF~1529_q\)) # (!\core1|rf|RF~3133_combout\ & ((\core1|rf|RF~1401_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1529_q\,
	datac => \core1|rf|RF~1401_q\,
	datad => \core1|rf|RF~3133_combout\,
	combout => \core1|rf|RF~3134_combout\);

-- Location: LCCOMB_X17_Y29_N2
\core1|rf|RF~761feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~761feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~761feeder_combout\);

-- Location: FF_X17_Y29_N3
\core1|rf|RF~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~761feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~761_q\);

-- Location: FF_X22_Y33_N29
\core1|rf|RF~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~889_q\);

-- Location: FF_X22_Y33_N9
\core1|rf|RF~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~633_q\);

-- Location: LCCOMB_X22_Y33_N8
\core1|rf|RF~3135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3135_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~889_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~633_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~889_q\,
	datac => \core1|rf|RF~633_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3135_combout\);

-- Location: FF_X17_Y29_N17
\core1|rf|RF~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1017_q\);

-- Location: LCCOMB_X17_Y29_N16
\core1|rf|RF~3136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3136_combout\ = (\core1|rf|RF~3135_combout\ & (((\core1|rf|RF~1017_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3135_combout\ & (\core1|rf|RF~761_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~761_q\,
	datab => \core1|rf|RF~3135_combout\,
	datac => \core1|rf|RF~1017_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3136_combout\);

-- Location: LCCOMB_X25_Y36_N10
\core1|rf|RF~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~249feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~249feeder_combout\);

-- Location: FF_X25_Y36_N11
\core1|rf|RF~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~249feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~249_q\);

-- Location: FF_X25_Y36_N13
\core1|rf|RF~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~121_q\);

-- Location: LCCOMB_X25_Y36_N12
\core1|rf|RF~3137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3137_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~249_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~249_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~121_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3137_combout\);

-- Location: FF_X25_Y33_N19
\core1|rf|RF~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~505_q\);

-- Location: LCCOMB_X25_Y33_N20
\core1|rf|RF~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~377feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~377feeder_combout\);

-- Location: FF_X25_Y33_N21
\core1|rf|RF~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~377feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~377_q\);

-- Location: LCCOMB_X25_Y33_N18
\core1|rf|RF~3138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3138_combout\ = (\core1|rf|RF~3137_combout\ & (((\core1|rf|RF~505_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~3137_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~377_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3137_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~505_q\,
	datad => \core1|rf|RF~377_q\,
	combout => \core1|rf|RF~3138_combout\);

-- Location: LCCOMB_X25_Y33_N0
\core1|rf|RF~3139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3139_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~3136_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3136_combout\,
	datad => \core1|rf|RF~3138_combout\,
	combout => \core1|rf|RF~3139_combout\);

-- Location: LCCOMB_X26_Y35_N14
\core1|rf|RF~3142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3142_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3139_combout\ & (\core1|rf|RF~3141_combout\)) # (!\core1|rf|RF~3139_combout\ & ((\core1|rf|RF~3134_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~3139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3141_combout\,
	datac => \core1|rf|RF~3134_combout\,
	datad => \core1|rf|RF~3139_combout\,
	combout => \core1|rf|RF~3142_combout\);

-- Location: LCCOMB_X26_Y35_N30
\core1|rf|RF~1753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1753feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1753feeder_combout\);

-- Location: FF_X26_Y35_N31
\core1|rf|RF~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1753feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1753_q\);

-- Location: FF_X25_Y35_N21
\core1|rf|RF~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~217_q\);

-- Location: LCCOMB_X25_Y35_N14
\core1|rf|RF~1241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1241feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1241feeder_combout\);

-- Location: FF_X25_Y35_N15
\core1|rf|RF~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1241feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1241_q\);

-- Location: LCCOMB_X25_Y35_N20
\core1|rf|RF~3102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3102_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1241_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~217_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~217_q\,
	datad => \core1|rf|RF~1241_q\,
	combout => \core1|rf|RF~3102_combout\);

-- Location: FF_X26_Y35_N5
\core1|rf|RF~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~729_q\);

-- Location: LCCOMB_X26_Y35_N4
\core1|rf|RF~3103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3103_combout\ = (\core1|rf|RF~3102_combout\ & ((\core1|rf|RF~1753_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~3102_combout\ & (((\core1|rf|RF~729_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1753_q\,
	datab => \core1|rf|RF~3102_combout\,
	datac => \core1|rf|RF~729_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3103_combout\);

-- Location: LCCOMB_X29_Y35_N18
\core1|rf|RF~2009feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2009feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~2009feeder_combout\);

-- Location: FF_X29_Y35_N19
\core1|rf|RF~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2009feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2009_q\);

-- Location: FF_X29_Y35_N1
\core1|rf|RF~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~985_q\);

-- Location: LCCOMB_X21_Y37_N18
\core1|rf|RF~1497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1497feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1497feeder_combout\);

-- Location: FF_X21_Y37_N19
\core1|rf|RF~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1497feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1497_q\);

-- Location: FF_X21_Y37_N9
\core1|rf|RF~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~473_q\);

-- Location: LCCOMB_X21_Y37_N8
\core1|rf|RF~3109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3109_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1497_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~473_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1497_q\,
	datac => \core1|rf|RF~473_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3109_combout\);

-- Location: LCCOMB_X29_Y35_N0
\core1|rf|RF~3110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3110_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3109_combout\ & (\core1|rf|RF~2009_q\)) # (!\core1|rf|RF~3109_combout\ & ((\core1|rf|RF~985_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2009_q\,
	datac => \core1|rf|RF~985_q\,
	datad => \core1|rf|RF~3109_combout\,
	combout => \core1|rf|RF~3110_combout\);

-- Location: LCCOMB_X25_Y32_N4
\core1|rf|RF~601feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~601feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~601feeder_combout\);

-- Location: FF_X25_Y32_N5
\core1|rf|RF~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~601feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~601_q\);

-- Location: FF_X25_Y32_N31
\core1|rf|RF~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~89_q\);

-- Location: LCCOMB_X25_Y32_N30
\core1|rf|RF~3106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3106_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~601_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~601_q\,
	datac => \core1|rf|RF~89_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3106_combout\);

-- Location: FF_X27_Y35_N31
\core1|rf|RF~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1625_q\);

-- Location: LCCOMB_X27_Y35_N16
\core1|rf|RF~1113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1113feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1113feeder_combout\);

-- Location: FF_X27_Y35_N17
\core1|rf|RF~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1113feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1113_q\);

-- Location: LCCOMB_X27_Y35_N30
\core1|rf|RF~3107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3107_combout\ = (\core1|rf|RF~3106_combout\ & (((\core1|rf|RF~1625_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3106_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1113_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3106_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1625_q\,
	datad => \core1|rf|RF~1113_q\,
	combout => \core1|rf|RF~3107_combout\);

-- Location: LCCOMB_X30_Y32_N28
\core1|rf|RF~1369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1369feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~1369feeder_combout\);

-- Location: FF_X30_Y32_N29
\core1|rf|RF~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1369feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1369_q\);

-- Location: FF_X30_Y32_N23
\core1|rf|RF~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1881_q\);

-- Location: FF_X28_Y33_N1
\core1|rf|RF~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~345_q\);

-- Location: LCCOMB_X28_Y33_N18
\core1|rf|RF~857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~857feeder_combout\ = \core1|rf_wd[25]~249_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[25]~249_combout\,
	combout => \core1|rf|RF~857feeder_combout\);

-- Location: FF_X28_Y33_N19
\core1|rf|RF~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~857feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~857_q\);

-- Location: LCCOMB_X28_Y33_N0
\core1|rf|RF~3104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3104_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~857_q\))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~345_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~345_q\,
	datad => \core1|rf|RF~857_q\,
	combout => \core1|rf|RF~3104_combout\);

-- Location: LCCOMB_X30_Y32_N22
\core1|rf|RF~3105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3105_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3104_combout\ & ((\core1|rf|RF~1881_q\))) # (!\core1|rf|RF~3104_combout\ & (\core1|rf|RF~1369_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1369_q\,
	datac => \core1|rf|RF~1881_q\,
	datad => \core1|rf|RF~3104_combout\,
	combout => \core1|rf|RF~3105_combout\);

-- Location: LCCOMB_X26_Y35_N16
\core1|rf|RF~3108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3108_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3105_combout\))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (\core1|rf|RF~3107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3107_combout\,
	datad => \core1|rf|RF~3105_combout\,
	combout => \core1|rf|RF~3108_combout\);

-- Location: LCCOMB_X26_Y35_N18
\core1|rf|RF~3111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3111_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3108_combout\ & ((\core1|rf|RF~3110_combout\))) # (!\core1|rf|RF~3108_combout\ & (\core1|rf|RF~3103_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3103_combout\,
	datac => \core1|rf|RF~3110_combout\,
	datad => \core1|rf|RF~3108_combout\,
	combout => \core1|rf|RF~3111_combout\);

-- Location: LCCOMB_X26_Y35_N28
\core1|rf|RF~3143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3143_combout\ = (\core1|rf|RF~3132_combout\ & (((\core1|rf|RF~3142_combout\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~3132_combout\ & (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3132_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~3142_combout\,
	datad => \core1|rf|RF~3111_combout\,
	combout => \core1|rf|RF~3143_combout\);

-- Location: LCCOMB_X16_Y34_N18
\core1|rd_val_or_zero[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[25]~25_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3143_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3143_combout\,
	combout => \core1|rd_val_or_zero[25]~25_combout\);

-- Location: FF_X16_Y34_N19
\core1|rd_val_2_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[25]~25_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(25));

-- Location: LCCOMB_X11_Y35_N24
\core1|alu_1|ShiftLeft0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~119_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(24))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datac => \core1|rd_val_2_r\(25),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X11_Y33_N10
\core1|alu_1|ShiftLeft0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~120_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~109_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~109_combout\,
	datac => \core1|alu_1|ShiftLeft0~119_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X11_Y34_N26
\core1|alu_1|ShiftLeft0~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~138_combout\ = (\core1|alu_1|ShiftRight0~40_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\ & (!\core1|alu_1|ShiftRight0~53_combout\))) # (!\core1|alu_1|ShiftRight0~40_combout\ & (((\core1|alu_1|ShiftRight0~53_combout\) # 
-- (\core1|alu_1|ShiftLeft0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~137_combout\,
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|alu_1|ShiftRight0~53_combout\,
	datad => \core1|alu_1|ShiftLeft0~120_combout\,
	combout => \core1|alu_1|ShiftLeft0~138_combout\);

-- Location: LCCOMB_X11_Y33_N4
\core1|alu_1|ShiftLeft0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~97_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(20))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rd_val_2_r\(21),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X11_Y33_N26
\core1|alu_1|ShiftLeft0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~85_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X11_Y33_N14
\core1|alu_1|ShiftLeft0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~98_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~85_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~97_combout\,
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X29_Y34_N10
\core1|rf|RF~1966feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1966feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1966feeder_combout\);

-- Location: FF_X29_Y34_N11
\core1|rf|RF~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1966feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1966_q\);

-- Location: LCCOMB_X29_Y30_N16
\core1|rf|RF~1454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1454feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1454feeder_combout\);

-- Location: FF_X29_Y30_N17
\core1|rf|RF~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1454feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1454_q\);

-- Location: FF_X30_Y31_N9
\core1|rf|RF~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~430_q\);

-- Location: LCCOMB_X30_Y31_N8
\core1|rf|RF~2671\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2671_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1454_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~430_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1454_q\,
	datac => \core1|rf|RF~430_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2671_combout\);

-- Location: FF_X30_Y31_N11
\core1|rf|RF~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~942_q\);

-- Location: LCCOMB_X30_Y31_N10
\core1|rf|RF~2672\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2672_combout\ = (\core1|rf|RF~2671_combout\ & ((\core1|rf|RF~1966_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2671_combout\ & (((\core1|rf|RF~942_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1966_q\,
	datab => \core1|rf|RF~2671_combout\,
	datac => \core1|rf|RF~942_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2672_combout\);

-- Location: LCCOMB_X17_Y37_N26
\core1|rf|RF~2030feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2030feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~2030feeder_combout\);

-- Location: FF_X17_Y37_N27
\core1|rf|RF~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2030feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2030_q\);

-- Location: FF_X23_Y30_N25
\core1|rf|RF~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~494_q\);

-- Location: LCCOMB_X25_Y30_N6
\core1|rf|RF~1518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1518feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1518feeder_combout\);

-- Location: FF_X25_Y30_N7
\core1|rf|RF~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1518feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1518_q\);

-- Location: LCCOMB_X23_Y30_N24
\core1|rf|RF~2678\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2678_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1518_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~494_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~494_q\,
	datad => \core1|rf|RF~1518_q\,
	combout => \core1|rf|RF~2678_combout\);

-- Location: FF_X23_Y30_N11
\core1|rf|RF~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1006_q\);

-- Location: LCCOMB_X23_Y30_N10
\core1|rf|RF~2679\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2679_combout\ = (\core1|rf|RF~2678_combout\ & ((\core1|rf|RF~2030_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2678_combout\ & (((\core1|rf|RF~1006_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2030_q\,
	datab => \core1|rf|RF~2678_combout\,
	datac => \core1|rf|RF~1006_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2679_combout\);

-- Location: LCCOMB_X34_Y29_N24
\core1|rf|RF~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~910feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~910feeder_combout\);

-- Location: FF_X34_Y29_N25
\core1|rf|RF~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~910feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~910_q\);

-- Location: FF_X34_Y29_N7
\core1|rf|RF~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~398_q\);

-- Location: LCCOMB_X34_Y29_N6
\core1|rf|RF~2675\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2675_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~910_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~398_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~910_q\,
	datac => \core1|rf|RF~398_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2675_combout\);

-- Location: FF_X34_Y33_N15
\core1|rf|RF~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1934_q\);

-- Location: LCCOMB_X34_Y33_N20
\core1|rf|RF~1422feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1422feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1422feeder_combout\);

-- Location: FF_X34_Y33_N21
\core1|rf|RF~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1422feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1422_q\);

-- Location: LCCOMB_X34_Y33_N14
\core1|rf|RF~2676\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2676_combout\ = (\core1|rf|RF~2675_combout\ & (((\core1|rf|RF~1934_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2675_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1422_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2675_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1934_q\,
	datad => \core1|rf|RF~1422_q\,
	combout => \core1|rf|RF~2676_combout\);

-- Location: LCCOMB_X22_Y26_N10
\core1|rf|RF~1486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1486feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1486feeder_combout\);

-- Location: FF_X22_Y26_N11
\core1|rf|RF~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1486feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1486_q\);

-- Location: FF_X17_Y30_N27
\core1|rf|RF~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1998_q\);

-- Location: LCCOMB_X18_Y26_N12
\core1|rf|RF~974feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~974feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~974feeder_combout\);

-- Location: FF_X18_Y26_N13
\core1|rf|RF~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~974feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~974_q\);

-- Location: FF_X18_Y26_N19
\core1|rf|RF~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~462_q\);

-- Location: LCCOMB_X18_Y26_N18
\core1|rf|RF~2673\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2673_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~974_q\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~462_q\ & !\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~974_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~462_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2673_combout\);

-- Location: LCCOMB_X17_Y30_N26
\core1|rf|RF~2674\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2674_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2673_combout\ & ((\core1|rf|RF~1998_q\))) # (!\core1|rf|RF~2673_combout\ & (\core1|rf|RF~1486_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1486_q\,
	datac => \core1|rf|RF~1998_q\,
	datad => \core1|rf|RF~2673_combout\,
	combout => \core1|rf|RF~2674_combout\);

-- Location: LCCOMB_X22_Y33_N18
\core1|rf|RF~2677\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2677_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2674_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~2676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2676_combout\,
	datad => \core1|rf|RF~2674_combout\,
	combout => \core1|rf|RF~2677_combout\);

-- Location: LCCOMB_X22_Y33_N12
\core1|rf|RF~2680\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2680_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2677_combout\ & ((\core1|rf|RF~2679_combout\))) # (!\core1|rf|RF~2677_combout\ & (\core1|rf|RF~2672_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2672_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2679_combout\,
	datad => \core1|rf|RF~2677_combout\,
	combout => \core1|rf|RF~2680_combout\);

-- Location: LCCOMB_X19_Y27_N8
\core1|rf|RF~1902feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1902feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1902feeder_combout\);

-- Location: FF_X19_Y27_N9
\core1|rf|RF~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1902feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1902_q\);

-- Location: LCCOMB_X17_Y27_N20
\core1|rf|RF~1838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1838feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1838feeder_combout\);

-- Location: FF_X17_Y27_N21
\core1|rf|RF~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1838feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1838_q\);

-- Location: FF_X17_Y27_N27
\core1|rf|RF~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1806_q\);

-- Location: LCCOMB_X17_Y27_N26
\core1|rf|RF~2647\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2647_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1838_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1806_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1838_q\,
	datac => \core1|rf|RF~1806_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2647_combout\);

-- Location: FF_X20_Y27_N11
\core1|rf|RF~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1870_q\);

-- Location: LCCOMB_X20_Y27_N10
\core1|rf|RF~2648\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2648_combout\ = (\core1|rf|RF~2647_combout\ & ((\core1|rf|RF~1902_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2647_combout\ & (((\core1|rf|RF~1870_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1902_q\,
	datab => \core1|rf|RF~2647_combout\,
	datac => \core1|rf|RF~1870_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2648_combout\);

-- Location: LCCOMB_X23_Y33_N22
\core1|rf|RF~878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~878feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~878feeder_combout\);

-- Location: FF_X23_Y33_N23
\core1|rf|RF~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~878feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~878_q\);

-- Location: FF_X25_Y26_N23
\core1|rf|RF~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~846_q\);

-- Location: FF_X33_Y29_N21
\core1|rf|RF~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~782_q\);

-- Location: LCCOMB_X33_Y29_N2
\core1|rf|RF~814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~814feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~814feeder_combout\);

-- Location: FF_X33_Y29_N3
\core1|rf|RF~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~814feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~814_q\);

-- Location: LCCOMB_X33_Y29_N20
\core1|rf|RF~2640\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2640_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~814_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~782_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~782_q\,
	datad => \core1|rf|RF~814_q\,
	combout => \core1|rf|RF~2640_combout\);

-- Location: LCCOMB_X25_Y26_N22
\core1|rf|RF~2641\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2641_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2640_combout\ & (\core1|rf|RF~878_q\)) # (!\core1|rf|RF~2640_combout\ & ((\core1|rf|RF~846_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~878_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~846_q\,
	datad => \core1|rf|RF~2640_combout\,
	combout => \core1|rf|RF~2641_combout\);

-- Location: LCCOMB_X29_Y31_N0
\core1|rf|RF~302feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~302feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~302feeder_combout\);

-- Location: FF_X29_Y31_N1
\core1|rf|RF~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~302feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~302_q\);

-- Location: FF_X29_Y31_N15
\core1|rf|RF~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~366_q\);

-- Location: LCCOMB_X33_Y31_N14
\core1|rf|RF~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~334feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~334feeder_combout\);

-- Location: FF_X33_Y31_N15
\core1|rf|RF~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~334feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~334_q\);

-- Location: FF_X33_Y31_N13
\core1|rf|RF~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~270_q\);

-- Location: LCCOMB_X33_Y31_N12
\core1|rf|RF~2644\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2644_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~334_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~270_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~334_q\,
	datac => \core1|rf|RF~270_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2644_combout\);

-- Location: LCCOMB_X29_Y31_N14
\core1|rf|RF~2645\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2645_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2644_combout\ & ((\core1|rf|RF~366_q\))) # (!\core1|rf|RF~2644_combout\ & (\core1|rf|RF~302_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~302_q\,
	datac => \core1|rf|RF~366_q\,
	datad => \core1|rf|RF~2644_combout\,
	combout => \core1|rf|RF~2645_combout\);

-- Location: LCCOMB_X30_Y29_N14
\core1|rf|RF~1326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1326feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1326feeder_combout\);

-- Location: FF_X30_Y29_N15
\core1|rf|RF~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1326feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1326_q\);

-- Location: FF_X23_Y24_N29
\core1|rf|RF~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1390_q\);

-- Location: FF_X17_Y37_N3
\core1|rf|RF~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1358_q\);

-- Location: FF_X23_Y24_N11
\core1|rf|RF~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1294_q\);

-- Location: LCCOMB_X23_Y24_N10
\core1|rf|RF~2642\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2642_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1358_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1358_q\,
	datac => \core1|rf|RF~1294_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2642_combout\);

-- Location: LCCOMB_X23_Y24_N28
\core1|rf|RF~2643\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2643_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2642_combout\ & ((\core1|rf|RF~1390_q\))) # (!\core1|rf|RF~2642_combout\ & (\core1|rf|RF~1326_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1326_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1390_q\,
	datad => \core1|rf|RF~2642_combout\,
	combout => \core1|rf|RF~2643_combout\);

-- Location: LCCOMB_X29_Y31_N16
\core1|rf|RF~2646\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2646_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~2643_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2645_combout\,
	datad => \core1|rf|RF~2643_combout\,
	combout => \core1|rf|RF~2646_combout\);

-- Location: LCCOMB_X29_Y31_N22
\core1|rf|RF~2649\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2649_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2646_combout\ & (\core1|rf|RF~2648_combout\)) # (!\core1|rf|RF~2646_combout\ & ((\core1|rf|RF~2641_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2648_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2641_combout\,
	datad => \core1|rf|RF~2646_combout\,
	combout => \core1|rf|RF~2649_combout\);

-- Location: LCCOMB_X21_Y29_N20
\core1|rf|RF~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~718feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~718feeder_combout\);

-- Location: FF_X21_Y29_N21
\core1|rf|RF~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~718feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~718_q\);

-- Location: FF_X26_Y29_N5
\core1|rf|RF~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~750_q\);

-- Location: FF_X25_Y29_N21
\core1|rf|RF~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~654_q\);

-- Location: LCCOMB_X16_Y25_N28
\core1|rf|RF~686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~686feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~686feeder_combout\);

-- Location: FF_X16_Y25_N29
\core1|rf|RF~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~686feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~686_q\);

-- Location: LCCOMB_X25_Y29_N20
\core1|rf|RF~2652\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2652_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~686_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~654_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~654_q\,
	datad => \core1|rf|RF~686_q\,
	combout => \core1|rf|RF~2652_combout\);

-- Location: LCCOMB_X26_Y29_N4
\core1|rf|RF~2653\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2653_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2652_combout\ & ((\core1|rf|RF~750_q\))) # (!\core1|rf|RF~2652_combout\ & (\core1|rf|RF~718_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~718_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~750_q\,
	datad => \core1|rf|RF~2652_combout\,
	combout => \core1|rf|RF~2653_combout\);

-- Location: LCCOMB_X33_Y33_N10
\core1|rf|RF~174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~174feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~174feeder_combout\);

-- Location: FF_X33_Y33_N11
\core1|rf|RF~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~174feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~174_q\);

-- Location: FF_X33_Y33_N25
\core1|rf|RF~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~238_q\);

-- Location: LCCOMB_X32_Y33_N18
\core1|rf|RF~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~206feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~206feeder_combout\);

-- Location: FF_X32_Y33_N19
\core1|rf|RF~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~206feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~206_q\);

-- Location: FF_X32_Y33_N25
\core1|rf|RF~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~142_q\);

-- Location: LCCOMB_X32_Y33_N24
\core1|rf|RF~2654\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2654_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~206_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~142_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~206_q\,
	datac => \core1|rf|RF~142_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2654_combout\);

-- Location: LCCOMB_X33_Y33_N24
\core1|rf|RF~2655\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2655_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2654_combout\ & ((\core1|rf|RF~238_q\))) # (!\core1|rf|RF~2654_combout\ & (\core1|rf|RF~174_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~174_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~238_q\,
	datad => \core1|rf|RF~2654_combout\,
	combout => \core1|rf|RF~2655_combout\);

-- Location: LCCOMB_X26_Y29_N10
\core1|rf|RF~2656\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2656_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~2653_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2653_combout\,
	datad => \core1|rf|RF~2655_combout\,
	combout => \core1|rf|RF~2656_combout\);

-- Location: LCCOMB_X20_Y30_N26
\core1|rf|RF~1742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1742feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1742feeder_combout\);

-- Location: FF_X20_Y30_N27
\core1|rf|RF~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1742feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1742_q\);

-- Location: FF_X20_Y30_N25
\core1|rf|RF~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1774_q\);

-- Location: LCCOMB_X26_Y28_N20
\core1|rf|RF~1710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1710feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1710feeder_combout\);

-- Location: FF_X26_Y28_N21
\core1|rf|RF~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1710feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1710_q\);

-- Location: FF_X27_Y26_N19
\core1|rf|RF~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1678_q\);

-- Location: LCCOMB_X27_Y26_N18
\core1|rf|RF~2657\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2657_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1710_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1678_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1710_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1678_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2657_combout\);

-- Location: LCCOMB_X20_Y30_N24
\core1|rf|RF~2658\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2658_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2657_combout\ & ((\core1|rf|RF~1774_q\))) # (!\core1|rf|RF~2657_combout\ & (\core1|rf|RF~1742_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1742_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1774_q\,
	datad => \core1|rf|RF~2657_combout\,
	combout => \core1|rf|RF~2658_combout\);

-- Location: LCCOMB_X27_Y34_N10
\core1|rf|RF~1262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1262feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1262feeder_combout\);

-- Location: FF_X27_Y34_N11
\core1|rf|RF~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1262feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1262_q\);

-- Location: LCCOMB_X21_Y34_N10
\core1|rf|RF~1230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1230feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1230feeder_combout\);

-- Location: FF_X21_Y34_N11
\core1|rf|RF~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1230feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1230_q\);

-- Location: FF_X21_Y34_N9
\core1|rf|RF~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1166_q\);

-- Location: LCCOMB_X21_Y34_N8
\core1|rf|RF~2650\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2650_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1230_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1166_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1230_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1166_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2650_combout\);

-- Location: FF_X27_Y34_N5
\core1|rf|RF~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1198_q\);

-- Location: LCCOMB_X27_Y34_N4
\core1|rf|RF~2651\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2651_combout\ = (\core1|rf|RF~2650_combout\ & ((\core1|rf|RF~1262_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2650_combout\ & (((\core1|rf|RF~1198_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1262_q\,
	datab => \core1|rf|RF~2650_combout\,
	datac => \core1|rf|RF~1198_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2651_combout\);

-- Location: LCCOMB_X26_Y29_N24
\core1|rf|RF~2659\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2659_combout\ = (\core1|rf|RF~2656_combout\ & (((\core1|rf|RF~2658_combout\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2656_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2656_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2658_combout\,
	datad => \core1|rf|RF~2651_combout\,
	combout => \core1|rf|RF~2659_combout\);

-- Location: LCCOMB_X22_Y29_N30
\core1|rf|RF~622feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~622feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~622feeder_combout\);

-- Location: FF_X22_Y29_N31
\core1|rf|RF~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~622feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~622_q\);

-- Location: FF_X22_Y29_N29
\core1|rf|RF~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~590_q\);

-- Location: LCCOMB_X23_Y29_N14
\core1|rf|RF~558feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~558feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~558feeder_combout\);

-- Location: FF_X23_Y29_N15
\core1|rf|RF~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~558feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~558_q\);

-- Location: FF_X23_Y29_N5
\core1|rf|RF~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~526_q\);

-- Location: LCCOMB_X23_Y29_N4
\core1|rf|RF~2660\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2660_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~558_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~526_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~558_q\,
	datac => \core1|rf|RF~526_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2660_combout\);

-- Location: LCCOMB_X22_Y29_N28
\core1|rf|RF~2661\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2661_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2660_combout\ & (\core1|rf|RF~622_q\)) # (!\core1|rf|RF~2660_combout\ & ((\core1|rf|RF~590_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~622_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~590_q\,
	datad => \core1|rf|RF~2660_combout\,
	combout => \core1|rf|RF~2661_combout\);

-- Location: LCCOMB_X20_Y27_N4
\core1|rf|RF~1614feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1614feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1614feeder_combout\);

-- Location: FF_X20_Y27_N5
\core1|rf|RF~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1614feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1614_q\);

-- Location: FF_X18_Y25_N7
\core1|rf|RF~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1646_q\);

-- Location: FF_X18_Y25_N29
\core1|rf|RF~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1550_q\);

-- Location: LCCOMB_X21_Y24_N30
\core1|rf|RF~1582feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1582feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1582feeder_combout\);

-- Location: FF_X21_Y24_N31
\core1|rf|RF~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1582feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1582_q\);

-- Location: LCCOMB_X18_Y25_N28
\core1|rf|RF~2667\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2667_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~1582_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1550_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1550_q\,
	datad => \core1|rf|RF~1582_q\,
	combout => \core1|rf|RF~2667_combout\);

-- Location: LCCOMB_X18_Y25_N6
\core1|rf|RF~2668\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2668_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2667_combout\ & ((\core1|rf|RF~1646_q\))) # (!\core1|rf|RF~2667_combout\ & (\core1|rf|RF~1614_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1614_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1646_q\,
	datad => \core1|rf|RF~2667_combout\,
	combout => \core1|rf|RF~2668_combout\);

-- Location: LCCOMB_X21_Y32_N4
\core1|rf|RF~1070feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1070feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1070feeder_combout\);

-- Location: FF_X21_Y32_N5
\core1|rf|RF~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1070feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1070_q\);

-- Location: FF_X21_Y32_N19
\core1|rf|RF~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1134_q\);

-- Location: FF_X22_Y28_N27
\core1|rf|RF~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1038_q\);

-- Location: LCCOMB_X21_Y35_N28
\core1|rf|RF~1102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1102feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~1102feeder_combout\);

-- Location: FF_X21_Y35_N29
\core1|rf|RF~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1102feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1102_q\);

-- Location: LCCOMB_X22_Y28_N26
\core1|rf|RF~2662\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2662_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1102_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1038_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1038_q\,
	datad => \core1|rf|RF~1102_q\,
	combout => \core1|rf|RF~2662_combout\);

-- Location: LCCOMB_X21_Y32_N18
\core1|rf|RF~2663\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2663_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2662_combout\ & ((\core1|rf|RF~1134_q\))) # (!\core1|rf|RF~2662_combout\ & (\core1|rf|RF~1070_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1070_q\,
	datac => \core1|rf|RF~1134_q\,
	datad => \core1|rf|RF~2662_combout\,
	combout => \core1|rf|RF~2663_combout\);

-- Location: LCCOMB_X32_Y32_N12
\core1|rf|RF~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~46feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~46feeder_combout\);

-- Location: FF_X32_Y32_N13
\core1|rf|RF~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~46feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~46_q\);

-- Location: FF_X32_Y32_N15
\core1|rf|RF~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~110_q\);

-- Location: LCCOMB_X16_Y28_N4
\core1|rf|RF~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~78feeder_combout\ = \core1|rf_wd[14]~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[14]~113_combout\,
	combout => \core1|rf|RF~78feeder_combout\);

-- Location: FF_X16_Y28_N5
\core1|rf|RF~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~78feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~78_q\);

-- Location: FF_X22_Y28_N21
\core1|rf|RF~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[14]~113_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~14_q\);

-- Location: LCCOMB_X22_Y28_N20
\core1|rf|RF~2664\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2664_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~78_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~14_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~78_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~14_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2664_combout\);

-- Location: LCCOMB_X32_Y32_N14
\core1|rf|RF~2665\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2665_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2664_combout\ & ((\core1|rf|RF~110_q\))) # (!\core1|rf|RF~2664_combout\ & (\core1|rf|RF~46_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~46_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~110_q\,
	datad => \core1|rf|RF~2664_combout\,
	combout => \core1|rf|RF~2665_combout\);

-- Location: LCCOMB_X22_Y32_N26
\core1|rf|RF~2666\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2666_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2663_combout\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((!\core1|rd_addr[4]~5_combout\ & \core1|rf|RF~2665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2663_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2665_combout\,
	combout => \core1|rf|RF~2666_combout\);

-- Location: LCCOMB_X22_Y33_N10
\core1|rf|RF~2669\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2669_combout\ = (\core1|rf|RF~2666_combout\ & (((\core1|rf|RF~2668_combout\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2666_combout\ & (\core1|rf|RF~2661_combout\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2661_combout\,
	datab => \core1|rf|RF~2668_combout\,
	datac => \core1|rf|RF~2666_combout\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2669_combout\);

-- Location: LCCOMB_X22_Y33_N24
\core1|rf|RF~2670\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2670_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~2659_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2659_combout\,
	datad => \core1|rf|RF~2669_combout\,
	combout => \core1|rf|RF~2670_combout\);

-- Location: LCCOMB_X22_Y33_N14
\core1|rf|RF~2681\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2681_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2670_combout\ & (\core1|rf|RF~2680_combout\)) # (!\core1|rf|RF~2670_combout\ & ((\core1|rf|RF~2649_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2680_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2649_combout\,
	datad => \core1|rf|RF~2670_combout\,
	combout => \core1|rf|RF~2681_combout\);

-- Location: LCCOMB_X15_Y37_N20
\core1|rd_val_or_zero[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[14]~14_combout\ = (\core1|rf|RF~2681_combout\ & \core1|WideOr2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf|RF~2681_combout\,
	datad => \core1|WideOr2~combout\,
	combout => \core1|rd_val_or_zero[14]~14_combout\);

-- Location: FF_X15_Y37_N21
\core1|rd_val_2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[14]~14_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(14));

-- Location: FF_X20_Y33_N23
\core1|rf|RF~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1647_q\);

-- Location: LCCOMB_X19_Y33_N20
\core1|rf|RF~1775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1775feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1775feeder_combout\);

-- Location: FF_X19_Y33_N21
\core1|rf|RF~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1775feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1775_q\);

-- Location: LCCOMB_X20_Y33_N22
\core1|rf|RF~2720\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2720_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1775_q\))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1647_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1647_q\,
	datad => \core1|rf|RF~1775_q\,
	combout => \core1|rf|RF~2720_combout\);

-- Location: FF_X20_Y33_N21
\core1|rf|RF~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1903_q\);

-- Location: LCCOMB_X12_Y31_N6
\core1|rf|RF~2031feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2031feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~2031feeder_combout\);

-- Location: FF_X12_Y31_N7
\core1|rf|RF~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2031feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2031_q\);

-- Location: LCCOMB_X20_Y33_N20
\core1|rf|RF~2721\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2721_combout\ = (\core1|rf|RF~2720_combout\ & (((\core1|rf|RF~2031_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2720_combout\ & (\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1903_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2720_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1903_q\,
	datad => \core1|rf|RF~2031_q\,
	combout => \core1|rf|RF~2721_combout\);

-- Location: FF_X17_Y30_N5
\core1|rf|RF~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1999_q\);

-- Location: LCCOMB_X20_Y27_N6
\core1|rf|RF~1871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1871feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1871feeder_combout\);

-- Location: FF_X20_Y27_N7
\core1|rf|RF~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1871feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1871_q\);

-- Location: FF_X20_Y27_N29
\core1|rf|RF~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1615_q\);

-- Location: LCCOMB_X20_Y27_N28
\core1|rf|RF~2713\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2713_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1871_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1615_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1871_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1615_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2713_combout\);

-- Location: FF_X20_Y30_N31
\core1|rf|RF~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1743_q\);

-- Location: LCCOMB_X20_Y30_N30
\core1|rf|RF~2714\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2714_combout\ = (\core1|rf|RF~2713_combout\ & ((\core1|rf|RF~1999_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2713_combout\ & (((\core1|rf|RF~1743_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1999_q\,
	datab => \core1|rf|RF~2713_combout\,
	datac => \core1|rf|RF~1743_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2714_combout\);

-- Location: LCCOMB_X23_Y25_N18
\core1|rf|RF~1679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1679feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1679feeder_combout\);

-- Location: FF_X23_Y25_N19
\core1|rf|RF~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1679feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1679_q\);

-- Location: FF_X23_Y25_N17
\core1|rf|RF~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1935_q\);

-- Location: LCCOMB_X29_Y25_N0
\core1|rf|RF~1807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1807feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1807feeder_combout\);

-- Location: FF_X29_Y25_N1
\core1|rf|RF~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1807feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1807_q\);

-- Location: FF_X29_Y25_N15
\core1|rf|RF~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1551_q\);

-- Location: LCCOMB_X29_Y25_N14
\core1|rf|RF~2717\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2717_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1807_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1807_q\,
	datac => \core1|rf|RF~1551_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2717_combout\);

-- Location: LCCOMB_X23_Y25_N16
\core1|rf|RF~2718\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2718_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2717_combout\ & ((\core1|rf|RF~1935_q\))) # (!\core1|rf|RF~2717_combout\ & (\core1|rf|RF~1679_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1679_q\,
	datac => \core1|rf|RF~1935_q\,
	datad => \core1|rf|RF~2717_combout\,
	combout => \core1|rf|RF~2718_combout\);

-- Location: LCCOMB_X28_Y27_N18
\core1|rf|RF~1711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1711feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1711feeder_combout\);

-- Location: FF_X28_Y27_N19
\core1|rf|RF~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1711feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1711_q\);

-- Location: FF_X28_Y27_N13
\core1|rf|RF~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1583_q\);

-- Location: LCCOMB_X28_Y27_N12
\core1|rf|RF~2715\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2715_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1711_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1583_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1711_q\,
	datac => \core1|rf|RF~1583_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2715_combout\);

-- Location: FF_X25_Y25_N9
\core1|rf|RF~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1967_q\);

-- Location: LCCOMB_X25_Y25_N18
\core1|rf|RF~1839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1839feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1839feeder_combout\);

-- Location: FF_X25_Y25_N19
\core1|rf|RF~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1839feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1839_q\);

-- Location: LCCOMB_X25_Y25_N8
\core1|rf|RF~2716\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2716_combout\ = (\core1|rf|RF~2715_combout\ & (((\core1|rf|RF~1967_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2715_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1839_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2715_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1967_q\,
	datad => \core1|rf|RF~1839_q\,
	combout => \core1|rf|RF~2716_combout\);

-- Location: LCCOMB_X26_Y25_N8
\core1|rf|RF~2719\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2719_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2716_combout\))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (\core1|rf|RF~2718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2718_combout\,
	datad => \core1|rf|RF~2716_combout\,
	combout => \core1|rf|RF~2719_combout\);

-- Location: LCCOMB_X27_Y29_N28
\core1|rf|RF~2722\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2722_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2719_combout\ & (\core1|rf|RF~2721_combout\)) # (!\core1|rf|RF~2719_combout\ & ((\core1|rf|RF~2714_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2721_combout\,
	datab => \core1|rf|RF~2714_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2719_combout\,
	combout => \core1|rf|RF~2722_combout\);

-- Location: LCCOMB_X23_Y28_N30
\core1|rf|RF~1007feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1007feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1007feeder_combout\);

-- Location: FF_X23_Y28_N31
\core1|rf|RF~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1007feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1007_q\);

-- Location: FF_X23_Y28_N1
\core1|rf|RF~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~751_q\);

-- Location: LCCOMB_X16_Y27_N12
\core1|rf|RF~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~879feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~879feeder_combout\);

-- Location: FF_X16_Y27_N13
\core1|rf|RF~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~879feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~879_q\);

-- Location: FF_X16_Y27_N31
\core1|rf|RF~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~623_q\);

-- Location: LCCOMB_X16_Y27_N30
\core1|rf|RF~2689\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2689_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~879_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~623_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~879_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~623_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2689_combout\);

-- Location: LCCOMB_X23_Y28_N0
\core1|rf|RF~2690\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2690_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2689_combout\ & (\core1|rf|RF~1007_q\)) # (!\core1|rf|RF~2689_combout\ & ((\core1|rf|RF~751_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1007_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~751_q\,
	datad => \core1|rf|RF~2689_combout\,
	combout => \core1|rf|RF~2690_combout\);

-- Location: LCCOMB_X12_Y27_N24
\core1|rf|RF~943feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~943feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~943feeder_combout\);

-- Location: FF_X12_Y27_N25
\core1|rf|RF~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~943feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~943_q\);

-- Location: FF_X12_Y31_N21
\core1|rf|RF~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~687_q\);

-- Location: FF_X23_Y29_N27
\core1|rf|RF~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~559_q\);

-- Location: LCCOMB_X33_Y29_N22
\core1|rf|RF~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~815feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~815feeder_combout\);

-- Location: FF_X33_Y29_N23
\core1|rf|RF~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~815feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~815_q\);

-- Location: LCCOMB_X23_Y29_N26
\core1|rf|RF~2682\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2682_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~815_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~559_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~559_q\,
	datad => \core1|rf|RF~815_q\,
	combout => \core1|rf|RF~2682_combout\);

-- Location: LCCOMB_X12_Y31_N20
\core1|rf|RF~2683\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2683_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2682_combout\ & (\core1|rf|RF~943_q\)) # (!\core1|rf|RF~2682_combout\ & ((\core1|rf|RF~687_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~943_q\,
	datac => \core1|rf|RF~687_q\,
	datad => \core1|rf|RF~2682_combout\,
	combout => \core1|rf|RF~2683_combout\);

-- Location: LCCOMB_X28_Y29_N14
\core1|rf|RF~783feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~783feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~783feeder_combout\);

-- Location: FF_X28_Y29_N15
\core1|rf|RF~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~783feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~783_q\);

-- Location: FF_X28_Y29_N9
\core1|rf|RF~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~911_q\);

-- Location: LCCOMB_X30_Y26_N0
\core1|rf|RF~655feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~655feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~655feeder_combout\);

-- Location: FF_X30_Y26_N1
\core1|rf|RF~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~655feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~655_q\);

-- Location: FF_X30_Y26_N27
\core1|rf|RF~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~527_q\);

-- Location: LCCOMB_X30_Y26_N26
\core1|rf|RF~2686\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2686_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~655_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~527_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~655_q\,
	datac => \core1|rf|RF~527_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2686_combout\);

-- Location: LCCOMB_X28_Y29_N8
\core1|rf|RF~2687\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2687_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2686_combout\ & ((\core1|rf|RF~911_q\))) # (!\core1|rf|RF~2686_combout\ & (\core1|rf|RF~783_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~783_q\,
	datac => \core1|rf|RF~911_q\,
	datad => \core1|rf|RF~2686_combout\,
	combout => \core1|rf|RF~2687_combout\);

-- Location: FF_X23_Y27_N29
\core1|rf|RF~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~591_q\);

-- Location: LCCOMB_X23_Y27_N6
\core1|rf|RF~719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~719feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~719feeder_combout\);

-- Location: FF_X23_Y27_N7
\core1|rf|RF~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~719feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~719_q\);

-- Location: LCCOMB_X23_Y27_N28
\core1|rf|RF~2684\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2684_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~719_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~591_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~591_q\,
	datad => \core1|rf|RF~719_q\,
	combout => \core1|rf|RF~2684_combout\);

-- Location: FF_X25_Y26_N19
\core1|rf|RF~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~975_q\);

-- Location: LCCOMB_X25_Y26_N16
\core1|rf|RF~847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~847feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~847feeder_combout\);

-- Location: FF_X25_Y26_N17
\core1|rf|RF~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~847feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~847_q\);

-- Location: LCCOMB_X25_Y26_N18
\core1|rf|RF~2685\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2685_combout\ = (\core1|rf|RF~2684_combout\ & (((\core1|rf|RF~975_q\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~2684_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~847_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2684_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~975_q\,
	datad => \core1|rf|RF~847_q\,
	combout => \core1|rf|RF~2685_combout\);

-- Location: LCCOMB_X28_Y29_N6
\core1|rf|RF~2688\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2688_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2685_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~2687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2687_combout\,
	datad => \core1|rf|RF~2685_combout\,
	combout => \core1|rf|RF~2688_combout\);

-- Location: LCCOMB_X27_Y29_N22
\core1|rf|RF~2691\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2691_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2688_combout\ & (\core1|rf|RF~2690_combout\)) # (!\core1|rf|RF~2688_combout\ & ((\core1|rf|RF~2683_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2690_combout\,
	datab => \core1|rf|RF~2683_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2688_combout\,
	combout => \core1|rf|RF~2691_combout\);

-- Location: LCCOMB_X32_Y31_N4
\core1|rf|RF~239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~239feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~239feeder_combout\);

-- Location: FF_X32_Y31_N5
\core1|rf|RF~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~239feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~239_q\);

-- Location: FF_X32_Y31_N31
\core1|rf|RF~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~495_q\);

-- Location: LCCOMB_X32_Y30_N24
\core1|rf|RF~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~367feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~367feeder_combout\);

-- Location: FF_X32_Y30_N25
\core1|rf|RF~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~367feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~367_q\);

-- Location: FF_X32_Y30_N31
\core1|rf|RF~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~111_q\);

-- Location: LCCOMB_X32_Y30_N30
\core1|rf|RF~2709\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2709_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~367_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~111_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~367_q\,
	datac => \core1|rf|RF~111_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2709_combout\);

-- Location: LCCOMB_X32_Y31_N30
\core1|rf|RF~2710\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2710_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2709_combout\ & ((\core1|rf|RF~495_q\))) # (!\core1|rf|RF~2709_combout\ & (\core1|rf|RF~239_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~239_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~495_q\,
	datad => \core1|rf|RF~2709_combout\,
	combout => \core1|rf|RF~2710_combout\);

-- Location: LCCOMB_X33_Y28_N4
\core1|rf|RF~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~463feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~463feeder_combout\);

-- Location: FF_X33_Y28_N5
\core1|rf|RF~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~463feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~463_q\);

-- Location: FF_X33_Y28_N11
\core1|rf|RF~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~335_q\);

-- Location: LCCOMB_X34_Y30_N8
\core1|rf|RF~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~207feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~207feeder_combout\);

-- Location: FF_X34_Y30_N9
\core1|rf|RF~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~207feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~207_q\);

-- Location: FF_X34_Y30_N27
\core1|rf|RF~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~79_q\);

-- Location: LCCOMB_X34_Y30_N26
\core1|rf|RF~2702\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2702_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~207_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~79_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~207_q\,
	datac => \core1|rf|RF~79_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2702_combout\);

-- Location: LCCOMB_X33_Y28_N10
\core1|rf|RF~2703\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2703_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2702_combout\ & (\core1|rf|RF~463_q\)) # (!\core1|rf|RF~2702_combout\ & ((\core1|rf|RF~335_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~463_q\,
	datac => \core1|rf|RF~335_q\,
	datad => \core1|rf|RF~2702_combout\,
	combout => \core1|rf|RF~2703_combout\);

-- Location: LCCOMB_X29_Y31_N8
\core1|rf|RF~303feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~303feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~303feeder_combout\);

-- Location: FF_X29_Y31_N9
\core1|rf|RF~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~303feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~303_q\);

-- Location: FF_X32_Y32_N29
\core1|rf|RF~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~47_q\);

-- Location: LCCOMB_X32_Y32_N28
\core1|rf|RF~2704\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2704_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~303_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~303_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~47_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2704_combout\);

-- Location: FF_X34_Y31_N21
\core1|rf|RF~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~431_q\);

-- Location: LCCOMB_X34_Y31_N2
\core1|rf|RF~175feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~175feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~175feeder_combout\);

-- Location: FF_X34_Y31_N3
\core1|rf|RF~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~175feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~175_q\);

-- Location: LCCOMB_X34_Y31_N20
\core1|rf|RF~2705\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2705_combout\ = (\core1|rf|RF~2704_combout\ & (((\core1|rf|RF~431_q\)) # (!\core1|rd_addr[2]~0_combout\))) # (!\core1|rf|RF~2704_combout\ & (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~175_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2704_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~431_q\,
	datad => \core1|rf|RF~175_q\,
	combout => \core1|rf|RF~2705_combout\);

-- Location: LCCOMB_X32_Y26_N24
\core1|rf|RF~271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~271feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~271feeder_combout\);

-- Location: FF_X32_Y26_N25
\core1|rf|RF~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~271feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~271_q\);

-- Location: FF_X32_Y26_N11
\core1|rf|RF~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~399_q\);

-- Location: LCCOMB_X33_Y30_N8
\core1|rf|RF~143feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~143feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~143feeder_combout\);

-- Location: FF_X33_Y30_N9
\core1|rf|RF~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~143feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~143_q\);

-- Location: FF_X33_Y30_N27
\core1|rf|RF~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~15_q\);

-- Location: LCCOMB_X33_Y30_N26
\core1|rf|RF~2706\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2706_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~143_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~15_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~143_q\,
	datac => \core1|rf|RF~15_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2706_combout\);

-- Location: LCCOMB_X32_Y26_N10
\core1|rf|RF~2707\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2707_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2706_combout\ & ((\core1|rf|RF~399_q\))) # (!\core1|rf|RF~2706_combout\ & (\core1|rf|RF~271_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2706_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~271_q\,
	datac => \core1|rf|RF~399_q\,
	datad => \core1|rf|RF~2706_combout\,
	combout => \core1|rf|RF~2707_combout\);

-- Location: LCCOMB_X28_Y29_N20
\core1|rf|RF~2708\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2708_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~2705_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2705_combout\,
	datad => \core1|rf|RF~2707_combout\,
	combout => \core1|rf|RF~2708_combout\);

-- Location: LCCOMB_X28_Y29_N18
\core1|rf|RF~2711\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2711_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2708_combout\ & (\core1|rf|RF~2710_combout\)) # (!\core1|rf|RF~2708_combout\ & ((\core1|rf|RF~2703_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2710_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2703_combout\,
	datad => \core1|rf|RF~2708_combout\,
	combout => \core1|rf|RF~2711_combout\);

-- Location: LCCOMB_X29_Y29_N12
\core1|rf|RF~1391feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1391feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1391feeder_combout\);

-- Location: FF_X29_Y29_N13
\core1|rf|RF~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1391feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1391_q\);

-- Location: FF_X29_Y29_N27
\core1|rf|RF~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1359_q\);

-- Location: FF_X30_Y29_N23
\core1|rf|RF~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1295_q\);

-- Location: LCCOMB_X30_Y29_N8
\core1|rf|RF~1327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1327feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1327feeder_combout\);

-- Location: FF_X30_Y29_N9
\core1|rf|RF~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1327feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1327_q\);

-- Location: LCCOMB_X30_Y29_N22
\core1|rf|RF~2692\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2692_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1327_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1295_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1295_q\,
	datad => \core1|rf|RF~1327_q\,
	combout => \core1|rf|RF~2692_combout\);

-- Location: LCCOMB_X29_Y29_N26
\core1|rf|RF~2693\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2693_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2692_combout\ & (\core1|rf|RF~1391_q\)) # (!\core1|rf|RF~2692_combout\ & ((\core1|rf|RF~1359_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1391_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1359_q\,
	datad => \core1|rf|RF~2692_combout\,
	combout => \core1|rf|RF~2693_combout\);

-- Location: LCCOMB_X29_Y30_N2
\core1|rf|RF~1455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1455feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1455feeder_combout\);

-- Location: FF_X29_Y30_N3
\core1|rf|RF~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1455feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1455_q\);

-- Location: FF_X29_Y30_N29
\core1|rf|RF~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1519_q\);

-- Location: LCCOMB_X30_Y30_N16
\core1|rf|RF~1487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1487feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1487feeder_combout\);

-- Location: FF_X30_Y30_N17
\core1|rf|RF~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1487feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1487_q\);

-- Location: FF_X30_Y30_N3
\core1|rf|RF~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1423_q\);

-- Location: LCCOMB_X30_Y30_N2
\core1|rf|RF~2699\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2699_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1487_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1423_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1487_q\,
	datac => \core1|rf|RF~1423_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2699_combout\);

-- Location: LCCOMB_X29_Y30_N28
\core1|rf|RF~2700\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2700_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2699_combout\ & ((\core1|rf|RF~1519_q\))) # (!\core1|rf|RF~2699_combout\ & (\core1|rf|RF~1455_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1455_q\,
	datac => \core1|rf|RF~1519_q\,
	datad => \core1|rf|RF~2699_combout\,
	combout => \core1|rf|RF~2700_combout\);

-- Location: LCCOMB_X19_Y25_N28
\core1|rf|RF~1103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1103feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1103feeder_combout\);

-- Location: FF_X19_Y25_N29
\core1|rf|RF~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1103feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1103_q\);

-- Location: FF_X19_Y25_N19
\core1|rf|RF~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1135_q\);

-- Location: LCCOMB_X17_Y25_N2
\core1|rf|RF~1071feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1071feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1071feeder_combout\);

-- Location: FF_X17_Y25_N3
\core1|rf|RF~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1071feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1071_q\);

-- Location: FF_X17_Y25_N17
\core1|rf|RF~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1039_q\);

-- Location: LCCOMB_X17_Y25_N16
\core1|rf|RF~2696\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2696_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1071_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1039_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1071_q\,
	datac => \core1|rf|RF~1039_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2696_combout\);

-- Location: LCCOMB_X19_Y25_N18
\core1|rf|RF~2697\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2697_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2696_combout\ & ((\core1|rf|RF~1135_q\))) # (!\core1|rf|RF~2696_combout\ & (\core1|rf|RF~1103_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1103_q\,
	datac => \core1|rf|RF~1135_q\,
	datad => \core1|rf|RF~2696_combout\,
	combout => \core1|rf|RF~2697_combout\);

-- Location: LCCOMB_X21_Y34_N6
\core1|rf|RF~1231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1231feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1231feeder_combout\);

-- Location: FF_X21_Y34_N7
\core1|rf|RF~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1231feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1231_q\);

-- Location: FF_X21_Y34_N21
\core1|rf|RF~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1167_q\);

-- Location: LCCOMB_X21_Y34_N20
\core1|rf|RF~2694\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2694_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1231_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1167_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1231_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1167_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2694_combout\);

-- Location: LCCOMB_X27_Y34_N16
\core1|rf|RF~1199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1199feeder_combout\ = \core1|rf_wd[15]~125_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[15]~125_combout\,
	combout => \core1|rf|RF~1199feeder_combout\);

-- Location: FF_X27_Y34_N17
\core1|rf|RF~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1199feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1199_q\);

-- Location: FF_X27_Y34_N7
\core1|rf|RF~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1263_q\);

-- Location: LCCOMB_X27_Y34_N6
\core1|rf|RF~2695\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2695_combout\ = (\core1|rf|RF~2694_combout\ & (((\core1|rf|RF~1263_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2694_combout\ & (\core1|rf|RF~1199_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2694_combout\,
	datab => \core1|rf|RF~1199_q\,
	datac => \core1|rf|RF~1263_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2695_combout\);

-- Location: LCCOMB_X28_Y29_N16
\core1|rf|RF~2698\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2698_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2695_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2697_combout\,
	datad => \core1|rf|RF~2695_combout\,
	combout => \core1|rf|RF~2698_combout\);

-- Location: LCCOMB_X28_Y29_N10
\core1|rf|RF~2701\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2701_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2698_combout\ & ((\core1|rf|RF~2700_combout\))) # (!\core1|rf|RF~2698_combout\ & (\core1|rf|RF~2693_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2693_combout\,
	datac => \core1|rf|RF~2700_combout\,
	datad => \core1|rf|RF~2698_combout\,
	combout => \core1|rf|RF~2701_combout\);

-- Location: LCCOMB_X28_Y29_N4
\core1|rf|RF~2712\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2712_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\) # (\core1|rf|RF~2701_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2711_combout\ & (!\core1|rd_addr[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2711_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2701_combout\,
	combout => \core1|rf|RF~2712_combout\);

-- Location: LCCOMB_X27_Y29_N30
\core1|rf|RF~2723\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2723_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2712_combout\ & (\core1|rf|RF~2722_combout\)) # (!\core1|rf|RF~2712_combout\ & ((\core1|rf|RF~2691_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2722_combout\,
	datac => \core1|rf|RF~2691_combout\,
	datad => \core1|rf|RF~2712_combout\,
	combout => \core1|rf|RF~2723_combout\);

-- Location: LCCOMB_X14_Y33_N4
\core1|rd_val_or_zero[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[15]~15_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2723_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datac => \core1|rf|RF~2723_combout\,
	combout => \core1|rd_val_or_zero[15]~15_combout\);

-- Location: FF_X14_Y33_N5
\core1|rd_val_2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[15]~15_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(15));

-- Location: LCCOMB_X11_Y35_N20
\core1|alu_1|ShiftLeft0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~66_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(14),
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X25_Y27_N12
\core1|rf|RF~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~688feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~688feeder_combout\);

-- Location: FF_X25_Y27_N13
\core1|rf|RF~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~688feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~688_q\);

-- Location: FF_X28_Y27_N27
\core1|rf|RF~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1712_q\);

-- Location: FF_X28_Y32_N5
\core1|rf|RF~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~176_q\);

-- Location: LCCOMB_X20_Y32_N26
\core1|rf|RF~1200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1200feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1200feeder_combout\);

-- Location: FF_X20_Y32_N27
\core1|rf|RF~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1200feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1200_q\);

-- Location: LCCOMB_X28_Y32_N4
\core1|rf|RF~2726\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2726_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1200_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~176_q\,
	datad => \core1|rf|RF~1200_q\,
	combout => \core1|rf|RF~2726_combout\);

-- Location: LCCOMB_X28_Y27_N26
\core1|rf|RF~2727\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2727_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2726_combout\ & ((\core1|rf|RF~1712_q\))) # (!\core1|rf|RF~2726_combout\ & (\core1|rf|RF~688_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~688_q\,
	datac => \core1|rf|RF~1712_q\,
	datad => \core1|rf|RF~2726_combout\,
	combout => \core1|rf|RF~2727_combout\);

-- Location: LCCOMB_X25_Y28_N16
\core1|rf|RF~1072feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1072feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1072feeder_combout\);

-- Location: FF_X25_Y28_N17
\core1|rf|RF~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1072feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1072_q\);

-- Location: FF_X28_Y27_N25
\core1|rf|RF~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1584_q\);

-- Location: LCCOMB_X22_Y24_N20
\core1|rf|RF~560feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~560feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~560feeder_combout\);

-- Location: FF_X22_Y24_N21
\core1|rf|RF~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~560feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~560_q\);

-- Location: FF_X21_Y24_N17
\core1|rf|RF~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~48_q\);

-- Location: LCCOMB_X21_Y24_N16
\core1|rf|RF~2728\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2728_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~560_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~560_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~48_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2728_combout\);

-- Location: LCCOMB_X28_Y27_N24
\core1|rf|RF~2729\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2729_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2728_combout\ & ((\core1|rf|RF~1584_q\))) # (!\core1|rf|RF~2728_combout\ & (\core1|rf|RF~1072_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1072_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1584_q\,
	datad => \core1|rf|RF~2728_combout\,
	combout => \core1|rf|RF~2729_combout\);

-- Location: LCCOMB_X28_Y27_N2
\core1|rf|RF~2730\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2730_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2727_combout\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2729_combout\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2727_combout\,
	datab => \core1|rf|RF~2729_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2730_combout\);

-- Location: LCCOMB_X29_Y32_N24
\core1|rf|RF~1968feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1968feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1968feeder_combout\);

-- Location: FF_X29_Y32_N25
\core1|rf|RF~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1968feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1968_q\);

-- Location: FF_X29_Y32_N7
\core1|rf|RF~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~944_q\);

-- Location: FF_X28_Y32_N15
\core1|rf|RF~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~432_q\);

-- Location: LCCOMB_X27_Y28_N4
\core1|rf|RF~1456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1456feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1456feeder_combout\);

-- Location: FF_X27_Y28_N5
\core1|rf|RF~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1456feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1456_q\);

-- Location: LCCOMB_X28_Y32_N14
\core1|rf|RF~2731\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2731_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1456_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~432_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~432_q\,
	datad => \core1|rf|RF~1456_q\,
	combout => \core1|rf|RF~2731_combout\);

-- Location: LCCOMB_X29_Y32_N6
\core1|rf|RF~2732\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2732_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2731_combout\ & (\core1|rf|RF~1968_q\)) # (!\core1|rf|RF~2731_combout\ & ((\core1|rf|RF~944_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1968_q\,
	datac => \core1|rf|RF~944_q\,
	datad => \core1|rf|RF~2731_combout\,
	combout => \core1|rf|RF~2732_combout\);

-- Location: LCCOMB_X30_Y27_N22
\core1|rf|RF~1840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1840feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1840feeder_combout\);

-- Location: FF_X30_Y27_N23
\core1|rf|RF~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1840feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1840_q\);

-- Location: FF_X30_Y27_N17
\core1|rf|RF~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1328_q\);

-- Location: LCCOMB_X29_Y36_N30
\core1|rf|RF~816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~816feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~816feeder_combout\);

-- Location: FF_X29_Y36_N31
\core1|rf|RF~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~816feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~816_q\);

-- Location: FF_X29_Y36_N1
\core1|rf|RF~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~304_q\);

-- Location: LCCOMB_X29_Y36_N0
\core1|rf|RF~2724\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2724_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~816_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~816_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~304_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2724_combout\);

-- Location: LCCOMB_X30_Y27_N16
\core1|rf|RF~2725\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2725_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2724_combout\ & (\core1|rf|RF~1840_q\)) # (!\core1|rf|RF~2724_combout\ & ((\core1|rf|RF~1328_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1840_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1328_q\,
	datad => \core1|rf|RF~2724_combout\,
	combout => \core1|rf|RF~2725_combout\);

-- Location: LCCOMB_X28_Y27_N4
\core1|rf|RF~2733\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2733_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2730_combout\ & (\core1|rf|RF~2732_combout\)) # (!\core1|rf|RF~2730_combout\ & ((\core1|rf|RF~2725_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2730_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2730_combout\,
	datac => \core1|rf|RF~2732_combout\,
	datad => \core1|rf|RF~2725_combout\,
	combout => \core1|rf|RF~2733_combout\);

-- Location: LCCOMB_X18_Y36_N20
\core1|rf|RF~2032feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2032feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~2032feeder_combout\);

-- Location: FF_X18_Y36_N21
\core1|rf|RF~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2032feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2032_q\);

-- Location: FF_X27_Y31_N15
\core1|rf|RF~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1776_q\);

-- Location: LCCOMB_X20_Y33_N4
\core1|rf|RF~1904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1904feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1904feeder_combout\);

-- Location: FF_X20_Y33_N5
\core1|rf|RF~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1904feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1904_q\);

-- Location: FF_X20_Y33_N15
\core1|rf|RF~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1648_q\);

-- Location: LCCOMB_X20_Y33_N14
\core1|rf|RF~2762\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2762_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1904_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1648_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1904_q\,
	datac => \core1|rf|RF~1648_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2762_combout\);

-- Location: LCCOMB_X27_Y31_N14
\core1|rf|RF~2763\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2763_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2762_combout\ & (\core1|rf|RF~2032_q\)) # (!\core1|rf|RF~2762_combout\ & ((\core1|rf|RF~1776_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2032_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1776_q\,
	datad => \core1|rf|RF~2762_combout\,
	combout => \core1|rf|RF~2763_combout\);

-- Location: LCCOMB_X27_Y32_N26
\core1|rf|RF~1264feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1264feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1264feeder_combout\);

-- Location: FF_X27_Y32_N27
\core1|rf|RF~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1264feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1264_q\);

-- Location: FF_X30_Y36_N29
\core1|rf|RF~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1136_q\);

-- Location: LCCOMB_X30_Y36_N28
\core1|rf|RF~2755\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2755_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1264_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1136_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1264_q\,
	datac => \core1|rf|RF~1136_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2755_combout\);

-- Location: FF_X30_Y36_N31
\core1|rf|RF~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1392_q\);

-- Location: LCCOMB_X29_Y30_N14
\core1|rf|RF~1520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1520feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1520feeder_combout\);

-- Location: FF_X29_Y30_N15
\core1|rf|RF~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1520feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1520_q\);

-- Location: LCCOMB_X30_Y36_N30
\core1|rf|RF~2756\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2756_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2755_combout\ & ((\core1|rf|RF~1520_q\))) # (!\core1|rf|RF~2755_combout\ & (\core1|rf|RF~1392_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2755_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2755_combout\,
	datac => \core1|rf|RF~1392_q\,
	datad => \core1|rf|RF~1520_q\,
	combout => \core1|rf|RF~2756_combout\);

-- Location: LCCOMB_X32_Y30_N0
\core1|rf|RF~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~368feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~368feeder_combout\);

-- Location: FF_X32_Y30_N1
\core1|rf|RF~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~368feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~368_q\);

-- Location: FF_X32_Y31_N13
\core1|rf|RF~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~496_q\);

-- Location: LCCOMB_X25_Y36_N6
\core1|rf|RF~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~240feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~240feeder_combout\);

-- Location: FF_X25_Y36_N7
\core1|rf|RF~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~240feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~240_q\);

-- Location: FF_X25_Y36_N5
\core1|rf|RF~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~112_q\);

-- Location: LCCOMB_X25_Y36_N4
\core1|rf|RF~2759\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2759_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~240_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~112_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~240_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~112_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2759_combout\);

-- Location: LCCOMB_X32_Y31_N12
\core1|rf|RF~2760\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2760_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2759_combout\ & ((\core1|rf|RF~496_q\))) # (!\core1|rf|RF~2759_combout\ & (\core1|rf|RF~368_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~368_q\,
	datac => \core1|rf|RF~496_q\,
	datad => \core1|rf|RF~2759_combout\,
	combout => \core1|rf|RF~2760_combout\);

-- Location: LCCOMB_X23_Y31_N2
\core1|rf|RF~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~752feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~752feeder_combout\);

-- Location: FF_X23_Y31_N3
\core1|rf|RF~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~752feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~752_q\);

-- Location: FF_X23_Y31_N9
\core1|rf|RF~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1008_q\);

-- Location: LCCOMB_X16_Y27_N8
\core1|rf|RF~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~880feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~880feeder_combout\);

-- Location: FF_X16_Y27_N9
\core1|rf|RF~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~880feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~880_q\);

-- Location: FF_X16_Y27_N27
\core1|rf|RF~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~624_q\);

-- Location: LCCOMB_X16_Y27_N26
\core1|rf|RF~2757\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2757_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~880_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~624_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~880_q\,
	datac => \core1|rf|RF~624_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2757_combout\);

-- Location: LCCOMB_X23_Y31_N8
\core1|rf|RF~2758\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2758_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2757_combout\ & ((\core1|rf|RF~1008_q\))) # (!\core1|rf|RF~2757_combout\ & (\core1|rf|RF~752_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~752_q\,
	datac => \core1|rf|RF~1008_q\,
	datad => \core1|rf|RF~2757_combout\,
	combout => \core1|rf|RF~2758_combout\);

-- Location: LCCOMB_X30_Y31_N22
\core1|rf|RF~2761\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2761_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2758_combout\))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (\core1|rf|RF~2760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2760_combout\,
	datad => \core1|rf|RF~2758_combout\,
	combout => \core1|rf|RF~2761_combout\);

-- Location: LCCOMB_X27_Y31_N8
\core1|rf|RF~2764\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2764_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2761_combout\ & (\core1|rf|RF~2763_combout\)) # (!\core1|rf|RF~2761_combout\ & ((\core1|rf|RF~2756_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2763_combout\,
	datac => \core1|rf|RF~2756_combout\,
	datad => \core1|rf|RF~2761_combout\,
	combout => \core1|rf|RF~2764_combout\);

-- Location: LCCOMB_X18_Y30_N26
\core1|rf|RF~1232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1232feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1232feeder_combout\);

-- Location: FF_X18_Y30_N27
\core1|rf|RF~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1232feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1232_q\);

-- Location: FF_X18_Y29_N3
\core1|rf|RF~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~208_q\);

-- Location: LCCOMB_X18_Y29_N2
\core1|rf|RF~2734\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2734_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1232_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~208_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1232_q\,
	datac => \core1|rf|RF~208_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2734_combout\);

-- Location: LCCOMB_X17_Y28_N24
\core1|rf|RF~1744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1744feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1744feeder_combout\);

-- Location: FF_X17_Y28_N25
\core1|rf|RF~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1744feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1744_q\);

-- Location: FF_X23_Y27_N23
\core1|rf|RF~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~720_q\);

-- Location: LCCOMB_X23_Y27_N22
\core1|rf|RF~2735\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2735_combout\ = (\core1|rf|RF~2734_combout\ & ((\core1|rf|RF~1744_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2734_combout\ & (((\core1|rf|RF~720_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2734_combout\,
	datab => \core1|rf|RF~1744_q\,
	datac => \core1|rf|RF~720_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2735_combout\);

-- Location: LCCOMB_X18_Y26_N4
\core1|rf|RF~976feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~976feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~976feeder_combout\);

-- Location: FF_X18_Y26_N5
\core1|rf|RF~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~976feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~976_q\);

-- Location: FF_X17_Y30_N15
\core1|rf|RF~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2000_q\);

-- Location: LCCOMB_X21_Y25_N0
\core1|rf|RF~1488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1488feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1488feeder_combout\);

-- Location: FF_X21_Y25_N1
\core1|rf|RF~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1488feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1488_q\);

-- Location: FF_X18_Y26_N31
\core1|rf|RF~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~464_q\);

-- Location: LCCOMB_X18_Y26_N30
\core1|rf|RF~2741\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2741_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1488_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~464_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1488_q\,
	datac => \core1|rf|RF~464_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2741_combout\);

-- Location: LCCOMB_X17_Y30_N14
\core1|rf|RF~2742\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2742_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2741_combout\ & ((\core1|rf|RF~2000_q\))) # (!\core1|rf|RF~2741_combout\ & (\core1|rf|RF~976_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~976_q\,
	datac => \core1|rf|RF~2000_q\,
	datad => \core1|rf|RF~2741_combout\,
	combout => \core1|rf|RF~2742_combout\);

-- Location: LCCOMB_X27_Y25_N6
\core1|rf|RF~1360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1360feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1360feeder_combout\);

-- Location: FF_X27_Y25_N7
\core1|rf|RF~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1360feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1360_q\);

-- Location: FF_X20_Y27_N23
\core1|rf|RF~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1872_q\);

-- Location: LCCOMB_X20_Y26_N14
\core1|rf|RF~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~848feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~848feeder_combout\);

-- Location: FF_X20_Y26_N15
\core1|rf|RF~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~848feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~848_q\);

-- Location: FF_X23_Y26_N31
\core1|rf|RF~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~336_q\);

-- Location: LCCOMB_X23_Y26_N30
\core1|rf|RF~2736\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2736_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~848_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~336_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~848_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~336_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2736_combout\);

-- Location: LCCOMB_X20_Y27_N22
\core1|rf|RF~2737\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2737_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2736_combout\ & ((\core1|rf|RF~1872_q\))) # (!\core1|rf|RF~2736_combout\ & (\core1|rf|RF~1360_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1360_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1872_q\,
	datad => \core1|rf|RF~2736_combout\,
	combout => \core1|rf|RF~2737_combout\);

-- Location: LCCOMB_X17_Y28_N2
\core1|rf|RF~1616feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1616feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1616feeder_combout\);

-- Location: FF_X17_Y28_N3
\core1|rf|RF~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1616feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1616_q\);

-- Location: LCCOMB_X21_Y28_N26
\core1|rf|RF~1104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1104feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1104feeder_combout\);

-- Location: FF_X21_Y28_N27
\core1|rf|RF~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1104feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1104_q\);

-- Location: LCCOMB_X19_Y28_N0
\core1|rf|RF~592feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~592feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~592feeder_combout\);

-- Location: FF_X19_Y28_N1
\core1|rf|RF~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~592feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~592_q\);

-- Location: FF_X16_Y28_N19
\core1|rf|RF~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~80_q\);

-- Location: LCCOMB_X16_Y28_N18
\core1|rf|RF~2738\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2738_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~592_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~80_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~592_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~80_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2738_combout\);

-- Location: LCCOMB_X16_Y28_N8
\core1|rf|RF~2739\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2739_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2738_combout\ & (\core1|rf|RF~1616_q\)) # (!\core1|rf|RF~2738_combout\ & ((\core1|rf|RF~1104_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1616_q\,
	datab => \core1|rf|RF~1104_q\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2738_combout\,
	combout => \core1|rf|RF~2739_combout\);

-- Location: LCCOMB_X23_Y27_N20
\core1|rf|RF~2740\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2740_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2737_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~2739_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2737_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2739_combout\,
	combout => \core1|rf|RF~2740_combout\);

-- Location: LCCOMB_X23_Y27_N14
\core1|rf|RF~2743\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2743_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2740_combout\ & ((\core1|rf|RF~2742_combout\))) # (!\core1|rf|RF~2740_combout\ & (\core1|rf|RF~2735_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2735_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2742_combout\,
	datad => \core1|rf|RF~2740_combout\,
	combout => \core1|rf|RF~2743_combout\);

-- Location: LCCOMB_X27_Y33_N6
\core1|rf|RF~1424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1424feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1424feeder_combout\);

-- Location: FF_X27_Y33_N7
\core1|rf|RF~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1424feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1424_q\);

-- Location: FF_X26_Y26_N1
\core1|rf|RF~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~400_q\);

-- Location: LCCOMB_X26_Y26_N0
\core1|rf|RF~2751\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2751_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1424_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~400_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1424_q\,
	datac => \core1|rf|RF~400_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2751_combout\);

-- Location: LCCOMB_X28_Y24_N10
\core1|rf|RF~912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~912feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~912feeder_combout\);

-- Location: FF_X28_Y24_N11
\core1|rf|RF~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~912feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~912_q\);

-- Location: FF_X27_Y26_N31
\core1|rf|RF~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1936_q\);

-- Location: LCCOMB_X27_Y26_N30
\core1|rf|RF~2752\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2752_combout\ = (\core1|rf|RF~2751_combout\ & (((\core1|rf|RF~1936_q\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2751_combout\ & (\core1|rf|RF~912_q\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2751_combout\,
	datab => \core1|rf|RF~912_q\,
	datac => \core1|rf|RF~1936_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2752_combout\);

-- Location: LCCOMB_X34_Y32_N18
\core1|rf|RF~1168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1168feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1168feeder_combout\);

-- Location: FF_X34_Y32_N19
\core1|rf|RF~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1168feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1168_q\);

-- Location: FF_X33_Y32_N21
\core1|rf|RF~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~144_q\);

-- Location: LCCOMB_X33_Y32_N20
\core1|rf|RF~2744\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2744_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1168_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~144_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1168_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~144_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2744_combout\);

-- Location: LCCOMB_X27_Y26_N0
\core1|rf|RF~1680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1680feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1680feeder_combout\);

-- Location: FF_X27_Y26_N1
\core1|rf|RF~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1680feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1680_q\);

-- Location: FF_X27_Y27_N5
\core1|rf|RF~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~656_q\);

-- Location: LCCOMB_X27_Y27_N4
\core1|rf|RF~2745\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2745_combout\ = (\core1|rf|RF~2744_combout\ & ((\core1|rf|RF~1680_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2744_combout\ & (((\core1|rf|RF~656_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2744_combout\,
	datab => \core1|rf|RF~1680_q\,
	datac => \core1|rf|RF~656_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2745_combout\);

-- Location: LCCOMB_X25_Y28_N22
\core1|rf|RF~1040feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1040feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1040feeder_combout\);

-- Location: FF_X25_Y28_N23
\core1|rf|RF~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1040feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1040_q\);

-- Location: FF_X29_Y25_N27
\core1|rf|RF~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1552_q\);

-- Location: LCCOMB_X28_Y25_N12
\core1|rf|RF~528feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~528feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~528feeder_combout\);

-- Location: FF_X28_Y25_N13
\core1|rf|RF~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~528feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~528_q\);

-- Location: FF_X28_Y25_N3
\core1|rf|RF~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~16_q\);

-- Location: LCCOMB_X28_Y25_N2
\core1|rf|RF~2748\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2748_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~528_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~16_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~528_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~16_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2748_combout\);

-- Location: LCCOMB_X29_Y25_N26
\core1|rf|RF~2749\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2749_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2748_combout\ & ((\core1|rf|RF~1552_q\))) # (!\core1|rf|RF~2748_combout\ & (\core1|rf|RF~1040_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1040_q\,
	datac => \core1|rf|RF~1552_q\,
	datad => \core1|rf|RF~2748_combout\,
	combout => \core1|rf|RF~2749_combout\);

-- Location: LCCOMB_X23_Y24_N30
\core1|rf|RF~1296feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1296feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~1296feeder_combout\);

-- Location: FF_X23_Y24_N31
\core1|rf|RF~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1296feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1296_q\);

-- Location: FF_X29_Y25_N13
\core1|rf|RF~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1808_q\);

-- Location: LCCOMB_X32_Y28_N20
\core1|rf|RF~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~784feeder_combout\ = \core1|rf_wd[16]~138_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[16]~138_combout\,
	combout => \core1|rf|RF~784feeder_combout\);

-- Location: FF_X32_Y28_N21
\core1|rf|RF~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~784feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~784_q\);

-- Location: FF_X32_Y26_N29
\core1|rf|RF~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~272_q\);

-- Location: LCCOMB_X32_Y26_N28
\core1|rf|RF~2746\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2746_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~784_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~272_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~784_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~272_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2746_combout\);

-- Location: LCCOMB_X29_Y25_N12
\core1|rf|RF~2747\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2747_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2746_combout\ & ((\core1|rf|RF~1808_q\))) # (!\core1|rf|RF~2746_combout\ & (\core1|rf|RF~1296_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1296_q\,
	datac => \core1|rf|RF~1808_q\,
	datad => \core1|rf|RF~2746_combout\,
	combout => \core1|rf|RF~2747_combout\);

-- Location: LCCOMB_X23_Y27_N24
\core1|rf|RF~2750\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2750_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2747_combout\))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (\core1|rf|RF~2749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2749_combout\,
	datad => \core1|rf|RF~2747_combout\,
	combout => \core1|rf|RF~2750_combout\);

-- Location: LCCOMB_X23_Y27_N10
\core1|rf|RF~2753\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2753_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2750_combout\ & (\core1|rf|RF~2752_combout\)) # (!\core1|rf|RF~2750_combout\ & ((\core1|rf|RF~2745_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2752_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2745_combout\,
	datad => \core1|rf|RF~2750_combout\,
	combout => \core1|rf|RF~2753_combout\);

-- Location: LCCOMB_X23_Y27_N0
\core1|rf|RF~2754\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2754_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2743_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2743_combout\,
	datad => \core1|rf|RF~2753_combout\,
	combout => \core1|rf|RF~2754_combout\);

-- Location: LCCOMB_X27_Y31_N22
\core1|rf|RF~2765\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2765_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2754_combout\ & ((\core1|rf|RF~2764_combout\))) # (!\core1|rf|RF~2754_combout\ & (\core1|rf|RF~2733_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2733_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2764_combout\,
	datad => \core1|rf|RF~2754_combout\,
	combout => \core1|rf|RF~2765_combout\);

-- Location: LCCOMB_X14_Y33_N2
\core1|rd_val_or_zero[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[16]~16_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2765_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2765_combout\,
	combout => \core1|rd_val_or_zero[16]~16_combout\);

-- Location: FF_X14_Y33_N3
\core1|rd_val_2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[16]~16_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(16));

-- Location: FF_X15_Y30_N27
\core1|rf|RF~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[17]~150_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2033_q\);

-- Location: FF_X23_Y30_N15
\core1|rf|RF~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1009_q\);

-- Location: LCCOMB_X25_Y30_N12
\core1|rf|RF~1521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1521feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1521feeder_combout\);

-- Location: FF_X25_Y30_N13
\core1|rf|RF~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1521feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1521_q\);

-- Location: FF_X23_Y30_N17
\core1|rf|RF~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~497_q\);

-- Location: LCCOMB_X23_Y30_N16
\core1|rf|RF~2804\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2804_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1521_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~497_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1521_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~497_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2804_combout\);

-- Location: LCCOMB_X23_Y30_N14
\core1|rf|RF~2805\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2805_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2804_combout\ & (\core1|rf|RF~2033_q\)) # (!\core1|rf|RF~2804_combout\ & ((\core1|rf|RF~1009_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2033_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1009_q\,
	datad => \core1|rf|RF~2804_combout\,
	combout => \core1|rf|RF~2805_combout\);

-- Location: LCCOMB_X29_Y32_N0
\core1|rf|RF~1969feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1969feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1969feeder_combout\);

-- Location: FF_X29_Y32_N1
\core1|rf|RF~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1969feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1969_q\);

-- Location: FF_X29_Y32_N27
\core1|rf|RF~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~945_q\);

-- Location: FF_X28_Y32_N19
\core1|rf|RF~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~433_q\);

-- Location: LCCOMB_X29_Y30_N0
\core1|rf|RF~1457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1457feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1457feeder_combout\);

-- Location: FF_X29_Y30_N1
\core1|rf|RF~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1457feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1457_q\);

-- Location: LCCOMB_X28_Y32_N18
\core1|rf|RF~2797\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2797_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1457_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~433_q\,
	datad => \core1|rf|RF~1457_q\,
	combout => \core1|rf|RF~2797_combout\);

-- Location: LCCOMB_X29_Y32_N26
\core1|rf|RF~2798\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2798_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2797_combout\ & (\core1|rf|RF~1969_q\)) # (!\core1|rf|RF~2797_combout\ & ((\core1|rf|RF~945_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1969_q\,
	datac => \core1|rf|RF~945_q\,
	datad => \core1|rf|RF~2797_combout\,
	combout => \core1|rf|RF~2798_combout\);

-- Location: LCCOMB_X22_Y26_N16
\core1|rf|RF~1489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1489feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1489feeder_combout\);

-- Location: FF_X22_Y26_N17
\core1|rf|RF~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1489feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1489_q\);

-- Location: FF_X22_Y26_N7
\core1|rf|RF~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2001_q\);

-- Location: LCCOMB_X20_Y29_N28
\core1|rf|RF~977feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~977feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~977feeder_combout\);

-- Location: FF_X20_Y29_N29
\core1|rf|RF~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~977feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~977_q\);

-- Location: FF_X20_Y29_N27
\core1|rf|RF~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~465_q\);

-- Location: LCCOMB_X20_Y29_N26
\core1|rf|RF~2799\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2799_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~977_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~465_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~977_q\,
	datac => \core1|rf|RF~465_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2799_combout\);

-- Location: LCCOMB_X22_Y26_N6
\core1|rf|RF~2800\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2800_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2799_combout\ & ((\core1|rf|RF~2001_q\))) # (!\core1|rf|RF~2799_combout\ & (\core1|rf|RF~1489_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1489_q\,
	datac => \core1|rf|RF~2001_q\,
	datad => \core1|rf|RF~2799_combout\,
	combout => \core1|rf|RF~2800_combout\);

-- Location: LCCOMB_X34_Y26_N6
\core1|rf|RF~1425feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1425feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1425feeder_combout\);

-- Location: FF_X34_Y26_N7
\core1|rf|RF~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1425feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1425_q\);

-- Location: FF_X26_Y26_N29
\core1|rf|RF~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1937_q\);

-- Location: LCCOMB_X28_Y24_N12
\core1|rf|RF~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~913feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~913feeder_combout\);

-- Location: FF_X28_Y24_N13
\core1|rf|RF~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~913feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~913_q\);

-- Location: FF_X26_Y26_N19
\core1|rf|RF~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~401_q\);

-- Location: LCCOMB_X26_Y26_N18
\core1|rf|RF~2801\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2801_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~913_q\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~401_q\ & !\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~913_q\,
	datac => \core1|rf|RF~401_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2801_combout\);

-- Location: LCCOMB_X26_Y26_N28
\core1|rf|RF~2802\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2802_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2801_combout\ & ((\core1|rf|RF~1937_q\))) # (!\core1|rf|RF~2801_combout\ & (\core1|rf|RF~1425_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1425_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1937_q\,
	datad => \core1|rf|RF~2801_combout\,
	combout => \core1|rf|RF~2802_combout\);

-- Location: LCCOMB_X26_Y26_N6
\core1|rf|RF~2803\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2803_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~2800_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2800_combout\,
	datad => \core1|rf|RF~2802_combout\,
	combout => \core1|rf|RF~2803_combout\);

-- Location: LCCOMB_X26_Y26_N20
\core1|rf|RF~2806\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2806_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2803_combout\ & (\core1|rf|RF~2805_combout\)) # (!\core1|rf|RF~2803_combout\ & ((\core1|rf|RF~2798_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2805_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2798_combout\,
	datad => \core1|rf|RF~2803_combout\,
	combout => \core1|rf|RF~2806_combout\);

-- Location: LCCOMB_X20_Y32_N6
\core1|rf|RF~1265feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1265feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1265feeder_combout\);

-- Location: FF_X20_Y32_N7
\core1|rf|RF~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1265feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1265_q\);

-- Location: FF_X21_Y34_N17
\core1|rf|RF~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1169_q\);

-- Location: LCCOMB_X21_Y34_N2
\core1|rf|RF~1233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1233feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1233feeder_combout\);

-- Location: FF_X21_Y34_N3
\core1|rf|RF~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1233feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1233_q\);

-- Location: LCCOMB_X21_Y34_N16
\core1|rf|RF~2766\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2766_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1233_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1169_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1169_q\,
	datad => \core1|rf|RF~1233_q\,
	combout => \core1|rf|RF~2766_combout\);

-- Location: FF_X20_Y32_N21
\core1|rf|RF~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1201_q\);

-- Location: LCCOMB_X20_Y32_N20
\core1|rf|RF~2767\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2767_combout\ = (\core1|rf|RF~2766_combout\ & ((\core1|rf|RF~1265_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2766_combout\ & (((\core1|rf|RF~1201_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1265_q\,
	datab => \core1|rf|RF~2766_combout\,
	datac => \core1|rf|RF~1201_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2767_combout\);

-- Location: LCCOMB_X21_Y27_N4
\core1|rf|RF~1713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1713feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1713feeder_combout\);

-- Location: FF_X21_Y27_N5
\core1|rf|RF~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1713feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1713_q\);

-- Location: FF_X21_Y27_N3
\core1|rf|RF~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1681_q\);

-- Location: LCCOMB_X21_Y27_N2
\core1|rf|RF~2773\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2773_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1713_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1681_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1713_q\,
	datac => \core1|rf|RF~1681_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2773_combout\);

-- Location: FF_X20_Y30_N29
\core1|rf|RF~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1745_q\);

-- Location: LCCOMB_X20_Y30_N2
\core1|rf|RF~1777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1777feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1777feeder_combout\);

-- Location: FF_X20_Y30_N3
\core1|rf|RF~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1777feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1777_q\);

-- Location: LCCOMB_X20_Y30_N28
\core1|rf|RF~2774\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2774_combout\ = (\core1|rf|RF~2773_combout\ & (((\core1|rf|RF~1777_q\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~2773_combout\ & (\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1745_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2773_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1745_q\,
	datad => \core1|rf|RF~1777_q\,
	combout => \core1|rf|RF~2774_combout\);

-- Location: FF_X25_Y31_N15
\core1|rf|RF~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~657_q\);

-- Location: LCCOMB_X25_Y31_N24
\core1|rf|RF~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~689feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~689feeder_combout\);

-- Location: FF_X25_Y31_N25
\core1|rf|RF~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~689feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~689_q\);

-- Location: LCCOMB_X25_Y31_N14
\core1|rf|RF~2768\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2768_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~689_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~657_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~657_q\,
	datad => \core1|rf|RF~689_q\,
	combout => \core1|rf|RF~2768_combout\);

-- Location: LCCOMB_X19_Y29_N16
\core1|rf|RF~721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~721feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~721feeder_combout\);

-- Location: FF_X19_Y29_N17
\core1|rf|RF~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~721feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~721_q\);

-- Location: FF_X17_Y29_N19
\core1|rf|RF~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~753_q\);

-- Location: LCCOMB_X17_Y29_N18
\core1|rf|RF~2769\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2769_combout\ = (\core1|rf|RF~2768_combout\ & (((\core1|rf|RF~753_q\) # (!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2768_combout\ & (\core1|rf|RF~721_q\ & ((\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2768_combout\,
	datab => \core1|rf|RF~721_q\,
	datac => \core1|rf|RF~753_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2769_combout\);

-- Location: LCCOMB_X28_Y32_N12
\core1|rf|RF~177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~177feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~177feeder_combout\);

-- Location: FF_X28_Y32_N13
\core1|rf|RF~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~177feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~177_q\);

-- Location: FF_X28_Y26_N1
\core1|rf|RF~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~241_q\);

-- Location: LCCOMB_X32_Y33_N6
\core1|rf|RF~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~209feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~209feeder_combout\);

-- Location: FF_X32_Y33_N7
\core1|rf|RF~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~209feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~209_q\);

-- Location: FF_X33_Y32_N19
\core1|rf|RF~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~145_q\);

-- Location: LCCOMB_X33_Y32_N18
\core1|rf|RF~2770\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2770_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~209_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~145_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~209_q\,
	datac => \core1|rf|RF~145_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2770_combout\);

-- Location: LCCOMB_X28_Y26_N0
\core1|rf|RF~2771\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2771_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2770_combout\ & ((\core1|rf|RF~241_q\))) # (!\core1|rf|RF~2770_combout\ & (\core1|rf|RF~177_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~177_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~241_q\,
	datad => \core1|rf|RF~2770_combout\,
	combout => \core1|rf|RF~2771_combout\);

-- Location: LCCOMB_X16_Y26_N20
\core1|rf|RF~2772\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2772_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2769_combout\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((!\core1|rd_addr[5]~4_combout\ & \core1|rf|RF~2771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2769_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2771_combout\,
	combout => \core1|rf|RF~2772_combout\);

-- Location: LCCOMB_X16_Y26_N30
\core1|rf|RF~2775\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2775_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2772_combout\ & ((\core1|rf|RF~2774_combout\))) # (!\core1|rf|RF~2772_combout\ & (\core1|rf|RF~2767_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2767_combout\,
	datab => \core1|rf|RF~2774_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2772_combout\,
	combout => \core1|rf|RF~2775_combout\);

-- Location: LCCOMB_X17_Y27_N0
\core1|rf|RF~1841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1841feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1841feeder_combout\);

-- Location: FF_X17_Y27_N1
\core1|rf|RF~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1841feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1841_q\);

-- Location: FF_X17_Y27_N23
\core1|rf|RF~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1809_q\);

-- Location: LCCOMB_X17_Y27_N22
\core1|rf|RF~2783\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2783_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1841_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1809_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1841_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1809_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2783_combout\);

-- Location: FF_X19_Y27_N17
\core1|rf|RF~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1905_q\);

-- Location: LCCOMB_X19_Y26_N14
\core1|rf|RF~1873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1873feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1873feeder_combout\);

-- Location: FF_X19_Y26_N15
\core1|rf|RF~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1873feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1873_q\);

-- Location: LCCOMB_X19_Y27_N16
\core1|rf|RF~2784\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2784_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2783_combout\ & (\core1|rf|RF~1905_q\)) # (!\core1|rf|RF~2783_combout\ & ((\core1|rf|RF~1873_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2783_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2783_combout\,
	datac => \core1|rf|RF~1905_q\,
	datad => \core1|rf|RF~1873_q\,
	combout => \core1|rf|RF~2784_combout\);

-- Location: LCCOMB_X30_Y28_N28
\core1|rf|RF~305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~305feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~305feeder_combout\);

-- Location: FF_X30_Y28_N29
\core1|rf|RF~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~305feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~305_q\);

-- Location: FF_X29_Y26_N19
\core1|rf|RF~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~369_q\);

-- Location: LCCOMB_X23_Y26_N24
\core1|rf|RF~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~337feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~337feeder_combout\);

-- Location: FF_X23_Y26_N25
\core1|rf|RF~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~337feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~337_q\);

-- Location: FF_X32_Y26_N7
\core1|rf|RF~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~273_q\);

-- Location: LCCOMB_X32_Y26_N6
\core1|rf|RF~2780\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2780_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~337_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~273_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~337_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~273_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2780_combout\);

-- Location: LCCOMB_X29_Y26_N18
\core1|rf|RF~2781\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2781_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2780_combout\ & ((\core1|rf|RF~369_q\))) # (!\core1|rf|RF~2780_combout\ & (\core1|rf|RF~305_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~305_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~369_q\,
	datad => \core1|rf|RF~2780_combout\,
	combout => \core1|rf|RF~2781_combout\);

-- Location: LCCOMB_X30_Y27_N4
\core1|rf|RF~1329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1329feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1329feeder_combout\);

-- Location: FF_X30_Y27_N5
\core1|rf|RF~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1329feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1329_q\);

-- Location: FF_X29_Y27_N27
\core1|rf|RF~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1393_q\);

-- Location: LCCOMB_X28_Y30_N10
\core1|rf|RF~1361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1361feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1361feeder_combout\);

-- Location: FF_X28_Y30_N11
\core1|rf|RF~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1361feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1361_q\);

-- Location: FF_X29_Y27_N13
\core1|rf|RF~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1297_q\);

-- Location: LCCOMB_X29_Y27_N12
\core1|rf|RF~2778\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2778_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1361_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1297_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1361_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1297_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2778_combout\);

-- Location: LCCOMB_X29_Y27_N26
\core1|rf|RF~2779\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2779_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2778_combout\ & ((\core1|rf|RF~1393_q\))) # (!\core1|rf|RF~2778_combout\ & (\core1|rf|RF~1329_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1329_q\,
	datac => \core1|rf|RF~1393_q\,
	datad => \core1|rf|RF~2778_combout\,
	combout => \core1|rf|RF~2779_combout\);

-- Location: LCCOMB_X28_Y27_N10
\core1|rf|RF~2782\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2782_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2779_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~2781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2781_combout\,
	datad => \core1|rf|RF~2779_combout\,
	combout => \core1|rf|RF~2782_combout\);

-- Location: LCCOMB_X20_Y28_N8
\core1|rf|RF~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~881feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~881feeder_combout\);

-- Location: FF_X20_Y28_N9
\core1|rf|RF~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~881feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~881_q\);

-- Location: FF_X19_Y27_N19
\core1|rf|RF~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~849_q\);

-- Location: FF_X33_Y29_N27
\core1|rf|RF~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~785_q\);

-- Location: LCCOMB_X33_Y29_N28
\core1|rf|RF~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~817feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~817feeder_combout\);

-- Location: FF_X33_Y29_N29
\core1|rf|RF~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~817feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~817_q\);

-- Location: LCCOMB_X33_Y29_N26
\core1|rf|RF~2776\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2776_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~817_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~785_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~785_q\,
	datad => \core1|rf|RF~817_q\,
	combout => \core1|rf|RF~2776_combout\);

-- Location: LCCOMB_X19_Y27_N18
\core1|rf|RF~2777\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2777_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2776_combout\ & (\core1|rf|RF~881_q\)) # (!\core1|rf|RF~2776_combout\ & ((\core1|rf|RF~849_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~881_q\,
	datac => \core1|rf|RF~849_q\,
	datad => \core1|rf|RF~2776_combout\,
	combout => \core1|rf|RF~2777_combout\);

-- Location: LCCOMB_X19_Y27_N30
\core1|rf|RF~2785\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2785_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2782_combout\ & (\core1|rf|RF~2784_combout\)) # (!\core1|rf|RF~2782_combout\ & ((\core1|rf|RF~2777_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2784_combout\,
	datac => \core1|rf|RF~2782_combout\,
	datad => \core1|rf|RF~2777_combout\,
	combout => \core1|rf|RF~2785_combout\);

-- Location: LCCOMB_X18_Y28_N6
\core1|rf|RF~1617feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1617feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1617feeder_combout\);

-- Location: FF_X18_Y28_N7
\core1|rf|RF~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1617feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1617_q\);

-- Location: LCCOMB_X21_Y24_N22
\core1|rf|RF~1585feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1585feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1585feeder_combout\);

-- Location: FF_X21_Y24_N23
\core1|rf|RF~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1585feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1585_q\);

-- Location: FF_X21_Y26_N1
\core1|rf|RF~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1553_q\);

-- Location: LCCOMB_X21_Y26_N0
\core1|rf|RF~2793\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2793_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1585_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1585_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1553_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2793_combout\);

-- Location: FF_X18_Y28_N21
\core1|rf|RF~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1649_q\);

-- Location: LCCOMB_X18_Y28_N20
\core1|rf|RF~2794\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2794_combout\ = (\core1|rf|RF~2793_combout\ & (((\core1|rf|RF~1649_q\) # (!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2793_combout\ & (\core1|rf|RF~1617_q\ & ((\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1617_q\,
	datab => \core1|rf|RF~2793_combout\,
	datac => \core1|rf|RF~1649_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2794_combout\);

-- Location: LCCOMB_X16_Y28_N22
\core1|rf|RF~49feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~49feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~49feeder_combout\);

-- Location: FF_X16_Y28_N23
\core1|rf|RF~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~49feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~49_q\);

-- Location: FF_X16_Y26_N13
\core1|rf|RF~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~113_q\);

-- Location: FF_X22_Y28_N19
\core1|rf|RF~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~17_q\);

-- Location: LCCOMB_X16_Y28_N24
\core1|rf|RF~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~81feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~81feeder_combout\);

-- Location: FF_X16_Y28_N25
\core1|rf|RF~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~81feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~81_q\);

-- Location: LCCOMB_X22_Y28_N18
\core1|rf|RF~2790\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2790_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~81_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~17_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~17_q\,
	datad => \core1|rf|RF~81_q\,
	combout => \core1|rf|RF~2790_combout\);

-- Location: LCCOMB_X16_Y26_N12
\core1|rf|RF~2791\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2791_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2790_combout\ & ((\core1|rf|RF~113_q\))) # (!\core1|rf|RF~2790_combout\ & (\core1|rf|RF~49_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~49_q\,
	datac => \core1|rf|RF~113_q\,
	datad => \core1|rf|RF~2790_combout\,
	combout => \core1|rf|RF~2791_combout\);

-- Location: LCCOMB_X15_Y30_N8
\core1|rf|RF~1137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1137feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1137feeder_combout\);

-- Location: FF_X15_Y30_N9
\core1|rf|RF~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1137feeder_combout\,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1137_q\);

-- Location: FF_X17_Y25_N27
\core1|rf|RF~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1073_q\);

-- Location: LCCOMB_X21_Y28_N0
\core1|rf|RF~1105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1105feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~1105feeder_combout\);

-- Location: FF_X21_Y28_N1
\core1|rf|RF~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1105feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1105_q\);

-- Location: FF_X17_Y25_N29
\core1|rf|RF~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1041_q\);

-- Location: LCCOMB_X17_Y25_N28
\core1|rf|RF~2788\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2788_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1105_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1041_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1105_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1041_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2788_combout\);

-- Location: LCCOMB_X17_Y25_N26
\core1|rf|RF~2789\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2789_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2788_combout\ & (\core1|rf|RF~1137_q\)) # (!\core1|rf|RF~2788_combout\ & ((\core1|rf|RF~1073_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1137_q\,
	datac => \core1|rf|RF~1073_q\,
	datad => \core1|rf|RF~2788_combout\,
	combout => \core1|rf|RF~2789_combout\);

-- Location: LCCOMB_X16_Y26_N26
\core1|rf|RF~2792\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2792_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2789_combout\) # (\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2791_combout\ & ((!\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2791_combout\,
	datab => \core1|rf|RF~2789_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2792_combout\);

-- Location: LCCOMB_X23_Y29_N12
\core1|rf|RF~561feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~561feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~561feeder_combout\);

-- Location: FF_X23_Y29_N13
\core1|rf|RF~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~561feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~561_q\);

-- Location: FF_X23_Y29_N31
\core1|rf|RF~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~529_q\);

-- Location: LCCOMB_X23_Y29_N30
\core1|rf|RF~2786\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2786_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~561_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~529_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~561_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~529_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2786_combout\);

-- Location: FF_X19_Y28_N27
\core1|rf|RF~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[17]~150_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~593_q\);

-- Location: LCCOMB_X18_Y32_N10
\core1|rf|RF~625feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~625feeder_combout\ = \core1|rf_wd[17]~150_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[17]~150_combout\,
	combout => \core1|rf|RF~625feeder_combout\);

-- Location: FF_X18_Y32_N11
\core1|rf|RF~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~625feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~625_q\);

-- Location: LCCOMB_X19_Y28_N26
\core1|rf|RF~2787\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2787_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2786_combout\ & ((\core1|rf|RF~625_q\))) # (!\core1|rf|RF~2786_combout\ & (\core1|rf|RF~593_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2786_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2786_combout\,
	datac => \core1|rf|RF~593_q\,
	datad => \core1|rf|RF~625_q\,
	combout => \core1|rf|RF~2787_combout\);

-- Location: LCCOMB_X16_Y26_N24
\core1|rf|RF~2795\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2795_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2792_combout\ & (\core1|rf|RF~2794_combout\)) # (!\core1|rf|RF~2792_combout\ & ((\core1|rf|RF~2787_combout\))))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2794_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2792_combout\,
	datad => \core1|rf|RF~2787_combout\,
	combout => \core1|rf|RF~2795_combout\);

-- Location: LCCOMB_X16_Y26_N6
\core1|rf|RF~2796\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2796_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2785_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2785_combout\,
	datad => \core1|rf|RF~2795_combout\,
	combout => \core1|rf|RF~2796_combout\);

-- Location: LCCOMB_X16_Y26_N8
\core1|rf|RF~2807\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2807_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2796_combout\ & (\core1|rf|RF~2806_combout\)) # (!\core1|rf|RF~2796_combout\ & ((\core1|rf|RF~2775_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2806_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2775_combout\,
	datad => \core1|rf|RF~2796_combout\,
	combout => \core1|rf|RF~2807_combout\);

-- Location: LCCOMB_X14_Y33_N28
\core1|rd_val_or_zero[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[17]~17_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2807_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2807_combout\,
	combout => \core1|rd_val_or_zero[17]~17_combout\);

-- Location: FF_X14_Y33_N29
\core1|rd_val_2_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[17]~17_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(17));

-- Location: LCCOMB_X12_Y34_N0
\core1|alu_1|ShiftLeft0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~75_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X11_Y33_N28
\core1|alu_1|ShiftLeft0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~96_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~66_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~66_combout\,
	datad => \core1|alu_1|ShiftLeft0~75_combout\,
	combout => \core1|alu_1|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X11_Y33_N20
\core1|alu_1|ShiftLeft0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~99_combout\ = (\core1|alu_1|ShiftLeft0~96_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~98_combout\,
	datad => \core1|alu_1|ShiftLeft0~96_combout\,
	combout => \core1|alu_1|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X11_Y34_N12
\core1|alu_1|ShiftLeft0~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~139_combout\ = (\core1|alu_1|ShiftRight0~53_combout\ & ((\core1|alu_1|ShiftLeft0~138_combout\ & ((\core1|alu_1|ShiftLeft0~99_combout\))) # (!\core1|alu_1|ShiftLeft0~138_combout\ & (\core1|alu_1|ShiftLeft0~127_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~53_combout\ & (((\core1|alu_1|ShiftLeft0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~127_combout\,
	datab => \core1|alu_1|ShiftRight0~53_combout\,
	datac => \core1|alu_1|ShiftLeft0~138_combout\,
	datad => \core1|alu_1|ShiftLeft0~99_combout\,
	combout => \core1|alu_1|ShiftLeft0~139_combout\);

-- Location: LCCOMB_X10_Y34_N16
\core1|alu_1|ShiftLeft0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~15_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(3),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~15_combout\);

-- Location: FF_X21_Y35_N9
\core1|rf|RF~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1088_q\);

-- Location: LCCOMB_X25_Y35_N12
\core1|rf|RF~1216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1216feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1216feeder_combout\);

-- Location: FF_X25_Y35_N13
\core1|rf|RF~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1216feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1216_q\);

-- Location: LCCOMB_X21_Y35_N8
\core1|rf|RF~2054\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2054_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~1216_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1088_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1088_q\,
	datad => \core1|rf|RF~1216_q\,
	combout => \core1|rf|RF~2054_combout\);

-- Location: FF_X21_Y37_N5
\core1|rf|RF~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1472_q\);

-- Location: LCCOMB_X28_Y30_N4
\core1|rf|RF~1344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1344feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1344feeder_combout\);

-- Location: FF_X28_Y30_N5
\core1|rf|RF~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1344feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1344_q\);

-- Location: LCCOMB_X21_Y37_N4
\core1|rf|RF~2055\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2055_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2054_combout\ & (\core1|rf|RF~1472_q\)) # (!\core1|rf|RF~2054_combout\ & ((\core1|rf|RF~1344_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2054_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2054_combout\,
	datac => \core1|rf|RF~1472_q\,
	datad => \core1|rf|RF~1344_q\,
	combout => \core1|rf|RF~2055_combout\);

-- Location: LCCOMB_X29_Y33_N20
\core1|rf|RF~1280feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1280feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1280feeder_combout\);

-- Location: FF_X29_Y33_N21
\core1|rf|RF~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1280feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1280_q\);

-- Location: FF_X27_Y33_N21
\core1|rf|RF~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1408_q\);

-- Location: LCCOMB_X22_Y34_N16
\core1|rf|RF~1152feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1152feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1152feeder_combout\);

-- Location: FF_X22_Y34_N17
\core1|rf|RF~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1152feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1152_q\);

-- Location: FF_X22_Y28_N17
\core1|rf|RF~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1024_q\);

-- Location: LCCOMB_X22_Y28_N16
\core1|rf|RF~2056\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2056_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1152_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1024_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1152_q\,
	datac => \core1|rf|RF~1024_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2056_combout\);

-- Location: LCCOMB_X27_Y33_N20
\core1|rf|RF~2057\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2057_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2056_combout\ & ((\core1|rf|RF~1408_q\))) # (!\core1|rf|RF~2056_combout\ & (\core1|rf|RF~1280_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1280_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1408_q\,
	datad => \core1|rf|RF~2056_combout\,
	combout => \core1|rf|RF~2057_combout\);

-- Location: LCCOMB_X21_Y37_N6
\core1|rf|RF~2058\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2058_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2055_combout\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((!\core1|rd_addr[0]~2_combout\ & \core1|rf|RF~2057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2055_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2057_combout\,
	combout => \core1|rf|RF~2058_combout\);

-- Location: FF_X21_Y36_N11
\core1|rf|RF~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1120_q\);

-- Location: LCCOMB_X20_Y34_N8
\core1|rf|RF~1376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1376feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1376feeder_combout\);

-- Location: FF_X20_Y34_N9
\core1|rf|RF~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1376feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1376_q\);

-- Location: LCCOMB_X21_Y36_N10
\core1|rf|RF~2059\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2059_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1376_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1120_q\,
	datad => \core1|rf|RF~1376_q\,
	combout => \core1|rf|RF~2059_combout\);

-- Location: LCCOMB_X20_Y34_N10
\core1|rf|RF~1504feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1504feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1504feeder_combout\);

-- Location: FF_X20_Y34_N11
\core1|rf|RF~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1504feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1504_q\);

-- Location: FF_X21_Y36_N1
\core1|rf|RF~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1248_q\);

-- Location: LCCOMB_X21_Y36_N0
\core1|rf|RF~2060\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2060_combout\ = (\core1|rf|RF~2059_combout\ & ((\core1|rf|RF~1504_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2059_combout\ & (((\core1|rf|RF~1248_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2059_combout\,
	datab => \core1|rf|RF~1504_q\,
	datac => \core1|rf|RF~1248_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2060_combout\);

-- Location: LCCOMB_X26_Y33_N24
\core1|rf|RF~1440feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1440feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1440feeder_combout\);

-- Location: FF_X26_Y33_N25
\core1|rf|RF~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1440feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1440_q\);

-- Location: FF_X26_Y34_N13
\core1|rf|RF~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1184_q\);

-- Location: LCCOMB_X25_Y37_N24
\core1|rf|RF~1312feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1312feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1312feeder_combout\);

-- Location: FF_X25_Y37_N25
\core1|rf|RF~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1312feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1312_q\);

-- Location: FF_X22_Y36_N1
\core1|rf|RF~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1056_q\);

-- Location: LCCOMB_X22_Y36_N0
\core1|rf|RF~2052\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2052_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1312_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1056_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1312_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1056_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2052_combout\);

-- Location: LCCOMB_X26_Y34_N12
\core1|rf|RF~2053\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2053_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2052_combout\ & (\core1|rf|RF~1440_q\)) # (!\core1|rf|RF~2052_combout\ & ((\core1|rf|RF~1184_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1440_q\,
	datac => \core1|rf|RF~1184_q\,
	datad => \core1|rf|RF~2052_combout\,
	combout => \core1|rf|RF~2053_combout\);

-- Location: LCCOMB_X21_Y37_N20
\core1|rf|RF~2061\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2061_combout\ = (\core1|rf|RF~2058_combout\ & ((\core1|rf|RF~2060_combout\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2058_combout\ & (((\core1|rd_addr[0]~2_combout\ & \core1|rf|RF~2053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2058_combout\,
	datab => \core1|rf|RF~2060_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2053_combout\,
	combout => \core1|rf|RF~2061_combout\);

-- Location: LCCOMB_X22_Y36_N22
\core1|rf|RF~1568feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1568feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1568feeder_combout\);

-- Location: FF_X22_Y36_N23
\core1|rf|RF~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1568feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1568_q\);

-- Location: FF_X21_Y26_N9
\core1|rf|RF~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1536_q\);

-- Location: LCCOMB_X21_Y26_N8
\core1|rf|RF~2087\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2087_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1568_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1536_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1568_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1536_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2087_combout\);

-- Location: FF_X21_Y30_N27
\core1|rf|RF~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1632_q\);

-- Location: LCCOMB_X21_Y30_N28
\core1|rf|RF~1600feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1600feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1600feeder_combout\);

-- Location: FF_X21_Y30_N29
\core1|rf|RF~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1600feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1600_q\);

-- Location: LCCOMB_X21_Y30_N26
\core1|rf|RF~2088\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2088_combout\ = (\core1|rf|RF~2087_combout\ & (((\core1|rf|RF~1632_q\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~2087_combout\ & (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1600_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2087_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1632_q\,
	datad => \core1|rf|RF~1600_q\,
	combout => \core1|rf|RF~2088_combout\);

-- Location: LCCOMB_X21_Y27_N12
\core1|rf|RF~1696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1696feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1696feeder_combout\);

-- Location: FF_X21_Y27_N13
\core1|rf|RF~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1696feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1696_q\);

-- Location: LCCOMB_X20_Y30_N16
\core1|rf|RF~1728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1728feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1728feeder_combout\);

-- Location: FF_X20_Y30_N17
\core1|rf|RF~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1728feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1728_q\);

-- Location: FF_X22_Y31_N31
\core1|rf|RF~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1664_q\);

-- Location: LCCOMB_X22_Y31_N30
\core1|rf|RF~2085\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2085_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1728_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1664_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1728_q\,
	datac => \core1|rf|RF~1664_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2085_combout\);

-- Location: FF_X20_Y30_N23
\core1|rf|RF~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1760_q\);

-- Location: LCCOMB_X20_Y30_N22
\core1|rf|RF~2086\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2086_combout\ = (\core1|rf|RF~2085_combout\ & (((\core1|rf|RF~1760_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2085_combout\ & (\core1|rf|RF~1696_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1696_q\,
	datab => \core1|rf|RF~2085_combout\,
	datac => \core1|rf|RF~1760_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2086_combout\);

-- Location: LCCOMB_X21_Y37_N0
\core1|rf|RF~2089\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2089_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\) # (\core1|rf|RF~2086_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2088_combout\ & (!\core1|rd_addr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2088_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2086_combout\,
	combout => \core1|rf|RF~2089_combout\);

-- Location: LCCOMB_X21_Y33_N12
\core1|rf|RF~2016feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2016feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~2016feeder_combout\);

-- Location: FF_X21_Y33_N13
\core1|rf|RF~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2016feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2016_q\);

-- Location: FF_X29_Y34_N9
\core1|rf|RF~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1952_q\);

-- Location: LCCOMB_X17_Y30_N16
\core1|rf|RF~1984feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1984feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1984feeder_combout\);

-- Location: FF_X17_Y30_N17
\core1|rf|RF~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1984feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1984_q\);

-- Location: FF_X28_Y31_N11
\core1|rf|RF~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1920_q\);

-- Location: LCCOMB_X28_Y31_N10
\core1|rf|RF~2090\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2090_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1984_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1920_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1984_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1920_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2090_combout\);

-- Location: LCCOMB_X29_Y34_N8
\core1|rf|RF~2091\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2091_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2090_combout\ & (\core1|rf|RF~2016_q\)) # (!\core1|rf|RF~2090_combout\ & ((\core1|rf|RF~1952_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2016_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1952_q\,
	datad => \core1|rf|RF~2090_combout\,
	combout => \core1|rf|RF~2091_combout\);

-- Location: LCCOMB_X25_Y37_N14
\core1|rf|RF~1824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1824feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1824feeder_combout\);

-- Location: FF_X25_Y37_N15
\core1|rf|RF~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1824feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1824_q\);

-- Location: FF_X29_Y33_N31
\core1|rf|RF~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1792_q\);

-- Location: LCCOMB_X29_Y33_N30
\core1|rf|RF~2083\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2083_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1824_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1792_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1824_q\,
	datac => \core1|rf|RF~1792_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2083_combout\);

-- Location: LCCOMB_X19_Y27_N4
\core1|rf|RF~1888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1888feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~1888feeder_combout\);

-- Location: FF_X19_Y27_N5
\core1|rf|RF~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1888feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1888_q\);

-- Location: FF_X20_Y27_N17
\core1|rf|RF~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1856_q\);

-- Location: LCCOMB_X20_Y27_N16
\core1|rf|RF~2084\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2084_combout\ = (\core1|rf|RF~2083_combout\ & ((\core1|rf|RF~1888_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2083_combout\ & (((\core1|rf|RF~1856_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2083_combout\,
	datab => \core1|rf|RF~1888_q\,
	datac => \core1|rf|RF~1856_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2084_combout\);

-- Location: LCCOMB_X21_Y37_N14
\core1|rf|RF~2092\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2092_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2089_combout\ & (\core1|rf|RF~2091_combout\)) # (!\core1|rf|RF~2089_combout\ & ((\core1|rf|RF~2084_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2089_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2089_combout\,
	datac => \core1|rf|RF~2091_combout\,
	datad => \core1|rf|RF~2084_combout\,
	combout => \core1|rf|RF~2092_combout\);

-- Location: FF_X27_Y33_N23
\core1|rf|RF~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~384_q\);

-- Location: LCCOMB_X26_Y33_N14
\core1|rf|RF~416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~416feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~416feeder_combout\);

-- Location: FF_X26_Y33_N15
\core1|rf|RF~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~416feeder_combout\,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~416_q\);

-- Location: LCCOMB_X27_Y33_N22
\core1|rf|RF~2079\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2079_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~416_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~384_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~384_q\,
	datad => \core1|rf|RF~416_q\,
	combout => \core1|rf|RF~2079_combout\);

-- Location: FF_X25_Y33_N3
\core1|rf|RF~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~480_q\);

-- Location: LCCOMB_X21_Y37_N22
\core1|rf|RF~448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~448feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~448feeder_combout\);

-- Location: FF_X21_Y37_N23
\core1|rf|RF~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~448feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~448_q\);

-- Location: LCCOMB_X25_Y33_N2
\core1|rf|RF~2080\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2080_combout\ = (\core1|rf|RF~2079_combout\ & (((\core1|rf|RF~480_q\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~2079_combout\ & (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2079_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~480_q\,
	datad => \core1|rf|RF~448_q\,
	combout => \core1|rf|RF~2080_combout\);

-- Location: FF_X22_Y34_N15
\core1|rf|RF~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~128_q\);

-- Location: LCCOMB_X26_Y34_N18
\core1|rf|RF~160feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~160feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~160feeder_combout\);

-- Location: FF_X26_Y34_N19
\core1|rf|RF~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~160feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~160_q\);

-- Location: LCCOMB_X22_Y34_N14
\core1|rf|RF~2074\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2074_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~160_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~128_q\,
	datad => \core1|rf|RF~160_q\,
	combout => \core1|rf|RF~2074_combout\);

-- Location: FF_X25_Y36_N1
\core1|rf|RF~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~224_q\);

-- Location: LCCOMB_X25_Y35_N6
\core1|rf|RF~192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~192feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~192feeder_combout\);

-- Location: FF_X25_Y35_N7
\core1|rf|RF~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~192feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~192_q\);

-- Location: LCCOMB_X25_Y36_N0
\core1|rf|RF~2075\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2075_combout\ = (\core1|rf|RF~2074_combout\ & (((\core1|rf|RF~224_q\)) # (!\core1|rd_addr[1]~3_combout\))) # (!\core1|rf|RF~2074_combout\ & (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2074_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~224_q\,
	datad => \core1|rf|RF~192_q\,
	combout => \core1|rf|RF~2075_combout\);

-- Location: LCCOMB_X23_Y36_N26
\core1|rf|RF~32feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~32feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~32feeder_combout\);

-- Location: FF_X23_Y36_N27
\core1|rf|RF~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~32feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~32_q\);

-- Location: FF_X22_Y37_N27
\core1|rf|RF~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~96_q\);

-- Location: LCCOMB_X25_Y32_N18
\core1|rf|RF~64feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~64feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~64feeder_combout\);

-- Location: FF_X25_Y32_N19
\core1|rf|RF~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~64feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~64_q\);

-- Location: FF_X23_Y32_N11
\core1|rf|RF~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~0_q\);

-- Location: LCCOMB_X23_Y32_N10
\core1|rf|RF~2076\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2076_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~64_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~0_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~64_q\,
	datac => \core1|rf|RF~0_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2076_combout\);

-- Location: LCCOMB_X22_Y37_N26
\core1|rf|RF~2077\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2077_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2076_combout\ & ((\core1|rf|RF~96_q\))) # (!\core1|rf|RF~2076_combout\ & (\core1|rf|RF~32_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~32_q\,
	datac => \core1|rf|RF~96_q\,
	datad => \core1|rf|RF~2076_combout\,
	combout => \core1|rf|RF~2077_combout\);

-- Location: LCCOMB_X21_Y37_N24
\core1|rf|RF~2078\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2078_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2075_combout\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((!\core1|rd_addr[3]~1_combout\ & \core1|rf|RF~2077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2075_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2077_combout\,
	combout => \core1|rf|RF~2078_combout\);

-- Location: LCCOMB_X25_Y33_N16
\core1|rf|RF~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~352feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~352feeder_combout\);

-- Location: FF_X25_Y33_N17
\core1|rf|RF~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~352feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~352_q\);

-- Location: FF_X29_Y36_N3
\core1|rf|RF~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~288_q\);

-- Location: LCCOMB_X28_Y33_N26
\core1|rf|RF~320feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~320feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~320feeder_combout\);

-- Location: FF_X28_Y33_N27
\core1|rf|RF~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~320feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~320_q\);

-- Location: FF_X30_Y33_N3
\core1|rf|RF~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~256_q\);

-- Location: LCCOMB_X30_Y33_N2
\core1|rf|RF~2072\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2072_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~320_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~256_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~320_q\,
	datac => \core1|rf|RF~256_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2072_combout\);

-- Location: LCCOMB_X29_Y36_N2
\core1|rf|RF~2073\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2073_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2072_combout\ & (\core1|rf|RF~352_q\)) # (!\core1|rf|RF~2072_combout\ & ((\core1|rf|RF~288_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~352_q\,
	datac => \core1|rf|RF~288_q\,
	datad => \core1|rf|RF~2072_combout\,
	combout => \core1|rf|RF~2073_combout\);

-- Location: LCCOMB_X21_Y37_N12
\core1|rf|RF~2081\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2081_combout\ = (\core1|rf|RF~2078_combout\ & ((\core1|rf|RF~2080_combout\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2078_combout\ & (((\core1|rd_addr[3]~1_combout\ & \core1|rf|RF~2073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2080_combout\,
	datab => \core1|rf|RF~2078_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2073_combout\,
	combout => \core1|rf|RF~2081_combout\);

-- Location: LCCOMB_X20_Y29_N20
\core1|rf|RF~960feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~960feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~960feeder_combout\);

-- Location: FF_X20_Y29_N21
\core1|rf|RF~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~960feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~960_q\);

-- Location: FF_X17_Y29_N23
\core1|rf|RF~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~992_q\);

-- Location: FF_X28_Y31_N9
\core1|rf|RF~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~896_q\);

-- Location: LCCOMB_X29_Y32_N16
\core1|rf|RF~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~928feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~928feeder_combout\);

-- Location: FF_X29_Y32_N17
\core1|rf|RF~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~928feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~928_q\);

-- Location: LCCOMB_X28_Y31_N8
\core1|rf|RF~2069\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2069_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~928_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~896_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~896_q\,
	datad => \core1|rf|RF~928_q\,
	combout => \core1|rf|RF~2069_combout\);

-- Location: LCCOMB_X17_Y29_N22
\core1|rf|RF~2070\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2070_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2069_combout\ & ((\core1|rf|RF~992_q\))) # (!\core1|rf|RF~2069_combout\ & (\core1|rf|RF~960_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~960_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~992_q\,
	datad => \core1|rf|RF~2069_combout\,
	combout => \core1|rf|RF~2070_combout\);

-- Location: LCCOMB_X17_Y29_N12
\core1|rf|RF~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~736feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~736feeder_combout\);

-- Location: FF_X17_Y29_N13
\core1|rf|RF~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~736feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~736_q\);

-- Location: LCCOMB_X25_Y34_N4
\core1|rf|RF~672feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~672feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~672feeder_combout\);

-- Location: FF_X25_Y34_N5
\core1|rf|RF~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~672feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~672_q\);

-- Location: FF_X22_Y31_N5
\core1|rf|RF~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~640_q\);

-- Location: LCCOMB_X22_Y31_N4
\core1|rf|RF~2062\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2062_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~672_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~640_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~672_q\,
	datac => \core1|rf|RF~640_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2062_combout\);

-- Location: FF_X21_Y29_N1
\core1|rf|RF~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~704_q\);

-- Location: LCCOMB_X21_Y29_N0
\core1|rf|RF~2063\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2063_combout\ = (\core1|rf|RF~2062_combout\ & ((\core1|rf|RF~736_q\) # ((!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~2062_combout\ & (((\core1|rf|RF~704_q\ & \core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~736_q\,
	datab => \core1|rf|RF~2062_combout\,
	datac => \core1|rf|RF~704_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2063_combout\);

-- Location: LCCOMB_X28_Y33_N16
\core1|rf|RF~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~832feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~832feeder_combout\);

-- Location: FF_X28_Y33_N17
\core1|rf|RF~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~832feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~832_q\);

-- Location: FF_X30_Y33_N5
\core1|rf|RF~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~768_q\);

-- Location: LCCOMB_X30_Y33_N4
\core1|rf|RF~2064\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2064_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~832_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~768_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~832_q\,
	datac => \core1|rf|RF~768_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2064_combout\);

-- Location: FF_X22_Y33_N23
\core1|rf|RF~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~864_q\);

-- Location: LCCOMB_X29_Y36_N4
\core1|rf|RF~800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~800feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~800feeder_combout\);

-- Location: FF_X29_Y36_N5
\core1|rf|RF~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~800feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~800_q\);

-- Location: LCCOMB_X22_Y33_N22
\core1|rf|RF~2065\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2065_combout\ = (\core1|rf|RF~2064_combout\ & (((\core1|rf|RF~864_q\)) # (!\core1|rd_addr[0]~2_combout\))) # (!\core1|rf|RF~2064_combout\ & (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~800_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2064_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~864_q\,
	datad => \core1|rf|RF~800_q\,
	combout => \core1|rf|RF~2065_combout\);

-- Location: LCCOMB_X23_Y36_N24
\core1|rf|RF~544feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~544feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~544feeder_combout\);

-- Location: FF_X23_Y36_N25
\core1|rf|RF~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~544feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~544_q\);

-- Location: FF_X22_Y33_N1
\core1|rf|RF~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~608_q\);

-- Location: LCCOMB_X25_Y32_N24
\core1|rf|RF~576feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~576feeder_combout\ = \core1|rf_wd[0]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[0]~41_combout\,
	combout => \core1|rf|RF~576feeder_combout\);

-- Location: FF_X25_Y32_N25
\core1|rf|RF~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~576feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~576_q\);

-- Location: FF_X23_Y32_N1
\core1|rf|RF~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[0]~41_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~512_q\);

-- Location: LCCOMB_X23_Y32_N0
\core1|rf|RF~2066\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2066_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~576_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~512_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~576_q\,
	datac => \core1|rf|RF~512_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2066_combout\);

-- Location: LCCOMB_X22_Y33_N0
\core1|rf|RF~2067\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2067_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2066_combout\ & ((\core1|rf|RF~608_q\))) # (!\core1|rf|RF~2066_combout\ & (\core1|rf|RF~544_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~544_q\,
	datac => \core1|rf|RF~608_q\,
	datad => \core1|rf|RF~2066_combout\,
	combout => \core1|rf|RF~2067_combout\);

-- Location: LCCOMB_X22_Y33_N2
\core1|rf|RF~2068\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2068_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2065_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~2067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2065_combout\,
	datad => \core1|rf|RF~2067_combout\,
	combout => \core1|rf|RF~2068_combout\);

-- Location: LCCOMB_X21_Y37_N2
\core1|rf|RF~2071\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2071_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2068_combout\ & (\core1|rf|RF~2070_combout\)) # (!\core1|rf|RF~2068_combout\ & ((\core1|rf|RF~2063_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2070_combout\,
	datac => \core1|rf|RF~2063_combout\,
	datad => \core1|rf|RF~2068_combout\,
	combout => \core1|rf|RF~2071_combout\);

-- Location: LCCOMB_X21_Y37_N10
\core1|rf|RF~2082\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2082_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\) # (\core1|rf|RF~2071_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2081_combout\ & (!\core1|rd_addr[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2081_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2071_combout\,
	combout => \core1|rf|RF~2082_combout\);

-- Location: LCCOMB_X21_Y37_N16
\core1|rf|RF~2093\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2093_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2082_combout\ & ((\core1|rf|RF~2092_combout\))) # (!\core1|rf|RF~2082_combout\ & (\core1|rf|RF~2061_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2061_combout\,
	datac => \core1|rf|RF~2092_combout\,
	datad => \core1|rf|RF~2082_combout\,
	combout => \core1|rf|RF~2093_combout\);

-- Location: LCCOMB_X12_Y34_N24
\core1|rd_val_or_zero[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[0]~0_combout\ = (\core1|rf|RF~2093_combout\ & \core1|WideOr2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf|RF~2093_combout\,
	datad => \core1|WideOr2~combout\,
	combout => \core1|rd_val_or_zero[0]~0_combout\);

-- Location: FF_X12_Y34_N25
\core1|rd_val_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[0]~0_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(0));

-- Location: LCCOMB_X20_Y29_N30
\core1|rf|RF~961feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~961feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~961feeder_combout\);

-- Location: FF_X20_Y29_N31
\core1|rf|RF~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~961feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~961_q\);

-- Location: FF_X21_Y37_N29
\core1|rf|RF~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~449_q\);

-- Location: LCCOMB_X21_Y37_N28
\core1|rf|RF~2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2101_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~961_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~449_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~961_q\,
	datac => \core1|rf|RF~449_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2101_combout\);

-- Location: FF_X21_Y37_N31
\core1|rf|RF~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1473_q\);

-- Location: FF_X17_Y36_N19
\core1|rf|RF~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1985_q\);

-- Location: LCCOMB_X21_Y37_N30
\core1|rf|RF~2102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2102_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2101_combout\ & ((\core1|rf|RF~1985_q\))) # (!\core1|rf|RF~2101_combout\ & (\core1|rf|RF~1473_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2101_combout\,
	datac => \core1|rf|RF~1473_q\,
	datad => \core1|rf|RF~1985_q\,
	combout => \core1|rf|RF~2102_combout\);

-- Location: LCCOMB_X23_Y27_N12
\core1|rf|RF~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~705feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~705feeder_combout\);

-- Location: FF_X23_Y27_N13
\core1|rf|RF~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~705feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~705_q\);

-- Location: FF_X25_Y35_N11
\core1|rf|RF~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~193_q\);

-- Location: LCCOMB_X25_Y35_N10
\core1|rf|RF~2094\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2094_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~705_q\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~193_q\ & !\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~705_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~193_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2094_combout\);

-- Location: LCCOMB_X27_Y31_N12
\core1|rf|RF~1729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1729feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1729feeder_combout\);

-- Location: FF_X27_Y31_N13
\core1|rf|RF~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1729feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1729_q\);

-- Location: FF_X25_Y35_N5
\core1|rf|RF~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1217_q\);

-- Location: LCCOMB_X25_Y35_N4
\core1|rf|RF~2095\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2095_combout\ = (\core1|rf|RF~2094_combout\ & ((\core1|rf|RF~1729_q\) # ((!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~2094_combout\ & (((\core1|rf|RF~1217_q\ & \core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2094_combout\,
	datab => \core1|rf|RF~1729_q\,
	datac => \core1|rf|RF~1217_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2095_combout\);

-- Location: LCCOMB_X28_Y33_N20
\core1|rf|RF~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~833feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~833feeder_combout\);

-- Location: FF_X28_Y33_N21
\core1|rf|RF~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~833feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~833_q\);

-- Location: FF_X22_Y30_N9
\core1|rf|RF~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1857_q\);

-- Location: FF_X28_Y33_N11
\core1|rf|RF~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~321_q\);

-- Location: LCCOMB_X28_Y30_N30
\core1|rf|RF~1345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1345feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1345feeder_combout\);

-- Location: FF_X28_Y30_N31
\core1|rf|RF~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1345feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1345_q\);

-- Location: LCCOMB_X28_Y33_N10
\core1|rf|RF~2096\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2096_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1345_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~321_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~321_q\,
	datad => \core1|rf|RF~1345_q\,
	combout => \core1|rf|RF~2096_combout\);

-- Location: LCCOMB_X22_Y30_N8
\core1|rf|RF~2097\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2097_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2096_combout\ & ((\core1|rf|RF~1857_q\))) # (!\core1|rf|RF~2096_combout\ & (\core1|rf|RF~833_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~833_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1857_q\,
	datad => \core1|rf|RF~2096_combout\,
	combout => \core1|rf|RF~2097_combout\);

-- Location: LCCOMB_X21_Y35_N18
\core1|rf|RF~1089feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1089feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1089feeder_combout\);

-- Location: FF_X21_Y35_N19
\core1|rf|RF~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1089feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1089_q\);

-- Location: FF_X25_Y32_N29
\core1|rf|RF~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~65_q\);

-- Location: LCCOMB_X25_Y32_N28
\core1|rf|RF~2098\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2098_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1089_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~65_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1089_q\,
	datac => \core1|rf|RF~65_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2098_combout\);

-- Location: FF_X21_Y30_N17
\core1|rf|RF~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1601_q\);

-- Location: LCCOMB_X22_Y29_N8
\core1|rf|RF~577feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~577feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~577feeder_combout\);

-- Location: FF_X22_Y29_N9
\core1|rf|RF~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~577feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~577_q\);

-- Location: LCCOMB_X21_Y30_N16
\core1|rf|RF~2099\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2099_combout\ = (\core1|rf|RF~2098_combout\ & (((\core1|rf|RF~1601_q\)) # (!\core1|rd_addr[4]~5_combout\))) # (!\core1|rf|RF~2098_combout\ & (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~577_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2098_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1601_q\,
	datad => \core1|rf|RF~577_q\,
	combout => \core1|rf|RF~2099_combout\);

-- Location: LCCOMB_X25_Y34_N6
\core1|rf|RF~2100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2100_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2097_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~2099_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2097_combout\,
	datad => \core1|rf|RF~2099_combout\,
	combout => \core1|rf|RF~2100_combout\);

-- Location: LCCOMB_X25_Y35_N24
\core1|rf|RF~2103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2103_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2100_combout\ & (\core1|rf|RF~2102_combout\)) # (!\core1|rf|RF~2100_combout\ & ((\core1|rf|RF~2095_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2102_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2095_combout\,
	datad => \core1|rf|RF~2100_combout\,
	combout => \core1|rf|RF~2103_combout\);

-- Location: LCCOMB_X20_Y33_N28
\core1|rf|RF~1889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1889feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1889feeder_combout\);

-- Location: FF_X20_Y33_N29
\core1|rf|RF~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1889feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1889_q\);

-- Location: FF_X25_Y33_N25
\core1|rf|RF~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~353_q\);

-- Location: LCCOMB_X23_Y37_N18
\core1|rf|RF~1377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1377feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1377feeder_combout\);

-- Location: FF_X23_Y37_N19
\core1|rf|RF~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1377feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1377_q\);

-- Location: LCCOMB_X25_Y33_N24
\core1|rf|RF~2125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2125_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1377_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~353_q\,
	datad => \core1|rf|RF~1377_q\,
	combout => \core1|rf|RF~2125_combout\);

-- Location: FF_X23_Y33_N9
\core1|rf|RF~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~865_q\);

-- Location: LCCOMB_X23_Y33_N8
\core1|rf|RF~2126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2126_combout\ = (\core1|rf|RF~2125_combout\ & ((\core1|rf|RF~1889_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2125_combout\ & (((\core1|rf|RF~865_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1889_q\,
	datab => \core1|rf|RF~2125_combout\,
	datac => \core1|rf|RF~865_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2126_combout\);

-- Location: FF_X16_Y32_N23
\core1|rf|RF~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[1]~43_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2017_q\);

-- Location: FF_X25_Y30_N25
\core1|rf|RF~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1505_q\);

-- Location: LCCOMB_X23_Y31_N10
\core1|rf|RF~993feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~993feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~993feeder_combout\);

-- Location: FF_X23_Y31_N11
\core1|rf|RF~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~993feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~993_q\);

-- Location: FF_X25_Y33_N15
\core1|rf|RF~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~481_q\);

-- Location: LCCOMB_X25_Y33_N14
\core1|rf|RF~2132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2132_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~993_q\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~481_q\ & !\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~993_q\,
	datac => \core1|rf|RF~481_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2132_combout\);

-- Location: LCCOMB_X25_Y30_N24
\core1|rf|RF~2133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2133_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2132_combout\ & (\core1|rf|RF~2017_q\)) # (!\core1|rf|RF~2132_combout\ & ((\core1|rf|RF~1505_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2017_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1505_q\,
	datad => \core1|rf|RF~2132_combout\,
	combout => \core1|rf|RF~2133_combout\);

-- Location: LCCOMB_X18_Y32_N28
\core1|rf|RF~609feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~609feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~609feeder_combout\);

-- Location: FF_X18_Y32_N29
\core1|rf|RF~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~609feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~609_q\);

-- Location: FF_X22_Y35_N5
\core1|rf|RF~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1633_q\);

-- Location: LCCOMB_X21_Y36_N4
\core1|rf|RF~1121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1121feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1121feeder_combout\);

-- Location: FF_X21_Y36_N5
\core1|rf|RF~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1121feeder_combout\,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1121_q\);

-- Location: FF_X25_Y36_N9
\core1|rf|RF~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~97_q\);

-- Location: LCCOMB_X25_Y36_N8
\core1|rf|RF~2129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2129_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1121_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~97_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1121_q\,
	datac => \core1|rf|RF~97_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2129_combout\);

-- Location: LCCOMB_X22_Y35_N4
\core1|rf|RF~2130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2130_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2129_combout\ & ((\core1|rf|RF~1633_q\))) # (!\core1|rf|RF~2129_combout\ & (\core1|rf|RF~609_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~609_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1633_q\,
	datad => \core1|rf|RF~2129_combout\,
	combout => \core1|rf|RF~2130_combout\);

-- Location: LCCOMB_X27_Y32_N28
\core1|rf|RF~1249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1249feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1249feeder_combout\);

-- Location: FF_X27_Y32_N29
\core1|rf|RF~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1249feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1249_q\);

-- Location: FF_X27_Y31_N11
\core1|rf|RF~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1761_q\);

-- Location: LCCOMB_X23_Y31_N0
\core1|rf|RF~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~737feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~737feeder_combout\);

-- Location: FF_X23_Y31_N1
\core1|rf|RF~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~737feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~737_q\);

-- Location: FF_X25_Y36_N19
\core1|rf|RF~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~225_q\);

-- Location: LCCOMB_X25_Y36_N18
\core1|rf|RF~2127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2127_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~737_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~225_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~737_q\,
	datac => \core1|rf|RF~225_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2127_combout\);

-- Location: LCCOMB_X27_Y31_N10
\core1|rf|RF~2128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2128_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2127_combout\ & ((\core1|rf|RF~1761_q\))) # (!\core1|rf|RF~2127_combout\ & (\core1|rf|RF~1249_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1249_q\,
	datac => \core1|rf|RF~1761_q\,
	datad => \core1|rf|RF~2127_combout\,
	combout => \core1|rf|RF~2128_combout\);

-- Location: LCCOMB_X25_Y35_N28
\core1|rf|RF~2131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2131_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2128_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2130_combout\,
	datad => \core1|rf|RF~2128_combout\,
	combout => \core1|rf|RF~2131_combout\);

-- Location: LCCOMB_X25_Y35_N22
\core1|rf|RF~2134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2134_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2131_combout\ & ((\core1|rf|RF~2133_combout\))) # (!\core1|rf|RF~2131_combout\ & (\core1|rf|RF~2126_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2126_combout\,
	datac => \core1|rf|RF~2133_combout\,
	datad => \core1|rf|RF~2131_combout\,
	combout => \core1|rf|RF~2134_combout\);

-- Location: LCCOMB_X23_Y36_N4
\core1|rf|RF~545feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~545feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~545feeder_combout\);

-- Location: FF_X23_Y36_N5
\core1|rf|RF~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~545feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~545_q\);

-- Location: FF_X22_Y36_N31
\core1|rf|RF~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1569_q\);

-- Location: LCCOMB_X22_Y36_N4
\core1|rf|RF~1057feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1057feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1057feeder_combout\);

-- Location: FF_X22_Y36_N5
\core1|rf|RF~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1057feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1057_q\);

-- Location: FF_X23_Y36_N3
\core1|rf|RF~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~33_q\);

-- Location: LCCOMB_X23_Y36_N2
\core1|rf|RF~2108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2108_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1057_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~33_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1057_q\,
	datac => \core1|rf|RF~33_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2108_combout\);

-- Location: LCCOMB_X22_Y36_N30
\core1|rf|RF~2109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2109_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2108_combout\ & ((\core1|rf|RF~1569_q\))) # (!\core1|rf|RF~2108_combout\ & (\core1|rf|RF~545_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~545_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1569_q\,
	datad => \core1|rf|RF~2108_combout\,
	combout => \core1|rf|RF~2109_combout\);

-- Location: LCCOMB_X26_Y34_N4
\core1|rf|RF~1185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1185feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1185feeder_combout\);

-- Location: FF_X26_Y34_N5
\core1|rf|RF~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1185feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1185_q\);

-- Location: FF_X25_Y34_N11
\core1|rf|RF~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1697_q\);

-- Location: FF_X26_Y34_N23
\core1|rf|RF~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~161_q\);

-- Location: LCCOMB_X25_Y34_N28
\core1|rf|RF~673feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~673feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~673feeder_combout\);

-- Location: FF_X25_Y34_N29
\core1|rf|RF~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~673feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~673_q\);

-- Location: LCCOMB_X26_Y34_N22
\core1|rf|RF~2106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2106_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~673_q\))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~161_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~161_q\,
	datad => \core1|rf|RF~673_q\,
	combout => \core1|rf|RF~2106_combout\);

-- Location: LCCOMB_X25_Y34_N10
\core1|rf|RF~2107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2107_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2106_combout\ & ((\core1|rf|RF~1697_q\))) # (!\core1|rf|RF~2106_combout\ & (\core1|rf|RF~1185_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1185_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1697_q\,
	datad => \core1|rf|RF~2106_combout\,
	combout => \core1|rf|RF~2107_combout\);

-- Location: LCCOMB_X25_Y35_N26
\core1|rf|RF~2110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2110_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2107_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2109_combout\,
	datad => \core1|rf|RF~2107_combout\,
	combout => \core1|rf|RF~2110_combout\);

-- Location: LCCOMB_X25_Y37_N28
\core1|rf|RF~1313feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1313feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1313feeder_combout\);

-- Location: FF_X25_Y37_N29
\core1|rf|RF~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1313feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1313_q\);

-- Location: FF_X29_Y36_N23
\core1|rf|RF~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~289_q\);

-- Location: LCCOMB_X29_Y36_N22
\core1|rf|RF~2104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2104_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1313_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~289_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1313_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~289_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2104_combout\);

-- Location: LCCOMB_X25_Y37_N30
\core1|rf|RF~1825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1825feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1825feeder_combout\);

-- Location: FF_X25_Y37_N31
\core1|rf|RF~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1825feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1825_q\);

-- Location: FF_X29_Y36_N29
\core1|rf|RF~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~801_q\);

-- Location: LCCOMB_X29_Y36_N28
\core1|rf|RF~2105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2105_combout\ = (\core1|rf|RF~2104_combout\ & ((\core1|rf|RF~1825_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2104_combout\ & (((\core1|rf|RF~801_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2104_combout\,
	datab => \core1|rf|RF~1825_q\,
	datac => \core1|rf|RF~801_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2105_combout\);

-- Location: LCCOMB_X28_Y35_N8
\core1|rf|RF~1441feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1441feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1441feeder_combout\);

-- Location: FF_X28_Y35_N9
\core1|rf|RF~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1441feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1441_q\);

-- Location: FF_X30_Y35_N29
\core1|rf|RF~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1953_q\);

-- Location: LCCOMB_X29_Y34_N18
\core1|rf|RF~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~929feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~929feeder_combout\);

-- Location: FF_X29_Y34_N19
\core1|rf|RF~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~929feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~929_q\);

-- Location: FF_X28_Y35_N23
\core1|rf|RF~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~417_q\);

-- Location: LCCOMB_X28_Y35_N22
\core1|rf|RF~2111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2111_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~929_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~417_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~929_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~417_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2111_combout\);

-- Location: LCCOMB_X30_Y35_N28
\core1|rf|RF~2112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2112_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2111_combout\ & ((\core1|rf|RF~1953_q\))) # (!\core1|rf|RF~2111_combout\ & (\core1|rf|RF~1441_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1441_q\,
	datac => \core1|rf|RF~1953_q\,
	datad => \core1|rf|RF~2111_combout\,
	combout => \core1|rf|RF~2112_combout\);

-- Location: LCCOMB_X25_Y35_N8
\core1|rf|RF~2113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2113_combout\ = (\core1|rf|RF~2110_combout\ & (((\core1|rf|RF~2112_combout\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2110_combout\ & (\core1|rf|RF~2105_combout\ & ((\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2110_combout\,
	datab => \core1|rf|RF~2105_combout\,
	datac => \core1|rf|RF~2112_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2113_combout\);

-- Location: LCCOMB_X30_Y33_N24
\core1|rf|RF~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~769feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~769feeder_combout\);

-- Location: FF_X30_Y33_N25
\core1|rf|RF~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~769feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~769_q\);

-- Location: FF_X29_Y33_N3
\core1|rf|RF~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1793_q\);

-- Location: LCCOMB_X29_Y33_N0
\core1|rf|RF~1281feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1281feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1281feeder_combout\);

-- Location: FF_X29_Y33_N1
\core1|rf|RF~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1281feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1281_q\);

-- Location: FF_X30_Y33_N7
\core1|rf|RF~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~257_q\);

-- Location: LCCOMB_X30_Y33_N6
\core1|rf|RF~2116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2116_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1281_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~257_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1281_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~257_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2116_combout\);

-- Location: LCCOMB_X29_Y33_N2
\core1|rf|RF~2117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2117_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2116_combout\ & ((\core1|rf|RF~1793_q\))) # (!\core1|rf|RF~2116_combout\ & (\core1|rf|RF~769_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~769_q\,
	datac => \core1|rf|RF~1793_q\,
	datad => \core1|rf|RF~2116_combout\,
	combout => \core1|rf|RF~2117_combout\);

-- Location: LCCOMB_X22_Y28_N6
\core1|rf|RF~1025feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1025feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1025feeder_combout\);

-- Location: FF_X22_Y28_N7
\core1|rf|RF~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1025feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1025_q\);

-- Location: FF_X22_Y28_N29
\core1|rf|RF~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1_q\);

-- Location: LCCOMB_X22_Y28_N28
\core1|rf|RF~2118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2118_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1025_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~1_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1025_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2118_combout\);

-- Location: LCCOMB_X23_Y32_N28
\core1|rf|RF~513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~513feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~513feeder_combout\);

-- Location: FF_X23_Y32_N29
\core1|rf|RF~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~513feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~513_q\);

-- Location: FF_X22_Y27_N21
\core1|rf|RF~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1537_q\);

-- Location: LCCOMB_X22_Y27_N20
\core1|rf|RF~2119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2119_combout\ = (\core1|rf|RF~2118_combout\ & (((\core1|rf|RF~1537_q\) # (!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2118_combout\ & (\core1|rf|RF~513_q\ & ((\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2118_combout\,
	datab => \core1|rf|RF~513_q\,
	datac => \core1|rf|RF~1537_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2119_combout\);

-- Location: LCCOMB_X25_Y35_N30
\core1|rf|RF~2120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2120_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2117_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2117_combout\,
	datad => \core1|rf|RF~2119_combout\,
	combout => \core1|rf|RF~2120_combout\);

-- Location: LCCOMB_X22_Y31_N2
\core1|rf|RF~1665feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1665feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1665feeder_combout\);

-- Location: FF_X22_Y31_N3
\core1|rf|RF~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1665feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1665_q\);

-- Location: FF_X22_Y34_N1
\core1|rf|RF~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1153_q\);

-- Location: LCCOMB_X22_Y31_N20
\core1|rf|RF~641feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~641feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~641feeder_combout\);

-- Location: FF_X22_Y31_N21
\core1|rf|RF~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~641feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~641_q\);

-- Location: FF_X22_Y34_N3
\core1|rf|RF~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~129_q\);

-- Location: LCCOMB_X22_Y34_N2
\core1|rf|RF~2114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2114_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~641_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~129_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~641_q\,
	datac => \core1|rf|RF~129_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2114_combout\);

-- Location: LCCOMB_X22_Y34_N0
\core1|rf|RF~2115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2115_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2114_combout\ & (\core1|rf|RF~1665_q\)) # (!\core1|rf|RF~2114_combout\ & ((\core1|rf|RF~1153_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1665_q\,
	datac => \core1|rf|RF~1153_q\,
	datad => \core1|rf|RF~2114_combout\,
	combout => \core1|rf|RF~2115_combout\);

-- Location: LCCOMB_X27_Y33_N24
\core1|rf|RF~1409feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1409feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~1409feeder_combout\);

-- Location: FF_X27_Y33_N25
\core1|rf|RF~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1409feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1409_q\);

-- Location: FF_X28_Y31_N15
\core1|rf|RF~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1921_q\);

-- Location: FF_X27_Y33_N19
\core1|rf|RF~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[1]~43_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~385_q\);

-- Location: LCCOMB_X28_Y31_N0
\core1|rf|RF~897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~897feeder_combout\ = \core1|rf_wd[1]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[1]~43_combout\,
	combout => \core1|rf|RF~897feeder_combout\);

-- Location: FF_X28_Y31_N1
\core1|rf|RF~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~897feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~897_q\);

-- Location: LCCOMB_X27_Y33_N18
\core1|rf|RF~2121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2121_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~897_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~385_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~385_q\,
	datad => \core1|rf|RF~897_q\,
	combout => \core1|rf|RF~2121_combout\);

-- Location: LCCOMB_X28_Y31_N14
\core1|rf|RF~2122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2122_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2121_combout\ & ((\core1|rf|RF~1921_q\))) # (!\core1|rf|RF~2121_combout\ & (\core1|rf|RF~1409_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1409_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1921_q\,
	datad => \core1|rf|RF~2121_combout\,
	combout => \core1|rf|RF~2122_combout\);

-- Location: LCCOMB_X25_Y35_N0
\core1|rf|RF~2123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2123_combout\ = (\core1|rf|RF~2120_combout\ & (((\core1|rf|RF~2122_combout\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2120_combout\ & (\core1|rf|RF~2115_combout\ & (\core1|rd_addr[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2120_combout\,
	datab => \core1|rf|RF~2115_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~2122_combout\,
	combout => \core1|rf|RF~2123_combout\);

-- Location: LCCOMB_X25_Y35_N18
\core1|rf|RF~2124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2124_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2113_combout\)) # (!\core1|rd_addr[0]~2_combout\ & 
-- ((\core1|rf|RF~2123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2113_combout\,
	datad => \core1|rf|RF~2123_combout\,
	combout => \core1|rf|RF~2124_combout\);

-- Location: LCCOMB_X25_Y35_N16
\core1|rf|RF~2135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2135_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2124_combout\ & ((\core1|rf|RF~2134_combout\))) # (!\core1|rf|RF~2124_combout\ & (\core1|rf|RF~2103_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2103_combout\,
	datac => \core1|rf|RF~2134_combout\,
	datad => \core1|rf|RF~2124_combout\,
	combout => \core1|rf|RF~2135_combout\);

-- Location: LCCOMB_X14_Y37_N4
\core1|rd_val_or_zero[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[1]~1_combout\ = (\core1|rf|RF~2135_combout\ & \core1|WideOr2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf|RF~2135_combout\,
	datad => \core1|WideOr2~combout\,
	combout => \core1|rd_val_or_zero[1]~1_combout\);

-- Location: FF_X14_Y37_N5
\core1|rd_val_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[1]~1_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(1));

-- Location: LCCOMB_X9_Y34_N0
\core1|alu_1|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~10_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X21_Y31_N16
\core1|rf|RF~1828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1828feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1828feeder_combout\);

-- Location: FF_X21_Y31_N17
\core1|rf|RF~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1828feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1828_q\);

-- Location: FF_X29_Y36_N7
\core1|rf|RF~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~292_q\);

-- Location: LCCOMB_X29_Y36_N24
\core1|rf|RF~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~804feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~804feeder_combout\);

-- Location: FF_X29_Y36_N25
\core1|rf|RF~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~804feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~804_q\);

-- Location: LCCOMB_X29_Y36_N6
\core1|rf|RF~2220\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2220_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~804_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~292_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~292_q\,
	datad => \core1|rf|RF~804_q\,
	combout => \core1|rf|RF~2220_combout\);

-- Location: FF_X28_Y34_N9
\core1|rf|RF~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1316_q\);

-- Location: LCCOMB_X28_Y34_N8
\core1|rf|RF~2221\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2221_combout\ = (\core1|rf|RF~2220_combout\ & ((\core1|rf|RF~1828_q\) # ((!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~2220_combout\ & (((\core1|rf|RF~1316_q\ & \core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1828_q\,
	datab => \core1|rf|RF~2220_combout\,
	datac => \core1|rf|RF~1316_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2221_combout\);

-- Location: LCCOMB_X23_Y36_N14
\core1|rf|RF~548feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~548feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~548feeder_combout\);

-- Location: FF_X23_Y36_N15
\core1|rf|RF~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~548feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~548_q\);

-- Location: FF_X23_Y36_N13
\core1|rf|RF~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~36_q\);

-- Location: LCCOMB_X23_Y36_N12
\core1|rf|RF~2224\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2224_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~548_q\) # ((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~36_q\ & !\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~548_q\,
	datac => \core1|rf|RF~36_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2224_combout\);

-- Location: FF_X22_Y36_N19
\core1|rf|RF~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1572_q\);

-- Location: LCCOMB_X22_Y36_N12
\core1|rf|RF~1060feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1060feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1060feeder_combout\);

-- Location: FF_X22_Y36_N13
\core1|rf|RF~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1060feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1060_q\);

-- Location: LCCOMB_X22_Y36_N18
\core1|rf|RF~2225\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2225_combout\ = (\core1|rf|RF~2224_combout\ & (((\core1|rf|RF~1572_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2224_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1060_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2224_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1572_q\,
	datad => \core1|rf|RF~1060_q\,
	combout => \core1|rf|RF~2225_combout\);

-- Location: LCCOMB_X25_Y34_N0
\core1|rf|RF~676feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~676feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~676feeder_combout\);

-- Location: FF_X25_Y34_N1
\core1|rf|RF~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~676feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~676_q\);

-- Location: FF_X25_Y34_N3
\core1|rf|RF~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1700_q\);

-- Location: LCCOMB_X26_Y34_N30
\core1|rf|RF~1188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1188feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1188feeder_combout\);

-- Location: FF_X26_Y34_N31
\core1|rf|RF~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1188feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1188_q\);

-- Location: FF_X26_Y34_N29
\core1|rf|RF~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~164_q\);

-- Location: LCCOMB_X26_Y34_N28
\core1|rf|RF~2222\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2222_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1188_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~164_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1188_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~164_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2222_combout\);

-- Location: LCCOMB_X25_Y34_N2
\core1|rf|RF~2223\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2223_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2222_combout\ & ((\core1|rf|RF~1700_q\))) # (!\core1|rf|RF~2222_combout\ & (\core1|rf|RF~676_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~676_q\,
	datac => \core1|rf|RF~1700_q\,
	datad => \core1|rf|RF~2222_combout\,
	combout => \core1|rf|RF~2223_combout\);

-- Location: LCCOMB_X25_Y34_N20
\core1|rf|RF~2226\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2226_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~2223_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2225_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2225_combout\,
	datad => \core1|rf|RF~2223_combout\,
	combout => \core1|rf|RF~2226_combout\);

-- Location: LCCOMB_X28_Y35_N24
\core1|rf|RF~1444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1444feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1444feeder_combout\);

-- Location: FF_X28_Y35_N25
\core1|rf|RF~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1444feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1444_q\);

-- Location: FF_X28_Y35_N31
\core1|rf|RF~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~420_q\);

-- Location: LCCOMB_X28_Y35_N30
\core1|rf|RF~2227\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2227_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1444_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~420_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1444_q\,
	datac => \core1|rf|RF~420_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2227_combout\);

-- Location: FF_X29_Y34_N15
\core1|rf|RF~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~932_q\);

-- Location: LCCOMB_X29_Y34_N16
\core1|rf|RF~1956feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1956feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1956feeder_combout\);

-- Location: FF_X29_Y34_N17
\core1|rf|RF~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1956feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1956_q\);

-- Location: LCCOMB_X29_Y34_N14
\core1|rf|RF~2228\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2228_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2227_combout\ & ((\core1|rf|RF~1956_q\))) # (!\core1|rf|RF~2227_combout\ & (\core1|rf|RF~932_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2227_combout\,
	datac => \core1|rf|RF~932_q\,
	datad => \core1|rf|RF~1956_q\,
	combout => \core1|rf|RF~2228_combout\);

-- Location: LCCOMB_X25_Y34_N14
\core1|rf|RF~2229\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2229_combout\ = (\core1|rf|RF~2226_combout\ & (((\core1|rf|RF~2228_combout\) # (!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2226_combout\ & (\core1|rf|RF~2221_combout\ & (\core1|rd_addr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2221_combout\,
	datab => \core1|rf|RF~2226_combout\,
	datac => \core1|rd_addr[3]~1_combout\,
	datad => \core1|rf|RF~2228_combout\,
	combout => \core1|rf|RF~2229_combout\);

-- Location: LCCOMB_X28_Y31_N16
\core1|rf|RF~900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~900feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~900feeder_combout\);

-- Location: FF_X28_Y31_N17
\core1|rf|RF~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~900feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~900_q\);

-- Location: FF_X28_Y31_N27
\core1|rf|RF~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1924_q\);

-- Location: FF_X27_Y33_N11
\core1|rf|RF~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~388_q\);

-- Location: LCCOMB_X27_Y33_N12
\core1|rf|RF~1412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1412feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1412feeder_combout\);

-- Location: FF_X27_Y33_N13
\core1|rf|RF~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1412feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1412_q\);

-- Location: LCCOMB_X27_Y33_N10
\core1|rf|RF~2247\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2247_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1412_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~388_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~388_q\,
	datad => \core1|rf|RF~1412_q\,
	combout => \core1|rf|RF~2247_combout\);

-- Location: LCCOMB_X28_Y31_N26
\core1|rf|RF~2248\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2248_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2247_combout\ & ((\core1|rf|RF~1924_q\))) # (!\core1|rf|RF~2247_combout\ & (\core1|rf|RF~900_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~900_q\,
	datac => \core1|rf|RF~1924_q\,
	datad => \core1|rf|RF~2247_combout\,
	combout => \core1|rf|RF~2248_combout\);

-- Location: LCCOMB_X22_Y34_N30
\core1|rf|RF~1156feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1156feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1156feeder_combout\);

-- Location: FF_X22_Y34_N31
\core1|rf|RF~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1156feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1156_q\);

-- Location: FF_X22_Y34_N13
\core1|rf|RF~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~132_q\);

-- Location: LCCOMB_X22_Y34_N12
\core1|rf|RF~2240\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2240_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1156_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~132_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1156_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~132_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2240_combout\);

-- Location: FF_X22_Y31_N9
\core1|rf|RF~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~644_q\);

-- Location: LCCOMB_X22_Y31_N18
\core1|rf|RF~1668feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1668feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1668feeder_combout\);

-- Location: FF_X22_Y31_N19
\core1|rf|RF~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1668feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1668_q\);

-- Location: LCCOMB_X22_Y31_N8
\core1|rf|RF~2241\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2241_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2240_combout\ & ((\core1|rf|RF~1668_q\))) # (!\core1|rf|RF~2240_combout\ & (\core1|rf|RF~644_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2240_combout\,
	datac => \core1|rf|RF~644_q\,
	datad => \core1|rf|RF~1668_q\,
	combout => \core1|rf|RF~2241_combout\);

-- Location: LCCOMB_X21_Y26_N20
\core1|rf|RF~1028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1028feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1028feeder_combout\);

-- Location: FF_X21_Y26_N21
\core1|rf|RF~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1028feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1028_q\);

-- Location: FF_X22_Y27_N17
\core1|rf|RF~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1540_q\);

-- Location: LCCOMB_X23_Y32_N8
\core1|rf|RF~516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~516feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~516feeder_combout\);

-- Location: FF_X23_Y32_N9
\core1|rf|RF~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~516feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~516_q\);

-- Location: FF_X23_Y32_N19
\core1|rf|RF~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~4_q\);

-- Location: LCCOMB_X23_Y32_N18
\core1|rf|RF~2244\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2244_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~516_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~4_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~516_q\,
	datac => \core1|rf|RF~4_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2244_combout\);

-- Location: LCCOMB_X22_Y27_N16
\core1|rf|RF~2245\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2245_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2244_combout\ & ((\core1|rf|RF~1540_q\))) # (!\core1|rf|RF~2244_combout\ & (\core1|rf|RF~1028_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1028_q\,
	datac => \core1|rf|RF~1540_q\,
	datad => \core1|rf|RF~2244_combout\,
	combout => \core1|rf|RF~2245_combout\);

-- Location: LCCOMB_X29_Y33_N18
\core1|rf|RF~1284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1284feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1284feeder_combout\);

-- Location: FF_X29_Y33_N19
\core1|rf|RF~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1284feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1284_q\);

-- Location: FF_X29_Y33_N25
\core1|rf|RF~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1796_q\);

-- Location: LCCOMB_X30_Y33_N10
\core1|rf|RF~772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~772feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~772feeder_combout\);

-- Location: FF_X30_Y33_N11
\core1|rf|RF~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~772feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~772_q\);

-- Location: FF_X30_Y33_N29
\core1|rf|RF~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~260_q\);

-- Location: LCCOMB_X30_Y33_N28
\core1|rf|RF~2242\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2242_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~772_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~260_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~772_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~260_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2242_combout\);

-- Location: LCCOMB_X29_Y33_N24
\core1|rf|RF~2243\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2243_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2242_combout\ & ((\core1|rf|RF~1796_q\))) # (!\core1|rf|RF~2242_combout\ & (\core1|rf|RF~1284_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1284_q\,
	datac => \core1|rf|RF~1796_q\,
	datad => \core1|rf|RF~2242_combout\,
	combout => \core1|rf|RF~2243_combout\);

-- Location: LCCOMB_X22_Y31_N0
\core1|rf|RF~2246\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2246_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2243_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2245_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2245_combout\,
	datad => \core1|rf|RF~2243_combout\,
	combout => \core1|rf|RF~2246_combout\);

-- Location: LCCOMB_X22_Y31_N10
\core1|rf|RF~2249\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2249_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2246_combout\ & (\core1|rf|RF~2248_combout\)) # (!\core1|rf|RF~2246_combout\ & ((\core1|rf|RF~2241_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2248_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2241_combout\,
	datad => \core1|rf|RF~2246_combout\,
	combout => \core1|rf|RF~2249_combout\);

-- Location: LCCOMB_X22_Y26_N24
\core1|rf|RF~1476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1476feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1476feeder_combout\);

-- Location: FF_X22_Y26_N25
\core1|rf|RF~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1476feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1476_q\);

-- Location: FF_X18_Y26_N23
\core1|rf|RF~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~452_q\);

-- Location: LCCOMB_X18_Y26_N22
\core1|rf|RF~2237\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2237_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1476_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~452_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1476_q\,
	datac => \core1|rf|RF~452_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2237_combout\);

-- Location: FF_X19_Y26_N5
\core1|rf|RF~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1988_q\);

-- Location: LCCOMB_X18_Y26_N8
\core1|rf|RF~964feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~964feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~964feeder_combout\);

-- Location: FF_X18_Y26_N9
\core1|rf|RF~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~964feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~964_q\);

-- Location: LCCOMB_X19_Y26_N4
\core1|rf|RF~2238\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2238_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2237_combout\ & (\core1|rf|RF~1988_q\)) # (!\core1|rf|RF~2237_combout\ & ((\core1|rf|RF~964_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2237_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2237_combout\,
	datac => \core1|rf|RF~1988_q\,
	datad => \core1|rf|RF~964_q\,
	combout => \core1|rf|RF~2238_combout\);

-- Location: LCCOMB_X19_Y30_N28
\core1|rf|RF~1732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1732feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1732feeder_combout\);

-- Location: FF_X19_Y30_N29
\core1|rf|RF~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1732feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1732_q\);

-- Location: FF_X21_Y29_N7
\core1|rf|RF~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~708_q\);

-- Location: LCCOMB_X18_Y30_N16
\core1|rf|RF~1220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1220feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1220feeder_combout\);

-- Location: FF_X18_Y30_N17
\core1|rf|RF~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1220feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1220_q\);

-- Location: FF_X18_Y29_N21
\core1|rf|RF~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~196_q\);

-- Location: LCCOMB_X18_Y29_N20
\core1|rf|RF~2230\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2230_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1220_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~196_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1220_q\,
	datac => \core1|rf|RF~196_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2230_combout\);

-- Location: LCCOMB_X21_Y29_N6
\core1|rf|RF~2231\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2231_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2230_combout\ & (\core1|rf|RF~1732_q\)) # (!\core1|rf|RF~2230_combout\ & ((\core1|rf|RF~708_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1732_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~708_q\,
	datad => \core1|rf|RF~2230_combout\,
	combout => \core1|rf|RF~2231_combout\);

-- Location: LCCOMB_X25_Y30_N2
\core1|rf|RF~1348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1348feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1348feeder_combout\);

-- Location: FF_X25_Y30_N3
\core1|rf|RF~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1348feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1348_q\);

-- Location: FF_X22_Y30_N31
\core1|rf|RF~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1860_q\);

-- Location: LCCOMB_X27_Y30_N12
\core1|rf|RF~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~836feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~836feeder_combout\);

-- Location: FF_X27_Y30_N13
\core1|rf|RF~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~836feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~836_q\);

-- Location: FF_X23_Y26_N21
\core1|rf|RF~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~324_q\);

-- Location: LCCOMB_X23_Y26_N20
\core1|rf|RF~2232\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2232_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~836_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~836_q\,
	datac => \core1|rf|RF~324_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2232_combout\);

-- Location: LCCOMB_X22_Y30_N30
\core1|rf|RF~2233\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2233_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2232_combout\ & ((\core1|rf|RF~1860_q\))) # (!\core1|rf|RF~2232_combout\ & (\core1|rf|RF~1348_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1348_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1860_q\,
	datad => \core1|rf|RF~2232_combout\,
	combout => \core1|rf|RF~2233_combout\);

-- Location: LCCOMB_X21_Y28_N30
\core1|rf|RF~1092feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1092feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1092feeder_combout\);

-- Location: FF_X21_Y28_N31
\core1|rf|RF~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1092feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1092_q\);

-- Location: FF_X21_Y30_N21
\core1|rf|RF~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1604_q\);

-- Location: LCCOMB_X25_Y32_N10
\core1|rf|RF~580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~580feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~580feeder_combout\);

-- Location: FF_X25_Y32_N11
\core1|rf|RF~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~580feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~580_q\);

-- Location: FF_X25_Y32_N1
\core1|rf|RF~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~68_q\);

-- Location: LCCOMB_X25_Y32_N0
\core1|rf|RF~2234\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2234_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~580_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~580_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~68_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2234_combout\);

-- Location: LCCOMB_X21_Y30_N20
\core1|rf|RF~2235\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2235_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2234_combout\ & ((\core1|rf|RF~1604_q\))) # (!\core1|rf|RF~2234_combout\ & (\core1|rf|RF~1092_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1092_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1604_q\,
	datad => \core1|rf|RF~2234_combout\,
	combout => \core1|rf|RF~2235_combout\);

-- Location: LCCOMB_X22_Y30_N0
\core1|rf|RF~2236\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2236_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2233_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2233_combout\,
	datad => \core1|rf|RF~2235_combout\,
	combout => \core1|rf|RF~2236_combout\);

-- Location: LCCOMB_X22_Y31_N26
\core1|rf|RF~2239\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2239_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2236_combout\ & (\core1|rf|RF~2238_combout\)) # (!\core1|rf|RF~2236_combout\ & ((\core1|rf|RF~2231_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2238_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2231_combout\,
	datad => \core1|rf|RF~2236_combout\,
	combout => \core1|rf|RF~2239_combout\);

-- Location: LCCOMB_X25_Y34_N8
\core1|rf|RF~2250\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2250_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2239_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2249_combout\,
	datad => \core1|rf|RF~2239_combout\,
	combout => \core1|rf|RF~2250_combout\);

-- Location: FF_X18_Y35_N21
\core1|rf|RF~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[4]~49_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2020_q\);

-- Location: FF_X25_Y38_N29
\core1|rf|RF~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1764_q\);

-- Location: LCCOMB_X22_Y35_N26
\core1|rf|RF~1892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1892feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1892feeder_combout\);

-- Location: FF_X22_Y35_N27
\core1|rf|RF~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1892feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1892_q\);

-- Location: FF_X22_Y35_N25
\core1|rf|RF~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1636_q\);

-- Location: LCCOMB_X22_Y35_N24
\core1|rf|RF~2258\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2258_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1892_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1636_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1892_q\,
	datac => \core1|rf|RF~1636_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2258_combout\);

-- Location: LCCOMB_X25_Y38_N28
\core1|rf|RF~2259\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2259_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2258_combout\ & (\core1|rf|RF~2020_q\)) # (!\core1|rf|RF~2258_combout\ & ((\core1|rf|RF~1764_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2020_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1764_q\,
	datad => \core1|rf|RF~2258_combout\,
	combout => \core1|rf|RF~2259_combout\);

-- Location: LCCOMB_X23_Y33_N24
\core1|rf|RF~868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~868feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~868feeder_combout\);

-- Location: FF_X23_Y33_N25
\core1|rf|RF~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~868feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~868_q\);

-- Location: FF_X23_Y33_N3
\core1|rf|RF~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~612_q\);

-- Location: LCCOMB_X23_Y33_N2
\core1|rf|RF~2253\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2253_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~868_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~868_q\,
	datac => \core1|rf|RF~612_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2253_combout\);

-- Location: FF_X23_Y31_N7
\core1|rf|RF~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~996_q\);

-- Location: LCCOMB_X23_Y31_N24
\core1|rf|RF~740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~740feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~740feeder_combout\);

-- Location: FF_X23_Y31_N25
\core1|rf|RF~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~740feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~740_q\);

-- Location: LCCOMB_X23_Y31_N6
\core1|rf|RF~2254\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2254_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2253_combout\ & (\core1|rf|RF~996_q\)) # (!\core1|rf|RF~2253_combout\ & ((\core1|rf|RF~740_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2253_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2253_combout\,
	datac => \core1|rf|RF~996_q\,
	datad => \core1|rf|RF~740_q\,
	combout => \core1|rf|RF~2254_combout\);

-- Location: LCCOMB_X25_Y33_N12
\core1|rf|RF~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~356feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~356feeder_combout\);

-- Location: FF_X25_Y33_N13
\core1|rf|RF~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~356feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~356_q\);

-- Location: FF_X25_Y33_N23
\core1|rf|RF~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~484_q\);

-- Location: LCCOMB_X25_Y36_N26
\core1|rf|RF~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~228feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~228feeder_combout\);

-- Location: FF_X25_Y36_N27
\core1|rf|RF~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~228feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~228_q\);

-- Location: FF_X25_Y36_N17
\core1|rf|RF~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~100_q\);

-- Location: LCCOMB_X25_Y36_N16
\core1|rf|RF~2255\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2255_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~228_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~100_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~228_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~100_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2255_combout\);

-- Location: LCCOMB_X25_Y33_N22
\core1|rf|RF~2256\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2256_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2255_combout\ & ((\core1|rf|RF~484_q\))) # (!\core1|rf|RF~2255_combout\ & (\core1|rf|RF~356_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~356_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~484_q\,
	datad => \core1|rf|RF~2255_combout\,
	combout => \core1|rf|RF~2256_combout\);

-- Location: LCCOMB_X23_Y31_N12
\core1|rf|RF~2257\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2257_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2254_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~2256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2254_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2256_combout\,
	combout => \core1|rf|RF~2257_combout\);

-- Location: LCCOMB_X20_Y34_N16
\core1|rf|RF~1508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1508feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1508feeder_combout\);

-- Location: FF_X20_Y34_N17
\core1|rf|RF~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1508feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1508_q\);

-- Location: FF_X28_Y34_N19
\core1|rf|RF~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1380_q\);

-- Location: LCCOMB_X21_Y36_N2
\core1|rf|RF~1252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1252feeder_combout\ = \core1|rf_wd[4]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[4]~49_combout\,
	combout => \core1|rf|RF~1252feeder_combout\);

-- Location: FF_X21_Y36_N3
\core1|rf|RF~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1252feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1252_q\);

-- Location: FF_X21_Y36_N9
\core1|rf|RF~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[4]~49_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1124_q\);

-- Location: LCCOMB_X21_Y36_N8
\core1|rf|RF~2251\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2251_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1252_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1252_q\,
	datac => \core1|rf|RF~1124_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2251_combout\);

-- Location: LCCOMB_X28_Y34_N18
\core1|rf|RF~2252\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2252_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2251_combout\ & (\core1|rf|RF~1508_q\)) # (!\core1|rf|RF~2251_combout\ & ((\core1|rf|RF~1380_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1508_q\,
	datac => \core1|rf|RF~1380_q\,
	datad => \core1|rf|RF~2251_combout\,
	combout => \core1|rf|RF~2252_combout\);

-- Location: LCCOMB_X26_Y34_N26
\core1|rf|RF~2260\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2260_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2257_combout\ & (\core1|rf|RF~2259_combout\)) # (!\core1|rf|RF~2257_combout\ & ((\core1|rf|RF~2252_combout\))))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (((\core1|rf|RF~2257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2259_combout\,
	datac => \core1|rf|RF~2257_combout\,
	datad => \core1|rf|RF~2252_combout\,
	combout => \core1|rf|RF~2260_combout\);

-- Location: LCCOMB_X25_Y34_N18
\core1|rf|RF~2261\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2261_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2250_combout\ & ((\core1|rf|RF~2260_combout\))) # (!\core1|rf|RF~2250_combout\ & (\core1|rf|RF~2229_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~2229_combout\,
	datac => \core1|rf|RF~2250_combout\,
	datad => \core1|rf|RF~2260_combout\,
	combout => \core1|rf|RF~2261_combout\);

-- Location: LCCOMB_X10_Y34_N30
\core1|rd_val_or_zero[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[4]~4_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2261_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2261_combout\,
	combout => \core1|rd_val_or_zero[4]~4_combout\);

-- Location: FF_X10_Y34_N31
\core1|rd_val_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[4]~4_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(4));

-- Location: LCCOMB_X10_Y34_N24
\core1|alu_1|ShiftLeft0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~21_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X9_Y34_N20
\core1|alu_1|ShiftLeft0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~22_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~10_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~10_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X9_Y34_N4
\core1|alu_1|ShiftLeft0~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~153_combout\ = (\core1|alu_1|ShiftLeft0~22_combout\) # ((!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~15_combout\ & \core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~22_combout\,
	combout => \core1|alu_1|ShiftLeft0~153_combout\);

-- Location: LCCOMB_X29_Y32_N8
\core1|rf|RF~1960feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1960feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1960feeder_combout\);

-- Location: FF_X29_Y32_N9
\core1|rf|RF~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1960feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1960_q\);

-- Location: FF_X29_Y32_N23
\core1|rf|RF~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~936_q\);

-- Location: FF_X26_Y33_N5
\core1|rf|RF~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~424_q\);

-- Location: LCCOMB_X26_Y33_N10
\core1|rf|RF~1448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1448feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1448feeder_combout\);

-- Location: FF_X26_Y33_N11
\core1|rf|RF~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1448feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1448_q\);

-- Location: LCCOMB_X26_Y33_N4
\core1|rf|RF~2419\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2419_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1448_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~424_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~424_q\,
	datad => \core1|rf|RF~1448_q\,
	combout => \core1|rf|RF~2419_combout\);

-- Location: LCCOMB_X29_Y32_N22
\core1|rf|RF~2420\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2420_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2419_combout\ & (\core1|rf|RF~1960_q\)) # (!\core1|rf|RF~2419_combout\ & ((\core1|rf|RF~936_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1960_q\,
	datac => \core1|rf|RF~936_q\,
	datad => \core1|rf|RF~2419_combout\,
	combout => \core1|rf|RF~2420_combout\);

-- Location: LCCOMB_X21_Y25_N16
\core1|rf|RF~1480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1480feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1480feeder_combout\);

-- Location: FF_X21_Y25_N17
\core1|rf|RF~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1480feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1480_q\);

-- Location: FF_X21_Y25_N19
\core1|rf|RF~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1992_q\);

-- Location: FF_X20_Y29_N19
\core1|rf|RF~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~456_q\);

-- Location: LCCOMB_X20_Y29_N24
\core1|rf|RF~968feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~968feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~968feeder_combout\);

-- Location: FF_X20_Y29_N25
\core1|rf|RF~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~968feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~968_q\);

-- Location: LCCOMB_X20_Y29_N18
\core1|rf|RF~2421\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2421_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~968_q\))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~456_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~456_q\,
	datad => \core1|rf|RF~968_q\,
	combout => \core1|rf|RF~2421_combout\);

-- Location: LCCOMB_X21_Y25_N18
\core1|rf|RF~2422\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2422_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2421_combout\ & ((\core1|rf|RF~1992_q\))) # (!\core1|rf|RF~2421_combout\ & (\core1|rf|RF~1480_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1480_q\,
	datac => \core1|rf|RF~1992_q\,
	datad => \core1|rf|RF~2421_combout\,
	combout => \core1|rf|RF~2422_combout\);

-- Location: LCCOMB_X34_Y29_N12
\core1|rf|RF~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~904feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~904feeder_combout\);

-- Location: FF_X34_Y29_N13
\core1|rf|RF~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~904feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~904_q\);

-- Location: FF_X34_Y29_N31
\core1|rf|RF~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~392_q\);

-- Location: LCCOMB_X34_Y29_N30
\core1|rf|RF~2423\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2423_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~904_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~392_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~904_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~392_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2423_combout\);

-- Location: FF_X34_Y33_N23
\core1|rf|RF~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1928_q\);

-- Location: LCCOMB_X34_Y33_N28
\core1|rf|RF~1416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1416feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1416feeder_combout\);

-- Location: FF_X34_Y33_N29
\core1|rf|RF~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1416feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1416_q\);

-- Location: LCCOMB_X34_Y33_N22
\core1|rf|RF~2424\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2424_combout\ = (\core1|rf|RF~2423_combout\ & (((\core1|rf|RF~1928_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2423_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1416_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2423_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1928_q\,
	datad => \core1|rf|RF~1416_q\,
	combout => \core1|rf|RF~2424_combout\);

-- Location: LCCOMB_X22_Y33_N4
\core1|rf|RF~2425\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2425_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2422_combout\)) # (!\core1|rd_addr[1]~3_combout\ & 
-- ((\core1|rf|RF~2424_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~2422_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~2424_combout\,
	combout => \core1|rf|RF~2425_combout\);

-- Location: FF_X21_Y33_N31
\core1|rf|RF~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[8]~57_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2024_q\);

-- Location: FF_X25_Y33_N31
\core1|rf|RF~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~488_q\);

-- Location: LCCOMB_X20_Y34_N2
\core1|rf|RF~1512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1512feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1512feeder_combout\);

-- Location: FF_X20_Y34_N3
\core1|rf|RF~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1512feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1512_q\);

-- Location: LCCOMB_X25_Y33_N30
\core1|rf|RF~2426\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2426_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1512_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~488_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~488_q\,
	datad => \core1|rf|RF~1512_q\,
	combout => \core1|rf|RF~2426_combout\);

-- Location: FF_X21_Y33_N9
\core1|rf|RF~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1000_q\);

-- Location: LCCOMB_X21_Y33_N8
\core1|rf|RF~2427\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2427_combout\ = (\core1|rf|RF~2426_combout\ & ((\core1|rf|RF~2024_q\) # ((!\core1|rd_addr[4]~5_combout\)))) # (!\core1|rf|RF~2426_combout\ & (((\core1|rf|RF~1000_q\ & \core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2024_q\,
	datab => \core1|rf|RF~2426_combout\,
	datac => \core1|rf|RF~1000_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2427_combout\);

-- Location: LCCOMB_X22_Y33_N6
\core1|rf|RF~2428\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2428_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2425_combout\ & ((\core1|rf|RF~2427_combout\))) # (!\core1|rf|RF~2425_combout\ & (\core1|rf|RF~2420_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2420_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2425_combout\,
	datad => \core1|rf|RF~2427_combout\,
	combout => \core1|rf|RF~2428_combout\);

-- Location: LCCOMB_X25_Y26_N2
\core1|rf|RF~840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~840feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~840feeder_combout\);

-- Location: FF_X25_Y26_N3
\core1|rf|RF~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~840feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~840_q\);

-- Location: LCCOMB_X23_Y33_N16
\core1|rf|RF~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~872feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~872feeder_combout\);

-- Location: FF_X23_Y33_N17
\core1|rf|RF~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~872feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~872_q\);

-- Location: LCCOMB_X29_Y36_N12
\core1|rf|RF~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~808feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~808feeder_combout\);

-- Location: FF_X29_Y36_N13
\core1|rf|RF~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~808feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~808_q\);

-- Location: FF_X30_Y33_N9
\core1|rf|RF~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~776_q\);

-- Location: LCCOMB_X30_Y33_N8
\core1|rf|RF~2388\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2388_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~808_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~776_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~808_q\,
	datac => \core1|rf|RF~776_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2388_combout\);

-- Location: LCCOMB_X27_Y31_N24
\core1|rf|RF~2389\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2389_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2388_combout\ & ((\core1|rf|RF~872_q\))) # (!\core1|rf|RF~2388_combout\ & (\core1|rf|RF~840_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~840_q\,
	datac => \core1|rf|RF~872_q\,
	datad => \core1|rf|RF~2388_combout\,
	combout => \core1|rf|RF~2389_combout\);

-- Location: LCCOMB_X22_Y30_N28
\core1|rf|RF~1896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1896feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1896feeder_combout\);

-- Location: FF_X22_Y30_N29
\core1|rf|RF~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1896feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1896_q\);

-- Location: FF_X22_Y30_N3
\core1|rf|RF~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1864_q\);

-- Location: LCCOMB_X21_Y31_N12
\core1|rf|RF~1832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1832feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1832feeder_combout\);

-- Location: FF_X21_Y31_N13
\core1|rf|RF~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1832feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1832_q\);

-- Location: FF_X21_Y31_N19
\core1|rf|RF~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1800_q\);

-- Location: LCCOMB_X21_Y31_N18
\core1|rf|RF~2395\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2395_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1832_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1800_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1832_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1800_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2395_combout\);

-- Location: LCCOMB_X22_Y30_N2
\core1|rf|RF~2396\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2396_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2395_combout\ & (\core1|rf|RF~1896_q\)) # (!\core1|rf|RF~2395_combout\ & ((\core1|rf|RF~1864_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1896_q\,
	datac => \core1|rf|RF~1864_q\,
	datad => \core1|rf|RF~2395_combout\,
	combout => \core1|rf|RF~2396_combout\);

-- Location: LCCOMB_X33_Y31_N24
\core1|rf|RF~328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~328feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~328feeder_combout\);

-- Location: FF_X33_Y31_N25
\core1|rf|RF~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~328feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~328_q\);

-- Location: FF_X33_Y31_N27
\core1|rf|RF~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~264_q\);

-- Location: LCCOMB_X33_Y31_N26
\core1|rf|RF~2392\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2392_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~328_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~264_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~328_q\,
	datac => \core1|rf|RF~264_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2392_combout\);

-- Location: FF_X29_Y31_N3
\core1|rf|RF~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~360_q\);

-- Location: LCCOMB_X29_Y31_N24
\core1|rf|RF~296feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~296feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~296feeder_combout\);

-- Location: FF_X29_Y31_N25
\core1|rf|RF~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~296feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~296_q\);

-- Location: LCCOMB_X29_Y31_N2
\core1|rf|RF~2393\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2393_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2392_combout\ & (\core1|rf|RF~360_q\)) # (!\core1|rf|RF~2392_combout\ & ((\core1|rf|RF~296_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~2392_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~2392_combout\,
	datac => \core1|rf|RF~360_q\,
	datad => \core1|rf|RF~296_q\,
	combout => \core1|rf|RF~2393_combout\);

-- Location: LCCOMB_X30_Y27_N26
\core1|rf|RF~1320feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1320feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1320feeder_combout\);

-- Location: FF_X30_Y27_N27
\core1|rf|RF~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1320feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1320_q\);

-- Location: FF_X27_Y25_N29
\core1|rf|RF~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1384_q\);

-- Location: LCCOMB_X28_Y30_N26
\core1|rf|RF~1352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1352feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1352feeder_combout\);

-- Location: FF_X28_Y30_N27
\core1|rf|RF~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1352feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1352_q\);

-- Location: LCCOMB_X28_Y30_N8
\core1|rf|RF~1288feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1288feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1288feeder_combout\);

-- Location: FF_X28_Y30_N9
\core1|rf|RF~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1288feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1288_q\);

-- Location: LCCOMB_X27_Y30_N0
\core1|rf|RF~2390\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2390_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1352_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1288_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1352_q\,
	datab => \core1|rf|RF~1288_q\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2390_combout\);

-- Location: LCCOMB_X27_Y25_N28
\core1|rf|RF~2391\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2391_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2390_combout\ & ((\core1|rf|RF~1384_q\))) # (!\core1|rf|RF~2390_combout\ & (\core1|rf|RF~1320_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1320_q\,
	datac => \core1|rf|RF~1384_q\,
	datad => \core1|rf|RF~2390_combout\,
	combout => \core1|rf|RF~2391_combout\);

-- Location: LCCOMB_X29_Y31_N20
\core1|rf|RF~2394\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2394_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\) # (\core1|rf|RF~2391_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2393_combout\ & (!\core1|rd_addr[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2393_combout\,
	datac => \core1|rd_addr[4]~5_combout\,
	datad => \core1|rf|RF~2391_combout\,
	combout => \core1|rf|RF~2394_combout\);

-- Location: LCCOMB_X29_Y31_N18
\core1|rf|RF~2397\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2397_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2394_combout\ & ((\core1|rf|RF~2396_combout\))) # (!\core1|rf|RF~2394_combout\ & (\core1|rf|RF~2389_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2389_combout\,
	datac => \core1|rf|RF~2396_combout\,
	datad => \core1|rf|RF~2394_combout\,
	combout => \core1|rf|RF~2397_combout\);

-- Location: LCCOMB_X22_Y29_N12
\core1|rf|RF~616feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~616feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~616feeder_combout\);

-- Location: FF_X22_Y29_N13
\core1|rf|RF~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~616feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~616_q\);

-- Location: FF_X22_Y29_N19
\core1|rf|RF~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~584_q\);

-- Location: LCCOMB_X23_Y36_N22
\core1|rf|RF~552feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~552feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~552feeder_combout\);

-- Location: FF_X23_Y36_N23
\core1|rf|RF~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~552feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~552_q\);

-- Location: FF_X23_Y29_N25
\core1|rf|RF~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~520_q\);

-- Location: LCCOMB_X23_Y29_N24
\core1|rf|RF~2408\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2408_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~552_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~520_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~552_q\,
	datac => \core1|rf|RF~520_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2408_combout\);

-- Location: LCCOMB_X22_Y29_N18
\core1|rf|RF~2409\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2409_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2408_combout\ & (\core1|rf|RF~616_q\)) # (!\core1|rf|RF~2408_combout\ & ((\core1|rf|RF~584_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~616_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~584_q\,
	datad => \core1|rf|RF~2408_combout\,
	combout => \core1|rf|RF~2409_combout\);

-- Location: LCCOMB_X21_Y30_N30
\core1|rf|RF~1608feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1608feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1608feeder_combout\);

-- Location: FF_X21_Y30_N31
\core1|rf|RF~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1608feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1608_q\);

-- Location: FF_X21_Y30_N9
\core1|rf|RF~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1640_q\);

-- Location: LCCOMB_X22_Y27_N28
\core1|rf|RF~1576feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1576feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1576feeder_combout\);

-- Location: FF_X22_Y27_N29
\core1|rf|RF~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1576feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1576_q\);

-- Location: FF_X22_Y27_N19
\core1|rf|RF~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1544_q\);

-- Location: LCCOMB_X22_Y27_N18
\core1|rf|RF~2415\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2415_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1576_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1544_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1576_q\,
	datac => \core1|rf|RF~1544_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2415_combout\);

-- Location: LCCOMB_X21_Y30_N8
\core1|rf|RF~2416\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2416_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2415_combout\ & ((\core1|rf|RF~1640_q\))) # (!\core1|rf|RF~2415_combout\ & (\core1|rf|RF~1608_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1608_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1640_q\,
	datad => \core1|rf|RF~2415_combout\,
	combout => \core1|rf|RF~2416_combout\);

-- Location: LCCOMB_X32_Y32_N24
\core1|rf|RF~40feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~40feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~40feeder_combout\);

-- Location: FF_X32_Y32_N25
\core1|rf|RF~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~40feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~40_q\);

-- Location: FF_X32_Y32_N3
\core1|rf|RF~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~104_q\);

-- Location: LCCOMB_X32_Y29_N0
\core1|rf|RF~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~72feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~72feeder_combout\);

-- Location: FF_X32_Y29_N1
\core1|rf|RF~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~72feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~72_q\);

-- Location: FF_X32_Y29_N31
\core1|rf|RF~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~8_q\);

-- Location: LCCOMB_X32_Y29_N30
\core1|rf|RF~2412\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2412_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~72_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~8_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~72_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~8_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2412_combout\);

-- Location: LCCOMB_X32_Y32_N2
\core1|rf|RF~2413\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2413_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2412_combout\ & ((\core1|rf|RF~104_q\))) # (!\core1|rf|RF~2412_combout\ & (\core1|rf|RF~40_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~40_q\,
	datac => \core1|rf|RF~104_q\,
	datad => \core1|rf|RF~2412_combout\,
	combout => \core1|rf|RF~2413_combout\);

-- Location: LCCOMB_X21_Y32_N20
\core1|rf|RF~1064feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1064feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1064feeder_combout\);

-- Location: FF_X21_Y32_N21
\core1|rf|RF~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1064feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1064_q\);

-- Location: FF_X21_Y32_N23
\core1|rf|RF~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1128_q\);

-- Location: FF_X22_Y28_N3
\core1|rf|RF~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1032_q\);

-- Location: LCCOMB_X21_Y28_N14
\core1|rf|RF~1096feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1096feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1096feeder_combout\);

-- Location: FF_X21_Y28_N15
\core1|rf|RF~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1096feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1096_q\);

-- Location: LCCOMB_X22_Y28_N2
\core1|rf|RF~2410\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2410_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1096_q\))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1032_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1032_q\,
	datad => \core1|rf|RF~1096_q\,
	combout => \core1|rf|RF~2410_combout\);

-- Location: LCCOMB_X21_Y32_N22
\core1|rf|RF~2411\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2411_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2410_combout\ & ((\core1|rf|RF~1128_q\))) # (!\core1|rf|RF~2410_combout\ & (\core1|rf|RF~1064_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1064_q\,
	datac => \core1|rf|RF~1128_q\,
	datad => \core1|rf|RF~2410_combout\,
	combout => \core1|rf|RF~2411_combout\);

-- Location: LCCOMB_X20_Y32_N10
\core1|rf|RF~2414\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2414_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2411_combout\))) # (!\core1|rd_addr[5]~4_combout\ & 
-- (\core1|rf|RF~2413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2413_combout\,
	datad => \core1|rf|RF~2411_combout\,
	combout => \core1|rf|RF~2414_combout\);

-- Location: LCCOMB_X20_Y32_N16
\core1|rf|RF~2417\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2417_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2414_combout\ & ((\core1|rf|RF~2416_combout\))) # (!\core1|rf|RF~2414_combout\ & (\core1|rf|RF~2409_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2409_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2416_combout\,
	datad => \core1|rf|RF~2414_combout\,
	combout => \core1|rf|RF~2417_combout\);

-- Location: LCCOMB_X33_Y33_N6
\core1|rf|RF~168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~168feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~168feeder_combout\);

-- Location: FF_X33_Y33_N7
\core1|rf|RF~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~168feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~168_q\);

-- Location: FF_X33_Y33_N17
\core1|rf|RF~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~232_q\);

-- Location: LCCOMB_X32_Y33_N12
\core1|rf|RF~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~200feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~200feeder_combout\);

-- Location: FF_X32_Y33_N13
\core1|rf|RF~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~200feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~200_q\);

-- Location: FF_X32_Y33_N3
\core1|rf|RF~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~136_q\);

-- Location: LCCOMB_X32_Y33_N2
\core1|rf|RF~2402\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2402_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~200_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~136_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~200_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~136_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2402_combout\);

-- Location: LCCOMB_X33_Y33_N16
\core1|rf|RF~2403\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2403_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2402_combout\ & ((\core1|rf|RF~232_q\))) # (!\core1|rf|RF~2402_combout\ & (\core1|rf|RF~168_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~168_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~232_q\,
	datad => \core1|rf|RF~2402_combout\,
	combout => \core1|rf|RF~2403_combout\);

-- Location: LCCOMB_X21_Y29_N8
\core1|rf|RF~712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~712feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~712feeder_combout\);

-- Location: FF_X21_Y29_N9
\core1|rf|RF~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~712feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~712_q\);

-- Location: FF_X21_Y29_N3
\core1|rf|RF~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~744_q\);

-- Location: LCCOMB_X25_Y31_N28
\core1|rf|RF~680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~680feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~680feeder_combout\);

-- Location: FF_X25_Y31_N29
\core1|rf|RF~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~680feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~680_q\);

-- Location: FF_X25_Y31_N11
\core1|rf|RF~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~648_q\);

-- Location: LCCOMB_X25_Y31_N10
\core1|rf|RF~2400\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2400_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~680_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~680_q\,
	datac => \core1|rf|RF~648_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2400_combout\);

-- Location: LCCOMB_X21_Y29_N2
\core1|rf|RF~2401\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2401_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2400_combout\ & ((\core1|rf|RF~744_q\))) # (!\core1|rf|RF~2400_combout\ & (\core1|rf|RF~712_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~712_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~744_q\,
	datad => \core1|rf|RF~2400_combout\,
	combout => \core1|rf|RF~2401_combout\);

-- Location: LCCOMB_X20_Y32_N22
\core1|rf|RF~2404\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2404_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~2401_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2403_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2403_combout\,
	datad => \core1|rf|RF~2401_combout\,
	combout => \core1|rf|RF~2404_combout\);

-- Location: LCCOMB_X19_Y30_N6
\core1|rf|RF~1736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1736feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1736feeder_combout\);

-- Location: FF_X19_Y30_N7
\core1|rf|RF~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1736feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1736_q\);

-- Location: FF_X19_Y33_N27
\core1|rf|RF~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1768_q\);

-- Location: LCCOMB_X21_Y27_N16
\core1|rf|RF~1704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1704feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1704feeder_combout\);

-- Location: FF_X21_Y27_N17
\core1|rf|RF~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1704feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1704_q\);

-- Location: FF_X21_Y27_N7
\core1|rf|RF~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1672_q\);

-- Location: LCCOMB_X21_Y27_N6
\core1|rf|RF~2405\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2405_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1704_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1704_q\,
	datac => \core1|rf|RF~1672_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2405_combout\);

-- Location: LCCOMB_X19_Y33_N26
\core1|rf|RF~2406\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2406_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2405_combout\ & ((\core1|rf|RF~1768_q\))) # (!\core1|rf|RF~2405_combout\ & (\core1|rf|RF~1736_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1736_q\,
	datac => \core1|rf|RF~1768_q\,
	datad => \core1|rf|RF~2405_combout\,
	combout => \core1|rf|RF~2406_combout\);

-- Location: LCCOMB_X20_Y32_N4
\core1|rf|RF~1256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1256feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1256feeder_combout\);

-- Location: FF_X20_Y32_N5
\core1|rf|RF~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1256feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1256_q\);

-- Location: FF_X20_Y32_N15
\core1|rf|RF~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1192_q\);

-- Location: LCCOMB_X21_Y34_N26
\core1|rf|RF~1224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1224feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF~1224feeder_combout\);

-- Location: FF_X21_Y34_N27
\core1|rf|RF~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1224feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1224_q\);

-- Location: FF_X21_Y34_N5
\core1|rf|RF~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[8]~57_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1160_q\);

-- Location: LCCOMB_X21_Y34_N4
\core1|rf|RF~2398\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2398_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1224_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1160_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1224_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1160_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2398_combout\);

-- Location: LCCOMB_X20_Y32_N14
\core1|rf|RF~2399\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2399_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2398_combout\ & (\core1|rf|RF~1256_q\)) # (!\core1|rf|RF~2398_combout\ & ((\core1|rf|RF~1192_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1256_q\,
	datac => \core1|rf|RF~1192_q\,
	datad => \core1|rf|RF~2398_combout\,
	combout => \core1|rf|RF~2399_combout\);

-- Location: LCCOMB_X20_Y32_N24
\core1|rf|RF~2407\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2407_combout\ = (\core1|rf|RF~2404_combout\ & (((\core1|rf|RF~2406_combout\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~2404_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2404_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2406_combout\,
	datad => \core1|rf|RF~2399_combout\,
	combout => \core1|rf|RF~2407_combout\);

-- Location: LCCOMB_X21_Y32_N24
\core1|rf|RF~2418\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2418_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2407_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2417_combout\,
	datad => \core1|rf|RF~2407_combout\,
	combout => \core1|rf|RF~2418_combout\);

-- Location: LCCOMB_X22_Y33_N16
\core1|rf|RF~2429\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2429_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2418_combout\ & (\core1|rf|RF~2428_combout\)) # (!\core1|rf|RF~2418_combout\ & ((\core1|rf|RF~2397_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2428_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2397_combout\,
	datad => \core1|rf|RF~2418_combout\,
	combout => \core1|rf|RF~2429_combout\);

-- Location: LCCOMB_X14_Y38_N28
\core1|rd_val_or_zero[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[8]~8_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2429_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2429_combout\,
	combout => \core1|rd_val_or_zero[8]~8_combout\);

-- Location: FF_X14_Y38_N29
\core1|rd_val_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[8]~8_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(8));

-- Location: LCCOMB_X14_Y38_N24
\core1|alu_1|ShiftLeft0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~39_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rd_val_2_r\(8),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X11_Y34_N2
\core1|alu_1|ShiftLeft0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~58_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X10_Y34_N10
\core1|alu_1|ShiftLeft0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~59_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~39_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~39_combout\,
	datad => \core1|alu_1|ShiftLeft0~58_combout\,
	combout => \core1|alu_1|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X11_Y34_N18
\core1|alu_1|ShiftLeft0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~28_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X26_Y29_N0
\core1|rf|RF~746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~746feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~746feeder_combout\);

-- Location: FF_X26_Y29_N1
\core1|rf|RF~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~746feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~746_q\);

-- Location: FF_X18_Y32_N9
\core1|rf|RF~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~618_q\);

-- Location: LCCOMB_X23_Y33_N12
\core1|rf|RF~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~874feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~874feeder_combout\);

-- Location: FF_X23_Y33_N13
\core1|rf|RF~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~874feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~874_q\);

-- Location: LCCOMB_X18_Y32_N8
\core1|rf|RF~2505\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2505_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~874_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~618_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~618_q\,
	datad => \core1|rf|RF~874_q\,
	combout => \core1|rf|RF~2505_combout\);

-- Location: FF_X26_Y30_N9
\core1|rf|RF~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1002_q\);

-- Location: LCCOMB_X26_Y30_N8
\core1|rf|RF~2506\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2506_combout\ = (\core1|rf|RF~2505_combout\ & (((\core1|rf|RF~1002_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2505_combout\ & (\core1|rf|RF~746_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~746_q\,
	datab => \core1|rf|RF~2505_combout\,
	datac => \core1|rf|RF~1002_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2506_combout\);

-- Location: LCCOMB_X25_Y24_N8
\core1|rf|RF~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~362feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~362feeder_combout\);

-- Location: FF_X25_Y24_N9
\core1|rf|RF~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~362feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~362_q\);

-- Location: FF_X26_Y30_N11
\core1|rf|RF~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~490_q\);

-- Location: LCCOMB_X25_Y36_N22
\core1|rf|RF~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~234feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~234feeder_combout\);

-- Location: FF_X25_Y36_N23
\core1|rf|RF~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~234feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~234_q\);

-- Location: FF_X25_Y36_N21
\core1|rf|RF~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~106_q\);

-- Location: LCCOMB_X25_Y36_N20
\core1|rf|RF~2507\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2507_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~234_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~106_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~234_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~106_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2507_combout\);

-- Location: LCCOMB_X26_Y30_N10
\core1|rf|RF~2508\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2508_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2507_combout\ & ((\core1|rf|RF~490_q\))) # (!\core1|rf|RF~2507_combout\ & (\core1|rf|RF~362_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~362_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~490_q\,
	datad => \core1|rf|RF~2507_combout\,
	combout => \core1|rf|RF~2508_combout\);

-- Location: LCCOMB_X26_Y30_N24
\core1|rf|RF~2509\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2509_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2506_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~2508_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2506_combout\,
	datad => \core1|rf|RF~2508_combout\,
	combout => \core1|rf|RF~2509_combout\);

-- Location: LCCOMB_X20_Y34_N22
\core1|rf|RF~1514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1514feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1514feeder_combout\);

-- Location: FF_X20_Y34_N23
\core1|rf|RF~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1514feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1514_q\);

-- Location: FF_X20_Y34_N5
\core1|rf|RF~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1386_q\);

-- Location: FF_X21_Y32_N1
\core1|rf|RF~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1130_q\);

-- Location: LCCOMB_X27_Y32_N16
\core1|rf|RF~1258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1258feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1258feeder_combout\);

-- Location: FF_X27_Y32_N17
\core1|rf|RF~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1258feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1258_q\);

-- Location: LCCOMB_X21_Y32_N0
\core1|rf|RF~2503\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2503_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1258_q\))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1130_q\,
	datad => \core1|rf|RF~1258_q\,
	combout => \core1|rf|RF~2503_combout\);

-- Location: LCCOMB_X20_Y34_N4
\core1|rf|RF~2504\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2504_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2503_combout\ & (\core1|rf|RF~1514_q\)) # (!\core1|rf|RF~2503_combout\ & ((\core1|rf|RF~1386_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1514_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1386_q\,
	datad => \core1|rf|RF~2503_combout\,
	combout => \core1|rf|RF~2504_combout\);

-- Location: LCCOMB_X20_Y38_N4
\core1|rf|RF~2026feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2026feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~2026feeder_combout\);

-- Location: FF_X20_Y38_N5
\core1|rf|RF~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2026feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2026_q\);

-- Location: FF_X25_Y38_N17
\core1|rf|RF~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1770_q\);

-- Location: LCCOMB_X22_Y35_N10
\core1|rf|RF~1898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1898feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1898feeder_combout\);

-- Location: FF_X22_Y35_N11
\core1|rf|RF~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1898feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1898_q\);

-- Location: FF_X22_Y35_N1
\core1|rf|RF~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1642_q\);

-- Location: LCCOMB_X22_Y35_N0
\core1|rf|RF~2510\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2510_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1898_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~1642_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1898_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1642_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2510_combout\);

-- Location: LCCOMB_X25_Y38_N16
\core1|rf|RF~2511\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2511_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2510_combout\ & (\core1|rf|RF~2026_q\)) # (!\core1|rf|RF~2510_combout\ & ((\core1|rf|RF~1770_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2026_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1770_q\,
	datad => \core1|rf|RF~2510_combout\,
	combout => \core1|rf|RF~2511_combout\);

-- Location: LCCOMB_X26_Y30_N18
\core1|rf|RF~2512\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2512_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2509_combout\ & ((\core1|rf|RF~2511_combout\))) # (!\core1|rf|RF~2509_combout\ & (\core1|rf|RF~2504_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2509_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2509_combout\,
	datac => \core1|rf|RF~2504_combout\,
	datad => \core1|rf|RF~2511_combout\,
	combout => \core1|rf|RF~2512_combout\);

-- Location: LCCOMB_X29_Y32_N4
\core1|rf|RF~1962feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1962feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1962feeder_combout\);

-- Location: FF_X29_Y32_N5
\core1|rf|RF~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1962feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1962_q\);

-- Location: FF_X29_Y32_N31
\core1|rf|RF~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~938_q\);

-- Location: FF_X28_Y35_N3
\core1|rf|RF~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~426_q\);

-- Location: LCCOMB_X28_Y35_N28
\core1|rf|RF~1450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1450feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1450feeder_combout\);

-- Location: FF_X28_Y35_N29
\core1|rf|RF~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1450feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1450_q\);

-- Location: LCCOMB_X28_Y35_N2
\core1|rf|RF~2479\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2479_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1450_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~426_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~426_q\,
	datad => \core1|rf|RF~1450_q\,
	combout => \core1|rf|RF~2479_combout\);

-- Location: LCCOMB_X29_Y32_N30
\core1|rf|RF~2480\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2480_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2479_combout\ & (\core1|rf|RF~1962_q\)) # (!\core1|rf|RF~2479_combout\ & ((\core1|rf|RF~938_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1962_q\,
	datac => \core1|rf|RF~938_q\,
	datad => \core1|rf|RF~2479_combout\,
	combout => \core1|rf|RF~2480_combout\);

-- Location: LCCOMB_X25_Y25_N4
\core1|rf|RF~1834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1834feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1834feeder_combout\);

-- Location: FF_X25_Y25_N5
\core1|rf|RF~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1834feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1834_q\);

-- Location: FF_X30_Y27_N1
\core1|rf|RF~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1322_q\);

-- Location: LCCOMB_X29_Y28_N20
\core1|rf|RF~810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~810feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~810feeder_combout\);

-- Location: FF_X29_Y28_N21
\core1|rf|RF~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~810feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~810_q\);

-- Location: FF_X30_Y28_N17
\core1|rf|RF~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~298_q\);

-- Location: LCCOMB_X30_Y28_N16
\core1|rf|RF~2472\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2472_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~810_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~810_q\,
	datac => \core1|rf|RF~298_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2472_combout\);

-- Location: LCCOMB_X30_Y27_N0
\core1|rf|RF~2473\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2473_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2472_combout\ & (\core1|rf|RF~1834_q\)) # (!\core1|rf|RF~2472_combout\ & ((\core1|rf|RF~1322_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1834_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1322_q\,
	datad => \core1|rf|RF~2472_combout\,
	combout => \core1|rf|RF~2473_combout\);

-- Location: LCCOMB_X22_Y24_N30
\core1|rf|RF~554feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~554feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~554feeder_combout\);

-- Location: FF_X22_Y24_N31
\core1|rf|RF~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~554feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~554_q\);

-- Location: FF_X21_Y24_N9
\core1|rf|RF~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~42_q\);

-- Location: LCCOMB_X21_Y24_N8
\core1|rf|RF~2476\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2476_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~554_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~554_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~42_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2476_combout\);

-- Location: LCCOMB_X21_Y32_N30
\core1|rf|RF~1066feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1066feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1066feeder_combout\);

-- Location: FF_X21_Y32_N31
\core1|rf|RF~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1066feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1066_q\);

-- Location: FF_X28_Y27_N23
\core1|rf|RF~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1578_q\);

-- Location: LCCOMB_X28_Y27_N22
\core1|rf|RF~2477\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2477_combout\ = (\core1|rf|RF~2476_combout\ & (((\core1|rf|RF~1578_q\) # (!\core1|rd_addr[5]~4_combout\)))) # (!\core1|rf|RF~2476_combout\ & (\core1|rf|RF~1066_q\ & ((\core1|rd_addr[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2476_combout\,
	datab => \core1|rf|RF~1066_q\,
	datac => \core1|rf|RF~1578_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2477_combout\);

-- Location: LCCOMB_X32_Y27_N20
\core1|rf|RF~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~682feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~682feeder_combout\);

-- Location: FF_X32_Y27_N21
\core1|rf|RF~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~682feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~682_q\);

-- Location: FF_X28_Y27_N29
\core1|rf|RF~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1706_q\);

-- Location: LCCOMB_X27_Y32_N14
\core1|rf|RF~1194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1194feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1194feeder_combout\);

-- Location: FF_X27_Y32_N15
\core1|rf|RF~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1194feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1194_q\);

-- Location: FF_X28_Y32_N21
\core1|rf|RF~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~170_q\);

-- Location: LCCOMB_X28_Y32_N20
\core1|rf|RF~2474\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2474_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1194_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~170_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1194_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~170_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2474_combout\);

-- Location: LCCOMB_X28_Y27_N28
\core1|rf|RF~2475\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2475_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2474_combout\ & ((\core1|rf|RF~1706_q\))) # (!\core1|rf|RF~2474_combout\ & (\core1|rf|RF~682_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~682_q\,
	datac => \core1|rf|RF~1706_q\,
	datad => \core1|rf|RF~2474_combout\,
	combout => \core1|rf|RF~2475_combout\);

-- Location: LCCOMB_X28_Y27_N8
\core1|rf|RF~2478\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2478_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2475_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2477_combout\,
	datad => \core1|rf|RF~2475_combout\,
	combout => \core1|rf|RF~2478_combout\);

-- Location: LCCOMB_X29_Y27_N14
\core1|rf|RF~2481\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2481_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2478_combout\ & (\core1|rf|RF~2480_combout\)) # (!\core1|rf|RF~2478_combout\ & ((\core1|rf|RF~2473_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2480_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~2473_combout\,
	datad => \core1|rf|RF~2478_combout\,
	combout => \core1|rf|RF~2481_combout\);

-- Location: LCCOMB_X28_Y24_N22
\core1|rf|RF~906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~906feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~906feeder_combout\);

-- Location: FF_X28_Y24_N23
\core1|rf|RF~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~906feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~906_q\);

-- Location: FF_X30_Y25_N7
\core1|rf|RF~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1930_q\);

-- Location: LCCOMB_X30_Y25_N20
\core1|rf|RF~1418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1418feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1418feeder_combout\);

-- Location: FF_X30_Y25_N21
\core1|rf|RF~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1418feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1418_q\);

-- Location: FF_X32_Y25_N13
\core1|rf|RF~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~394_q\);

-- Location: LCCOMB_X32_Y25_N12
\core1|rf|RF~2499\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2499_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1418_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~394_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1418_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~394_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2499_combout\);

-- Location: LCCOMB_X30_Y25_N6
\core1|rf|RF~2500\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2500_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2499_combout\ & ((\core1|rf|RF~1930_q\))) # (!\core1|rf|RF~2499_combout\ & (\core1|rf|RF~906_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~906_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1930_q\,
	datad => \core1|rf|RF~2499_combout\,
	combout => \core1|rf|RF~2500_combout\);

-- Location: LCCOMB_X23_Y24_N14
\core1|rf|RF~1290feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1290feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1290feeder_combout\);

-- Location: FF_X23_Y24_N15
\core1|rf|RF~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1290feeder_combout\,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1290_q\);

-- Location: FF_X29_Y25_N17
\core1|rf|RF~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1802_q\);

-- Location: LCCOMB_X33_Y27_N8
\core1|rf|RF~266feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~266feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~266feeder_combout\);

-- Location: FF_X33_Y27_N9
\core1|rf|RF~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~266feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~266_q\);

-- Location: LCCOMB_X33_Y27_N30
\core1|rf|RF~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~778feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~778feeder_combout\);

-- Location: FF_X33_Y27_N31
\core1|rf|RF~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~778feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~778_q\);

-- Location: LCCOMB_X32_Y27_N10
\core1|rf|RF~2494\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2494_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~778_q\))) # (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~266_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~266_q\,
	datac => \core1|rf|RF~778_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2494_combout\);

-- Location: LCCOMB_X29_Y25_N16
\core1|rf|RF~2495\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2495_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2494_combout\ & ((\core1|rf|RF~1802_q\))) # (!\core1|rf|RF~2494_combout\ & (\core1|rf|RF~1290_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1290_q\,
	datac => \core1|rf|RF~1802_q\,
	datad => \core1|rf|RF~2494_combout\,
	combout => \core1|rf|RF~2495_combout\);

-- Location: LCCOMB_X27_Y27_N28
\core1|rf|RF~1034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1034feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1034feeder_combout\);

-- Location: FF_X27_Y27_N29
\core1|rf|RF~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1034feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1034_q\);

-- Location: FF_X29_Y25_N31
\core1|rf|RF~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1546_q\);

-- Location: LCCOMB_X28_Y25_N0
\core1|rf|RF~522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~522feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~522feeder_combout\);

-- Location: FF_X28_Y25_N1
\core1|rf|RF~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~522feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~522_q\);

-- Location: FF_X28_Y25_N11
\core1|rf|RF~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~10_q\);

-- Location: LCCOMB_X28_Y25_N10
\core1|rf|RF~2496\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2496_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~522_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~10_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~522_q\,
	datac => \core1|rf|RF~10_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2496_combout\);

-- Location: LCCOMB_X29_Y25_N30
\core1|rf|RF~2497\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2497_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2496_combout\ & ((\core1|rf|RF~1546_q\))) # (!\core1|rf|RF~2496_combout\ & (\core1|rf|RF~1034_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1034_q\,
	datac => \core1|rf|RF~1546_q\,
	datad => \core1|rf|RF~2496_combout\,
	combout => \core1|rf|RF~2497_combout\);

-- Location: LCCOMB_X29_Y25_N4
\core1|rf|RF~2498\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2498_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2495_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~2497_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2495_combout\,
	datac => \core1|rf|RF~2497_combout\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2498_combout\);

-- Location: LCCOMB_X23_Y25_N6
\core1|rf|RF~1674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1674feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1674feeder_combout\);

-- Location: FF_X23_Y25_N7
\core1|rf|RF~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1674feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1674_q\);

-- Location: FF_X33_Y25_N5
\core1|rf|RF~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~650_q\);

-- Location: LCCOMB_X34_Y32_N20
\core1|rf|RF~1162feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1162feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1162feeder_combout\);

-- Location: FF_X34_Y32_N21
\core1|rf|RF~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1162feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1162_q\);

-- Location: FF_X33_Y32_N17
\core1|rf|RF~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~138_q\);

-- Location: LCCOMB_X33_Y32_N16
\core1|rf|RF~2492\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2492_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~1162_q\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~138_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1162_q\,
	datac => \core1|rf|RF~138_q\,
	datad => \core1|rd_addr[5]~4_combout\,
	combout => \core1|rf|RF~2492_combout\);

-- Location: LCCOMB_X33_Y25_N4
\core1|rf|RF~2493\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2493_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2492_combout\ & (\core1|rf|RF~1674_q\)) # (!\core1|rf|RF~2492_combout\ & ((\core1|rf|RF~650_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1674_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~650_q\,
	datad => \core1|rf|RF~2492_combout\,
	combout => \core1|rf|RF~2493_combout\);

-- Location: LCCOMB_X30_Y25_N24
\core1|rf|RF~2501\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2501_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2498_combout\ & (\core1|rf|RF~2500_combout\)) # (!\core1|rf|RF~2498_combout\ & ((\core1|rf|RF~2493_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2500_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2498_combout\,
	datad => \core1|rf|RF~2493_combout\,
	combout => \core1|rf|RF~2501_combout\);

-- Location: LCCOMB_X19_Y30_N4
\core1|rf|RF~1738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1738feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1738feeder_combout\);

-- Location: FF_X19_Y30_N5
\core1|rf|RF~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1738feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1738_q\);

-- Location: FF_X19_Y29_N3
\core1|rf|RF~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~714_q\);

-- Location: LCCOMB_X18_Y30_N28
\core1|rf|RF~1226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1226feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1226feeder_combout\);

-- Location: FF_X18_Y30_N29
\core1|rf|RF~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1226feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1226_q\);

-- Location: FF_X18_Y29_N19
\core1|rf|RF~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~202_q\);

-- Location: LCCOMB_X18_Y29_N18
\core1|rf|RF~2482\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2482_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1226_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~202_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1226_q\,
	datac => \core1|rf|RF~202_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2482_combout\);

-- Location: LCCOMB_X19_Y29_N2
\core1|rf|RF~2483\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2483_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2482_combout\ & (\core1|rf|RF~1738_q\)) # (!\core1|rf|RF~2482_combout\ & ((\core1|rf|RF~714_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1738_q\,
	datac => \core1|rf|RF~714_q\,
	datad => \core1|rf|RF~2482_combout\,
	combout => \core1|rf|RF~2483_combout\);

-- Location: LCCOMB_X25_Y26_N0
\core1|rf|RF~970feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~970feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~970feeder_combout\);

-- Location: FF_X25_Y26_N1
\core1|rf|RF~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~970feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~970_q\);

-- Location: FF_X19_Y30_N19
\core1|rf|RF~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1994_q\);

-- Location: LCCOMB_X22_Y26_N18
\core1|rf|RF~1482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1482feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1482feeder_combout\);

-- Location: FF_X22_Y26_N19
\core1|rf|RF~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1482feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1482_q\);

-- Location: FF_X23_Y26_N11
\core1|rf|RF~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~458_q\);

-- Location: LCCOMB_X23_Y26_N10
\core1|rf|RF~2489\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2489_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1482_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~458_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1482_q\,
	datac => \core1|rf|RF~458_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2489_combout\);

-- Location: LCCOMB_X19_Y30_N18
\core1|rf|RF~2490\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2490_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2489_combout\ & ((\core1|rf|RF~1994_q\))) # (!\core1|rf|RF~2489_combout\ & (\core1|rf|RF~970_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~970_q\,
	datac => \core1|rf|RF~1994_q\,
	datad => \core1|rf|RF~2489_combout\,
	combout => \core1|rf|RF~2490_combout\);

-- Location: LCCOMB_X21_Y28_N28
\core1|rf|RF~1098feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1098feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~1098feeder_combout\);

-- Location: FF_X21_Y28_N29
\core1|rf|RF~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1098feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1098_q\);

-- Location: FF_X21_Y30_N5
\core1|rf|RF~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1610_q\);

-- Location: LCCOMB_X22_Y29_N2
\core1|rf|RF~586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~586feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~586feeder_combout\);

-- Location: FF_X22_Y29_N3
\core1|rf|RF~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~586feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~586_q\);

-- Location: FF_X18_Y29_N1
\core1|rf|RF~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~74_q\);

-- Location: LCCOMB_X18_Y29_N0
\core1|rf|RF~2486\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2486_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~586_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~74_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~586_q\,
	datac => \core1|rf|RF~74_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2486_combout\);

-- Location: LCCOMB_X21_Y30_N4
\core1|rf|RF~2487\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2487_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2486_combout\ & ((\core1|rf|RF~1610_q\))) # (!\core1|rf|RF~2486_combout\ & (\core1|rf|RF~1098_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1098_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1610_q\,
	datad => \core1|rf|RF~2486_combout\,
	combout => \core1|rf|RF~2487_combout\);

-- Location: FF_X20_Y36_N25
\core1|rf|RF~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1354_q\);

-- Location: FF_X22_Y30_N13
\core1|rf|RF~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1866_q\);

-- Location: LCCOMB_X25_Y26_N30
\core1|rf|RF~842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~842feeder_combout\ = \core1|rf_wd[10]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[10]~62_combout\,
	combout => \core1|rf|RF~842feeder_combout\);

-- Location: FF_X25_Y26_N31
\core1|rf|RF~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~842feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~842_q\);

-- Location: FF_X23_Y26_N9
\core1|rf|RF~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[10]~62_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~330_q\);

-- Location: LCCOMB_X23_Y26_N8
\core1|rf|RF~2484\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2484_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~842_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~330_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~842_q\,
	datac => \core1|rf|RF~330_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2484_combout\);

-- Location: LCCOMB_X22_Y30_N12
\core1|rf|RF~2485\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2485_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2484_combout\ & ((\core1|rf|RF~1866_q\))) # (!\core1|rf|RF~2484_combout\ & (\core1|rf|RF~1354_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1354_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1866_q\,
	datad => \core1|rf|RF~2484_combout\,
	combout => \core1|rf|RF~2485_combout\);

-- Location: LCCOMB_X22_Y30_N6
\core1|rf|RF~2488\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2488_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2485_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2487_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2487_combout\,
	datad => \core1|rf|RF~2485_combout\,
	combout => \core1|rf|RF~2488_combout\);

-- Location: LCCOMB_X19_Y29_N24
\core1|rf|RF~2491\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2491_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2488_combout\ & ((\core1|rf|RF~2490_combout\))) # (!\core1|rf|RF~2488_combout\ & (\core1|rf|RF~2483_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2483_combout\,
	datac => \core1|rf|RF~2490_combout\,
	datad => \core1|rf|RF~2488_combout\,
	combout => \core1|rf|RF~2491_combout\);

-- Location: LCCOMB_X29_Y27_N0
\core1|rf|RF~2502\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2502_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\) # (\core1|rf|RF~2491_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2501_combout\ & (!\core1|rd_addr[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2501_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2491_combout\,
	combout => \core1|rf|RF~2502_combout\);

-- Location: LCCOMB_X29_Y27_N2
\core1|rf|RF~2513\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2513_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2502_combout\ & (\core1|rf|RF~2512_combout\)) # (!\core1|rf|RF~2502_combout\ & ((\core1|rf|RF~2481_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~2512_combout\,
	datac => \core1|rf|RF~2481_combout\,
	datad => \core1|rf|RF~2502_combout\,
	combout => \core1|rf|RF~2513_combout\);

-- Location: LCCOMB_X14_Y36_N8
\core1|rd_val_or_zero[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[10]~10_combout\ = (\core1|rf|RF~2513_combout\ & \core1|WideOr2~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf|RF~2513_combout\,
	datad => \core1|WideOr2~combout\,
	combout => \core1|rd_val_or_zero[10]~10_combout\);

-- Location: FF_X14_Y36_N9
\core1|rd_val_2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[10]~10_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(10));

-- Location: LCCOMB_X32_Y33_N8
\core1|rf|RF~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~203feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~203feeder_combout\);

-- Location: FF_X32_Y33_N9
\core1|rf|RF~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~203feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~203_q\);

-- Location: FF_X32_Y33_N15
\core1|rf|RF~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~139_q\);

-- Location: LCCOMB_X32_Y33_N14
\core1|rf|RF~2518\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2518_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~203_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~139_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~203_q\,
	datac => \core1|rf|RF~139_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2518_combout\);

-- Location: LCCOMB_X33_Y33_N28
\core1|rf|RF~171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~171feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~171feeder_combout\);

-- Location: FF_X33_Y33_N29
\core1|rf|RF~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~171feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~171_q\);

-- Location: FF_X33_Y33_N27
\core1|rf|RF~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~235_q\);

-- Location: LCCOMB_X33_Y33_N26
\core1|rf|RF~2519\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2519_combout\ = (\core1|rf|RF~2518_combout\ & (((\core1|rf|RF~235_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2518_combout\ & (\core1|rf|RF~171_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2518_combout\,
	datab => \core1|rf|RF~171_q\,
	datac => \core1|rf|RF~235_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2519_combout\);

-- Location: LCCOMB_X21_Y29_N16
\core1|rf|RF~715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~715feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~715feeder_combout\);

-- Location: FF_X21_Y29_N17
\core1|rf|RF~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~715feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~715_q\);

-- Location: FF_X26_Y29_N7
\core1|rf|RF~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~747_q\);

-- Location: FF_X25_Y29_N25
\core1|rf|RF~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~651_q\);

-- Location: LCCOMB_X25_Y27_N30
\core1|rf|RF~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~683feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~683feeder_combout\);

-- Location: FF_X25_Y27_N31
\core1|rf|RF~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~683feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~683_q\);

-- Location: LCCOMB_X25_Y29_N24
\core1|rf|RF~2516\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2516_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~683_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~651_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~651_q\,
	datad => \core1|rf|RF~683_q\,
	combout => \core1|rf|RF~2516_combout\);

-- Location: LCCOMB_X26_Y29_N6
\core1|rf|RF~2517\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2517_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2516_combout\ & ((\core1|rf|RF~747_q\))) # (!\core1|rf|RF~2516_combout\ & (\core1|rf|RF~715_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~715_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~747_q\,
	datad => \core1|rf|RF~2516_combout\,
	combout => \core1|rf|RF~2517_combout\);

-- Location: LCCOMB_X26_Y29_N20
\core1|rf|RF~2520\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2520_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~2517_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~2519_combout\,
	datad => \core1|rf|RF~2517_combout\,
	combout => \core1|rf|RF~2520_combout\);

-- Location: LCCOMB_X20_Y32_N0
\core1|rf|RF~1259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1259feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1259feeder_combout\);

-- Location: FF_X20_Y32_N1
\core1|rf|RF~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1259feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1259_q\);

-- Location: FF_X20_Y32_N31
\core1|rf|RF~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1195_q\);

-- Location: FF_X18_Y30_N1
\core1|rf|RF~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1163_q\);

-- Location: LCCOMB_X18_Y30_N2
\core1|rf|RF~1227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1227feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1227feeder_combout\);

-- Location: FF_X18_Y30_N3
\core1|rf|RF~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1227feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1227_q\);

-- Location: LCCOMB_X18_Y30_N0
\core1|rf|RF~2514\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2514_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~1227_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1163_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1163_q\,
	datad => \core1|rf|RF~1227_q\,
	combout => \core1|rf|RF~2514_combout\);

-- Location: LCCOMB_X20_Y32_N30
\core1|rf|RF~2515\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2515_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2514_combout\ & (\core1|rf|RF~1259_q\)) # (!\core1|rf|RF~2514_combout\ & ((\core1|rf|RF~1195_q\))))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1259_q\,
	datac => \core1|rf|RF~1195_q\,
	datad => \core1|rf|RF~2514_combout\,
	combout => \core1|rf|RF~2515_combout\);

-- Location: LCCOMB_X19_Y33_N22
\core1|rf|RF~1771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1771feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1771feeder_combout\);

-- Location: FF_X19_Y33_N23
\core1|rf|RF~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1771feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1771_q\);

-- Location: FF_X20_Y30_N9
\core1|rf|RF~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1739_q\);

-- Location: LCCOMB_X21_Y27_N18
\core1|rf|RF~1707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1707feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1707feeder_combout\);

-- Location: FF_X21_Y27_N19
\core1|rf|RF~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1707feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1707_q\);

-- Location: FF_X21_Y27_N1
\core1|rf|RF~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1675_q\);

-- Location: LCCOMB_X21_Y27_N0
\core1|rf|RF~2521\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2521_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1707_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1707_q\,
	datac => \core1|rf|RF~1675_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2521_combout\);

-- Location: LCCOMB_X20_Y30_N8
\core1|rf|RF~2522\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2522_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2521_combout\ & (\core1|rf|RF~1771_q\)) # (!\core1|rf|RF~2521_combout\ & ((\core1|rf|RF~1739_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1771_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1739_q\,
	datad => \core1|rf|RF~2521_combout\,
	combout => \core1|rf|RF~2522_combout\);

-- Location: LCCOMB_X26_Y29_N30
\core1|rf|RF~2523\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2523_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2520_combout\ & ((\core1|rf|RF~2522_combout\))) # (!\core1|rf|RF~2520_combout\ & (\core1|rf|RF~2515_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2520_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~2520_combout\,
	datac => \core1|rf|RF~2515_combout\,
	datad => \core1|rf|RF~2522_combout\,
	combout => \core1|rf|RF~2523_combout\);

-- Location: LCCOMB_X20_Y28_N20
\core1|rf|RF~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~875feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~875feeder_combout\);

-- Location: FF_X20_Y28_N21
\core1|rf|RF~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~875feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~875_q\);

-- Location: FF_X25_Y26_N27
\core1|rf|RF~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~843_q\);

-- Location: FF_X33_Y29_N5
\core1|rf|RF~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~779_q\);

-- Location: LCCOMB_X33_Y29_N6
\core1|rf|RF~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~811feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~811feeder_combout\);

-- Location: FF_X33_Y29_N7
\core1|rf|RF~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~811feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~811_q\);

-- Location: LCCOMB_X33_Y29_N4
\core1|rf|RF~2524\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2524_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~811_q\))) # (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~779_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~779_q\,
	datad => \core1|rf|RF~811_q\,
	combout => \core1|rf|RF~2524_combout\);

-- Location: LCCOMB_X25_Y26_N26
\core1|rf|RF~2525\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2525_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2524_combout\ & (\core1|rf|RF~875_q\)) # (!\core1|rf|RF~2524_combout\ & ((\core1|rf|RF~843_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~875_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~843_q\,
	datad => \core1|rf|RF~2524_combout\,
	combout => \core1|rf|RF~2525_combout\);

-- Location: LCCOMB_X20_Y27_N18
\core1|rf|RF~1867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1867feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1867feeder_combout\);

-- Location: FF_X20_Y27_N19
\core1|rf|RF~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1867feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1867_q\);

-- Location: FF_X19_Y27_N23
\core1|rf|RF~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1899_q\);

-- Location: LCCOMB_X21_Y31_N26
\core1|rf|RF~1835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1835feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1835feeder_combout\);

-- Location: FF_X21_Y31_N27
\core1|rf|RF~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1835feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1835_q\);

-- Location: FF_X21_Y31_N1
\core1|rf|RF~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1803_q\);

-- Location: LCCOMB_X21_Y31_N0
\core1|rf|RF~2531\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2531_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1835_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1803_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1835_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1803_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2531_combout\);

-- Location: LCCOMB_X19_Y27_N22
\core1|rf|RF~2532\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2532_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2531_combout\ & ((\core1|rf|RF~1899_q\))) # (!\core1|rf|RF~2531_combout\ & (\core1|rf|RF~1867_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1867_q\,
	datac => \core1|rf|RF~1899_q\,
	datad => \core1|rf|RF~2531_combout\,
	combout => \core1|rf|RF~2532_combout\);

-- Location: LCCOMB_X29_Y31_N12
\core1|rf|RF~299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~299feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~299feeder_combout\);

-- Location: FF_X29_Y31_N13
\core1|rf|RF~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~299feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~299_q\);

-- Location: FF_X30_Y33_N27
\core1|rf|RF~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~267_q\);

-- Location: LCCOMB_X23_Y26_N28
\core1|rf|RF~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~331feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~331feeder_combout\);

-- Location: FF_X23_Y26_N29
\core1|rf|RF~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~331feeder_combout\,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~331_q\);

-- Location: LCCOMB_X30_Y33_N26
\core1|rf|RF~2528\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2528_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\) # ((\core1|rf|RF~331_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (!\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~267_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~267_q\,
	datad => \core1|rf|RF~331_q\,
	combout => \core1|rf|RF~2528_combout\);

-- Location: FF_X29_Y31_N31
\core1|rf|RF~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~363_q\);

-- Location: LCCOMB_X29_Y31_N30
\core1|rf|RF~2529\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2529_combout\ = (\core1|rf|RF~2528_combout\ & (((\core1|rf|RF~363_q\) # (!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~2528_combout\ & (\core1|rf|RF~299_q\ & ((\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~299_q\,
	datab => \core1|rf|RF~2528_combout\,
	datac => \core1|rf|RF~363_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2529_combout\);

-- Location: LCCOMB_X30_Y29_N12
\core1|rf|RF~1323feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1323feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1323feeder_combout\);

-- Location: FF_X30_Y29_N13
\core1|rf|RF~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1323feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1323_q\);

-- Location: FF_X27_Y25_N1
\core1|rf|RF~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1387_q\);

-- Location: LCCOMB_X27_Y25_N30
\core1|rf|RF~1355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1355feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1355feeder_combout\);

-- Location: FF_X27_Y25_N31
\core1|rf|RF~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1355feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1355_q\);

-- Location: FF_X23_Y24_N25
\core1|rf|RF~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1291_q\);

-- Location: LCCOMB_X23_Y24_N24
\core1|rf|RF~2526\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2526_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1355_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1291_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1355_q\,
	datac => \core1|rf|RF~1291_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2526_combout\);

-- Location: LCCOMB_X27_Y25_N0
\core1|rf|RF~2527\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2527_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2526_combout\ & ((\core1|rf|RF~1387_q\))) # (!\core1|rf|RF~2526_combout\ & (\core1|rf|RF~1323_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1323_q\,
	datac => \core1|rf|RF~1387_q\,
	datad => \core1|rf|RF~2526_combout\,
	combout => \core1|rf|RF~2527_combout\);

-- Location: LCCOMB_X26_Y30_N12
\core1|rf|RF~2530\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2530_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~2527_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~2529_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2529_combout\,
	datad => \core1|rf|RF~2527_combout\,
	combout => \core1|rf|RF~2530_combout\);

-- Location: LCCOMB_X26_Y30_N26
\core1|rf|RF~2533\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2533_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2530_combout\ & ((\core1|rf|RF~2532_combout\))) # (!\core1|rf|RF~2530_combout\ & (\core1|rf|RF~2525_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2525_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2532_combout\,
	datad => \core1|rf|RF~2530_combout\,
	combout => \core1|rf|RF~2533_combout\);

-- Location: LCCOMB_X22_Y29_N10
\core1|rf|RF~619feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~619feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~619feeder_combout\);

-- Location: FF_X22_Y29_N11
\core1|rf|RF~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~619feeder_combout\,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~619_q\);

-- Location: FF_X22_Y29_N25
\core1|rf|RF~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~587_q\);

-- Location: LCCOMB_X23_Y29_N20
\core1|rf|RF~555feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~555feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~555feeder_combout\);

-- Location: FF_X23_Y29_N21
\core1|rf|RF~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~555feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~555_q\);

-- Location: FF_X23_Y29_N19
\core1|rf|RF~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~523_q\);

-- Location: LCCOMB_X23_Y29_N18
\core1|rf|RF~2534\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2534_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~555_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~523_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~555_q\,
	datac => \core1|rf|RF~523_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2534_combout\);

-- Location: LCCOMB_X22_Y29_N24
\core1|rf|RF~2535\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2535_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2534_combout\ & (\core1|rf|RF~619_q\)) # (!\core1|rf|RF~2534_combout\ & ((\core1|rf|RF~587_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~619_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~587_q\,
	datad => \core1|rf|RF~2534_combout\,
	combout => \core1|rf|RF~2535_combout\);

-- Location: LCCOMB_X21_Y30_N2
\core1|rf|RF~1611feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1611feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1611feeder_combout\);

-- Location: FF_X21_Y30_N3
\core1|rf|RF~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1611feeder_combout\,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1611_q\);

-- Location: FF_X18_Y28_N5
\core1|rf|RF~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1643_q\);

-- Location: LCCOMB_X22_Y27_N30
\core1|rf|RF~1579feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1579feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1579feeder_combout\);

-- Location: FF_X22_Y27_N31
\core1|rf|RF~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1579feeder_combout\,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1579_q\);

-- Location: FF_X22_Y27_N1
\core1|rf|RF~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1547_q\);

-- Location: LCCOMB_X22_Y27_N0
\core1|rf|RF~2541\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2541_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1579_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1547_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1579_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1547_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2541_combout\);

-- Location: LCCOMB_X18_Y28_N4
\core1|rf|RF~2542\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2542_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2541_combout\ & ((\core1|rf|RF~1643_q\))) # (!\core1|rf|RF~2541_combout\ & (\core1|rf|RF~1611_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1611_q\,
	datac => \core1|rf|RF~1643_q\,
	datad => \core1|rf|RF~2541_combout\,
	combout => \core1|rf|RF~2542_combout\);

-- Location: LCCOMB_X21_Y32_N2
\core1|rf|RF~1067feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1067feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1067feeder_combout\);

-- Location: FF_X21_Y32_N3
\core1|rf|RF~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1067feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1067_q\);

-- Location: FF_X21_Y32_N17
\core1|rf|RF~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1131_q\);

-- Location: LCCOMB_X21_Y35_N20
\core1|rf|RF~1099feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1099feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1099feeder_combout\);

-- Location: FF_X21_Y35_N21
\core1|rf|RF~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1099feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1099_q\);

-- Location: FF_X21_Y35_N15
\core1|rf|RF~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1035_q\);

-- Location: LCCOMB_X21_Y35_N14
\core1|rf|RF~2536\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2536_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1099_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1035_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1099_q\,
	datac => \core1|rf|RF~1035_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2536_combout\);

-- Location: LCCOMB_X21_Y32_N16
\core1|rf|RF~2537\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2537_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2536_combout\ & ((\core1|rf|RF~1131_q\))) # (!\core1|rf|RF~2536_combout\ & (\core1|rf|RF~1067_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1067_q\,
	datac => \core1|rf|RF~1131_q\,
	datad => \core1|rf|RF~2536_combout\,
	combout => \core1|rf|RF~2537_combout\);

-- Location: LCCOMB_X32_Y32_N16
\core1|rf|RF~43feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~43feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~43feeder_combout\);

-- Location: FF_X32_Y32_N17
\core1|rf|RF~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~43feeder_combout\,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~43_q\);

-- Location: FF_X32_Y32_N23
\core1|rf|RF~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~107_q\);

-- Location: LCCOMB_X32_Y29_N16
\core1|rf|RF~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~75feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~75feeder_combout\);

-- Location: FF_X32_Y29_N17
\core1|rf|RF~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~75feeder_combout\,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~75_q\);

-- Location: FF_X32_Y29_N27
\core1|rf|RF~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~11_q\);

-- Location: LCCOMB_X32_Y29_N26
\core1|rf|RF~2538\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2538_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~75_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~11_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~75_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~11_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2538_combout\);

-- Location: LCCOMB_X32_Y32_N22
\core1|rf|RF~2539\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2539_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2538_combout\ & ((\core1|rf|RF~107_q\))) # (!\core1|rf|RF~2538_combout\ & (\core1|rf|RF~43_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~43_q\,
	datac => \core1|rf|RF~107_q\,
	datad => \core1|rf|RF~2538_combout\,
	combout => \core1|rf|RF~2539_combout\);

-- Location: LCCOMB_X22_Y32_N24
\core1|rf|RF~2540\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2540_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~2537_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2537_combout\,
	datad => \core1|rf|RF~2539_combout\,
	combout => \core1|rf|RF~2540_combout\);

-- Location: LCCOMB_X26_Y30_N16
\core1|rf|RF~2543\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2543_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2540_combout\ & ((\core1|rf|RF~2542_combout\))) # (!\core1|rf|RF~2540_combout\ & (\core1|rf|RF~2535_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2535_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~2542_combout\,
	datad => \core1|rf|RF~2540_combout\,
	combout => \core1|rf|RF~2543_combout\);

-- Location: LCCOMB_X26_Y30_N30
\core1|rf|RF~2544\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2544_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\) # ((\core1|rf|RF~2533_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2533_combout\,
	datad => \core1|rf|RF~2543_combout\,
	combout => \core1|rf|RF~2544_combout\);

-- Location: LCCOMB_X27_Y29_N20
\core1|rf|RF~1963feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1963feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1963feeder_combout\);

-- Location: FF_X27_Y29_N21
\core1|rf|RF~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1963feeder_combout\,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1963_q\);

-- Location: FF_X27_Y29_N27
\core1|rf|RF~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~939_q\);

-- Location: LCCOMB_X28_Y35_N12
\core1|rf|RF~1451feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1451feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1451feeder_combout\);

-- Location: FF_X28_Y35_N13
\core1|rf|RF~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1451feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1451_q\);

-- Location: FF_X28_Y35_N15
\core1|rf|RF~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~427_q\);

-- Location: LCCOMB_X28_Y35_N14
\core1|rf|RF~2545\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2545_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1451_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~427_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1451_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~427_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2545_combout\);

-- Location: LCCOMB_X27_Y29_N26
\core1|rf|RF~2546\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2546_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2545_combout\ & (\core1|rf|RF~1963_q\)) # (!\core1|rf|RF~2545_combout\ & ((\core1|rf|RF~939_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~1963_q\,
	datac => \core1|rf|RF~939_q\,
	datad => \core1|rf|RF~2545_combout\,
	combout => \core1|rf|RF~2546_combout\);

-- Location: FF_X19_Y33_N13
\core1|rf|RF~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[11]~74_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2027_q\);

-- Location: FF_X23_Y30_N31
\core1|rf|RF~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1003_q\);

-- Location: FF_X23_Y30_N29
\core1|rf|RF~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~491_q\);

-- Location: LCCOMB_X25_Y30_N30
\core1|rf|RF~1515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1515feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1515feeder_combout\);

-- Location: FF_X25_Y30_N31
\core1|rf|RF~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1515feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1515_q\);

-- Location: LCCOMB_X23_Y30_N28
\core1|rf|RF~2552\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2552_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\) # ((\core1|rf|RF~1515_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (!\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~491_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~491_q\,
	datad => \core1|rf|RF~1515_q\,
	combout => \core1|rf|RF~2552_combout\);

-- Location: LCCOMB_X23_Y30_N30
\core1|rf|RF~2553\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2553_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2552_combout\ & (\core1|rf|RF~2027_q\)) # (!\core1|rf|RF~2552_combout\ & ((\core1|rf|RF~1003_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~2552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2027_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1003_q\,
	datad => \core1|rf|RF~2552_combout\,
	combout => \core1|rf|RF~2553_combout\);

-- Location: LCCOMB_X34_Y33_N12
\core1|rf|RF~1419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1419feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1419feeder_combout\);

-- Location: FF_X34_Y33_N13
\core1|rf|RF~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1419feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1419_q\);

-- Location: FF_X34_Y33_N31
\core1|rf|RF~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1931_q\);

-- Location: LCCOMB_X34_Y29_N4
\core1|rf|RF~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~907feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~907feeder_combout\);

-- Location: FF_X34_Y29_N5
\core1|rf|RF~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~907feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~907_q\);

-- Location: FF_X34_Y29_N23
\core1|rf|RF~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~395_q\);

-- Location: LCCOMB_X34_Y29_N22
\core1|rf|RF~2549\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2549_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~907_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~395_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~907_q\,
	datac => \core1|rf|RF~395_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2549_combout\);

-- Location: LCCOMB_X34_Y33_N30
\core1|rf|RF~2550\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2550_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2549_combout\ & ((\core1|rf|RF~1931_q\))) # (!\core1|rf|RF~2549_combout\ & (\core1|rf|RF~1419_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1419_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1931_q\,
	datad => \core1|rf|RF~2549_combout\,
	combout => \core1|rf|RF~2550_combout\);

-- Location: LCCOMB_X22_Y26_N4
\core1|rf|RF~1483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1483feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~1483feeder_combout\);

-- Location: FF_X22_Y26_N5
\core1|rf|RF~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1483feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1483_q\);

-- Location: FF_X22_Y26_N15
\core1|rf|RF~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1995_q\);

-- Location: LCCOMB_X20_Y29_N14
\core1|rf|RF~971feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~971feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF~971feeder_combout\);

-- Location: FF_X20_Y29_N15
\core1|rf|RF~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~971feeder_combout\,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~971_q\);

-- Location: FF_X23_Y26_N23
\core1|rf|RF~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[11]~74_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~459_q\);

-- Location: LCCOMB_X23_Y26_N22
\core1|rf|RF~2547\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2547_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~971_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~459_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~971_q\,
	datac => \core1|rf|RF~459_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~2547_combout\);

-- Location: LCCOMB_X22_Y26_N14
\core1|rf|RF~2548\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2548_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~2547_combout\ & ((\core1|rf|RF~1995_q\))) # (!\core1|rf|RF~2547_combout\ & (\core1|rf|RF~1483_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~2547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1483_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1995_q\,
	datad => \core1|rf|RF~2547_combout\,
	combout => \core1|rf|RF~2548_combout\);

-- Location: LCCOMB_X27_Y29_N10
\core1|rf|RF~2551\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2551_combout\ = (\core1|rd_addr[0]~2_combout\ & (\core1|rd_addr[1]~3_combout\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2548_combout\))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (\core1|rf|RF~2550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~2550_combout\,
	datad => \core1|rf|RF~2548_combout\,
	combout => \core1|rf|RF~2551_combout\);

-- Location: LCCOMB_X27_Y29_N24
\core1|rf|RF~2554\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2554_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2551_combout\ & ((\core1|rf|RF~2553_combout\))) # (!\core1|rf|RF~2551_combout\ & (\core1|rf|RF~2546_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2546_combout\,
	datab => \core1|rf|RF~2553_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2551_combout\,
	combout => \core1|rf|RF~2554_combout\);

-- Location: LCCOMB_X26_Y29_N8
\core1|rf|RF~2555\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2555_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2544_combout\ & ((\core1|rf|RF~2554_combout\))) # (!\core1|rf|RF~2544_combout\ & (\core1|rf|RF~2523_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~2544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2523_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2544_combout\,
	datad => \core1|rf|RF~2554_combout\,
	combout => \core1|rf|RF~2555_combout\);

-- Location: LCCOMB_X14_Y36_N4
\core1|rd_val_or_zero[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[11]~11_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2555_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2555_combout\,
	combout => \core1|rd_val_or_zero[11]~11_combout\);

-- Location: FF_X14_Y36_N5
\core1|rd_val_2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[11]~11_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(11));

-- Location: LCCOMB_X14_Y36_N14
\core1|alu_1|ShiftLeft0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~49_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(10))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(10),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X10_Y33_N4
\core1|alu_1|ShiftLeft0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~50_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~28_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~28_combout\,
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~49_combout\,
	combout => \core1|alu_1|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X10_Y34_N28
\core1|alu_1|ShiftLeft0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~60_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~50_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~59_combout\,
	datab => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~50_combout\,
	combout => \core1|alu_1|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X10_Y34_N2
\core1|alu_1|ShiftLeft0~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~136_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~153_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~153_combout\,
	datad => \core1|alu_1|ShiftLeft0~60_combout\,
	combout => \core1|alu_1|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X11_Y34_N10
\core1|alu_1|ShiftLeft0~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~140_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~136_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~139_combout\,
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~136_combout\,
	combout => \core1|alu_1|ShiftLeft0~140_combout\);

-- Location: LCCOMB_X11_Y32_N8
\core1|rf_wd[29]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~284_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((!\core1|rf_wd[29]~283_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector30~2_combout\ & ((!\core1|alu_1|ShiftLeft0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rf_wd[29]~283_combout\,
	datad => \core1|alu_1|ShiftLeft0~140_combout\,
	combout => \core1|rf_wd[29]~284_combout\);

-- Location: FF_X18_Y33_N15
\core1|rf|RF_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[29]~293_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(42));

-- Location: LCCOMB_X18_Y33_N4
\core1|rs_val_or_zero[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[29]~29_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(42)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a29\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(42),
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[29]~29_combout\);

-- Location: FF_X18_Y33_N5
\core1|rs_val_2_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[29]~29_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(29));

-- Location: FF_X10_Y33_N5
\core1|rf|RF_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[25]~249_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(38));

-- Location: LCCOMB_X14_Y31_N20
\core1|rs_val_or_zero[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[25]~25_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(38))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a25\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(38),
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a25\,
	combout => \core1|rs_val_or_zero[25]~25_combout\);

-- Location: FF_X14_Y31_N21
\core1|rs_val_2_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[25]~25_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(25));

-- Location: LCCOMB_X18_Y33_N8
\core1|rf|RF_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\ = \core1|rf_wd[11]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[11]~74_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X18_Y33_N9
\core1|rf|RF_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(24));

-- Location: LCCOMB_X11_Y31_N12
\core1|rs_val_or_zero[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[11]~11_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(24))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a11\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(24),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a11\,
	combout => \core1|rs_val_or_zero[11]~11_combout\);

-- Location: FF_X9_Y32_N17
\core1|rs_val_2_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[11]~11_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(11));

-- Location: LCCOMB_X8_Y34_N0
\core1|alu_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~0_combout\ = (\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(0) $ (VCC))) # (!\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(0) & VCC))
-- \core1|alu_1|Add0~1\ = CARRY((\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	combout => \core1|alu_1|Add0~0_combout\,
	cout => \core1|alu_1|Add0~1\);

-- Location: LCCOMB_X8_Y34_N2
\core1|alu_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~2_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1) & (\core1|alu_1|Add0~1\ & VCC)) # (!\core1|rd_val_2_r\(1) & (!\core1|alu_1|Add0~1\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1) & (!\core1|alu_1|Add0~1\)) # 
-- (!\core1|rd_val_2_r\(1) & ((\core1|alu_1|Add0~1\) # (GND)))))
-- \core1|alu_1|Add0~3\ = CARRY((\core1|rs_val_2_r\(1) & (!\core1|rd_val_2_r\(1) & !\core1|alu_1|Add0~1\)) # (!\core1|rs_val_2_r\(1) & ((!\core1|alu_1|Add0~1\) # (!\core1|rd_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|Add0~1\,
	combout => \core1|alu_1|Add0~2_combout\,
	cout => \core1|alu_1|Add0~3\);

-- Location: LCCOMB_X8_Y34_N4
\core1|alu_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~4_combout\ = ((\core1|rs_val_2_r\(2) $ (\core1|rd_val_2_r\(2) $ (!\core1|alu_1|Add0~3\)))) # (GND)
-- \core1|alu_1|Add0~5\ = CARRY((\core1|rs_val_2_r\(2) & ((\core1|rd_val_2_r\(2)) # (!\core1|alu_1|Add0~3\))) # (!\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(2) & !\core1|alu_1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|Add0~3\,
	combout => \core1|alu_1|Add0~4_combout\,
	cout => \core1|alu_1|Add0~5\);

-- Location: LCCOMB_X8_Y34_N6
\core1|alu_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~6_combout\ = (\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|Add0~5\ & VCC)) # (!\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add0~5\)))) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add0~5\)) # 
-- (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add0~5\) # (GND)))))
-- \core1|alu_1|Add0~7\ = CARRY((\core1|rd_val_2_r\(3) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|Add0~5\)) # (!\core1|rd_val_2_r\(3) & ((!\core1|alu_1|Add0~5\) # (!\core1|rs_val_2_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|Add0~5\,
	combout => \core1|alu_1|Add0~6_combout\,
	cout => \core1|alu_1|Add0~7\);

-- Location: LCCOMB_X8_Y34_N8
\core1|alu_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~8_combout\ = ((\core1|rd_val_2_r\(4) $ (\core1|rs_val_2_r\(4) $ (!\core1|alu_1|Add0~7\)))) # (GND)
-- \core1|alu_1|Add0~9\ = CARRY((\core1|rd_val_2_r\(4) & ((\core1|rs_val_2_r\(4)) # (!\core1|alu_1|Add0~7\))) # (!\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4) & !\core1|alu_1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|Add0~7\,
	combout => \core1|alu_1|Add0~8_combout\,
	cout => \core1|alu_1|Add0~9\);

-- Location: LCCOMB_X8_Y34_N10
\core1|alu_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~10_combout\ = (\core1|rd_val_2_r\(5) & ((\core1|rs_val_2_r\(5) & (\core1|alu_1|Add0~9\ & VCC)) # (!\core1|rs_val_2_r\(5) & (!\core1|alu_1|Add0~9\)))) # (!\core1|rd_val_2_r\(5) & ((\core1|rs_val_2_r\(5) & (!\core1|alu_1|Add0~9\)) # 
-- (!\core1|rs_val_2_r\(5) & ((\core1|alu_1|Add0~9\) # (GND)))))
-- \core1|alu_1|Add0~11\ = CARRY((\core1|rd_val_2_r\(5) & (!\core1|rs_val_2_r\(5) & !\core1|alu_1|Add0~9\)) # (!\core1|rd_val_2_r\(5) & ((!\core1|alu_1|Add0~9\) # (!\core1|rs_val_2_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datab => \core1|rs_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|Add0~9\,
	combout => \core1|alu_1|Add0~10_combout\,
	cout => \core1|alu_1|Add0~11\);

-- Location: LCCOMB_X8_Y34_N12
\core1|alu_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~12_combout\ = ((\core1|rd_val_2_r\(6) $ (\core1|rs_val_2_r\(6) $ (!\core1|alu_1|Add0~11\)))) # (GND)
-- \core1|alu_1|Add0~13\ = CARRY((\core1|rd_val_2_r\(6) & ((\core1|rs_val_2_r\(6)) # (!\core1|alu_1|Add0~11\))) # (!\core1|rd_val_2_r\(6) & (\core1|rs_val_2_r\(6) & !\core1|alu_1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|rs_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|Add0~11\,
	combout => \core1|alu_1|Add0~12_combout\,
	cout => \core1|alu_1|Add0~13\);

-- Location: LCCOMB_X8_Y34_N14
\core1|alu_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~14_combout\ = (\core1|rs_val_2_r\(7) & ((\core1|rd_val_2_r\(7) & (\core1|alu_1|Add0~13\ & VCC)) # (!\core1|rd_val_2_r\(7) & (!\core1|alu_1|Add0~13\)))) # (!\core1|rs_val_2_r\(7) & ((\core1|rd_val_2_r\(7) & (!\core1|alu_1|Add0~13\)) # 
-- (!\core1|rd_val_2_r\(7) & ((\core1|alu_1|Add0~13\) # (GND)))))
-- \core1|alu_1|Add0~15\ = CARRY((\core1|rs_val_2_r\(7) & (!\core1|rd_val_2_r\(7) & !\core1|alu_1|Add0~13\)) # (!\core1|rs_val_2_r\(7) & ((!\core1|alu_1|Add0~13\) # (!\core1|rd_val_2_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datab => \core1|rd_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|Add0~13\,
	combout => \core1|alu_1|Add0~14_combout\,
	cout => \core1|alu_1|Add0~15\);

-- Location: LCCOMB_X8_Y34_N16
\core1|alu_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~16_combout\ = ((\core1|rs_val_2_r\(8) $ (\core1|rd_val_2_r\(8) $ (!\core1|alu_1|Add0~15\)))) # (GND)
-- \core1|alu_1|Add0~17\ = CARRY((\core1|rs_val_2_r\(8) & ((\core1|rd_val_2_r\(8)) # (!\core1|alu_1|Add0~15\))) # (!\core1|rs_val_2_r\(8) & (\core1|rd_val_2_r\(8) & !\core1|alu_1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|Add0~15\,
	combout => \core1|alu_1|Add0~16_combout\,
	cout => \core1|alu_1|Add0~17\);

-- Location: LCCOMB_X8_Y34_N18
\core1|alu_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~18_combout\ = (\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & (\core1|alu_1|Add0~17\ & VCC)) # (!\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add0~17\)))) # (!\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add0~17\)) # 
-- (!\core1|rs_val_2_r\(9) & ((\core1|alu_1|Add0~17\) # (GND)))))
-- \core1|alu_1|Add0~19\ = CARRY((\core1|rd_val_2_r\(9) & (!\core1|rs_val_2_r\(9) & !\core1|alu_1|Add0~17\)) # (!\core1|rd_val_2_r\(9) & ((!\core1|alu_1|Add0~17\) # (!\core1|rs_val_2_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|Add0~17\,
	combout => \core1|alu_1|Add0~18_combout\,
	cout => \core1|alu_1|Add0~19\);

-- Location: LCCOMB_X8_Y34_N20
\core1|alu_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~20_combout\ = ((\core1|rd_val_2_r\(10) $ (\core1|rs_val_2_r\(10) $ (!\core1|alu_1|Add0~19\)))) # (GND)
-- \core1|alu_1|Add0~21\ = CARRY((\core1|rd_val_2_r\(10) & ((\core1|rs_val_2_r\(10)) # (!\core1|alu_1|Add0~19\))) # (!\core1|rd_val_2_r\(10) & (\core1|rs_val_2_r\(10) & !\core1|alu_1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|rs_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|Add0~19\,
	combout => \core1|alu_1|Add0~20_combout\,
	cout => \core1|alu_1|Add0~21\);

-- Location: LCCOMB_X8_Y34_N22
\core1|alu_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~22_combout\ = (\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11) & (\core1|alu_1|Add0~21\ & VCC)) # (!\core1|rd_val_2_r\(11) & (!\core1|alu_1|Add0~21\)))) # (!\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11) & (!\core1|alu_1|Add0~21\)) 
-- # (!\core1|rd_val_2_r\(11) & ((\core1|alu_1|Add0~21\) # (GND)))))
-- \core1|alu_1|Add0~23\ = CARRY((\core1|rs_val_2_r\(11) & (!\core1|rd_val_2_r\(11) & !\core1|alu_1|Add0~21\)) # (!\core1|rs_val_2_r\(11) & ((!\core1|alu_1|Add0~21\) # (!\core1|rd_val_2_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rd_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|Add0~21\,
	combout => \core1|alu_1|Add0~22_combout\,
	cout => \core1|alu_1|Add0~23\);

-- Location: LCCOMB_X8_Y34_N24
\core1|alu_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~24_combout\ = ((\core1|rd_val_2_r\(12) $ (\core1|rs_val_2_r\(12) $ (!\core1|alu_1|Add0~23\)))) # (GND)
-- \core1|alu_1|Add0~25\ = CARRY((\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|Add0~23\))) # (!\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|Add0~23\,
	combout => \core1|alu_1|Add0~24_combout\,
	cout => \core1|alu_1|Add0~25\);

-- Location: LCCOMB_X8_Y34_N26
\core1|alu_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~26_combout\ = (\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & (\core1|alu_1|Add0~25\ & VCC)) # (!\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add0~25\)))) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add0~25\)) 
-- # (!\core1|rs_val_2_r\(13) & ((\core1|alu_1|Add0~25\) # (GND)))))
-- \core1|alu_1|Add0~27\ = CARRY((\core1|rd_val_2_r\(13) & (!\core1|rs_val_2_r\(13) & !\core1|alu_1|Add0~25\)) # (!\core1|rd_val_2_r\(13) & ((!\core1|alu_1|Add0~25\) # (!\core1|rs_val_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|Add0~25\,
	combout => \core1|alu_1|Add0~26_combout\,
	cout => \core1|alu_1|Add0~27\);

-- Location: LCCOMB_X8_Y34_N28
\core1|alu_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~28_combout\ = ((\core1|rs_val_2_r\(14) $ (\core1|rd_val_2_r\(14) $ (!\core1|alu_1|Add0~27\)))) # (GND)
-- \core1|alu_1|Add0~29\ = CARRY((\core1|rs_val_2_r\(14) & ((\core1|rd_val_2_r\(14)) # (!\core1|alu_1|Add0~27\))) # (!\core1|rs_val_2_r\(14) & (\core1|rd_val_2_r\(14) & !\core1|alu_1|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rd_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|Add0~27\,
	combout => \core1|alu_1|Add0~28_combout\,
	cout => \core1|alu_1|Add0~29\);

-- Location: LCCOMB_X8_Y34_N30
\core1|alu_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~30_combout\ = (\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & (\core1|alu_1|Add0~29\ & VCC)) # (!\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add0~29\)))) # (!\core1|rd_val_2_r\(15) & ((\core1|rs_val_2_r\(15) & (!\core1|alu_1|Add0~29\)) 
-- # (!\core1|rs_val_2_r\(15) & ((\core1|alu_1|Add0~29\) # (GND)))))
-- \core1|alu_1|Add0~31\ = CARRY((\core1|rd_val_2_r\(15) & (!\core1|rs_val_2_r\(15) & !\core1|alu_1|Add0~29\)) # (!\core1|rd_val_2_r\(15) & ((!\core1|alu_1|Add0~29\) # (!\core1|rs_val_2_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|rs_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|Add0~29\,
	combout => \core1|alu_1|Add0~30_combout\,
	cout => \core1|alu_1|Add0~31\);

-- Location: LCCOMB_X8_Y33_N0
\core1|alu_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~32_combout\ = ((\core1|rd_val_2_r\(16) $ (\core1|rs_val_2_r\(16) $ (!\core1|alu_1|Add0~31\)))) # (GND)
-- \core1|alu_1|Add0~33\ = CARRY((\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|Add0~31\))) # (!\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|Add0~31\,
	combout => \core1|alu_1|Add0~32_combout\,
	cout => \core1|alu_1|Add0~33\);

-- Location: LCCOMB_X8_Y33_N2
\core1|alu_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~34_combout\ = (\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17) & (\core1|alu_1|Add0~33\ & VCC)) # (!\core1|rd_val_2_r\(17) & (!\core1|alu_1|Add0~33\)))) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17) & (!\core1|alu_1|Add0~33\)) 
-- # (!\core1|rd_val_2_r\(17) & ((\core1|alu_1|Add0~33\) # (GND)))))
-- \core1|alu_1|Add0~35\ = CARRY((\core1|rs_val_2_r\(17) & (!\core1|rd_val_2_r\(17) & !\core1|alu_1|Add0~33\)) # (!\core1|rs_val_2_r\(17) & ((!\core1|alu_1|Add0~33\) # (!\core1|rd_val_2_r\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|Add0~33\,
	combout => \core1|alu_1|Add0~34_combout\,
	cout => \core1|alu_1|Add0~35\);

-- Location: LCCOMB_X8_Y33_N4
\core1|alu_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~36_combout\ = ((\core1|rd_val_2_r\(18) $ (\core1|rs_val_2_r\(18) $ (!\core1|alu_1|Add0~35\)))) # (GND)
-- \core1|alu_1|Add0~37\ = CARRY((\core1|rd_val_2_r\(18) & ((\core1|rs_val_2_r\(18)) # (!\core1|alu_1|Add0~35\))) # (!\core1|rd_val_2_r\(18) & (\core1|rs_val_2_r\(18) & !\core1|alu_1|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|Add0~35\,
	combout => \core1|alu_1|Add0~36_combout\,
	cout => \core1|alu_1|Add0~37\);

-- Location: LCCOMB_X8_Y33_N6
\core1|alu_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~38_combout\ = (\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19) & (\core1|alu_1|Add0~37\ & VCC)) # (!\core1|rd_val_2_r\(19) & (!\core1|alu_1|Add0~37\)))) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19) & (!\core1|alu_1|Add0~37\)) 
-- # (!\core1|rd_val_2_r\(19) & ((\core1|alu_1|Add0~37\) # (GND)))))
-- \core1|alu_1|Add0~39\ = CARRY((\core1|rs_val_2_r\(19) & (!\core1|rd_val_2_r\(19) & !\core1|alu_1|Add0~37\)) # (!\core1|rs_val_2_r\(19) & ((!\core1|alu_1|Add0~37\) # (!\core1|rd_val_2_r\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|Add0~37\,
	combout => \core1|alu_1|Add0~38_combout\,
	cout => \core1|alu_1|Add0~39\);

-- Location: LCCOMB_X8_Y33_N8
\core1|alu_1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~40_combout\ = ((\core1|rs_val_2_r\(20) $ (\core1|rd_val_2_r\(20) $ (!\core1|alu_1|Add0~39\)))) # (GND)
-- \core1|alu_1|Add0~41\ = CARRY((\core1|rs_val_2_r\(20) & ((\core1|rd_val_2_r\(20)) # (!\core1|alu_1|Add0~39\))) # (!\core1|rs_val_2_r\(20) & (\core1|rd_val_2_r\(20) & !\core1|alu_1|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|Add0~39\,
	combout => \core1|alu_1|Add0~40_combout\,
	cout => \core1|alu_1|Add0~41\);

-- Location: LCCOMB_X8_Y33_N10
\core1|alu_1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~42_combout\ = (\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21) & (\core1|alu_1|Add0~41\ & VCC)) # (!\core1|rs_val_2_r\(21) & (!\core1|alu_1|Add0~41\)))) # (!\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21) & (!\core1|alu_1|Add0~41\)) 
-- # (!\core1|rs_val_2_r\(21) & ((\core1|alu_1|Add0~41\) # (GND)))))
-- \core1|alu_1|Add0~43\ = CARRY((\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & !\core1|alu_1|Add0~41\)) # (!\core1|rd_val_2_r\(21) & ((!\core1|alu_1|Add0~41\) # (!\core1|rs_val_2_r\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|Add0~41\,
	combout => \core1|alu_1|Add0~42_combout\,
	cout => \core1|alu_1|Add0~43\);

-- Location: LCCOMB_X8_Y33_N12
\core1|alu_1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~44_combout\ = ((\core1|rd_val_2_r\(22) $ (\core1|rs_val_2_r\(22) $ (!\core1|alu_1|Add0~43\)))) # (GND)
-- \core1|alu_1|Add0~45\ = CARRY((\core1|rd_val_2_r\(22) & ((\core1|rs_val_2_r\(22)) # (!\core1|alu_1|Add0~43\))) # (!\core1|rd_val_2_r\(22) & (\core1|rs_val_2_r\(22) & !\core1|alu_1|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|Add0~43\,
	combout => \core1|alu_1|Add0~44_combout\,
	cout => \core1|alu_1|Add0~45\);

-- Location: LCCOMB_X8_Y33_N14
\core1|alu_1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~46_combout\ = (\core1|rd_val_2_r\(23) & ((\core1|rs_val_2_r\(23) & (\core1|alu_1|Add0~45\ & VCC)) # (!\core1|rs_val_2_r\(23) & (!\core1|alu_1|Add0~45\)))) # (!\core1|rd_val_2_r\(23) & ((\core1|rs_val_2_r\(23) & (!\core1|alu_1|Add0~45\)) 
-- # (!\core1|rs_val_2_r\(23) & ((\core1|alu_1|Add0~45\) # (GND)))))
-- \core1|alu_1|Add0~47\ = CARRY((\core1|rd_val_2_r\(23) & (!\core1|rs_val_2_r\(23) & !\core1|alu_1|Add0~45\)) # (!\core1|rd_val_2_r\(23) & ((!\core1|alu_1|Add0~45\) # (!\core1|rs_val_2_r\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datab => \core1|rs_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|Add0~45\,
	combout => \core1|alu_1|Add0~46_combout\,
	cout => \core1|alu_1|Add0~47\);

-- Location: LCCOMB_X8_Y33_N16
\core1|alu_1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~48_combout\ = ((\core1|rs_val_2_r\(24) $ (\core1|rd_val_2_r\(24) $ (!\core1|alu_1|Add0~47\)))) # (GND)
-- \core1|alu_1|Add0~49\ = CARRY((\core1|rs_val_2_r\(24) & ((\core1|rd_val_2_r\(24)) # (!\core1|alu_1|Add0~47\))) # (!\core1|rs_val_2_r\(24) & (\core1|rd_val_2_r\(24) & !\core1|alu_1|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rd_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|Add0~47\,
	combout => \core1|alu_1|Add0~48_combout\,
	cout => \core1|alu_1|Add0~49\);

-- Location: LCCOMB_X8_Y33_N18
\core1|alu_1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~50_combout\ = (\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25) & (\core1|alu_1|Add0~49\ & VCC)) # (!\core1|rd_val_2_r\(25) & (!\core1|alu_1|Add0~49\)))) # (!\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25) & (!\core1|alu_1|Add0~49\)) 
-- # (!\core1|rd_val_2_r\(25) & ((\core1|alu_1|Add0~49\) # (GND)))))
-- \core1|alu_1|Add0~51\ = CARRY((\core1|rs_val_2_r\(25) & (!\core1|rd_val_2_r\(25) & !\core1|alu_1|Add0~49\)) # (!\core1|rs_val_2_r\(25) & ((!\core1|alu_1|Add0~49\) # (!\core1|rd_val_2_r\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|Add0~49\,
	combout => \core1|alu_1|Add0~50_combout\,
	cout => \core1|alu_1|Add0~51\);

-- Location: LCCOMB_X8_Y33_N20
\core1|alu_1|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~52_combout\ = ((\core1|rs_val_2_r\(26) $ (\core1|rd_val_2_r\(26) $ (!\core1|alu_1|Add0~51\)))) # (GND)
-- \core1|alu_1|Add0~53\ = CARRY((\core1|rs_val_2_r\(26) & ((\core1|rd_val_2_r\(26)) # (!\core1|alu_1|Add0~51\))) # (!\core1|rs_val_2_r\(26) & (\core1|rd_val_2_r\(26) & !\core1|alu_1|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rd_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|Add0~51\,
	combout => \core1|alu_1|Add0~52_combout\,
	cout => \core1|alu_1|Add0~53\);

-- Location: LCCOMB_X8_Y33_N22
\core1|alu_1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~54_combout\ = (\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27) & (\core1|alu_1|Add0~53\ & VCC)) # (!\core1|rd_val_2_r\(27) & (!\core1|alu_1|Add0~53\)))) # (!\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27) & (!\core1|alu_1|Add0~53\)) 
-- # (!\core1|rd_val_2_r\(27) & ((\core1|alu_1|Add0~53\) # (GND)))))
-- \core1|alu_1|Add0~55\ = CARRY((\core1|rs_val_2_r\(27) & (!\core1|rd_val_2_r\(27) & !\core1|alu_1|Add0~53\)) # (!\core1|rs_val_2_r\(27) & ((!\core1|alu_1|Add0~53\) # (!\core1|rd_val_2_r\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rd_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|Add0~53\,
	combout => \core1|alu_1|Add0~54_combout\,
	cout => \core1|alu_1|Add0~55\);

-- Location: LCCOMB_X8_Y33_N24
\core1|alu_1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~56_combout\ = ((\core1|rd_val_2_r\(28) $ (\core1|rs_val_2_r\(28) $ (!\core1|alu_1|Add0~55\)))) # (GND)
-- \core1|alu_1|Add0~57\ = CARRY((\core1|rd_val_2_r\(28) & ((\core1|rs_val_2_r\(28)) # (!\core1|alu_1|Add0~55\))) # (!\core1|rd_val_2_r\(28) & (\core1|rs_val_2_r\(28) & !\core1|alu_1|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rs_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|Add0~55\,
	combout => \core1|alu_1|Add0~56_combout\,
	cout => \core1|alu_1|Add0~57\);

-- Location: LCCOMB_X8_Y33_N26
\core1|alu_1|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~58_combout\ = (\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (\core1|alu_1|Add0~57\ & VCC)) # (!\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add0~57\)))) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add0~57\)) 
-- # (!\core1|rd_val_2_r\(29) & ((\core1|alu_1|Add0~57\) # (GND)))))
-- \core1|alu_1|Add0~59\ = CARRY((\core1|rs_val_2_r\(29) & (!\core1|rd_val_2_r\(29) & !\core1|alu_1|Add0~57\)) # (!\core1|rs_val_2_r\(29) & ((!\core1|alu_1|Add0~57\) # (!\core1|rd_val_2_r\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|Add0~57\,
	combout => \core1|alu_1|Add0~58_combout\,
	cout => \core1|alu_1|Add0~59\);

-- Location: LCCOMB_X11_Y32_N30
\core1|rf_wd[29]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~324_combout\ = (!\core1|rf_wd[29]~284_combout\ & ((\core1|alu_1|WideNor11~1_combout\) # ((\core1|alu_1|Selector30~2_combout\) # (\core1|alu_1|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rf_wd[29]~284_combout\,
	datad => \core1|alu_1|Add0~58_combout\,
	combout => \core1|rf_wd[29]~324_combout\);

-- Location: LCCOMB_X9_Y32_N14
\core1|alu_1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~14_combout\ = (\core1|rs_val_2_r\(7) & ((\core1|rd_val_2_r\(7) & (!\core1|alu_1|Add1~13\)) # (!\core1|rd_val_2_r\(7) & ((\core1|alu_1|Add1~13\) # (GND))))) # (!\core1|rs_val_2_r\(7) & ((\core1|rd_val_2_r\(7) & (\core1|alu_1|Add1~13\ & 
-- VCC)) # (!\core1|rd_val_2_r\(7) & (!\core1|alu_1|Add1~13\))))
-- \core1|alu_1|Add1~15\ = CARRY((\core1|rs_val_2_r\(7) & ((!\core1|alu_1|Add1~13\) # (!\core1|rd_val_2_r\(7)))) # (!\core1|rs_val_2_r\(7) & (!\core1|rd_val_2_r\(7) & !\core1|alu_1|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datab => \core1|rd_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|Add1~13\,
	combout => \core1|alu_1|Add1~14_combout\,
	cout => \core1|alu_1|Add1~15\);

-- Location: LCCOMB_X9_Y32_N16
\core1|alu_1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~16_combout\ = ((\core1|rs_val_2_r\(8) $ (\core1|rd_val_2_r\(8) $ (\core1|alu_1|Add1~15\)))) # (GND)
-- \core1|alu_1|Add1~17\ = CARRY((\core1|rs_val_2_r\(8) & (\core1|rd_val_2_r\(8) & !\core1|alu_1|Add1~15\)) # (!\core1|rs_val_2_r\(8) & ((\core1|rd_val_2_r\(8)) # (!\core1|alu_1|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|Add1~15\,
	combout => \core1|alu_1|Add1~16_combout\,
	cout => \core1|alu_1|Add1~17\);

-- Location: LCCOMB_X9_Y32_N18
\core1|alu_1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~18_combout\ = (\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add1~17\)) # (!\core1|rs_val_2_r\(9) & (\core1|alu_1|Add1~17\ & VCC)))) # (!\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9) & ((\core1|alu_1|Add1~17\) # 
-- (GND))) # (!\core1|rs_val_2_r\(9) & (!\core1|alu_1|Add1~17\))))
-- \core1|alu_1|Add1~19\ = CARRY((\core1|rd_val_2_r\(9) & (\core1|rs_val_2_r\(9) & !\core1|alu_1|Add1~17\)) # (!\core1|rd_val_2_r\(9) & ((\core1|rs_val_2_r\(9)) # (!\core1|alu_1|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|Add1~17\,
	combout => \core1|alu_1|Add1~18_combout\,
	cout => \core1|alu_1|Add1~19\);

-- Location: LCCOMB_X9_Y32_N20
\core1|alu_1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~20_combout\ = ((\core1|rd_val_2_r\(10) $ (\core1|rs_val_2_r\(10) $ (\core1|alu_1|Add1~19\)))) # (GND)
-- \core1|alu_1|Add1~21\ = CARRY((\core1|rd_val_2_r\(10) & ((!\core1|alu_1|Add1~19\) # (!\core1|rs_val_2_r\(10)))) # (!\core1|rd_val_2_r\(10) & (!\core1|rs_val_2_r\(10) & !\core1|alu_1|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|rs_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|Add1~19\,
	combout => \core1|alu_1|Add1~20_combout\,
	cout => \core1|alu_1|Add1~21\);

-- Location: LCCOMB_X9_Y32_N22
\core1|alu_1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~22_combout\ = (\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add1~21\)) # (!\core1|rs_val_2_r\(11) & (\core1|alu_1|Add1~21\ & VCC)))) # (!\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11) & ((\core1|alu_1|Add1~21\) # 
-- (GND))) # (!\core1|rs_val_2_r\(11) & (!\core1|alu_1|Add1~21\))))
-- \core1|alu_1|Add1~23\ = CARRY((\core1|rd_val_2_r\(11) & (\core1|rs_val_2_r\(11) & !\core1|alu_1|Add1~21\)) # (!\core1|rd_val_2_r\(11) & ((\core1|rs_val_2_r\(11)) # (!\core1|alu_1|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|Add1~21\,
	combout => \core1|alu_1|Add1~22_combout\,
	cout => \core1|alu_1|Add1~23\);

-- Location: LCCOMB_X9_Y32_N24
\core1|alu_1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~24_combout\ = ((\core1|rd_val_2_r\(12) $ (\core1|rs_val_2_r\(12) $ (\core1|alu_1|Add1~23\)))) # (GND)
-- \core1|alu_1|Add1~25\ = CARRY((\core1|rd_val_2_r\(12) & ((!\core1|alu_1|Add1~23\) # (!\core1|rs_val_2_r\(12)))) # (!\core1|rd_val_2_r\(12) & (!\core1|rs_val_2_r\(12) & !\core1|alu_1|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|Add1~23\,
	combout => \core1|alu_1|Add1~24_combout\,
	cout => \core1|alu_1|Add1~25\);

-- Location: LCCOMB_X9_Y32_N26
\core1|alu_1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~26_combout\ = (\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add1~25\)) # (!\core1|rs_val_2_r\(13) & (\core1|alu_1|Add1~25\ & VCC)))) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13) & ((\core1|alu_1|Add1~25\) # 
-- (GND))) # (!\core1|rs_val_2_r\(13) & (!\core1|alu_1|Add1~25\))))
-- \core1|alu_1|Add1~27\ = CARRY((\core1|rd_val_2_r\(13) & (\core1|rs_val_2_r\(13) & !\core1|alu_1|Add1~25\)) # (!\core1|rd_val_2_r\(13) & ((\core1|rs_val_2_r\(13)) # (!\core1|alu_1|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|Add1~25\,
	combout => \core1|alu_1|Add1~26_combout\,
	cout => \core1|alu_1|Add1~27\);

-- Location: LCCOMB_X9_Y32_N28
\core1|alu_1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~28_combout\ = ((\core1|rs_val_2_r\(14) $ (\core1|rd_val_2_r\(14) $ (\core1|alu_1|Add1~27\)))) # (GND)
-- \core1|alu_1|Add1~29\ = CARRY((\core1|rs_val_2_r\(14) & (\core1|rd_val_2_r\(14) & !\core1|alu_1|Add1~27\)) # (!\core1|rs_val_2_r\(14) & ((\core1|rd_val_2_r\(14)) # (!\core1|alu_1|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rd_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|Add1~27\,
	combout => \core1|alu_1|Add1~28_combout\,
	cout => \core1|alu_1|Add1~29\);

-- Location: LCCOMB_X9_Y32_N30
\core1|alu_1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~30_combout\ = (\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15) & (!\core1|alu_1|Add1~29\)) # (!\core1|rd_val_2_r\(15) & ((\core1|alu_1|Add1~29\) # (GND))))) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15) & (\core1|alu_1|Add1~29\ 
-- & VCC)) # (!\core1|rd_val_2_r\(15) & (!\core1|alu_1|Add1~29\))))
-- \core1|alu_1|Add1~31\ = CARRY((\core1|rs_val_2_r\(15) & ((!\core1|alu_1|Add1~29\) # (!\core1|rd_val_2_r\(15)))) # (!\core1|rs_val_2_r\(15) & (!\core1|rd_val_2_r\(15) & !\core1|alu_1|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|Add1~29\,
	combout => \core1|alu_1|Add1~30_combout\,
	cout => \core1|alu_1|Add1~31\);

-- Location: LCCOMB_X9_Y31_N0
\core1|alu_1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~32_combout\ = ((\core1|rs_val_2_r\(16) $ (\core1|rd_val_2_r\(16) $ (\core1|alu_1|Add1~31\)))) # (GND)
-- \core1|alu_1|Add1~33\ = CARRY((\core1|rs_val_2_r\(16) & (\core1|rd_val_2_r\(16) & !\core1|alu_1|Add1~31\)) # (!\core1|rs_val_2_r\(16) & ((\core1|rd_val_2_r\(16)) # (!\core1|alu_1|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|rd_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|Add1~31\,
	combout => \core1|alu_1|Add1~32_combout\,
	cout => \core1|alu_1|Add1~33\);

-- Location: LCCOMB_X9_Y31_N2
\core1|alu_1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~34_combout\ = (\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17) & (!\core1|alu_1|Add1~33\)) # (!\core1|rd_val_2_r\(17) & ((\core1|alu_1|Add1~33\) # (GND))))) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17) & (\core1|alu_1|Add1~33\ 
-- & VCC)) # (!\core1|rd_val_2_r\(17) & (!\core1|alu_1|Add1~33\))))
-- \core1|alu_1|Add1~35\ = CARRY((\core1|rs_val_2_r\(17) & ((!\core1|alu_1|Add1~33\) # (!\core1|rd_val_2_r\(17)))) # (!\core1|rs_val_2_r\(17) & (!\core1|rd_val_2_r\(17) & !\core1|alu_1|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|Add1~33\,
	combout => \core1|alu_1|Add1~34_combout\,
	cout => \core1|alu_1|Add1~35\);

-- Location: LCCOMB_X9_Y31_N4
\core1|alu_1|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~36_combout\ = ((\core1|rd_val_2_r\(18) $ (\core1|rs_val_2_r\(18) $ (\core1|alu_1|Add1~35\)))) # (GND)
-- \core1|alu_1|Add1~37\ = CARRY((\core1|rd_val_2_r\(18) & ((!\core1|alu_1|Add1~35\) # (!\core1|rs_val_2_r\(18)))) # (!\core1|rd_val_2_r\(18) & (!\core1|rs_val_2_r\(18) & !\core1|alu_1|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|Add1~35\,
	combout => \core1|alu_1|Add1~36_combout\,
	cout => \core1|alu_1|Add1~37\);

-- Location: LCCOMB_X9_Y31_N6
\core1|alu_1|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~38_combout\ = (\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19) & (!\core1|alu_1|Add1~37\)) # (!\core1|rs_val_2_r\(19) & (\core1|alu_1|Add1~37\ & VCC)))) # (!\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19) & ((\core1|alu_1|Add1~37\) # 
-- (GND))) # (!\core1|rs_val_2_r\(19) & (!\core1|alu_1|Add1~37\))))
-- \core1|alu_1|Add1~39\ = CARRY((\core1|rd_val_2_r\(19) & (\core1|rs_val_2_r\(19) & !\core1|alu_1|Add1~37\)) # (!\core1|rd_val_2_r\(19) & ((\core1|rs_val_2_r\(19)) # (!\core1|alu_1|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rs_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|Add1~37\,
	combout => \core1|alu_1|Add1~38_combout\,
	cout => \core1|alu_1|Add1~39\);

-- Location: LCCOMB_X9_Y31_N8
\core1|alu_1|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~40_combout\ = ((\core1|rd_val_2_r\(20) $ (\core1|rs_val_2_r\(20) $ (\core1|alu_1|Add1~39\)))) # (GND)
-- \core1|alu_1|Add1~41\ = CARRY((\core1|rd_val_2_r\(20) & ((!\core1|alu_1|Add1~39\) # (!\core1|rs_val_2_r\(20)))) # (!\core1|rd_val_2_r\(20) & (!\core1|rs_val_2_r\(20) & !\core1|alu_1|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rs_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|Add1~39\,
	combout => \core1|alu_1|Add1~40_combout\,
	cout => \core1|alu_1|Add1~41\);

-- Location: LCCOMB_X9_Y31_N10
\core1|alu_1|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~42_combout\ = (\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21) & (!\core1|alu_1|Add1~41\)) # (!\core1|rs_val_2_r\(21) & (\core1|alu_1|Add1~41\ & VCC)))) # (!\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21) & ((\core1|alu_1|Add1~41\) # 
-- (GND))) # (!\core1|rs_val_2_r\(21) & (!\core1|alu_1|Add1~41\))))
-- \core1|alu_1|Add1~43\ = CARRY((\core1|rd_val_2_r\(21) & (\core1|rs_val_2_r\(21) & !\core1|alu_1|Add1~41\)) # (!\core1|rd_val_2_r\(21) & ((\core1|rs_val_2_r\(21)) # (!\core1|alu_1|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|Add1~41\,
	combout => \core1|alu_1|Add1~42_combout\,
	cout => \core1|alu_1|Add1~43\);

-- Location: LCCOMB_X9_Y31_N12
\core1|alu_1|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~44_combout\ = ((\core1|rd_val_2_r\(22) $ (\core1|rs_val_2_r\(22) $ (\core1|alu_1|Add1~43\)))) # (GND)
-- \core1|alu_1|Add1~45\ = CARRY((\core1|rd_val_2_r\(22) & ((!\core1|alu_1|Add1~43\) # (!\core1|rs_val_2_r\(22)))) # (!\core1|rd_val_2_r\(22) & (!\core1|rs_val_2_r\(22) & !\core1|alu_1|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|Add1~43\,
	combout => \core1|alu_1|Add1~44_combout\,
	cout => \core1|alu_1|Add1~45\);

-- Location: LCCOMB_X9_Y31_N14
\core1|alu_1|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~46_combout\ = (\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add1~45\)) # (!\core1|rd_val_2_r\(23) & ((\core1|alu_1|Add1~45\) # (GND))))) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23) & (\core1|alu_1|Add1~45\ 
-- & VCC)) # (!\core1|rd_val_2_r\(23) & (!\core1|alu_1|Add1~45\))))
-- \core1|alu_1|Add1~47\ = CARRY((\core1|rs_val_2_r\(23) & ((!\core1|alu_1|Add1~45\) # (!\core1|rd_val_2_r\(23)))) # (!\core1|rs_val_2_r\(23) & (!\core1|rd_val_2_r\(23) & !\core1|alu_1|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|Add1~45\,
	combout => \core1|alu_1|Add1~46_combout\,
	cout => \core1|alu_1|Add1~47\);

-- Location: LCCOMB_X9_Y31_N16
\core1|alu_1|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~48_combout\ = ((\core1|rd_val_2_r\(24) $ (\core1|rs_val_2_r\(24) $ (\core1|alu_1|Add1~47\)))) # (GND)
-- \core1|alu_1|Add1~49\ = CARRY((\core1|rd_val_2_r\(24) & ((!\core1|alu_1|Add1~47\) # (!\core1|rs_val_2_r\(24)))) # (!\core1|rd_val_2_r\(24) & (!\core1|rs_val_2_r\(24) & !\core1|alu_1|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rs_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|Add1~47\,
	combout => \core1|alu_1|Add1~48_combout\,
	cout => \core1|alu_1|Add1~49\);

-- Location: LCCOMB_X9_Y31_N18
\core1|alu_1|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~50_combout\ = (\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add1~49\)) # (!\core1|rs_val_2_r\(25) & (\core1|alu_1|Add1~49\ & VCC)))) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25) & ((\core1|alu_1|Add1~49\) # 
-- (GND))) # (!\core1|rs_val_2_r\(25) & (!\core1|alu_1|Add1~49\))))
-- \core1|alu_1|Add1~51\ = CARRY((\core1|rd_val_2_r\(25) & (\core1|rs_val_2_r\(25) & !\core1|alu_1|Add1~49\)) # (!\core1|rd_val_2_r\(25) & ((\core1|rs_val_2_r\(25)) # (!\core1|alu_1|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rs_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|Add1~49\,
	combout => \core1|alu_1|Add1~50_combout\,
	cout => \core1|alu_1|Add1~51\);

-- Location: LCCOMB_X9_Y31_N20
\core1|alu_1|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~52_combout\ = ((\core1|rd_val_2_r\(26) $ (\core1|rs_val_2_r\(26) $ (\core1|alu_1|Add1~51\)))) # (GND)
-- \core1|alu_1|Add1~53\ = CARRY((\core1|rd_val_2_r\(26) & ((!\core1|alu_1|Add1~51\) # (!\core1|rs_val_2_r\(26)))) # (!\core1|rd_val_2_r\(26) & (!\core1|rs_val_2_r\(26) & !\core1|alu_1|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|Add1~51\,
	combout => \core1|alu_1|Add1~52_combout\,
	cout => \core1|alu_1|Add1~53\);

-- Location: LCCOMB_X9_Y31_N22
\core1|alu_1|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~54_combout\ = (\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add1~53\)) # (!\core1|rs_val_2_r\(27) & (\core1|alu_1|Add1~53\ & VCC)))) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27) & ((\core1|alu_1|Add1~53\) # 
-- (GND))) # (!\core1|rs_val_2_r\(27) & (!\core1|alu_1|Add1~53\))))
-- \core1|alu_1|Add1~55\ = CARRY((\core1|rd_val_2_r\(27) & (\core1|rs_val_2_r\(27) & !\core1|alu_1|Add1~53\)) # (!\core1|rd_val_2_r\(27) & ((\core1|rs_val_2_r\(27)) # (!\core1|alu_1|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|Add1~53\,
	combout => \core1|alu_1|Add1~54_combout\,
	cout => \core1|alu_1|Add1~55\);

-- Location: LCCOMB_X9_Y31_N24
\core1|alu_1|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~56_combout\ = ((\core1|rd_val_2_r\(28) $ (\core1|rs_val_2_r\(28) $ (\core1|alu_1|Add1~55\)))) # (GND)
-- \core1|alu_1|Add1~57\ = CARRY((\core1|rd_val_2_r\(28) & ((!\core1|alu_1|Add1~55\) # (!\core1|rs_val_2_r\(28)))) # (!\core1|rd_val_2_r\(28) & (!\core1|rs_val_2_r\(28) & !\core1|alu_1|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rs_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|Add1~55\,
	combout => \core1|alu_1|Add1~56_combout\,
	cout => \core1|alu_1|Add1~57\);

-- Location: LCCOMB_X9_Y31_N26
\core1|alu_1|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~58_combout\ = (\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add1~57\)) # (!\core1|rd_val_2_r\(29) & ((\core1|alu_1|Add1~57\) # (GND))))) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29) & (\core1|alu_1|Add1~57\ 
-- & VCC)) # (!\core1|rd_val_2_r\(29) & (!\core1|alu_1|Add1~57\))))
-- \core1|alu_1|Add1~59\ = CARRY((\core1|rs_val_2_r\(29) & ((!\core1|alu_1|Add1~57\) # (!\core1|rd_val_2_r\(29)))) # (!\core1|rs_val_2_r\(29) & (!\core1|rd_val_2_r\(29) & !\core1|alu_1|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|Add1~57\,
	combout => \core1|alu_1|Add1~58_combout\,
	cout => \core1|alu_1|Add1~59\);

-- Location: LCCOMB_X18_Y37_N16
\core1|alu_1|Selector30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~17_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(0)) # ((!\core1|instruction_2_r.opcode\(4)) # (!\core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector30~17_combout\);

-- Location: LCCOMB_X18_Y37_N22
\core1|alu_1|Selector30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~18_combout\ = (\core1|instruction_2_r.opcode\(3)) # (\core1|alu_1|Selector30~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector30~17_combout\,
	combout => \core1|alu_1|Selector30~18_combout\);

-- Location: LCCOMB_X19_Y38_N26
\core1|alu_1|Selector30~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~21_combout\ = (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(4))) # (!\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(4) & 
-- \core1|instruction_2_r.opcode\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector30~21_combout\);

-- Location: LCCOMB_X19_Y38_N8
\core1|alu_1|Selector30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~19_combout\ = (\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(4) & !\core1|instruction_2_r.opcode\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector30~19_combout\);

-- Location: LCCOMB_X19_Y37_N2
\core1|instruction_2_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~5_combout\ = (\core1|instruction_1_r.rd\(4) & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|WideNor11~0_combout\) # (!\core1|alu_1|Selector32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_1_r.rd\(4),
	datac => \core1|alu_1|Selector32~2_combout\,
	datad => \core1|alu_1|WideNor11~0_combout\,
	combout => \core1|instruction_2_r~5_combout\);

-- Location: FF_X19_Y38_N23
\core1|instruction_2_r.rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_2_r~5_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(4));

-- Location: LCCOMB_X23_Y38_N2
\core1|instruction_2_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~6_combout\ = (\core1|instruction_1_r.rd\(2) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|Selector32~2_combout\,
	datac => \core1|instruction_1_r.rd\(2),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|instruction_2_r~6_combout\);

-- Location: FF_X23_Y38_N3
\core1|instruction_2_r.rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~6_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(2));

-- Location: LCCOMB_X23_Y38_N4
\core1|instruction_2_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~7_combout\ = (\core1|instruction_1_r.rd\(3) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|WideNor11~0_combout\)) # (!\core1|alu_1|Selector32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector32~2_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|instruction_1_r.rd\(3),
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|instruction_2_r~7_combout\);

-- Location: FF_X23_Y38_N5
\core1|instruction_2_r.rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~7_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(3));

-- Location: LCCOMB_X19_Y38_N24
\core1|alu_1|Selector31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~5_combout\ = (\core1|instruction_2_r.rd\(4) & (!\core1|instruction_2_r.rd\(2) & !\core1|instruction_2_r.rd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.rd\(4),
	datac => \core1|instruction_2_r.rd\(2),
	datad => \core1|instruction_2_r.rd\(3),
	combout => \core1|alu_1|Selector31~5_combout\);

-- Location: LCCOMB_X19_Y38_N30
\core1|alu_1|Selector30~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~20_combout\ = (\core1|alu_1|Selector30~19_combout\ & ((\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(2))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(2) & 
-- \core1|alu_1|Selector31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector30~19_combout\,
	datad => \core1|alu_1|Selector31~5_combout\,
	combout => \core1|alu_1|Selector30~20_combout\);

-- Location: LCCOMB_X19_Y38_N12
\core1|alu_1|Selector30~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~22_combout\ = (\core1|alu_1|WideNor11~2_combout\) # ((\core1|alu_1|Selector30~20_combout\) # ((\core1|alu_1|Selector30~21_combout\ & !\core1|instruction_2_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~21_combout\,
	datab => \core1|alu_1|WideNor11~2_combout\,
	datac => \core1|alu_1|Selector30~20_combout\,
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|alu_1|Selector30~22_combout\);

-- Location: LCCOMB_X11_Y32_N18
\core1|alu_1|result_o~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~175_combout\ = \core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~175_combout\);

-- Location: LCCOMB_X12_Y35_N22
\core1|alu_1|ShiftLeft1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~45_combout\ = (\core1|rs_val_2_r\(3) & (((!\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(0))) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(1)) # ((\core1|rs_val_2_r\(0)) # (\core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft1~45_combout\);

-- Location: LCCOMB_X17_Y34_N10
\core1|alu_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~0_combout\ = (\core1|rs_val_2_r\(1)) # ((\core1|rs_val_2_r\(0)) # (\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|Add2~0_combout\);

-- Location: LCCOMB_X16_Y32_N20
\core1|alu_1|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~5_combout\ = \core1|rs_val_2_r\(4) $ (((\core1|rs_val_2_r\(3)) # (\core1|alu_1|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|Add2~5_combout\);

-- Location: LCCOMB_X12_Y30_N14
\core1|alu_1|ShiftRight2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~103_combout\ = (\core1|rs_val_2_r\(0) & (((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight1~38_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftRight1~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight2~103_combout\);

-- Location: LCCOMB_X11_Y34_N24
\core1|alu_1|result_o~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~174_combout\ = (\core1|alu_1|ShiftLeft0~140_combout\) # ((!\core1|alu_1|ShiftLeft1~45_combout\ & (!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~45_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~103_combout\,
	datad => \core1|alu_1|ShiftLeft0~140_combout\,
	combout => \core1|alu_1|result_o~174_combout\);

-- Location: LCCOMB_X18_Y37_N12
\core1|alu_1|Selector30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~13_combout\ = ((\core1|instruction_2_r.opcode\(3) & !\core1|instruction_2_r.opcode\(2))) # (!\core1|instruction_2_r.opcode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector30~13_combout\);

-- Location: LCCOMB_X18_Y37_N30
\core1|alu_1|Selector30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~14_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|instruction_2_r.opcode\(3)) # (\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|Selector30~14_combout\);

-- Location: LCCOMB_X18_Y37_N26
\core1|alu_1|Selector30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~6_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(2) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector30~6_combout\);

-- Location: LCCOMB_X11_Y36_N28
\core1|alu_1|result_o~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~176_combout\ = \core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~176_combout\);

-- Location: LCCOMB_X12_Y36_N12
\core1|alu_1|result_o~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~177_combout\ = \core1|rs_val_2_r\(29) $ (\core1|rd_val_2_r\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datad => \core1|rd_val_2_r\(29),
	combout => \core1|alu_1|result_o~177_combout\);

-- Location: LCCOMB_X18_Y37_N6
\core1|alu_1|Selector30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~10_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(0)) # ((!\core1|instruction_2_r.opcode\(1)) # (!\core1|instruction_2_r.opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector30~10_combout\);

-- Location: LCCOMB_X18_Y37_N8
\core1|alu_1|Selector30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~9_combout\ = ((!\core1|instruction_2_r.opcode\(2) & \core1|instruction_2_r.opcode\(1))) # (!\core1|instruction_2_r.opcode\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector30~9_combout\);

-- Location: LCCOMB_X12_Y36_N30
\core1|rf_wd[29]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~285_combout\ = (\core1|rs_val_2_r\(29) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|rd_val_2_r\(29)))) # (!\core1|rs_val_2_r\(29) & (\core1|instruction_2_r.opcode\(1) & \core1|rd_val_2_r\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(29),
	combout => \core1|rf_wd[29]~285_combout\);

-- Location: LCCOMB_X15_Y34_N14
\core1|alu_1|ShiftRight1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~42_combout\ = (\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(31) & ((!\core1|rs_val_2_r\(0))))) # (!\core1|rs_val_2_r\(1) & (((\core1|alu_1|ShiftRight1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight1~38_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~42_combout\);

-- Location: LCCOMB_X16_Y37_N24
\core1|rf_wd[16]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~128_combout\ = (!\core1|rs_val_2_r\(4) & !\core1|instruction_2_r.opcode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[16]~128_combout\);

-- Location: LCCOMB_X11_Y36_N18
\core1|rf_wd[29]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~319_combout\ = (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~42_combout\ & \core1|rf_wd[16]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~42_combout\,
	datad => \core1|rf_wd[16]~128_combout\,
	combout => \core1|rf_wd[29]~319_combout\);

-- Location: LCCOMB_X11_Y36_N26
\core1|rf_wd[29]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~286_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[29]~285_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[29]~319_combout\) # ((\core1|instruction_2_r.opcode\(1) & 
-- \core1|rf_wd[29]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[29]~285_combout\,
	datad => \core1|rf_wd[29]~319_combout\,
	combout => \core1|rf_wd[29]~286_combout\);

-- Location: LCCOMB_X11_Y36_N4
\core1|alu_1|ShiftRight1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~73_combout\ = (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~42_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~42_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight1~73_combout\);

-- Location: LCCOMB_X11_Y34_N20
\core1|alu_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~4_combout\ = \core1|rs_val_2_r\(3) $ (((\core1|rs_val_2_r\(2)) # ((\core1|rs_val_2_r\(0)) # (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|Add2~4_combout\);

-- Location: LCCOMB_X15_Y34_N28
\core1|alu_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~2_combout\ = \core1|rs_val_2_r\(2) $ (((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|Add2~2_combout\);

-- Location: LCCOMB_X11_Y34_N4
\core1|alu_1|ShiftLeft1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~64_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~28_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~28_combout\,
	datad => \core1|alu_1|ShiftLeft0~49_combout\,
	combout => \core1|alu_1|ShiftLeft1~64_combout\);

-- Location: LCCOMB_X11_Y34_N0
\core1|alu_1|ShiftLeft1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~68_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~39_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~58_combout\,
	datad => \core1|alu_1|ShiftLeft0~39_combout\,
	combout => \core1|alu_1|ShiftLeft1~68_combout\);

-- Location: LCCOMB_X11_Y34_N30
\core1|alu_1|ShiftLeft1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~108_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~68_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~64_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~64_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~64_combout\,
	datad => \core1|alu_1|ShiftLeft1~68_combout\,
	combout => \core1|alu_1|ShiftLeft1~108_combout\);

-- Location: LCCOMB_X14_Y34_N30
\core1|alu_1|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~3_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|Add2~3_combout\);

-- Location: LCCOMB_X11_Y34_N6
\core1|alu_1|ShiftLeft1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~49_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft0~10_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft1~49_combout\);

-- Location: LCCOMB_X11_Y34_N16
\core1|alu_1|ShiftLeft1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~50_combout\ = (\core1|alu_1|ShiftLeft1~49_combout\) # ((!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~15_combout\ & \core1|alu_1|Add2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft1~49_combout\,
	combout => \core1|alu_1|ShiftLeft1~50_combout\);

-- Location: LCCOMB_X11_Y34_N14
\core1|alu_1|result_o~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~84_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~50_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~108_combout\,
	datad => \core1|alu_1|ShiftLeft1~50_combout\,
	combout => \core1|alu_1|result_o~84_combout\);

-- Location: LCCOMB_X12_Y35_N4
\core1|alu_1|ShiftLeft1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~44_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0))) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rs_val_2_r\(2) & (\core1|rs_val_2_r\(3) $ (((\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft1~44_combout\);

-- Location: LCCOMB_X11_Y35_N12
\core1|alu_1|ShiftLeft1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~120_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~119_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~109_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft0~109_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftLeft0~119_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~109_combout\,
	combout => \core1|alu_1|ShiftLeft1~120_combout\);

-- Location: LCCOMB_X12_Y35_N0
\core1|alu_1|ShiftLeft1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~96_combout\ = (\core1|alu_1|ShiftLeft1~45_combout\ & (((\core1|alu_1|ShiftLeft1~44_combout\) # (\core1|alu_1|ShiftLeft1~120_combout\)))) # (!\core1|alu_1|ShiftLeft1~45_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\ & 
-- (!\core1|alu_1|ShiftLeft1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~45_combout\,
	datab => \core1|alu_1|ShiftLeft0~137_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~120_combout\,
	combout => \core1|alu_1|ShiftLeft1~96_combout\);

-- Location: LCCOMB_X11_Y34_N8
\core1|alu_1|ShiftLeft1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~79_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~66_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft0~66_combout\,
	datac => \core1|alu_1|ShiftLeft0~75_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~79_combout\);

-- Location: LCCOMB_X11_Y33_N24
\core1|alu_1|ShiftLeft1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~116_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~97_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~85_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft0~85_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftLeft0~97_combout\,
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft1~116_combout\);

-- Location: LCCOMB_X11_Y34_N22
\core1|alu_1|ShiftLeft1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~80_combout\ = (\core1|alu_1|ShiftLeft1~79_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~79_combout\,
	datad => \core1|alu_1|ShiftLeft1~116_combout\,
	combout => \core1|alu_1|ShiftLeft1~80_combout\);

-- Location: LCCOMB_X11_Y36_N2
\core1|alu_1|ShiftLeft1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~97_combout\ = (\core1|alu_1|ShiftLeft1~44_combout\ & ((\core1|alu_1|ShiftLeft1~96_combout\ & ((\core1|alu_1|ShiftLeft1~80_combout\))) # (!\core1|alu_1|ShiftLeft1~96_combout\ & (\core1|alu_1|ShiftLeft0~127_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~44_combout\ & (((\core1|alu_1|ShiftLeft1~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~127_combout\,
	datab => \core1|alu_1|ShiftLeft1~44_combout\,
	datac => \core1|alu_1|ShiftLeft1~96_combout\,
	datad => \core1|alu_1|ShiftLeft1~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~97_combout\);

-- Location: LCCOMB_X11_Y36_N24
\core1|alu_1|result_o~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~178_combout\ = (\core1|alu_1|ShiftRight1~73_combout\) # ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|result_o~84_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight1~73_combout\,
	datac => \core1|alu_1|result_o~84_combout\,
	datad => \core1|alu_1|ShiftLeft1~97_combout\,
	combout => \core1|alu_1|result_o~178_combout\);

-- Location: LCCOMB_X11_Y36_N16
\core1|rf_wd[29]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~287_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~178_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[29]~286_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[29]~286_combout\,
	datad => \core1|alu_1|result_o~178_combout\,
	combout => \core1|rf_wd[29]~287_combout\);

-- Location: LCCOMB_X11_Y36_N10
\core1|rf_wd[29]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~288_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[29]~287_combout\ & ((\core1|alu_1|result_o~177_combout\))) # (!\core1|rf_wd[29]~287_combout\ & (\core1|alu_1|result_o~176_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[29]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~176_combout\,
	datac => \core1|alu_1|result_o~177_combout\,
	datad => \core1|rf_wd[29]~287_combout\,
	combout => \core1|rf_wd[29]~288_combout\);

-- Location: LCCOMB_X11_Y32_N16
\core1|rf_wd[29]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~289_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(29))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[29]~288_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~13_combout\,
	datab => \core1|rd_val_2_r\(29),
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|rf_wd[29]~288_combout\,
	combout => \core1|rf_wd[29]~289_combout\);

-- Location: LCCOMB_X11_Y32_N10
\core1|rf_wd[29]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~290_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[29]~289_combout\ & (\core1|alu_1|result_o~175_combout\)) # (!\core1|rf_wd[29]~289_combout\ & ((\core1|alu_1|result_o~174_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[29]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~175_combout\,
	datac => \core1|alu_1|result_o~174_combout\,
	datad => \core1|rf_wd[29]~289_combout\,
	combout => \core1|rf_wd[29]~290_combout\);

-- Location: LCCOMB_X11_Y32_N12
\core1|rf_wd[29]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~291_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(29))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[29]~290_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[29]~290_combout\,
	combout => \core1|rf_wd[29]~291_combout\);

-- Location: LCCOMB_X11_Y32_N0
\core1|rf_wd[29]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~325_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[29]~291_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[29]~291_combout\ & ((\core1|alu_1|Add1~58_combout\))) # (!\core1|rf_wd[29]~291_combout\ & 
-- (\core1|rf_wd[29]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[29]~324_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Add1~58_combout\,
	datad => \core1|rf_wd[29]~291_combout\,
	combout => \core1|rf_wd[29]~325_combout\);

-- Location: LCCOMB_X11_Y32_N6
\core1|rf_wd[29]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~292_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[31]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[29]~325_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[31]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[29]~325_combout\,
	combout => \core1|rf_wd[29]~292_combout\);

-- Location: LCCOMB_X11_Y32_N28
\core1|rf_wd[29]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[29]~293_combout\ = (\core1|rf_wd[29]~292_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[29]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[29]~input_o\,
	datad => \core1|rf_wd[29]~292_combout\,
	combout => \core1|rf_wd[29]~293_combout\);

-- Location: FF_X18_Y34_N1
\core1|rf|RF_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[28]~282_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(41));

-- Location: LCCOMB_X18_Y34_N4
\core1|rs_val_or_zero[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[28]~28_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(41)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a28\,
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(41),
	combout => \core1|rs_val_or_zero[28]~28_combout\);

-- Location: FF_X18_Y34_N5
\core1|rs_val_2_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[28]~28_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(28));

-- Location: LCCOMB_X16_Y34_N16
\core1|alu_1|ShiftRight1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~14_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|ShiftRight1~14_combout\);

-- Location: LCCOMB_X16_Y34_N30
\core1|alu_1|ShiftRight1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~15_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(29))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftRight1~15_combout\);

-- Location: LCCOMB_X16_Y34_N8
\core1|alu_1|ShiftRight0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~25_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~14_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~14_combout\,
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~25_combout\);

-- Location: LCCOMB_X18_Y31_N8
\core1|alu_1|ShiftRight0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~131_combout\ = (\core1|rs_val_2_r\(2) & (((\core1|rd_val_2_r\(31))))) # (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(3) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~25_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~131_combout\);

-- Location: LCCOMB_X15_Y35_N0
\core1|alu_1|ShiftLeft0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~103_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(21)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(22),
	datac => \core1|rd_val_2_r\(21),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X12_Y35_N12
\core1|alu_1|ShiftLeft0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~115_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(23))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(23),
	datac => \core1|rd_val_2_r\(24),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X12_Y35_N6
\core1|alu_1|ShiftLeft0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~116_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~103_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~103_combout\,
	datac => \core1|alu_1|ShiftLeft0~115_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X12_Y38_N22
\core1|alu_1|ShiftLeft0~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~132_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(27))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X12_Y32_N26
\core1|alu_1|ShiftLeft0~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~133_combout\ = (\core1|alu_1|ShiftRight0~40_combout\ & (((\core1|alu_1|ShiftLeft0~132_combout\ & !\core1|alu_1|ShiftRight0~53_combout\)))) # (!\core1|alu_1|ShiftRight0~40_combout\ & ((\core1|alu_1|ShiftLeft0~116_combout\) # 
-- ((\core1|alu_1|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~116_combout\,
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|alu_1|ShiftLeft0~132_combout\,
	datad => \core1|alu_1|ShiftRight0~53_combout\,
	combout => \core1|alu_1|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X12_Y35_N8
\core1|alu_1|ShiftLeft0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~123_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(25)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(26),
	datac => \core1|rd_val_2_r\(25),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X15_Y35_N26
\core1|alu_1|ShiftLeft0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~80_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(17))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X16_Y33_N22
\core1|alu_1|ShiftLeft0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~91_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(19)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X15_Y35_N10
\core1|alu_1|ShiftLeft0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~92_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~80_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~80_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~91_combout\,
	combout => \core1|alu_1|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X16_Y36_N12
\core1|alu_1|ShiftLeft0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~62_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(13),
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X15_Y35_N18
\core1|alu_1|ShiftLeft0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~70_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(15))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X15_Y35_N28
\core1|alu_1|ShiftLeft0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~90_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~62_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~62_combout\,
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_1|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X15_Y35_N16
\core1|alu_1|ShiftLeft0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~93_combout\ = (\core1|alu_1|ShiftLeft0~90_combout\) # ((\core1|alu_1|ShiftLeft0~92_combout\ & !\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~92_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~90_combout\,
	combout => \core1|alu_1|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X12_Y32_N8
\core1|alu_1|ShiftLeft0~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~134_combout\ = (\core1|alu_1|ShiftLeft0~133_combout\ & (((\core1|alu_1|ShiftLeft0~93_combout\)) # (!\core1|alu_1|ShiftRight0~53_combout\))) # (!\core1|alu_1|ShiftLeft0~133_combout\ & (\core1|alu_1|ShiftRight0~53_combout\ & 
-- (\core1|alu_1|ShiftLeft0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~133_combout\,
	datab => \core1|alu_1|ShiftRight0~53_combout\,
	datac => \core1|alu_1|ShiftLeft0~123_combout\,
	datad => \core1|alu_1|ShiftLeft0~93_combout\,
	combout => \core1|alu_1|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X17_Y34_N22
\core1|alu_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~6_combout\ = (\core1|rs_val_2_r\(1)) # (\core1|rs_val_2_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|Add2~6_combout\);

-- Location: LCCOMB_X14_Y37_N0
\core1|alu_1|ShiftLeft0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~13_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(1))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(1),
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X10_Y34_N26
\core1|alu_1|ShiftLeft0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~17_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X15_Y38_N0
\core1|alu_1|ShiftLeft0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~18_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~13_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X15_Y38_N30
\core1|alu_1|ShiftLeft0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~19_combout\ = (\core1|alu_1|ShiftLeft0~18_combout\) # ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(0) & !\core1|alu_1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|alu_1|Add2~6_combout\,
	datad => \core1|alu_1|ShiftLeft0~18_combout\,
	combout => \core1|alu_1|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X14_Y38_N2
\core1|alu_1|ShiftLeft0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~33_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(7)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(8),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X14_Y36_N12
\core1|alu_1|ShiftLeft0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~54_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(12),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X15_Y38_N28
\core1|alu_1|ShiftLeft0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~55_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~33_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~33_combout\,
	datad => \core1|alu_1|ShiftLeft0~54_combout\,
	combout => \core1|alu_1|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X14_Y38_N26
\core1|alu_1|ShiftLeft0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~44_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datac => \core1|rd_val_2_r\(10),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X10_Y34_N14
\core1|alu_1|ShiftLeft0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~24_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(5))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(5),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(6),
	combout => \core1|alu_1|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X16_Y38_N24
\core1|alu_1|ShiftLeft0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~45_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~24_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~44_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X15_Y38_N6
\core1|alu_1|ShiftLeft0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~56_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~45_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~55_combout\,
	datad => \core1|alu_1|ShiftLeft0~45_combout\,
	combout => \core1|alu_1|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X12_Y32_N28
\core1|alu_1|ShiftLeft0~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~131_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~19_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~19_combout\,
	datad => \core1|alu_1|ShiftLeft0~56_combout\,
	combout => \core1|alu_1|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X12_Y32_N6
\core1|alu_1|ShiftLeft0~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~135_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~131_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~134_combout\,
	datad => \core1|alu_1|ShiftLeft0~131_combout\,
	combout => \core1|alu_1|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X12_Y32_N16
\core1|rf_wd[28]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~271_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~135_combout\)) # 
-- (!\core1|alu_1|Selector30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftLeft0~135_combout\,
	combout => \core1|rf_wd[28]~271_combout\);

-- Location: LCCOMB_X15_Y28_N8
\core1|rf_wd[28]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~272_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[28]~271_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[28]~271_combout\ & ((\core1|alu_1|Add0~56_combout\))) # (!\core1|rf_wd[28]~271_combout\ & 
-- (\core1|alu_1|ShiftRight0~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~131_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Add0~56_combout\,
	datad => \core1|rf_wd[28]~271_combout\,
	combout => \core1|rf_wd[28]~272_combout\);

-- Location: LCCOMB_X8_Y32_N8
\core1|alu_1|result_o~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~170_combout\ = \core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(13),
	datac => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~170_combout\);

-- Location: LCCOMB_X16_Y36_N24
\core1|alu_1|ShiftRight2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~101_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~15_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~14_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight1~14_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~14_combout\,
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight2~101_combout\);

-- Location: LCCOMB_X12_Y32_N14
\core1|alu_1|result_o~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~169_combout\ = (\core1|alu_1|ShiftLeft0~135_combout\) # ((!\core1|alu_1|Add2~5_combout\ & (!\core1|alu_1|ShiftLeft1~45_combout\ & \core1|alu_1|ShiftRight2~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftLeft1~45_combout\,
	datac => \core1|alu_1|ShiftRight2~101_combout\,
	datad => \core1|alu_1|ShiftLeft0~135_combout\,
	combout => \core1|alu_1|result_o~169_combout\);

-- Location: LCCOMB_X14_Y32_N20
\core1|alu_1|result_o~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~171_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datab => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~171_combout\);

-- Location: LCCOMB_X14_Y32_N22
\core1|alu_1|result_o~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~172_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rd_val_2_r\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(28),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|result_o~172_combout\);

-- Location: LCCOMB_X18_Y34_N0
\core1|rf_wd[28]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~273_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(28)) # (\core1|rd_val_2_r\(28)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(28) & \core1|rd_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rs_val_2_r\(28),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|rf_wd[28]~273_combout\);

-- Location: LCCOMB_X18_Y34_N2
\core1|alu_1|ShiftRight1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~72_combout\ = (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight0~25_combout\ & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~25_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftRight1~72_combout\);

-- Location: LCCOMB_X18_Y34_N24
\core1|rf_wd[28]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~274_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[28]~273_combout\ $ ((\core1|instruction_2_r.opcode\(1))))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[28]~273_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|ShiftRight1~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[28]~273_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftRight1~72_combout\,
	combout => \core1|rf_wd[28]~274_combout\);

-- Location: LCCOMB_X12_Y35_N16
\core1|alu_1|ShiftLeft1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~119_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~115_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~103_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~103_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~103_combout\,
	datad => \core1|alu_1|ShiftLeft0~115_combout\,
	combout => \core1|alu_1|ShiftLeft1~119_combout\);

-- Location: LCCOMB_X12_Y35_N28
\core1|alu_1|ShiftLeft1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~94_combout\ = (\core1|alu_1|ShiftLeft1~45_combout\ & (((\core1|alu_1|ShiftLeft1~44_combout\) # (\core1|alu_1|ShiftLeft1~119_combout\)))) # (!\core1|alu_1|ShiftLeft1~45_combout\ & (\core1|alu_1|ShiftLeft0~132_combout\ & 
-- (!\core1|alu_1|ShiftLeft1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~45_combout\,
	datab => \core1|alu_1|ShiftLeft0~132_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftLeft1~119_combout\,
	combout => \core1|alu_1|ShiftLeft1~94_combout\);

-- Location: LCCOMB_X14_Y32_N30
\core1|alu_1|ShiftLeft1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~115_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~91_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~80_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft0~80_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~91_combout\,
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~115_combout\);

-- Location: LCCOMB_X15_Y35_N22
\core1|alu_1|ShiftLeft1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~77_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~62_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~70_combout\,
	datac => \core1|alu_1|ShiftLeft0~62_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftLeft1~77_combout\);

-- Location: LCCOMB_X14_Y32_N0
\core1|alu_1|ShiftLeft1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~78_combout\ = (\core1|alu_1|ShiftLeft1~77_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~115_combout\,
	datad => \core1|alu_1|ShiftLeft1~77_combout\,
	combout => \core1|alu_1|ShiftLeft1~78_combout\);

-- Location: LCCOMB_X14_Y32_N8
\core1|alu_1|ShiftLeft1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~95_combout\ = (\core1|alu_1|ShiftLeft1~44_combout\ & ((\core1|alu_1|ShiftLeft1~94_combout\ & ((\core1|alu_1|ShiftLeft1~78_combout\))) # (!\core1|alu_1|ShiftLeft1~94_combout\ & (\core1|alu_1|ShiftLeft0~123_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~44_combout\ & (((\core1|alu_1|ShiftLeft1~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~44_combout\,
	datab => \core1|alu_1|ShiftLeft0~123_combout\,
	datac => \core1|alu_1|ShiftLeft1~94_combout\,
	datad => \core1|alu_1|ShiftLeft1~78_combout\,
	combout => \core1|alu_1|ShiftLeft1~95_combout\);

-- Location: LCCOMB_X14_Y32_N26
\core1|alu_1|ShiftLeft1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~47_combout\ = (\core1|alu_1|Add2~2_combout\ & (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(0)))) # (!\core1|alu_1|Add2~2_combout\ & (((\core1|alu_1|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|ShiftLeft1~47_combout\);

-- Location: LCCOMB_X14_Y32_N4
\core1|alu_1|ShiftLeft1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~48_combout\ = (\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~13_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (((\core1|alu_1|ShiftLeft1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~13_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~47_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftLeft1~48_combout\);

-- Location: LCCOMB_X14_Y38_N14
\core1|alu_1|ShiftLeft1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~67_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~33_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~33_combout\,
	datac => \core1|alu_1|ShiftLeft0~54_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~67_combout\);

-- Location: LCCOMB_X14_Y38_N0
\core1|alu_1|ShiftLeft1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~62_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~24_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~44_combout\,
	datac => \core1|alu_1|ShiftLeft0~24_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~62_combout\);

-- Location: LCCOMB_X14_Y35_N16
\core1|alu_1|ShiftLeft1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~107_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~67_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~62_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~62_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~67_combout\,
	datad => \core1|alu_1|ShiftLeft1~62_combout\,
	combout => \core1|alu_1|ShiftLeft1~107_combout\);

-- Location: LCCOMB_X14_Y32_N18
\core1|alu_1|result_o~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~76_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~48_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~48_combout\,
	datad => \core1|alu_1|ShiftLeft1~107_combout\,
	combout => \core1|alu_1|result_o~76_combout\);

-- Location: LCCOMB_X14_Y32_N10
\core1|alu_1|result_o~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~173_combout\ = (\core1|alu_1|ShiftRight1~72_combout\) # ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|result_o~76_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight1~72_combout\,
	datac => \core1|alu_1|ShiftLeft1~95_combout\,
	datad => \core1|alu_1|result_o~76_combout\,
	combout => \core1|alu_1|result_o~173_combout\);

-- Location: LCCOMB_X14_Y32_N12
\core1|rf_wd[28]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~275_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~173_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[28]~274_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[28]~274_combout\,
	datad => \core1|alu_1|result_o~173_combout\,
	combout => \core1|rf_wd[28]~275_combout\);

-- Location: LCCOMB_X14_Y32_N6
\core1|rf_wd[28]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~276_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[28]~275_combout\ & ((\core1|alu_1|result_o~172_combout\))) # (!\core1|rf_wd[28]~275_combout\ & (\core1|alu_1|result_o~171_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[28]~275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~171_combout\,
	datac => \core1|alu_1|result_o~172_combout\,
	datad => \core1|rf_wd[28]~275_combout\,
	combout => \core1|rf_wd[28]~276_combout\);

-- Location: LCCOMB_X14_Y32_N24
\core1|rf_wd[28]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~277_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(28))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[28]~276_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|rf_wd[28]~276_combout\,
	combout => \core1|rf_wd[28]~277_combout\);

-- Location: LCCOMB_X14_Y32_N2
\core1|rf_wd[28]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~278_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[28]~277_combout\ & (\core1|alu_1|result_o~170_combout\)) # (!\core1|rf_wd[28]~277_combout\ & ((\core1|alu_1|result_o~169_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[28]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~170_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~169_combout\,
	datad => \core1|rf_wd[28]~277_combout\,
	combout => \core1|rf_wd[28]~278_combout\);

-- Location: LCCOMB_X14_Y32_N28
\core1|rf_wd[28]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~279_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(28)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[28]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~22_combout\,
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[28]~278_combout\,
	combout => \core1|rf_wd[28]~279_combout\);

-- Location: LCCOMB_X15_Y28_N2
\core1|rf_wd[28]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~280_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[28]~279_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[28]~279_combout\ & (\core1|alu_1|Add1~56_combout\)) # (!\core1|rf_wd[28]~279_combout\ & 
-- ((\core1|rf_wd[28]~272_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~56_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[28]~272_combout\,
	datad => \core1|rf_wd[28]~279_combout\,
	combout => \core1|rf_wd[28]~280_combout\);

-- Location: LCCOMB_X15_Y28_N0
\core1|rf_wd[28]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~281_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[30]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[28]~280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[30]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[28]~280_combout\,
	combout => \core1|rf_wd[28]~281_combout\);

-- Location: LCCOMB_X15_Y28_N12
\core1|rf_wd[28]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[28]~282_combout\ = (\core1|rf_wd[28]~281_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[28]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[28]~input_o\,
	datad => \core1|rf_wd[28]~281_combout\,
	combout => \core1|rf_wd[28]~282_combout\);

-- Location: LCCOMB_X14_Y31_N26
\core1|rs_val_or_zero[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[27]~27_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(40))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a27\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(40),
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a27\,
	combout => \core1|rs_val_or_zero[27]~27_combout\);

-- Location: FF_X14_Y31_N27
\core1|rs_val_2_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[27]~27_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(27));

-- Location: LCCOMB_X9_Y33_N16
\core1|rf_wd[27]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~260_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|ShiftRight0~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight0~129_combout\,
	combout => \core1|rf_wd[27]~260_combout\);

-- Location: LCCOMB_X11_Y33_N30
\core1|alu_1|ShiftLeft0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~110_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~97_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~97_combout\,
	datac => \core1|alu_1|ShiftLeft0~109_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X9_Y34_N2
\core1|alu_1|ShiftLeft0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~114_combout\ = (\core1|rs_val_2_r\(4)) # ((!\core1|rs_val_2_r\(3) & \core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X9_Y34_N22
\core1|alu_1|ShiftLeft0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~16_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~10_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~10_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~15_combout\,
	combout => \core1|alu_1|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X10_Y35_N22
\core1|alu_1|ShiftLeft0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~40_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~21_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~39_combout\,
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X10_Y33_N24
\core1|alu_1|ShiftLeft0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~51_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~40_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~50_combout\,
	datad => \core1|alu_1|ShiftLeft0~40_combout\,
	combout => \core1|alu_1|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X10_Y33_N18
\core1|alu_1|ShiftLeft0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~52_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~16_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~16_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~51_combout\,
	combout => \core1|alu_1|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X17_Y34_N28
\core1|alu_1|ShiftLeft0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~20_combout\ = (\core1|rs_val_2_r\(3)) # (\core1|rs_val_2_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X12_Y38_N28
\core1|alu_1|ShiftLeft0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~128_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~119_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~119_combout\,
	datad => \core1|alu_1|ShiftLeft0~127_combout\,
	combout => \core1|alu_1|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X11_Y36_N30
\core1|alu_1|ShiftLeft0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~86_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~66_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X11_Y36_N12
\core1|alu_1|ShiftLeft0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~76_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~58_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~75_combout\,
	datad => \core1|alu_1|ShiftLeft0~58_combout\,
	combout => \core1|alu_1|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X11_Y36_N20
\core1|alu_1|ShiftLeft0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~87_combout\ = (\core1|alu_1|ShiftLeft0~86_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~86_combout\,
	datad => \core1|alu_1|ShiftLeft0~76_combout\,
	combout => \core1|alu_1|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X10_Y31_N24
\core1|alu_1|ShiftLeft0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~129_combout\ = (\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~114_combout\) # ((\core1|alu_1|ShiftLeft0~87_combout\)))) # (!\core1|alu_1|ShiftLeft0~20_combout\ & (!\core1|alu_1|ShiftLeft0~114_combout\ & 
-- (\core1|alu_1|ShiftLeft0~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~128_combout\,
	datad => \core1|alu_1|ShiftLeft0~87_combout\,
	combout => \core1|alu_1|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X10_Y31_N26
\core1|alu_1|ShiftLeft0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~130_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~129_combout\ & ((\core1|alu_1|ShiftLeft0~52_combout\))) # (!\core1|alu_1|ShiftLeft0~129_combout\ & (\core1|alu_1|ShiftLeft0~110_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~110_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~52_combout\,
	datad => \core1|alu_1|ShiftLeft0~129_combout\,
	combout => \core1|alu_1|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X9_Y33_N6
\core1|rf_wd[27]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~261_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (!\core1|rf_wd[27]~260_combout\)) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector30~2_combout\ & !\core1|alu_1|ShiftLeft0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|rf_wd[27]~260_combout\,
	datac => \core1|alu_1|Selector30~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~130_combout\,
	combout => \core1|rf_wd[27]~261_combout\);

-- Location: LCCOMB_X9_Y33_N22
\core1|rf_wd[27]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~326_combout\ = (!\core1|rf_wd[27]~261_combout\ & ((\core1|alu_1|WideNor11~1_combout\) # ((\core1|alu_1|Add0~54_combout\) # (\core1|alu_1|Selector30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Add0~54_combout\,
	datac => \core1|alu_1|Selector30~2_combout\,
	datad => \core1|rf_wd[27]~261_combout\,
	combout => \core1|rf_wd[27]~326_combout\);

-- Location: LCCOMB_X7_Y33_N10
\core1|alu_1|result_o~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~166_combout\ = \core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(14),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~166_combout\);

-- Location: LCCOMB_X17_Y34_N0
\core1|alu_1|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~2_combout\ = (\core1|alu_1|Add2~0_combout\ & (\core1|rs_val_2_r\(3) & \core1|rs_val_2_r\(4))) # (!\core1|alu_1|Add2~0_combout\ & (!\core1|rs_val_2_r\(3) & !\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~0_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|Selector31~2_combout\);

-- Location: LCCOMB_X15_Y34_N20
\core1|alu_1|ShiftRight1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~37_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(28)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|alu_1|ShiftRight1~37_combout\);

-- Location: LCCOMB_X18_Y34_N6
\core1|alu_1|ShiftRight2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~68_combout\ = (\core1|alu_1|Add2~2_combout\ & (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~2_combout\ & (((\core1|alu_1|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight2~68_combout\);

-- Location: LCCOMB_X18_Y34_N8
\core1|alu_1|ShiftRight2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~69_combout\ = (\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~38_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (((\core1|alu_1|ShiftRight2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~38_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight2~68_combout\,
	combout => \core1|alu_1|ShiftRight2~69_combout\);

-- Location: LCCOMB_X10_Y31_N8
\core1|alu_1|result_o~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~165_combout\ = (\core1|alu_1|ShiftLeft0~130_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~130_combout\,
	datad => \core1|alu_1|ShiftRight2~69_combout\,
	combout => \core1|alu_1|result_o~165_combout\);

-- Location: LCCOMB_X11_Y31_N14
\core1|alu_1|result_o~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~167_combout\ = \core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(13),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|result_o~167_combout\);

-- Location: LCCOMB_X10_Y31_N4
\core1|alu_1|result_o~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~168_combout\ = \core1|rd_val_2_r\(27) $ (\core1|rs_val_2_r\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(27),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~168_combout\);

-- Location: LCCOMB_X16_Y34_N26
\core1|alu_1|ShiftRight1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~50_combout\ = (\core1|rs_val_2_r\(2) & (((!\core1|alu_1|Add2~6_combout\ & \core1|rd_val_2_r\(31))))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~49_combout\,
	datac => \core1|alu_1|Add2~6_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight1~50_combout\);

-- Location: LCCOMB_X16_Y35_N6
\core1|alu_1|ShiftLeft1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~46_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|rs_val_2_r\(3) $ (!\core1|alu_1|Add2~0_combout\)) # (!\core1|rs_val_2_r\(4)))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|rs_val_2_r\(4) $ (((\core1|rs_val_2_r\(3)) # 
-- (\core1|alu_1|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftLeft1~46_combout\);

-- Location: LCCOMB_X11_Y33_N22
\core1|alu_1|ShiftLeft1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~118_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~109_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~97_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft0~97_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~109_combout\,
	datac => \core1|alu_1|ShiftLeft0~97_combout\,
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~118_combout\);

-- Location: LCCOMB_X9_Y34_N14
\core1|alu_1|ShiftLeft1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~103_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~15_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~10_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft0~10_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~10_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftLeft0~15_combout\,
	combout => \core1|alu_1|ShiftLeft1~103_combout\);

-- Location: LCCOMB_X10_Y35_N26
\core1|alu_1|ShiftLeft1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~60_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~21_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~21_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~39_combout\,
	combout => \core1|alu_1|ShiftLeft1~60_combout\);

-- Location: LCCOMB_X10_Y35_N28
\core1|alu_1|ShiftLeft1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~106_combout\ = (\core1|alu_1|ShiftLeft1~60_combout\ & ((\core1|alu_1|ShiftLeft1~64_combout\) # (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1))))) # (!\core1|alu_1|ShiftLeft1~60_combout\ & (\core1|alu_1|ShiftLeft1~64_combout\ & 
-- (\core1|rs_val_2_r\(0) $ (!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~60_combout\,
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft1~64_combout\,
	combout => \core1|alu_1|ShiftLeft1~106_combout\);

-- Location: LCCOMB_X10_Y35_N30
\core1|alu_1|ShiftLeft1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~65_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~103_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftLeft1~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~103_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft1~106_combout\,
	combout => \core1|alu_1|ShiftLeft1~65_combout\);

-- Location: LCCOMB_X11_Y35_N26
\core1|alu_1|ShiftLeft1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~122_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~127_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~119_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- (\core1|alu_1|ShiftLeft0~119_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftLeft0~119_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~127_combout\,
	combout => \core1|alu_1|ShiftLeft1~122_combout\);

-- Location: LCCOMB_X11_Y35_N4
\core1|alu_1|ShiftLeft1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~73_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~58_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~75_combout\,
	datad => \core1|alu_1|ShiftLeft0~58_combout\,
	combout => \core1|alu_1|ShiftLeft1~73_combout\);

-- Location: LCCOMB_X11_Y35_N2
\core1|alu_1|ShiftLeft1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~76_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~66_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|ShiftLeft0~66_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~85_combout\,
	combout => \core1|alu_1|ShiftLeft1~76_combout\);

-- Location: LCCOMB_X11_Y35_N6
\core1|alu_1|ShiftLeft1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~114_combout\ = (\core1|alu_1|ShiftLeft1~76_combout\) # ((\core1|alu_1|ShiftLeft1~73_combout\ & (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~73_combout\,
	datad => \core1|alu_1|ShiftLeft1~76_combout\,
	combout => \core1|alu_1|ShiftLeft1~114_combout\);

-- Location: LCCOMB_X11_Y35_N16
\core1|alu_1|ShiftLeft1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~92_combout\ = (\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftLeft1~122_combout\ & (!\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|alu_1|Selector31~2_combout\ & (((\core1|alu_1|ShiftLeft1~46_combout\) # 
-- (\core1|alu_1|ShiftLeft1~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~122_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftLeft1~114_combout\,
	combout => \core1|alu_1|ShiftLeft1~92_combout\);

-- Location: LCCOMB_X10_Y35_N4
\core1|alu_1|ShiftLeft1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~93_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~92_combout\ & ((\core1|alu_1|ShiftLeft1~65_combout\))) # (!\core1|alu_1|ShiftLeft1~92_combout\ & (\core1|alu_1|ShiftLeft1~118_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftLeft1~118_combout\,
	datac => \core1|alu_1|ShiftLeft1~65_combout\,
	datad => \core1|alu_1|ShiftLeft1~92_combout\,
	combout => \core1|alu_1|ShiftLeft1~93_combout\);

-- Location: LCCOMB_X10_Y31_N14
\core1|alu_1|result_o~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~193_combout\ = (\core1|alu_1|ShiftLeft1~93_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~50_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~50_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft1~93_combout\,
	combout => \core1|alu_1|result_o~193_combout\);

-- Location: LCCOMB_X10_Y31_N22
\core1|rf_wd[27]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~262_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(27)) # (\core1|rs_val_2_r\(27)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(27) & \core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|rf_wd[27]~262_combout\);

-- Location: LCCOMB_X10_Y31_N20
\core1|rf_wd[27]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~318_combout\ = (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight1~50_combout\,
	combout => \core1|rf_wd[27]~318_combout\);

-- Location: LCCOMB_X10_Y31_N0
\core1|rf_wd[27]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~263_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[27]~262_combout\ $ ((\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[27]~262_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[27]~318_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[27]~262_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rf_wd[27]~318_combout\,
	combout => \core1|rf_wd[27]~263_combout\);

-- Location: LCCOMB_X10_Y31_N18
\core1|rf_wd[27]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~264_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & (\core1|alu_1|result_o~193_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[27]~263_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|alu_1|result_o~193_combout\,
	datad => \core1|rf_wd[27]~263_combout\,
	combout => \core1|rf_wd[27]~264_combout\);

-- Location: LCCOMB_X10_Y31_N16
\core1|rf_wd[27]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~265_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[27]~264_combout\ & ((\core1|alu_1|result_o~168_combout\))) # (!\core1|rf_wd[27]~264_combout\ & (\core1|alu_1|result_o~167_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[27]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~167_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~168_combout\,
	datad => \core1|rf_wd[27]~264_combout\,
	combout => \core1|rf_wd[27]~265_combout\);

-- Location: LCCOMB_X10_Y31_N2
\core1|rf_wd[27]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~266_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(27))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[27]~265_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (!\core1|alu_1|Selector30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~13_combout\,
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|rd_val_2_r\(27),
	datad => \core1|rf_wd[27]~265_combout\,
	combout => \core1|rf_wd[27]~266_combout\);

-- Location: LCCOMB_X10_Y31_N12
\core1|rf_wd[27]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~267_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[27]~266_combout\ & (\core1|alu_1|result_o~166_combout\)) # (!\core1|rf_wd[27]~266_combout\ & ((\core1|alu_1|result_o~165_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[27]~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~166_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~165_combout\,
	datad => \core1|rf_wd[27]~266_combout\,
	combout => \core1|rf_wd[27]~267_combout\);

-- Location: LCCOMB_X10_Y31_N10
\core1|rf_wd[27]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~268_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(27)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[27]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~22_combout\,
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[27]~267_combout\,
	combout => \core1|rf_wd[27]~268_combout\);

-- Location: LCCOMB_X10_Y31_N30
\core1|rf_wd[27]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~327_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[27]~268_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[27]~268_combout\ & (\core1|alu_1|Add1~54_combout\)) # (!\core1|rf_wd[27]~268_combout\ & 
-- ((\core1|rf_wd[27]~326_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~54_combout\,
	datac => \core1|rf_wd[27]~326_combout\,
	datad => \core1|rf_wd[27]~268_combout\,
	combout => \core1|rf_wd[27]~327_combout\);

-- Location: IOIBUF_X0_Y27_N1
\from_mem_flat_i[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(29),
	o => \from_mem_flat_i[29]~input_o\);

-- Location: LCCOMB_X10_Y31_N28
\core1|rf_wd[27]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~269_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & ((\from_mem_flat_i[29]~input_o\))) # (!\core1|is_load_op_2_r~q\ & (\core1|rf_wd[27]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[27]~327_combout\,
	datad => \from_mem_flat_i[29]~input_o\,
	combout => \core1|rf_wd[27]~269_combout\);

-- Location: LCCOMB_X10_Y31_N6
\core1|rf_wd[27]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[27]~270_combout\ = (\core1|rf_wd[27]~269_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[27]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[27]~input_o\,
	datad => \core1|rf_wd[27]~269_combout\,
	combout => \core1|rf_wd[27]~270_combout\);

-- Location: LCCOMB_X17_Y33_N16
\core1|rs_val_or_zero[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[26]~26_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(39))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a26\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(39),
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a26\,
	combout => \core1|rs_val_or_zero[26]~26_combout\);

-- Location: FF_X17_Y33_N17
\core1|rs_val_2_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[26]~26_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(26));

-- Location: LCCOMB_X17_Y38_N0
\core1|alu_1|ShiftRight0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~62_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|Add2~6_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~6_combout\ & (\core1|rd_val_2_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|Add2~6_combout\,
	combout => \core1|alu_1|ShiftRight0~62_combout\);

-- Location: LCCOMB_X16_Y34_N20
\core1|alu_1|ShiftRight1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~12_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(27)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(26),
	datac => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|ShiftRight1~12_combout\);

-- Location: LCCOMB_X12_Y38_N18
\core1|alu_1|ShiftRight0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~63_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~15_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~12_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~15_combout\,
	combout => \core1|alu_1|ShiftRight0~63_combout\);

-- Location: LCCOMB_X12_Y38_N26
\core1|alu_1|ShiftRight0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~114_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~62_combout\) # (\core1|alu_1|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight0~62_combout\,
	datad => \core1|alu_1|ShiftRight0~63_combout\,
	combout => \core1|alu_1|ShiftRight0~114_combout\);

-- Location: LCCOMB_X15_Y38_N8
\core1|alu_1|ShiftLeft0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~104_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~91_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~91_combout\,
	datad => \core1|alu_1|ShiftLeft0~103_combout\,
	combout => \core1|alu_1|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X12_Y35_N26
\core1|alu_1|ShiftLeft0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~124_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~115_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~123_combout\,
	datad => \core1|alu_1|ShiftLeft0~115_combout\,
	combout => \core1|alu_1|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X15_Y35_N4
\core1|alu_1|ShiftLeft0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~71_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~54_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~54_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_1|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X15_Y35_N24
\core1|alu_1|ShiftLeft0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~81_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~62_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~62_combout\,
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X15_Y35_N14
\core1|alu_1|ShiftLeft0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~82_combout\ = (\core1|alu_1|ShiftLeft0~81_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~71_combout\,
	datad => \core1|alu_1|ShiftLeft0~81_combout\,
	combout => \core1|alu_1|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X17_Y35_N30
\core1|alu_1|ShiftLeft0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~125_combout\ = (\core1|alu_1|ShiftLeft0~20_combout\ & (((\core1|alu_1|ShiftLeft0~82_combout\) # (\core1|alu_1|ShiftLeft0~114_combout\)))) # (!\core1|alu_1|ShiftLeft0~20_combout\ & (\core1|alu_1|ShiftLeft0~124_combout\ & 
-- ((!\core1|alu_1|ShiftLeft0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|alu_1|ShiftLeft0~124_combout\,
	datac => \core1|alu_1|ShiftLeft0~82_combout\,
	datad => \core1|alu_1|ShiftLeft0~114_combout\,
	combout => \core1|alu_1|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X15_Y37_N4
\core1|alu_1|ShiftLeft0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~14_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(0))))) # (!\core1|rs_val_2_r\(1) & (((\core1|alu_1|ShiftLeft0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X16_Y38_N8
\core1|alu_1|ShiftLeft0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~34_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~17_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~33_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X16_Y38_N6
\core1|alu_1|ShiftLeft0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~46_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~34_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~34_combout\,
	datad => \core1|alu_1|ShiftLeft0~45_combout\,
	combout => \core1|alu_1|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X16_Y38_N12
\core1|alu_1|ShiftLeft0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~47_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~14_combout\ & (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~14_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~46_combout\,
	combout => \core1|alu_1|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X17_Y35_N20
\core1|alu_1|ShiftLeft0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~126_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~125_combout\ & ((\core1|alu_1|ShiftLeft0~47_combout\))) # (!\core1|alu_1|ShiftLeft0~125_combout\ & (\core1|alu_1|ShiftLeft0~104_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~104_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~125_combout\,
	datad => \core1|alu_1|ShiftLeft0~47_combout\,
	combout => \core1|alu_1|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X17_Y35_N26
\core1|rf_wd[26]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~316_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(31))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|ShiftLeft0~126_combout\))))) # (!\core1|instruction_2_r.opcode\(0) 
-- & (((\core1|alu_1|ShiftLeft0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftLeft0~126_combout\,
	combout => \core1|rf_wd[26]~316_combout\);

-- Location: LCCOMB_X17_Y35_N22
\core1|rf_wd[26]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~250_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((!\core1|rf_wd[26]~316_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|WideNor11~1_combout\ & (!\core1|alu_1|ShiftRight0~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~114_combout\,
	datac => \core1|rf_wd[26]~316_combout\,
	datad => \core1|alu_1|Selector30~2_combout\,
	combout => \core1|rf_wd[26]~250_combout\);

-- Location: LCCOMB_X17_Y35_N8
\core1|rf_wd[26]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~328_combout\ = (!\core1|rf_wd[26]~250_combout\ & ((\core1|alu_1|WideNor11~1_combout\) # ((\core1|alu_1|Selector30~2_combout\) # (\core1|alu_1|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rf_wd[26]~250_combout\,
	datad => \core1|alu_1|Add0~52_combout\,
	combout => \core1|rf_wd[26]~328_combout\);

-- Location: LCCOMB_X16_Y34_N14
\core1|alu_1|ShiftRight2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~61_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~14_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~12_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftRight1~14_combout\,
	combout => \core1|alu_1|ShiftRight2~61_combout\);

-- Location: LCCOMB_X16_Y39_N10
\core1|alu_1|ShiftRight2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~62_combout\ = (\core1|alu_1|ShiftRight2~61_combout\) # ((\core1|alu_1|Add2~3_combout\ & (!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|alu_1|ShiftRight2~61_combout\,
	combout => \core1|alu_1|ShiftRight2~62_combout\);

-- Location: LCCOMB_X17_Y35_N28
\core1|alu_1|result_o~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~161_combout\ = (\core1|alu_1|ShiftLeft0~126_combout\) # ((\core1|alu_1|ShiftRight2~62_combout\ & \core1|alu_1|Selector31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~62_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~126_combout\,
	combout => \core1|alu_1|result_o~161_combout\);

-- Location: LCCOMB_X18_Y34_N18
\core1|alu_1|result_o~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~162_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rs_val_2_r\(13),
	combout => \core1|alu_1|result_o~162_combout\);

-- Location: LCCOMB_X17_Y35_N12
\core1|alu_1|result_o~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~164_combout\ = \core1|rd_val_2_r\(26) $ (\core1|rs_val_2_r\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|result_o~164_combout\);

-- Location: LCCOMB_X18_Y33_N2
\core1|alu_1|result_o~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~163_combout\ = \core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~163_combout\);

-- Location: LCCOMB_X17_Y35_N14
\core1|rf_wd[26]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~251_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(26)) # (\core1|rs_val_2_r\(26)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(26) & \core1|rs_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|rf_wd[26]~251_combout\);

-- Location: LCCOMB_X16_Y34_N28
\core1|alu_1|ShiftRight1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~46_combout\ = (\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~15_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|alu_1|ShiftRight1~14_combout\,
	combout => \core1|alu_1|ShiftRight1~46_combout\);

-- Location: LCCOMB_X16_Y34_N10
\core1|alu_1|ShiftRight1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~70_combout\ = (\core1|alu_1|ShiftRight1~46_combout\) # ((!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~12_combout\ & !\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~12_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~46_combout\,
	combout => \core1|alu_1|ShiftRight1~70_combout\);

-- Location: LCCOMB_X16_Y35_N2
\core1|rf_wd[26]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~317_combout\ = (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~70_combout\ & !\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~70_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|rf_wd[26]~317_combout\);

-- Location: LCCOMB_X16_Y35_N30
\core1|rf_wd[26]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~252_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[26]~251_combout\ $ ((\core1|instruction_2_r.opcode\(1))))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[26]~251_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[26]~317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rf_wd[26]~251_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rf_wd[26]~317_combout\,
	combout => \core1|rf_wd[26]~252_combout\);

-- Location: LCCOMB_X15_Y35_N2
\core1|alu_1|ShiftLeft1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~117_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~103_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~91_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- (\core1|alu_1|ShiftLeft0~91_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~91_combout\,
	datad => \core1|alu_1|ShiftLeft0~103_combout\,
	combout => \core1|alu_1|ShiftLeft1~117_combout\);

-- Location: LCCOMB_X12_Y35_N10
\core1|alu_1|ShiftLeft1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~121_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~123_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft0~115_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft0~115_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft0~123_combout\,
	datad => \core1|alu_1|ShiftLeft0~115_combout\,
	combout => \core1|alu_1|ShiftLeft1~121_combout\);

-- Location: LCCOMB_X16_Y36_N8
\core1|alu_1|ShiftLeft1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~71_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~54_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~54_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~70_combout\,
	combout => \core1|alu_1|ShiftLeft1~71_combout\);

-- Location: LCCOMB_X16_Y36_N10
\core1|alu_1|ShiftLeft1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~75_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~62_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~62_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~80_combout\,
	combout => \core1|alu_1|ShiftLeft1~75_combout\);

-- Location: LCCOMB_X16_Y36_N30
\core1|alu_1|ShiftLeft1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~113_combout\ = (\core1|alu_1|ShiftLeft1~75_combout\) # ((\core1|alu_1|ShiftLeft1~71_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~71_combout\,
	datad => \core1|alu_1|ShiftLeft1~75_combout\,
	combout => \core1|alu_1|ShiftLeft1~113_combout\);

-- Location: LCCOMB_X16_Y35_N26
\core1|alu_1|ShiftLeft1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~90_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & (((!\core1|alu_1|Selector31~2_combout\)))) # (!\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftLeft1~121_combout\)) # 
-- (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftLeft1~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftLeft1~121_combout\,
	datac => \core1|alu_1|ShiftLeft1~113_combout\,
	datad => \core1|alu_1|Selector31~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~90_combout\);

-- Location: LCCOMB_X14_Y37_N14
\core1|alu_1|ShiftLeft1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~102_combout\ = (\core1|rs_val_2_r\(0) & (((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~13_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(0))) # (!\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~13_combout\,
	combout => \core1|alu_1|ShiftLeft1~102_combout\);

-- Location: LCCOMB_X14_Y38_N22
\core1|alu_1|ShiftLeft1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~56_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~17_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~17_combout\,
	datad => \core1|alu_1|ShiftLeft0~33_combout\,
	combout => \core1|alu_1|ShiftLeft1~56_combout\);

-- Location: LCCOMB_X14_Y38_N6
\core1|alu_1|ShiftLeft1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~105_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~62_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~56_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftLeft1~56_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~56_combout\,
	datad => \core1|alu_1|ShiftLeft1~62_combout\,
	combout => \core1|alu_1|ShiftLeft1~105_combout\);

-- Location: LCCOMB_X15_Y35_N20
\core1|alu_1|ShiftLeft1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~63_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~102_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftLeft1~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~102_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~105_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~63_combout\);

-- Location: LCCOMB_X16_Y35_N20
\core1|alu_1|ShiftLeft1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~91_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~90_combout\ & ((\core1|alu_1|ShiftLeft1~63_combout\))) # (!\core1|alu_1|ShiftLeft1~90_combout\ & (\core1|alu_1|ShiftLeft1~117_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~117_combout\,
	datab => \core1|alu_1|ShiftLeft1~46_combout\,
	datac => \core1|alu_1|ShiftLeft1~90_combout\,
	datad => \core1|alu_1|ShiftLeft1~63_combout\,
	combout => \core1|alu_1|ShiftLeft1~91_combout\);

-- Location: LCCOMB_X16_Y35_N16
\core1|alu_1|result_o~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~192_combout\ = (\core1|alu_1|ShiftLeft1~91_combout\) # ((!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~70_combout\,
	datad => \core1|alu_1|ShiftLeft1~91_combout\,
	combout => \core1|alu_1|result_o~192_combout\);

-- Location: LCCOMB_X16_Y35_N12
\core1|rf_wd[26]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~253_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~192_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[26]~252_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[26]~252_combout\,
	datad => \core1|alu_1|result_o~192_combout\,
	combout => \core1|rf_wd[26]~253_combout\);

-- Location: LCCOMB_X17_Y35_N16
\core1|rf_wd[26]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~254_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[26]~253_combout\ & (\core1|alu_1|result_o~164_combout\)) # (!\core1|rf_wd[26]~253_combout\ & ((\core1|alu_1|result_o~163_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[26]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~164_combout\,
	datab => \core1|alu_1|result_o~163_combout\,
	datac => \core1|alu_1|Selector30~6_combout\,
	datad => \core1|rf_wd[26]~253_combout\,
	combout => \core1|rf_wd[26]~254_combout\);

-- Location: LCCOMB_X17_Y35_N10
\core1|rf_wd[26]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~255_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(26))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[26]~254_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (!\core1|alu_1|Selector30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~13_combout\,
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rf_wd[26]~254_combout\,
	combout => \core1|rf_wd[26]~255_combout\);

-- Location: LCCOMB_X17_Y35_N24
\core1|rf_wd[26]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~256_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[26]~255_combout\ & ((\core1|alu_1|result_o~162_combout\))) # (!\core1|rf_wd[26]~255_combout\ & (\core1|alu_1|result_o~161_combout\)))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[26]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~161_combout\,
	datac => \core1|alu_1|result_o~162_combout\,
	datad => \core1|rf_wd[26]~255_combout\,
	combout => \core1|rf_wd[26]~256_combout\);

-- Location: LCCOMB_X17_Y35_N18
\core1|rf_wd[26]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~257_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(26)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[26]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~22_combout\,
	datab => \core1|rs_val_2_r\(26),
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[26]~256_combout\,
	combout => \core1|rf_wd[26]~257_combout\);

-- Location: LCCOMB_X17_Y35_N2
\core1|rf_wd[26]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~329_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[26]~257_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[26]~257_combout\ & (\core1|alu_1|Add1~52_combout\)) # (!\core1|rf_wd[26]~257_combout\ & 
-- ((\core1|rf_wd[26]~328_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~52_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[26]~328_combout\,
	datad => \core1|rf_wd[26]~257_combout\,
	combout => \core1|rf_wd[26]~329_combout\);

-- Location: LCCOMB_X17_Y35_N0
\core1|rf_wd[26]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~258_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[28]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[26]~329_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[28]~input_o\,
	datad => \core1|rf_wd[26]~329_combout\,
	combout => \core1|rf_wd[26]~258_combout\);

-- Location: LCCOMB_X17_Y35_N4
\core1|rf_wd[26]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[26]~259_combout\ = (\core1|rf_wd[26]~258_combout\) # ((\net_packet_flat_i[26]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[26]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[26]~258_combout\,
	combout => \core1|rf_wd[26]~259_combout\);

-- Location: LCCOMB_X14_Y31_N12
\core1|rs_val_or_zero[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[31]~31_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(44))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF_rtl_0_bypass\(44),
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a31\,
	combout => \core1|rs_val_or_zero[31]~31_combout\);

-- Location: FF_X14_Y31_N13
\core1|rs_val_2_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[31]~31_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(31));

-- Location: LCCOMB_X19_Y36_N26
\core1|alu_1|Selector0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~17_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(31))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|Selector0~17_combout\);

-- Location: LCCOMB_X19_Y36_N8
\core1|rf_wd[31]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~307_combout\ = (\core1|instruction_2_r.opcode\(4) & (((\core1|alu_1|Selector0~17_combout\)) # (!\core1|instruction_2_r.opcode\(3)))) # (!\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(3) & 
-- ((!\core1|instruction_2_r.opcode\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|alu_1|Selector0~17_combout\,
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|rf_wd[31]~307_combout\);

-- Location: LCCOMB_X19_Y36_N16
\core1|rf_wd[31]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~310_combout\ = (\core1|is_load_op_2_r~q\) # ((\core1|instruction_2_r.opcode\(4)) # (!\core1|rf_wd[31]~307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \core1|rf_wd[31]~307_combout\,
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|rf_wd[31]~310_combout\);

-- Location: LCCOMB_X23_Y35_N26
\core1|rf_wd[31]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~304_combout\ = (\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[31]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datad => \net_packet_flat_i[31]~input_o\,
	combout => \core1|rf_wd[31]~304_combout\);

-- Location: LCCOMB_X9_Y31_N28
\core1|alu_1|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~60_combout\ = ((\core1|rs_val_2_r\(30) $ (\core1|rd_val_2_r\(30) $ (\core1|alu_1|Add1~59\)))) # (GND)
-- \core1|alu_1|Add1~61\ = CARRY((\core1|rs_val_2_r\(30) & (\core1|rd_val_2_r\(30) & !\core1|alu_1|Add1~59\)) # (!\core1|rs_val_2_r\(30) & ((\core1|rd_val_2_r\(30)) # (!\core1|alu_1|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rd_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|Add1~59\,
	combout => \core1|alu_1|Add1~60_combout\,
	cout => \core1|alu_1|Add1~61\);

-- Location: LCCOMB_X9_Y31_N30
\core1|alu_1|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~62_combout\ = \core1|rs_val_2_r\(31) $ (\core1|alu_1|Add1~61\ $ (!\core1|rd_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	cin => \core1|alu_1|Add1~61\,
	combout => \core1|alu_1|Add1~62_combout\);

-- Location: LCCOMB_X11_Y33_N18
\core1|alu_1|ShiftLeft0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~108_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~75_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~75_combout\,
	combout => \core1|alu_1|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X11_Y33_N16
\core1|alu_1|ShiftLeft0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~111_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~108_combout\) # ((\core1|alu_1|ShiftLeft0~110_combout\ & !\core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~110_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~108_combout\,
	combout => \core1|alu_1|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X9_Y34_N16
\core1|alu_1|ShiftLeft0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~29_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~21_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~28_combout\,
	datad => \core1|alu_1|ShiftLeft0~21_combout\,
	combout => \core1|alu_1|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X9_Y34_N24
\core1|alu_1|ShiftLeft0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~31_combout\ = (\core1|alu_1|ShiftLeft0~29_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~16_combout\,
	datad => \core1|alu_1|ShiftLeft0~29_combout\,
	combout => \core1|alu_1|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X12_Y36_N26
\core1|alu_1|ShiftLeft0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~112_combout\ = (\core1|alu_1|ShiftLeft0~111_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~111_combout\,
	datad => \core1|alu_1|ShiftLeft0~31_combout\,
	combout => \core1|alu_1|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X12_Y38_N12
\core1|alu_1|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~8_combout\ = (\core1|rs_val_2_r\(2)) # ((\core1|rs_val_2_r\(0) & !\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X12_Y38_N8
\core1|alu_1|ShiftLeft0~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~145_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & (!\core1|alu_1|ShiftRight0~27_combout\)) # (!\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|rd_val_2_r\(31)))) # 
-- (!\core1|alu_1|ShiftRight0~27_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~8_combout\,
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftLeft0~137_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftLeft0~145_combout\);

-- Location: LCCOMB_X12_Y38_N30
\core1|alu_1|ShiftLeft0~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~146_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftLeft0~145_combout\ & ((\core1|alu_1|ShiftLeft0~128_combout\))) # (!\core1|alu_1|ShiftLeft0~145_combout\ & (\core1|rd_val_2_r\(30))))) # 
-- (!\core1|alu_1|ShiftLeft0~8_combout\ & (((\core1|alu_1|ShiftLeft0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|alu_1|ShiftLeft0~8_combout\,
	datac => \core1|alu_1|ShiftLeft0~145_combout\,
	datad => \core1|alu_1|ShiftLeft0~128_combout\,
	combout => \core1|alu_1|ShiftLeft0~146_combout\);

-- Location: LCCOMB_X11_Y36_N8
\core1|alu_1|ShiftLeft0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~67_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~49_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~49_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~66_combout\,
	combout => \core1|alu_1|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X11_Y36_N14
\core1|alu_1|ShiftLeft0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~68_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~59_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~67_combout\,
	datad => \core1|alu_1|ShiftLeft0~59_combout\,
	combout => \core1|alu_1|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X12_Y36_N18
\core1|alu_1|ShiftLeft0~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~147_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~68_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~146_combout\,
	datad => \core1|alu_1|ShiftLeft0~68_combout\,
	combout => \core1|alu_1|ShiftLeft0~147_combout\);

-- Location: LCCOMB_X12_Y36_N24
\core1|alu_1|ShiftLeft0~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~148_combout\ = (\core1|alu_1|ShiftLeft0~147_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~112_combout\,
	datad => \core1|alu_1|ShiftLeft0~147_combout\,
	combout => \core1|alu_1|ShiftLeft0~148_combout\);

-- Location: LCCOMB_X8_Y33_N28
\core1|alu_1|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~60_combout\ = ((\core1|rs_val_2_r\(30) $ (\core1|rd_val_2_r\(30) $ (!\core1|alu_1|Add0~59\)))) # (GND)
-- \core1|alu_1|Add0~61\ = CARRY((\core1|rs_val_2_r\(30) & ((\core1|rd_val_2_r\(30)) # (!\core1|alu_1|Add0~59\))) # (!\core1|rs_val_2_r\(30) & (\core1|rd_val_2_r\(30) & !\core1|alu_1|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rd_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|Add0~59\,
	combout => \core1|alu_1|Add0~60_combout\,
	cout => \core1|alu_1|Add0~61\);

-- Location: LCCOMB_X8_Y33_N30
\core1|alu_1|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add0~62_combout\ = \core1|rs_val_2_r\(31) $ (\core1|alu_1|Add0~61\ $ (\core1|rd_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	cin => \core1|alu_1|Add0~61\,
	combout => \core1|alu_1|Add0~62_combout\);

-- Location: LCCOMB_X19_Y36_N0
\core1|alu_1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~2_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|ShiftLeft0~148_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|ShiftLeft0~148_combout\,
	datad => \core1|alu_1|Add0~62_combout\,
	combout => \core1|alu_1|Selector0~2_combout\);

-- Location: LCCOMB_X19_Y36_N14
\core1|alu_1|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~3_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector0~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector0~2_combout\ & ((\core1|alu_1|Add1~62_combout\))))) # (!\core1|instruction_2_r.opcode\(0) & 
-- (((\core1|alu_1|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|Add1~62_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|Selector0~2_combout\,
	combout => \core1|alu_1|Selector0~3_combout\);

-- Location: IOIBUF_X0_Y5_N15
\from_mem_flat_i[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(33),
	o => \from_mem_flat_i[33]~input_o\);

-- Location: LCCOMB_X19_Y36_N12
\core1|alu_1|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~4_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(31) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector0~4_combout\);

-- Location: LCCOMB_X12_Y34_N14
\core1|alu_1|ShiftRight2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~93_combout\ = (\core1|rd_val_2_r\(31) & (!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(2) & !\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight2~93_combout\);

-- Location: LCCOMB_X12_Y36_N10
\core1|alu_1|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~5_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|ShiftLeft0~148_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|ShiftRight2~93_combout\,
	datad => \core1|alu_1|ShiftLeft0~148_combout\,
	combout => \core1|alu_1|Selector0~5_combout\);

-- Location: LCCOMB_X12_Y36_N0
\core1|alu_1|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~6_combout\ = (\core1|alu_1|Selector0~5_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|alu_1|Selector0~5_combout\,
	combout => \core1|alu_1|Selector0~6_combout\);

-- Location: LCCOMB_X19_Y36_N10
\core1|alu_1|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~7_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector0~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|Selector0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector0~4_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector0~6_combout\,
	combout => \core1|alu_1|Selector0~7_combout\);

-- Location: LCCOMB_X19_Y36_N4
\core1|rf_wd[31]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~305_combout\ = (\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[33]~input_o\)) # (!\core1|is_load_op_2_r~q\ & (((\core1|instruction_2_r.opcode\(3)) # (\core1|alu_1|Selector0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[33]~input_o\,
	datab => \core1|instruction_2_r.opcode\(3),
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|alu_1|Selector0~7_combout\,
	combout => \core1|rf_wd[31]~305_combout\);

-- Location: LCCOMB_X19_Y36_N6
\core1|alu_1|Selector0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~14_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|rd_val_2_r\(31) & (!\core1|instruction_2_r.opcode\(1) & \core1|rs_val_2_r\(31))) # (!\core1|rd_val_2_r\(31) & (\core1|instruction_2_r.opcode\(1) & 
-- !\core1|rs_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|Selector0~14_combout\);

-- Location: LCCOMB_X17_Y36_N22
\core1|alu_1|Selector0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~15_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(31)) # (\core1|rs_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|Selector0~15_combout\);

-- Location: LCCOMB_X12_Y34_N4
\core1|alu_1|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add2~1_combout\ = (\core1|rs_val_2_r\(0)) # ((\core1|rs_val_2_r\(1)) # ((\core1|rs_val_2_r\(2)) # (\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|Add2~1_combout\);

-- Location: LCCOMB_X17_Y36_N18
\core1|alu_1|ShiftLeft0~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~149_combout\ = (!\core1|rs_val_2_r\(4) & !\core1|alu_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Add2~1_combout\,
	combout => \core1|alu_1|ShiftLeft0~149_combout\);

-- Location: LCCOMB_X17_Y36_N24
\core1|alu_1|Selector0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~16_combout\ = (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector0~15_combout\) # ((\core1|rd_val_2_r\(31) & \core1|alu_1|ShiftLeft0~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector0~15_combout\,
	datad => \core1|alu_1|ShiftLeft0~149_combout\,
	combout => \core1|alu_1|Selector0~16_combout\);

-- Location: LCCOMB_X23_Y38_N6
\core1|alu_1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~0_combout\ = (\core1|instruction_2_r.opcode\(2) & (!\core1|instruction_2_r.rd\(2) & (!\core1|instruction_2_r.rd\(3) & \core1|instruction_2_r.rd\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_2_r.rd\(2),
	datac => \core1|instruction_2_r.rd\(3),
	datad => \core1|instruction_2_r.rd\(4),
	combout => \core1|alu_1|Selector21~0_combout\);

-- Location: LCCOMB_X17_Y36_N14
\core1|alu_1|Selector0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~12_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(31) $ (((\core1|rd_val_2_r\(31) & \core1|instruction_2_r.opcode\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|Selector0~12_combout\);

-- Location: LCCOMB_X17_Y36_N8
\core1|alu_1|Selector0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~13_combout\ = (\core1|alu_1|Selector0~12_combout\) # ((\core1|alu_1|Selector21~0_combout\ & (\core1|rs_val_2_r\(31) & !\core1|instruction_2_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~0_combout\,
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|alu_1|Selector0~12_combout\,
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector0~13_combout\);

-- Location: LCCOMB_X10_Y34_N8
\core1|alu_1|ShiftLeft1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~53_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~21_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~21_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft0~28_combout\,
	combout => \core1|alu_1|ShiftLeft1~53_combout\);

-- Location: LCCOMB_X10_Y34_N6
\core1|alu_1|ShiftLeft1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~54_combout\ = (\core1|alu_1|ShiftLeft1~53_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~53_combout\,
	datad => \core1|alu_1|ShiftLeft1~103_combout\,
	combout => \core1|alu_1|ShiftLeft1~54_combout\);

-- Location: LCCOMB_X11_Y33_N6
\core1|alu_1|ShiftLeft1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~83_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~75_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft0~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~75_combout\,
	combout => \core1|alu_1|ShiftLeft1~83_combout\);

-- Location: LCCOMB_X11_Y33_N12
\core1|alu_1|ShiftLeft1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~84_combout\ = (\core1|alu_1|ShiftLeft1~83_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~118_combout\,
	datad => \core1|alu_1|ShiftLeft1~83_combout\,
	combout => \core1|alu_1|ShiftLeft1~84_combout\);

-- Location: LCCOMB_X17_Y36_N30
\core1|alu_1|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~8_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~54_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~54_combout\,
	datad => \core1|alu_1|ShiftLeft1~84_combout\,
	combout => \core1|alu_1|Selector0~8_combout\);

-- Location: LCCOMB_X14_Y37_N6
\core1|alu_1|ShiftRight2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~45_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rs_val_2_r\(1) & \core1|rs_val_2_r\(2))) # (!\core1|rs_val_2_r\(0) & (!\core1|rs_val_2_r\(1) & !\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight2~45_combout\);

-- Location: LCCOMB_X14_Y37_N20
\core1|alu_1|ShiftRight2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~44_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1)) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rs_val_2_r\(0) & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight2~44_combout\);

-- Location: LCCOMB_X17_Y36_N4
\core1|alu_1|ShiftLeft1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~100_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & (((\core1|rd_val_2_r\(30)) # (!\core1|alu_1|ShiftRight2~45_combout\)))) # (!\core1|alu_1|ShiftRight2~44_combout\ & (\core1|rd_val_2_r\(31) & 
-- ((\core1|alu_1|ShiftRight2~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|alu_1|ShiftRight2~44_combout\,
	datad => \core1|alu_1|ShiftRight2~45_combout\,
	combout => \core1|alu_1|ShiftLeft1~100_combout\);

-- Location: LCCOMB_X17_Y36_N26
\core1|alu_1|ShiftLeft1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~101_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (\core1|alu_1|ShiftLeft1~100_combout\)) # (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftLeft1~100_combout\ & ((\core1|alu_1|ShiftLeft1~122_combout\))) # 
-- (!\core1|alu_1|ShiftLeft1~100_combout\ & (\core1|alu_1|ShiftLeft0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~45_combout\,
	datab => \core1|alu_1|ShiftLeft1~100_combout\,
	datac => \core1|alu_1|ShiftLeft0~137_combout\,
	datad => \core1|alu_1|ShiftLeft1~122_combout\,
	combout => \core1|alu_1|ShiftLeft1~101_combout\);

-- Location: LCCOMB_X11_Y35_N22
\core1|alu_1|ShiftLeft1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~70_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~49_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~66_combout\,
	datac => \core1|alu_1|ShiftLeft0~49_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftLeft1~70_combout\);

-- Location: LCCOMB_X11_Y35_N18
\core1|alu_1|ShiftLeft1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~110_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~70_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~68_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~68_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~70_combout\,
	datad => \core1|alu_1|ShiftLeft1~68_combout\,
	combout => \core1|alu_1|ShiftLeft1~110_combout\);

-- Location: LCCOMB_X17_Y36_N16
\core1|alu_1|Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~9_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~110_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~101_combout\,
	datad => \core1|alu_1|ShiftLeft1~110_combout\,
	combout => \core1|alu_1|Selector0~9_combout\);

-- Location: LCCOMB_X17_Y36_N6
\core1|alu_1|Selector0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~10_combout\ = (\core1|alu_1|Selector0~8_combout\) # ((\core1|alu_1|Selector0~9_combout\) # ((\core1|rd_val_2_r\(31) & \core1|alu_1|ShiftLeft0~149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|ShiftLeft0~149_combout\,
	datac => \core1|alu_1|Selector0~8_combout\,
	datad => \core1|alu_1|Selector0~9_combout\,
	combout => \core1|alu_1|Selector0~10_combout\);

-- Location: LCCOMB_X17_Y36_N20
\core1|alu_1|Selector0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~11_combout\ = (\core1|instruction_2_r.opcode\(2) & (\core1|rs_val_2_r\(6) $ ((\core1|rs_val_2_r\(17))))) # (!\core1|instruction_2_r.opcode\(2) & (((\core1|alu_1|Selector0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rs_val_2_r\(17),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector0~10_combout\,
	combout => \core1|alu_1|Selector0~11_combout\);

-- Location: LCCOMB_X17_Y36_N10
\core1|alu_1|Selector0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector0~18_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector0~11_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & (((\core1|alu_1|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector0~13_combout\,
	datad => \core1|alu_1|Selector0~11_combout\,
	combout => \core1|alu_1|Selector0~18_combout\);

-- Location: LCCOMB_X19_Y36_N24
\core1|rf_wd[31]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~306_combout\ = (\core1|instruction_2_r.opcode\(3) & (((\core1|alu_1|Selector0~18_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & ((\core1|alu_1|Selector0~14_combout\) # ((\core1|alu_1|Selector0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector0~14_combout\,
	datab => \core1|alu_1|Selector0~16_combout\,
	datac => \core1|instruction_2_r.opcode\(3),
	datad => \core1|alu_1|Selector0~18_combout\,
	combout => \core1|rf_wd[31]~306_combout\);

-- Location: LCCOMB_X19_Y36_N18
\core1|rf_wd[31]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~308_combout\ = (\core1|instruction_2_r.opcode\(4) & (\core1|rf_wd[31]~307_combout\ & (\core1|rf_wd[31]~305_combout\))) # (!\core1|instruction_2_r.opcode\(4) & ((\core1|rf_wd[31]~307_combout\) # ((\core1|rf_wd[31]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(4),
	datab => \core1|rf_wd[31]~307_combout\,
	datac => \core1|rf_wd[31]~305_combout\,
	datad => \core1|rf_wd[31]~306_combout\,
	combout => \core1|rf_wd[31]~308_combout\);

-- Location: LCCOMB_X19_Y36_N20
\core1|rf_wd[31]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~309_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\core1|rf_wd[31]~305_combout\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[31]~308_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[31]~305_combout\,
	datad => \core1|rf_wd[31]~308_combout\,
	combout => \core1|rf_wd[31]~309_combout\);

-- Location: LCCOMB_X19_Y36_N30
\core1|rf_wd[31]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[31]~311_combout\ = (\core1|rf_wd[31]~304_combout\) # ((\core1|rf_wd[31]~309_combout\ & ((\core1|rf_wd[31]~310_combout\) # (\core1|alu_1|Selector0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[31]~310_combout\,
	datab => \core1|rf_wd[31]~304_combout\,
	datac => \core1|alu_1|Selector0~3_combout\,
	datad => \core1|rf_wd[31]~309_combout\,
	combout => \core1|rf_wd[31]~311_combout\);

-- Location: LCCOMB_X28_Y28_N30
\core1|rf|RF~799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~799feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~799feeder_combout\);

-- Location: FF_X28_Y28_N31
\core1|rf|RF~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~799feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~799_q\);

-- Location: FF_X28_Y24_N31
\core1|rf|RF~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~287_q\);

-- Location: LCCOMB_X28_Y24_N30
\core1|rf|RF~3376\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3376_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~799_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~287_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~799_q\,
	datac => \core1|rf|RF~287_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3376_combout\);

-- Location: FF_X23_Y24_N1
\core1|rf|RF~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1311_q\);

-- Location: LCCOMB_X18_Y24_N12
\core1|rf|RF~1823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1823feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1823feeder_combout\);

-- Location: FF_X18_Y24_N13
\core1|rf|RF~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1823feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1823_q\);

-- Location: LCCOMB_X23_Y24_N0
\core1|rf|RF~3377\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3377_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3376_combout\ & ((\core1|rf|RF~1823_q\))) # (!\core1|rf|RF~3376_combout\ & (\core1|rf|RF~1311_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3376_combout\,
	datac => \core1|rf|RF~1311_q\,
	datad => \core1|rf|RF~1823_q\,
	combout => \core1|rf|RF~3377_combout\);

-- Location: LCCOMB_X25_Y28_N8
\core1|rf|RF~1055feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1055feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1055feeder_combout\);

-- Location: FF_X25_Y28_N9
\core1|rf|RF~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1055feeder_combout\,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1055_q\);

-- Location: LCCOMB_X18_Y25_N18
\core1|rf|RF~1567feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1567feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1567feeder_combout\);

-- Location: FF_X18_Y25_N19
\core1|rf|RF~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1567feeder_combout\,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1567_q\);

-- Location: LCCOMB_X28_Y25_N28
\core1|rf|RF~543feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~543feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~543feeder_combout\);

-- Location: FF_X28_Y25_N29
\core1|rf|RF~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~543feeder_combout\,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~543_q\);

-- Location: FF_X28_Y25_N15
\core1|rf|RF~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~31_q\);

-- Location: LCCOMB_X28_Y25_N14
\core1|rf|RF~3378\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3378_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~543_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~31_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~543_q\,
	datac => \core1|rf|RF~31_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3378_combout\);

-- Location: LCCOMB_X25_Y25_N2
\core1|rf|RF~3379\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3379_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3378_combout\ & ((\core1|rf|RF~1567_q\))) # (!\core1|rf|RF~3378_combout\ & (\core1|rf|RF~1055_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1055_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1567_q\,
	datad => \core1|rf|RF~3378_combout\,
	combout => \core1|rf|RF~3379_combout\);

-- Location: LCCOMB_X26_Y25_N10
\core1|rf|RF~3380\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3380_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3377_combout\)) # (!\core1|rd_addr[3]~1_combout\ & 
-- ((\core1|rf|RF~3379_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3377_combout\,
	datad => \core1|rf|RF~3379_combout\,
	combout => \core1|rf|RF~3380_combout\);

-- Location: LCCOMB_X23_Y25_N30
\core1|rf|RF~1695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1695feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1695feeder_combout\);

-- Location: FF_X23_Y25_N31
\core1|rf|RF~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1695feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1695_q\);

-- Location: FF_X26_Y24_N1
\core1|rf|RF~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~671_q\);

-- Location: LCCOMB_X34_Y32_N4
\core1|rf|RF~1183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1183feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1183feeder_combout\);

-- Location: FF_X34_Y32_N5
\core1|rf|RF~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1183feeder_combout\,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1183_q\);

-- Location: FF_X33_Y32_N11
\core1|rf|RF~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~159_q\);

-- Location: LCCOMB_X33_Y32_N10
\core1|rf|RF~3374\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3374_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1183_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~159_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1183_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~159_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3374_combout\);

-- Location: LCCOMB_X26_Y24_N0
\core1|rf|RF~3375\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3375_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3374_combout\ & (\core1|rf|RF~1695_q\)) # (!\core1|rf|RF~3374_combout\ & ((\core1|rf|RF~671_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1695_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~671_q\,
	datad => \core1|rf|RF~3374_combout\,
	combout => \core1|rf|RF~3375_combout\);

-- Location: LCCOMB_X28_Y31_N6
\core1|rf|RF~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~927feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~927feeder_combout\);

-- Location: FF_X28_Y31_N7
\core1|rf|RF~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~927feeder_combout\,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~927_q\);

-- Location: FF_X30_Y25_N9
\core1|rf|RF~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1951_q\);

-- Location: LCCOMB_X34_Y28_N16
\core1|rf|RF~1439feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1439feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1439feeder_combout\);

-- Location: FF_X34_Y28_N17
\core1|rf|RF~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1439feeder_combout\,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1439_q\);

-- Location: FF_X34_Y28_N19
\core1|rf|RF~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~415_q\);

-- Location: LCCOMB_X34_Y28_N18
\core1|rf|RF~3381\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3381_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1439_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~415_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1439_q\,
	datac => \core1|rf|RF~415_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3381_combout\);

-- Location: LCCOMB_X30_Y25_N8
\core1|rf|RF~3382\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3382_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3381_combout\ & ((\core1|rf|RF~1951_q\))) # (!\core1|rf|RF~3381_combout\ & (\core1|rf|RF~927_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~927_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1951_q\,
	datad => \core1|rf|RF~3381_combout\,
	combout => \core1|rf|RF~3382_combout\);

-- Location: LCCOMB_X26_Y25_N4
\core1|rf|RF~3383\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3383_combout\ = (\core1|rf|RF~3380_combout\ & (((\core1|rf|RF~3382_combout\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3380_combout\ & (\core1|rf|RF~3375_combout\ & (\core1|rd_addr[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3380_combout\,
	datab => \core1|rf|RF~3375_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~3382_combout\,
	combout => \core1|rf|RF~3383_combout\);

-- Location: LCCOMB_X22_Y25_N24
\core1|rf|RF~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~703feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~703feeder_combout\);

-- Location: FF_X22_Y25_N25
\core1|rf|RF~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~703feeder_combout\,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~703_q\);

-- Location: FF_X26_Y28_N13
\core1|rf|RF~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1727_q\);

-- Location: LCCOMB_X27_Y32_N2
\core1|rf|RF~1215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1215feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1215feeder_combout\);

-- Location: FF_X27_Y32_N3
\core1|rf|RF~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1215feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1215_q\);

-- Location: FF_X28_Y32_N17
\core1|rf|RF~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~191_q\);

-- Location: LCCOMB_X28_Y32_N16
\core1|rf|RF~3366\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3366_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1215_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~191_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1215_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~191_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3366_combout\);

-- Location: LCCOMB_X26_Y28_N12
\core1|rf|RF~3367\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3367_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3366_combout\ & ((\core1|rf|RF~1727_q\))) # (!\core1|rf|RF~3366_combout\ & (\core1|rf|RF~703_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~703_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~1727_q\,
	datad => \core1|rf|RF~3366_combout\,
	combout => \core1|rf|RF~3367_combout\);

-- Location: LCCOMB_X25_Y28_N10
\core1|rf|RF~1087feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1087feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1087feeder_combout\);

-- Location: FF_X25_Y28_N11
\core1|rf|RF~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1087feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1087_q\);

-- Location: FF_X26_Y28_N27
\core1|rf|RF~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1599_q\);

-- Location: LCCOMB_X29_Y28_N6
\core1|rf|RF~575feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~575feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~575feeder_combout\);

-- Location: FF_X29_Y28_N7
\core1|rf|RF~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~575feeder_combout\,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~575_q\);

-- Location: FF_X30_Y28_N11
\core1|rf|RF~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~63_q\);

-- Location: LCCOMB_X30_Y28_N10
\core1|rf|RF~3368\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3368_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~575_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~575_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~63_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3368_combout\);

-- Location: LCCOMB_X26_Y28_N26
\core1|rf|RF~3369\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3369_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3368_combout\ & ((\core1|rf|RF~1599_q\))) # (!\core1|rf|RF~3368_combout\ & (\core1|rf|RF~1087_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1087_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1599_q\,
	datad => \core1|rf|RF~3368_combout\,
	combout => \core1|rf|RF~3369_combout\);

-- Location: LCCOMB_X26_Y25_N22
\core1|rf|RF~3370\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3370_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\) # ((\core1|rf|RF~3367_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3367_combout\,
	datad => \core1|rf|RF~3369_combout\,
	combout => \core1|rf|RF~3370_combout\);

-- Location: LCCOMB_X27_Y29_N2
\core1|rf|RF~959feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~959feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~959feeder_combout\);

-- Location: FF_X27_Y29_N3
\core1|rf|RF~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~959feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~959_q\);

-- Location: FF_X27_Y29_N13
\core1|rf|RF~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1983_q\);

-- Location: FF_X28_Y32_N3
\core1|rf|RF~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~447_q\);

-- Location: LCCOMB_X27_Y28_N22
\core1|rf|RF~1471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1471feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1471feeder_combout\);

-- Location: FF_X27_Y28_N23
\core1|rf|RF~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1471feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1471_q\);

-- Location: LCCOMB_X28_Y32_N2
\core1|rf|RF~3371\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3371_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1471_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~447_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~447_q\,
	datad => \core1|rf|RF~1471_q\,
	combout => \core1|rf|RF~3371_combout\);

-- Location: LCCOMB_X27_Y29_N12
\core1|rf|RF~3372\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3372_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3371_combout\ & ((\core1|rf|RF~1983_q\))) # (!\core1|rf|RF~3371_combout\ & (\core1|rf|RF~959_q\)))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~959_q\,
	datac => \core1|rf|RF~1983_q\,
	datad => \core1|rf|RF~3371_combout\,
	combout => \core1|rf|RF~3372_combout\);

-- Location: LCCOMB_X25_Y25_N24
\core1|rf|RF~1855feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1855feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1855feeder_combout\);

-- Location: FF_X25_Y25_N25
\core1|rf|RF~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1855feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1855_q\);

-- Location: FF_X30_Y29_N31
\core1|rf|RF~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1343_q\);

-- Location: LCCOMB_X29_Y28_N16
\core1|rf|RF~831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~831feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~831feeder_combout\);

-- Location: FF_X29_Y28_N17
\core1|rf|RF~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~831feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~831_q\);

-- Location: FF_X30_Y28_N1
\core1|rf|RF~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~319_q\);

-- Location: LCCOMB_X30_Y28_N0
\core1|rf|RF~3364\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3364_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~831_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~831_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~319_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3364_combout\);

-- Location: LCCOMB_X30_Y29_N30
\core1|rf|RF~3365\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3365_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3364_combout\ & (\core1|rf|RF~1855_q\)) # (!\core1|rf|RF~3364_combout\ & ((\core1|rf|RF~1343_q\))))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1855_q\,
	datac => \core1|rf|RF~1343_q\,
	datad => \core1|rf|RF~3364_combout\,
	combout => \core1|rf|RF~3365_combout\);

-- Location: LCCOMB_X26_Y25_N0
\core1|rf|RF~3373\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3373_combout\ = (\core1|rf|RF~3370_combout\ & (((\core1|rf|RF~3372_combout\)) # (!\core1|rd_addr[3]~1_combout\))) # (!\core1|rf|RF~3370_combout\ & (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3370_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~3372_combout\,
	datad => \core1|rf|RF~3365_combout\,
	combout => \core1|rf|RF~3373_combout\);

-- Location: LCCOMB_X26_Y25_N6
\core1|rf|RF~3384\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3384_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\) # ((\core1|rf|RF~3373_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~3383_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~3383_combout\,
	datad => \core1|rf|RF~3373_combout\,
	combout => \core1|rf|RF~3384_combout\);

-- Location: LCCOMB_X27_Y36_N20
\core1|rf|RF~2015feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2015feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~2015feeder_combout\);

-- Location: FF_X27_Y36_N21
\core1|rf|RF~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2015feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2015_q\);

-- Location: FF_X32_Y36_N9
\core1|rf|RF~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~991_q\);

-- Location: FF_X32_Y36_N19
\core1|rf|RF~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~479_q\);

-- Location: LCCOMB_X27_Y36_N6
\core1|rf|RF~1503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1503feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1503feeder_combout\);

-- Location: FF_X27_Y36_N7
\core1|rf|RF~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1503feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1503_q\);

-- Location: LCCOMB_X32_Y36_N18
\core1|rf|RF~3361\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3361_combout\ = (\core1|rd_addr[4]~5_combout\ & (\core1|rd_addr[5]~4_combout\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1503_q\))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~479_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~479_q\,
	datad => \core1|rf|RF~1503_q\,
	combout => \core1|rf|RF~3361_combout\);

-- Location: LCCOMB_X32_Y36_N8
\core1|rf|RF~3362\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3362_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3361_combout\ & (\core1|rf|RF~2015_q\)) # (!\core1|rf|RF~3361_combout\ & ((\core1|rf|RF~991_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2015_q\,
	datac => \core1|rf|RF~991_q\,
	datad => \core1|rf|RF~3361_combout\,
	combout => \core1|rf|RF~3362_combout\);

-- Location: LCCOMB_X20_Y30_N14
\core1|rf|RF~1759feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1759feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1759feeder_combout\);

-- Location: FF_X20_Y30_N15
\core1|rf|RF~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1759feeder_combout\,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1759_q\);

-- Location: FF_X21_Y29_N15
\core1|rf|RF~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~735_q\);

-- Location: LCCOMB_X18_Y30_N14
\core1|rf|RF~1247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1247feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1247feeder_combout\);

-- Location: FF_X18_Y30_N15
\core1|rf|RF~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1247feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1247_q\);

-- Location: FF_X18_Y29_N5
\core1|rf|RF~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~223_q\);

-- Location: LCCOMB_X18_Y29_N4
\core1|rf|RF~3354\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3354_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1247_q\) # ((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~223_q\ & !\core1|rd_addr[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~1247_q\,
	datac => \core1|rf|RF~223_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3354_combout\);

-- Location: LCCOMB_X21_Y29_N14
\core1|rf|RF~3355\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3355_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~3354_combout\ & (\core1|rf|RF~1759_q\)) # (!\core1|rf|RF~3354_combout\ & ((\core1|rf|RF~735_q\))))) # (!\core1|rd_addr[4]~5_combout\ & (((\core1|rf|RF~3354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1759_q\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~735_q\,
	datad => \core1|rf|RF~3354_combout\,
	combout => \core1|rf|RF~3355_combout\);

-- Location: LCCOMB_X19_Y28_N2
\core1|rf|RF~607feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~607feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~607feeder_combout\);

-- Location: FF_X19_Y28_N3
\core1|rf|RF~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~607feeder_combout\,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~607_q\);

-- Location: FF_X18_Y29_N31
\core1|rf|RF~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~95_q\);

-- Location: LCCOMB_X18_Y29_N30
\core1|rf|RF~3358\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3358_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~607_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~607_q\,
	datac => \core1|rf|RF~95_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3358_combout\);

-- Location: FF_X18_Y28_N15
\core1|rf|RF~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1631_q\);

-- Location: LCCOMB_X21_Y28_N18
\core1|rf|RF~1119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1119feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1119feeder_combout\);

-- Location: FF_X21_Y28_N19
\core1|rf|RF~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1119feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1119_q\);

-- Location: LCCOMB_X18_Y28_N14
\core1|rf|RF~3359\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3359_combout\ = (\core1|rf|RF~3358_combout\ & (((\core1|rf|RF~1631_q\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3358_combout\ & (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~1119_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3358_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1631_q\,
	datad => \core1|rf|RF~1119_q\,
	combout => \core1|rf|RF~3359_combout\);

-- Location: LCCOMB_X27_Y25_N10
\core1|rf|RF~1375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1375feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1375feeder_combout\);

-- Location: FF_X27_Y25_N11
\core1|rf|RF~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1375feeder_combout\,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1375_q\);

-- Location: FF_X32_Y25_N31
\core1|rf|RF~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1887_q\);

-- Location: LCCOMB_X20_Y26_N30
\core1|rf|RF~863feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~863feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~863feeder_combout\);

-- Location: FF_X20_Y26_N31
\core1|rf|RF~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~863feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~863_q\);

-- Location: FF_X23_Y26_N13
\core1|rf|RF~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~351_q\);

-- Location: LCCOMB_X23_Y26_N12
\core1|rf|RF~3356\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3356_combout\ = (\core1|rd_addr[5]~4_combout\ & (((\core1|rd_addr[4]~5_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~863_q\)) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~351_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~863_q\,
	datac => \core1|rf|RF~351_q\,
	datad => \core1|rd_addr[4]~5_combout\,
	combout => \core1|rf|RF~3356_combout\);

-- Location: LCCOMB_X32_Y25_N30
\core1|rf|RF~3357\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3357_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3356_combout\ & ((\core1|rf|RF~1887_q\))) # (!\core1|rf|RF~3356_combout\ & (\core1|rf|RF~1375_q\)))) # (!\core1|rd_addr[5]~4_combout\ & (((\core1|rf|RF~3356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1375_q\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~1887_q\,
	datad => \core1|rf|RF~3356_combout\,
	combout => \core1|rf|RF~3357_combout\);

-- Location: LCCOMB_X26_Y25_N2
\core1|rf|RF~3360\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3360_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\) # (\core1|rf|RF~3357_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~3359_combout\ & (!\core1|rd_addr[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3359_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~3357_combout\,
	combout => \core1|rf|RF~3360_combout\);

-- Location: LCCOMB_X26_Y25_N24
\core1|rf|RF~3363\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3363_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3360_combout\ & (\core1|rf|RF~3362_combout\)) # (!\core1|rf|RF~3360_combout\ & ((\core1|rf|RF~3355_combout\))))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (((\core1|rf|RF~3360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~3362_combout\,
	datac => \core1|rf|RF~3355_combout\,
	datad => \core1|rf|RF~3360_combout\,
	combout => \core1|rf|RF~3363_combout\);

-- Location: LCCOMB_X20_Y28_N0
\core1|rf|RF~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~895feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~895feeder_combout\);

-- Location: FF_X20_Y28_N1
\core1|rf|RF~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~895feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~895_q\);

-- Location: FF_X20_Y28_N27
\core1|rf|RF~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~639_q\);

-- Location: LCCOMB_X20_Y28_N26
\core1|rf|RF~3387\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3387_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~895_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~639_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~895_q\,
	datac => \core1|rf|RF~639_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3387_combout\);

-- Location: FF_X23_Y28_N7
\core1|rf|RF~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1023_q\);

-- Location: LCCOMB_X23_Y28_N16
\core1|rf|RF~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~767feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~767feeder_combout\);

-- Location: FF_X23_Y28_N17
\core1|rf|RF~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~767feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~767_q\);

-- Location: LCCOMB_X23_Y28_N6
\core1|rf|RF~3388\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3388_combout\ = (\core1|rf|RF~3387_combout\ & (((\core1|rf|RF~1023_q\)) # (!\core1|rd_addr[2]~0_combout\))) # (!\core1|rf|RF~3387_combout\ & (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~767_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3387_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1023_q\,
	datad => \core1|rf|RF~767_q\,
	combout => \core1|rf|RF~3388_combout\);

-- Location: LCCOMB_X25_Y24_N4
\core1|rf|RF~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~383feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~383feeder_combout\);

-- Location: FF_X25_Y24_N5
\core1|rf|RF~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~383feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~383_q\);

-- Location: FF_X25_Y24_N27
\core1|rf|RF~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~511_q\);

-- Location: LCCOMB_X28_Y26_N14
\core1|rf|RF~255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~255feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~255feeder_combout\);

-- Location: FF_X28_Y26_N15
\core1|rf|RF~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~255feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~255_q\);

-- Location: FF_X20_Y24_N7
\core1|rf|RF~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~127_q\);

-- Location: LCCOMB_X20_Y24_N6
\core1|rf|RF~3389\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3389_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~255_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~127_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~255_q\,
	datac => \core1|rf|RF~127_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3389_combout\);

-- Location: LCCOMB_X25_Y24_N26
\core1|rf|RF~3390\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3390_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3389_combout\ & ((\core1|rf|RF~511_q\))) # (!\core1|rf|RF~3389_combout\ & (\core1|rf|RF~383_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~383_q\,
	datac => \core1|rf|RF~511_q\,
	datad => \core1|rf|RF~3389_combout\,
	combout => \core1|rf|RF~3390_combout\);

-- Location: LCCOMB_X34_Y28_N8
\core1|rf|RF~3391\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3391_combout\ = (\core1|rd_addr[5]~4_combout\ & (\core1|rd_addr[4]~5_combout\)) # (!\core1|rd_addr[5]~4_combout\ & ((\core1|rd_addr[4]~5_combout\ & (\core1|rf|RF~3388_combout\)) # (!\core1|rd_addr[4]~5_combout\ & 
-- ((\core1|rf|RF~3390_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rf|RF~3388_combout\,
	datad => \core1|rf|RF~3390_combout\,
	combout => \core1|rf|RF~3391_combout\);

-- Location: LCCOMB_X22_Y25_N6
\core1|rf|RF~1535feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1535feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1535feeder_combout\);

-- Location: FF_X22_Y25_N7
\core1|rf|RF~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1535feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1535_q\);

-- Location: FF_X23_Y24_N23
\core1|rf|RF~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1407_q\);

-- Location: LCCOMB_X20_Y31_N24
\core1|rf|RF~1279feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1279feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1279feeder_combout\);

-- Location: FF_X20_Y31_N25
\core1|rf|RF~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1279feeder_combout\,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1279_q\);

-- Location: FF_X20_Y24_N13
\core1|rf|RF~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1151_q\);

-- Location: LCCOMB_X20_Y24_N12
\core1|rf|RF~3385\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3385_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1279_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1151_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1279_q\,
	datac => \core1|rf|RF~1151_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3385_combout\);

-- Location: LCCOMB_X23_Y24_N22
\core1|rf|RF~3386\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3386_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3385_combout\ & (\core1|rf|RF~1535_q\)) # (!\core1|rf|RF~3385_combout\ & ((\core1|rf|RF~1407_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1535_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1407_q\,
	datad => \core1|rf|RF~3385_combout\,
	combout => \core1|rf|RF~3386_combout\);

-- Location: FF_X19_Y36_N17
\core1|rf|RF~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2047_q\);

-- Location: FF_X19_Y36_N23
\core1|rf|RF~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1791_q\);

-- Location: LCCOMB_X19_Y28_N28
\core1|rf|RF~1919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1919feeder_combout\ = \core1|rf_wd[31]~311_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[31]~311_combout\,
	combout => \core1|rf|RF~1919feeder_combout\);

-- Location: FF_X19_Y28_N29
\core1|rf|RF~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1919feeder_combout\,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1919_q\);

-- Location: FF_X18_Y25_N13
\core1|rf|RF~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[31]~311_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1663_q\);

-- Location: LCCOMB_X18_Y25_N12
\core1|rf|RF~3392\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3392_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1919_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1919_q\,
	datac => \core1|rf|RF~1663_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3392_combout\);

-- Location: LCCOMB_X19_Y36_N22
\core1|rf|RF~3393\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3393_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3392_combout\ & (\core1|rf|RF~2047_q\)) # (!\core1|rf|RF~3392_combout\ & ((\core1|rf|RF~1791_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2047_q\,
	datac => \core1|rf|RF~1791_q\,
	datad => \core1|rf|RF~3392_combout\,
	combout => \core1|rf|RF~3393_combout\);

-- Location: LCCOMB_X34_Y28_N22
\core1|rf|RF~3394\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3394_combout\ = (\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3391_combout\ & ((\core1|rf|RF~3393_combout\))) # (!\core1|rf|RF~3391_combout\ & (\core1|rf|RF~3386_combout\)))) # (!\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[5]~4_combout\,
	datab => \core1|rf|RF~3391_combout\,
	datac => \core1|rf|RF~3386_combout\,
	datad => \core1|rf|RF~3393_combout\,
	combout => \core1|rf|RF~3394_combout\);

-- Location: LCCOMB_X26_Y25_N20
\core1|rf|RF~3395\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3395_combout\ = (\core1|rf|RF~3384_combout\ & (((\core1|rf|RF~3394_combout\) # (!\core1|rd_addr[1]~3_combout\)))) # (!\core1|rf|RF~3384_combout\ & (\core1|rf|RF~3363_combout\ & (\core1|rd_addr[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3384_combout\,
	datab => \core1|rf|RF~3363_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~3394_combout\,
	combout => \core1|rf|RF~3395_combout\);

-- Location: LCCOMB_X18_Y34_N14
\core1|rd_val_or_zero[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[31]~31_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3395_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3395_combout\,
	combout => \core1|rd_val_or_zero[31]~31_combout\);

-- Location: FF_X18_Y34_N15
\core1|rd_val_2_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[31]~31_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(31));

-- Location: LCCOMB_X15_Y34_N30
\core1|alu_1|ShiftRight1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~39_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(26))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(26),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|alu_1|ShiftRight1~39_combout\);

-- Location: LCCOMB_X19_Y34_N4
\core1|alu_1|ShiftRight0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~51_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~38_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~38_combout\,
	datad => \core1|alu_1|ShiftRight1~39_combout\,
	combout => \core1|alu_1|ShiftRight0~51_combout\);

-- Location: LCCOMB_X19_Y34_N14
\core1|alu_1|ShiftRight0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~50_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight0~50_combout\);

-- Location: LCCOMB_X19_Y34_N0
\core1|alu_1|ShiftRight0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~112_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~51_combout\) # (\core1|alu_1|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|ShiftRight0~51_combout\,
	datac => \core1|alu_1|ShiftRight0~50_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~112_combout\);

-- Location: LCCOMB_X9_Y35_N22
\core1|rf_wd[25]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~239_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|ShiftRight0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|ShiftRight0~112_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|rf_wd[25]~239_combout\);

-- Location: LCCOMB_X11_Y36_N6
\core1|alu_1|ShiftLeft0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~77_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~67_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~67_combout\,
	datad => \core1|alu_1|ShiftLeft0~76_combout\,
	combout => \core1|alu_1|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X9_Y35_N26
\core1|alu_1|ShiftLeft0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~121_combout\ = (\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~114_combout\) # ((\core1|alu_1|ShiftLeft0~77_combout\)))) # (!\core1|alu_1|ShiftLeft0~20_combout\ & (!\core1|alu_1|ShiftLeft0~114_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~77_combout\,
	datad => \core1|alu_1|ShiftLeft0~120_combout\,
	combout => \core1|alu_1|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X10_Y35_N8
\core1|alu_1|ShiftLeft0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~38_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~15_combout\))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~28_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~15_combout\,
	combout => \core1|alu_1|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X10_Y35_N16
\core1|alu_1|ShiftLeft0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~41_combout\ = (\core1|alu_1|ShiftLeft0~38_combout\) # ((\core1|alu_1|ShiftLeft0~40_combout\ & !\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftLeft0~38_combout\,
	datac => \core1|alu_1|ShiftLeft0~40_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X10_Y35_N6
\core1|alu_1|ShiftLeft0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~42_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~27_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|ShiftLeft0~41_combout\,
	combout => \core1|alu_1|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X9_Y35_N28
\core1|alu_1|ShiftLeft0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~122_combout\ = (\core1|alu_1|ShiftLeft0~121_combout\ & (((\core1|alu_1|ShiftLeft0~42_combout\)) # (!\core1|alu_1|ShiftLeft0~114_combout\))) # (!\core1|alu_1|ShiftLeft0~121_combout\ & (\core1|alu_1|ShiftLeft0~114_combout\ & 
-- (\core1|alu_1|ShiftLeft0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~121_combout\,
	datab => \core1|alu_1|ShiftLeft0~114_combout\,
	datac => \core1|alu_1|ShiftLeft0~98_combout\,
	datad => \core1|alu_1|ShiftLeft0~42_combout\,
	combout => \core1|alu_1|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X9_Y35_N8
\core1|rf_wd[25]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~240_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (!\core1|rf_wd[25]~239_combout\)) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector30~2_combout\ & !\core1|alu_1|ShiftLeft0~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[25]~239_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Selector30~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~122_combout\,
	combout => \core1|rf_wd[25]~240_combout\);

-- Location: LCCOMB_X9_Y35_N0
\core1|rf_wd[25]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~330_combout\ = (\core1|alu_1|Selector30~5_combout\) # ((!\core1|rf_wd[25]~240_combout\ & ((\core1|instruction_2_r.opcode\(1)) # (\core1|alu_1|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[25]~240_combout\,
	datad => \core1|alu_1|Add0~50_combout\,
	combout => \core1|rf_wd[25]~330_combout\);

-- Location: LCCOMB_X9_Y35_N12
\core1|alu_1|result_o~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~158_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~158_combout\);

-- Location: LCCOMB_X12_Y30_N28
\core1|alu_1|ShiftRight2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~53_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~37_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~39_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight2~53_combout\);

-- Location: LCCOMB_X12_Y30_N22
\core1|alu_1|ShiftRight2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~54_combout\ = (\core1|alu_1|ShiftRight2~53_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~103_combout\,
	datad => \core1|alu_1|ShiftRight2~53_combout\,
	combout => \core1|alu_1|ShiftRight2~54_combout\);

-- Location: LCCOMB_X9_Y35_N30
\core1|alu_1|result_o~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~157_combout\ = (\core1|alu_1|ShiftLeft0~122_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftRight2~54_combout\,
	datad => \core1|alu_1|ShiftLeft0~122_combout\,
	combout => \core1|alu_1|result_o~157_combout\);

-- Location: LCCOMB_X9_Y35_N10
\core1|alu_1|result_o~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~159_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rs_val_2_r\(28),
	combout => \core1|alu_1|result_o~159_combout\);

-- Location: LCCOMB_X9_Y35_N16
\core1|alu_1|result_o~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~160_combout\ = \core1|rs_val_2_r\(25) $ (\core1|rd_val_2_r\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(25),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|alu_1|result_o~160_combout\);

-- Location: LCCOMB_X18_Y34_N30
\core1|rf_wd[25]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~241_combout\ = (\core1|rs_val_2_r\(25) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|rd_val_2_r\(25)))) # (!\core1|rs_val_2_r\(25) & (\core1|instruction_2_r.opcode\(1) & \core1|rd_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(25),
	combout => \core1|rf_wd[25]~241_combout\);

-- Location: LCCOMB_X15_Y34_N8
\core1|alu_1|ShiftRight1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~41_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~37_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~39_combout\,
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight1~41_combout\);

-- Location: LCCOMB_X18_Y34_N20
\core1|rf_wd[25]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~315_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftRight1~41_combout\) # ((\core1|alu_1|ShiftRight1~42_combout\ & \core1|rs_val_2_r\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~42_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~20_combout\,
	datad => \core1|alu_1|ShiftRight1~41_combout\,
	combout => \core1|rf_wd[25]~315_combout\);

-- Location: LCCOMB_X18_Y34_N28
\core1|rf_wd[25]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~242_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[25]~241_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[25]~241_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[25]~315_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[25]~241_combout\,
	datad => \core1|rf_wd[25]~315_combout\,
	combout => \core1|rf_wd[25]~242_combout\);

-- Location: LCCOMB_X16_Y32_N18
\core1|alu_1|ShiftRight1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~43_combout\ = (\core1|alu_1|ShiftRight1~41_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~41_combout\,
	datad => \core1|alu_1|ShiftRight1~42_combout\,
	combout => \core1|alu_1|ShiftRight1~43_combout\);

-- Location: LCCOMB_X11_Y35_N28
\core1|alu_1|ShiftLeft1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~112_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~73_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft1~70_combout\))))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & 
-- ((\core1|alu_1|ShiftLeft1~70_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft1~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~73_combout\,
	datad => \core1|alu_1|ShiftLeft1~70_combout\,
	combout => \core1|alu_1|ShiftLeft1~112_combout\);

-- Location: LCCOMB_X11_Y35_N10
\core1|alu_1|ShiftLeft1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~88_combout\ = (\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftLeft1~120_combout\ & (!\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|alu_1|Selector31~2_combout\ & (((\core1|alu_1|ShiftLeft1~46_combout\) # 
-- (\core1|alu_1|ShiftLeft1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~120_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftLeft1~112_combout\,
	combout => \core1|alu_1|ShiftLeft1~88_combout\);

-- Location: LCCOMB_X10_Y34_N0
\core1|alu_1|ShiftLeft1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~59_combout\ = (\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~15_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|alu_1|Add2~3_combout\,
	datad => \core1|alu_1|ShiftLeft0~28_combout\,
	combout => \core1|alu_1|ShiftLeft1~59_combout\);

-- Location: LCCOMB_X10_Y35_N14
\core1|alu_1|ShiftLeft1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~104_combout\ = (\core1|alu_1|ShiftLeft1~59_combout\) # ((\core1|alu_1|ShiftLeft1~60_combout\ & (\core1|rs_val_2_r\(0) $ (!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft1~60_combout\,
	datad => \core1|alu_1|ShiftLeft1~59_combout\,
	combout => \core1|alu_1|ShiftLeft1~104_combout\);

-- Location: LCCOMB_X10_Y35_N0
\core1|alu_1|ShiftLeft1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~61_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\ & ((\core1|alu_1|ShiftRight2~45_combout\)))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftLeft1~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~10_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~104_combout\,
	datad => \core1|alu_1|ShiftRight2~45_combout\,
	combout => \core1|alu_1|ShiftLeft1~61_combout\);

-- Location: LCCOMB_X10_Y35_N24
\core1|alu_1|ShiftLeft1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~89_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~88_combout\ & ((\core1|alu_1|ShiftLeft1~61_combout\))) # (!\core1|alu_1|ShiftLeft1~88_combout\ & (\core1|alu_1|ShiftLeft1~116_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~116_combout\,
	datab => \core1|alu_1|ShiftLeft1~46_combout\,
	datac => \core1|alu_1|ShiftLeft1~88_combout\,
	datad => \core1|alu_1|ShiftLeft1~61_combout\,
	combout => \core1|alu_1|ShiftLeft1~89_combout\);

-- Location: LCCOMB_X10_Y35_N10
\core1|alu_1|result_o~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~191_combout\ = (\core1|alu_1|ShiftLeft1~89_combout\) # ((!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~43_combout\,
	datad => \core1|alu_1|ShiftLeft1~89_combout\,
	combout => \core1|alu_1|result_o~191_combout\);

-- Location: LCCOMB_X10_Y35_N2
\core1|rf_wd[25]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~243_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~191_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[25]~242_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[25]~242_combout\,
	datad => \core1|alu_1|result_o~191_combout\,
	combout => \core1|rf_wd[25]~243_combout\);

-- Location: LCCOMB_X10_Y35_N12
\core1|rf_wd[25]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~244_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[25]~243_combout\ & ((\core1|alu_1|result_o~160_combout\))) # (!\core1|rf_wd[25]~243_combout\ & (\core1|alu_1|result_o~159_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[25]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~159_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~160_combout\,
	datad => \core1|rf_wd[25]~243_combout\,
	combout => \core1|rf_wd[25]~244_combout\);

-- Location: LCCOMB_X10_Y35_N18
\core1|rf_wd[25]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~245_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(25) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[25]~244_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[25]~244_combout\,
	combout => \core1|rf_wd[25]~245_combout\);

-- Location: LCCOMB_X9_Y35_N6
\core1|rf_wd[25]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~246_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[25]~245_combout\ & (\core1|alu_1|result_o~158_combout\)) # (!\core1|rf_wd[25]~245_combout\ & ((\core1|alu_1|result_o~157_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[25]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~158_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~157_combout\,
	datad => \core1|rf_wd[25]~245_combout\,
	combout => \core1|rf_wd[25]~246_combout\);

-- Location: LCCOMB_X9_Y35_N20
\core1|rf_wd[25]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~247_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(25))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[25]~246_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(25),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[25]~246_combout\,
	combout => \core1|rf_wd[25]~247_combout\);

-- Location: LCCOMB_X9_Y35_N2
\core1|rf_wd[25]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~331_combout\ = (\core1|alu_1|Selector30~5_combout\ & (\core1|rf_wd[25]~330_combout\ & ((\core1|rf_wd[25]~247_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[25]~247_combout\ & ((\core1|alu_1|Add1~50_combout\))) # 
-- (!\core1|rf_wd[25]~247_combout\ & (\core1|rf_wd[25]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|rf_wd[25]~330_combout\,
	datac => \core1|alu_1|Add1~50_combout\,
	datad => \core1|rf_wd[25]~247_combout\,
	combout => \core1|rf_wd[25]~331_combout\);

-- Location: LCCOMB_X9_Y35_N18
\core1|rf_wd[25]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~248_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[27]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[25]~331_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[27]~input_o\,
	datab => \core1|rf_wd[11]~39_combout\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[25]~331_combout\,
	combout => \core1|rf_wd[25]~248_combout\);

-- Location: LCCOMB_X9_Y35_N4
\core1|rf_wd[25]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[25]~249_combout\ = (\core1|rf_wd[25]~248_combout\) # ((\net_packet_flat_i[25]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[25]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[25]~248_combout\,
	combout => \core1|rf_wd[25]~249_combout\);

-- Location: LCCOMB_X12_Y34_N26
\core1|rs_val_or_zero[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[24]~24_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(37))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a24\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(37),
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a24\,
	combout => \core1|rs_val_or_zero[24]~24_combout\);

-- Location: FF_X12_Y34_N27
\core1|rs_val_2_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[24]~24_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(24));

-- Location: LCCOMB_X15_Y31_N16
\core1|alu_1|ShiftRight1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~13_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(25)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(24),
	datac => \core1|rd_val_2_r\(25),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~13_combout\);

-- Location: LCCOMB_X16_Y34_N2
\core1|alu_1|ShiftRight0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~24_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~13_combout\,
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight0~24_combout\);

-- Location: LCCOMB_X16_Y34_N22
\core1|alu_1|ShiftRight0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~26_combout\ = (\core1|alu_1|ShiftRight0~24_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~25_combout\,
	datad => \core1|alu_1|ShiftRight0~24_combout\,
	combout => \core1|alu_1|ShiftRight0~26_combout\);

-- Location: LCCOMB_X16_Y31_N30
\core1|alu_1|ShiftRight0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~110_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~26_combout\,
	combout => \core1|alu_1|ShiftRight0~110_combout\);

-- Location: LCCOMB_X16_Y38_N10
\core1|alu_1|ShiftLeft0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~32_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~13_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~13_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X16_Y38_N18
\core1|alu_1|ShiftLeft0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~35_combout\ = (\core1|alu_1|ShiftLeft0~32_combout\) # ((!\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftLeft0~34_combout\,
	datad => \core1|alu_1|ShiftLeft0~32_combout\,
	combout => \core1|alu_1|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X16_Y38_N28
\core1|alu_1|ShiftLeft0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~36_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(0) & (!\core1|alu_1|Add2~0_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|alu_1|Add2~0_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~35_combout\,
	combout => \core1|alu_1|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X15_Y38_N16
\core1|alu_1|ShiftLeft0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~63_combout\ = (\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftLeft0~44_combout\)) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~44_combout\,
	datac => \core1|alu_1|ShiftLeft0~62_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X15_Y38_N24
\core1|alu_1|ShiftLeft0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~72_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~63_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~63_combout\,
	datad => \core1|alu_1|ShiftLeft0~71_combout\,
	combout => \core1|alu_1|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X16_Y31_N20
\core1|alu_1|ShiftLeft0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~117_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & (\core1|alu_1|ShiftLeft0~20_combout\)) # (!\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~72_combout\))) # 
-- (!\core1|alu_1|ShiftLeft0~20_combout\ & (\core1|alu_1|ShiftLeft0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~114_combout\,
	datab => \core1|alu_1|ShiftLeft0~20_combout\,
	datac => \core1|alu_1|ShiftLeft0~116_combout\,
	datad => \core1|alu_1|ShiftLeft0~72_combout\,
	combout => \core1|alu_1|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X16_Y31_N22
\core1|alu_1|ShiftLeft0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~118_combout\ = (\core1|alu_1|ShiftLeft0~114_combout\ & ((\core1|alu_1|ShiftLeft0~117_combout\ & ((\core1|alu_1|ShiftLeft0~36_combout\))) # (!\core1|alu_1|ShiftLeft0~117_combout\ & (\core1|alu_1|ShiftLeft0~92_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft0~114_combout\ & (((\core1|alu_1|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~114_combout\,
	datab => \core1|alu_1|ShiftLeft0~92_combout\,
	datac => \core1|alu_1|ShiftLeft0~36_combout\,
	datad => \core1|alu_1|ShiftLeft0~117_combout\,
	combout => \core1|alu_1|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X16_Y31_N16
\core1|rf_wd[24]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~227_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector30~2_combout\ & ((\core1|rd_val_2_r\(31))))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~118_combout\)) # 
-- (!\core1|alu_1|Selector30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~118_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|rf_wd[24]~227_combout\);

-- Location: LCCOMB_X16_Y31_N26
\core1|rf_wd[24]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~228_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[24]~227_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[24]~227_combout\ & ((\core1|alu_1|Add0~48_combout\))) # (!\core1|rf_wd[24]~227_combout\ & 
-- (\core1|alu_1|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~110_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Add0~48_combout\,
	datad => \core1|rf_wd[24]~227_combout\,
	combout => \core1|rf_wd[24]~228_combout\);

-- Location: LCCOMB_X11_Y31_N16
\core1|alu_1|result_o~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~154_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datad => \core1|rs_val_2_r\(11),
	combout => \core1|alu_1|result_o~154_combout\);

-- Location: LCCOMB_X16_Y36_N26
\core1|alu_1|ShiftRight2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~48_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~13_combout\,
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight2~48_combout\);

-- Location: LCCOMB_X16_Y36_N16
\core1|alu_1|ShiftRight2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~49_combout\ = (\core1|alu_1|ShiftRight2~48_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~48_combout\,
	datad => \core1|alu_1|ShiftRight2~101_combout\,
	combout => \core1|alu_1|ShiftRight2~49_combout\);

-- Location: LCCOMB_X16_Y31_N4
\core1|alu_1|result_o~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~153_combout\ = (\core1|alu_1|ShiftLeft0~118_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftRight2~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~118_combout\,
	datad => \core1|alu_1|ShiftRight2~49_combout\,
	combout => \core1|alu_1|result_o~153_combout\);

-- Location: LCCOMB_X14_Y31_N14
\core1|alu_1|result_o~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~155_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(27),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|result_o~155_combout\);

-- Location: LCCOMB_X16_Y31_N8
\core1|alu_1|result_o~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~156_combout\ = \core1|rs_val_2_r\(24) $ (\core1|rd_val_2_r\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datad => \core1|rd_val_2_r\(24),
	combout => \core1|alu_1|result_o~156_combout\);

-- Location: LCCOMB_X12_Y34_N30
\core1|rf_wd[24]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~229_combout\ = (\core1|rd_val_2_r\(24) & ((\core1|rs_val_2_r\(24)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rd_val_2_r\(24) & (\core1|rs_val_2_r\(24) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datac => \core1|rs_val_2_r\(24),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[24]~229_combout\);

-- Location: LCCOMB_X12_Y34_N2
\core1|rf_wd[24]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~314_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftRight0~24_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight0~24_combout\,
	datad => \core1|alu_1|ShiftRight0~25_combout\,
	combout => \core1|rf_wd[24]~314_combout\);

-- Location: LCCOMB_X12_Y34_N28
\core1|rf_wd[24]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~230_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ ((\core1|rf_wd[24]~229_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[24]~229_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[24]~314_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[24]~229_combout\,
	datad => \core1|rf_wd[24]~314_combout\,
	combout => \core1|rf_wd[24]~230_combout\);

-- Location: LCCOMB_X16_Y36_N18
\core1|alu_1|ShiftLeft1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~69_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~44_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~62_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~44_combout\,
	combout => \core1|alu_1|ShiftLeft1~69_combout\);

-- Location: LCCOMB_X16_Y36_N20
\core1|alu_1|ShiftLeft1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~111_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~71_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~69_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft1~69_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~71_combout\,
	datad => \core1|alu_1|ShiftLeft1~69_combout\,
	combout => \core1|alu_1|ShiftLeft1~111_combout\);

-- Location: LCCOMB_X16_Y31_N14
\core1|alu_1|ShiftLeft1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~85_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & (!\core1|alu_1|Selector31~2_combout\)) # (!\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftLeft1~119_combout\)) # 
-- (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftLeft1~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~119_combout\,
	datad => \core1|alu_1|ShiftLeft1~111_combout\,
	combout => \core1|alu_1|ShiftLeft1~85_combout\);

-- Location: LCCOMB_X15_Y31_N18
\core1|alu_1|ShiftLeft1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~42_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(1) & (!\core1|rs_val_2_r\(0) & \core1|rd_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft1~42_combout\);

-- Location: LCCOMB_X14_Y38_N12
\core1|alu_1|ShiftLeft1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~55_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftLeft0~13_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftLeft0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~13_combout\,
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft1~55_combout\);

-- Location: LCCOMB_X14_Y38_N4
\core1|alu_1|ShiftLeft1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~57_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft1~55_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~56_combout\,
	datad => \core1|alu_1|ShiftLeft1~55_combout\,
	combout => \core1|alu_1|ShiftLeft1~57_combout\);

-- Location: LCCOMB_X15_Y31_N14
\core1|alu_1|ShiftLeft1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~86_combout\ = (\core1|alu_1|ShiftLeft1~57_combout\) # ((\core1|alu_1|Add2~4_combout\ & \core1|alu_1|ShiftLeft1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~42_combout\,
	datad => \core1|alu_1|ShiftLeft1~57_combout\,
	combout => \core1|alu_1|ShiftLeft1~86_combout\);

-- Location: LCCOMB_X16_Y31_N24
\core1|alu_1|ShiftLeft1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~87_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftLeft1~85_combout\ & ((\core1|alu_1|ShiftLeft1~86_combout\))) # (!\core1|alu_1|ShiftLeft1~85_combout\ & (\core1|alu_1|ShiftLeft1~115_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftLeft1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftLeft1~115_combout\,
	datac => \core1|alu_1|ShiftLeft1~85_combout\,
	datad => \core1|alu_1|ShiftLeft1~86_combout\,
	combout => \core1|alu_1|ShiftLeft1~87_combout\);

-- Location: LCCOMB_X16_Y31_N18
\core1|alu_1|result_o~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~190_combout\ = (\core1|alu_1|ShiftLeft1~87_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~26_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~26_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft1~87_combout\,
	combout => \core1|alu_1|result_o~190_combout\);

-- Location: LCCOMB_X16_Y31_N2
\core1|rf_wd[24]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~231_combout\ = (\core1|alu_1|Selector30~10_combout\ & (((\core1|alu_1|Selector30~9_combout\ & \core1|alu_1|result_o~190_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & ((\core1|rf_wd[24]~230_combout\) # 
-- ((!\core1|alu_1|Selector30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|rf_wd[24]~230_combout\,
	datac => \core1|alu_1|Selector30~9_combout\,
	datad => \core1|alu_1|result_o~190_combout\,
	combout => \core1|rf_wd[24]~231_combout\);

-- Location: LCCOMB_X16_Y31_N0
\core1|rf_wd[24]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~232_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[24]~231_combout\ & ((\core1|alu_1|result_o~156_combout\))) # (!\core1|rf_wd[24]~231_combout\ & (\core1|alu_1|result_o~155_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[24]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~155_combout\,
	datac => \core1|alu_1|result_o~156_combout\,
	datad => \core1|rf_wd[24]~231_combout\,
	combout => \core1|rf_wd[24]~232_combout\);

-- Location: LCCOMB_X16_Y31_N10
\core1|rf_wd[24]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~233_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(24))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[24]~232_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|rf_wd[24]~232_combout\,
	combout => \core1|rf_wd[24]~233_combout\);

-- Location: LCCOMB_X16_Y31_N28
\core1|rf_wd[24]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~234_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[24]~233_combout\ & (\core1|alu_1|result_o~154_combout\)) # (!\core1|rf_wd[24]~233_combout\ & ((\core1|alu_1|result_o~153_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[24]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~154_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~153_combout\,
	datad => \core1|rf_wd[24]~233_combout\,
	combout => \core1|rf_wd[24]~234_combout\);

-- Location: LCCOMB_X16_Y31_N6
\core1|rf_wd[24]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~235_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(24))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[24]~234_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[24]~234_combout\,
	combout => \core1|rf_wd[24]~235_combout\);

-- Location: LCCOMB_X16_Y31_N12
\core1|rf_wd[24]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~236_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[24]~235_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[24]~235_combout\ & (\core1|alu_1|Add1~48_combout\)) # (!\core1|rf_wd[24]~235_combout\ & 
-- ((\core1|rf_wd[24]~228_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~48_combout\,
	datac => \core1|rf_wd[24]~228_combout\,
	datad => \core1|rf_wd[24]~235_combout\,
	combout => \core1|rf_wd[24]~236_combout\);

-- Location: LCCOMB_X17_Y31_N2
\core1|rf_wd[24]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~237_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[26]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[24]~236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[26]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[24]~236_combout\,
	combout => \core1|rf_wd[24]~237_combout\);

-- Location: LCCOMB_X17_Y31_N14
\core1|rf_wd[24]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[24]~238_combout\ = (\core1|rf_wd[24]~237_combout\) # ((\net_packet_flat_i[24]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[24]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[24]~237_combout\,
	combout => \core1|rf_wd[24]~238_combout\);

-- Location: LCCOMB_X14_Y31_N2
\core1|rs_val_or_zero[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[23]~23_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(36))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a23\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(36),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a23\,
	combout => \core1|rs_val_or_zero[23]~23_combout\);

-- Location: FF_X14_Y31_N3
\core1|rs_val_2_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[23]~23_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(23));

-- Location: LCCOMB_X15_Y31_N22
\core1|alu_1|ShiftRight1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~35_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(24))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(24),
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~35_combout\);

-- Location: LCCOMB_X15_Y34_N18
\core1|alu_1|ShiftRight0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~106_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~39_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~39_combout\,
	datad => \core1|alu_1|ShiftRight1~35_combout\,
	combout => \core1|alu_1|ShiftRight0~106_combout\);

-- Location: LCCOMB_X15_Y34_N0
\core1|alu_1|ShiftRight0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~107_combout\ = (\core1|alu_1|ShiftRight0~106_combout\) # ((\core1|alu_1|ShiftRight1~49_combout\ & \core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~49_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight0~106_combout\,
	combout => \core1|alu_1|ShiftRight0~107_combout\);

-- Location: LCCOMB_X14_Y35_N10
\core1|alu_1|ShiftRight0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~108_combout\ = (\core1|rs_val_2_r\(3) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~107_combout\,
	combout => \core1|alu_1|ShiftRight0~108_combout\);

-- Location: LCCOMB_X14_Y35_N22
\core1|rf_wd[23]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~215_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31) & (\core1|alu_1|WideNor11~1_combout\))) # (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|ShiftRight0~108_combout\) # 
-- (!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftRight0~108_combout\,
	combout => \core1|rf_wd[23]~215_combout\);

-- Location: LCCOMB_X11_Y36_N22
\core1|alu_1|ShiftLeft0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~113_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~68_combout\))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~68_combout\,
	datad => \core1|alu_1|ShiftLeft0~112_combout\,
	combout => \core1|alu_1|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X10_Y32_N4
\core1|rf_wd[23]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~216_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[23]~215_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[23]~215_combout\ & (\core1|alu_1|Add0~46_combout\)) # (!\core1|rf_wd[23]~215_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Add0~46_combout\,
	datac => \core1|rf_wd[23]~215_combout\,
	datad => \core1|alu_1|ShiftLeft0~113_combout\,
	combout => \core1|rf_wd[23]~216_combout\);

-- Location: LCCOMB_X7_Y32_N18
\core1|alu_1|result_o~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~148_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|result_o~148_combout\);

-- Location: LCCOMB_X14_Y30_N8
\core1|alu_1|ShiftRight2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~84_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~37_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~37_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~35_combout\,
	combout => \core1|alu_1|ShiftRight2~84_combout\);

-- Location: LCCOMB_X14_Y30_N28
\core1|alu_1|ShiftRight2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~94_combout\ = (\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~38_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~39_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~38_combout\,
	combout => \core1|alu_1|ShiftRight2~94_combout\);

-- Location: LCCOMB_X14_Y30_N0
\core1|alu_1|ShiftRight2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~119_combout\ = (\core1|alu_1|ShiftRight2~94_combout\) # ((\core1|alu_1|ShiftRight2~84_combout\ & (\core1|rs_val_2_r\(1) $ (!\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~84_combout\,
	datad => \core1|alu_1|ShiftRight2~94_combout\,
	combout => \core1|alu_1|ShiftRight2~119_combout\);

-- Location: LCCOMB_X14_Y30_N26
\core1|alu_1|ShiftRight2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~95_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~93_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~93_combout\,
	datad => \core1|alu_1|ShiftRight2~119_combout\,
	combout => \core1|alu_1|ShiftRight2~95_combout\);

-- Location: LCCOMB_X10_Y32_N14
\core1|alu_1|result_o~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~147_combout\ = (\core1|alu_1|ShiftLeft0~113_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~95_combout\,
	datad => \core1|alu_1|ShiftLeft0~113_combout\,
	combout => \core1|alu_1|result_o~147_combout\);

-- Location: LCCOMB_X10_Y32_N22
\core1|alu_1|result_o~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~150_combout\ = \core1|rd_val_2_r\(23) $ (\core1|rs_val_2_r\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~150_combout\);

-- Location: LCCOMB_X10_Y32_N0
\core1|alu_1|result_o~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~149_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rs_val_2_r\(9),
	datac => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~149_combout\);

-- Location: LCCOMB_X10_Y32_N30
\core1|rf_wd[23]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~217_combout\ = (\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(23),
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[23]~217_combout\);

-- Location: LCCOMB_X18_Y34_N16
\core1|alu_1|ShiftRight1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~57_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31) & !\core1|alu_1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|Add2~6_combout\,
	combout => \core1|alu_1|ShiftRight1~57_combout\);

-- Location: LCCOMB_X10_Y32_N16
\core1|alu_1|ShiftRight1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~68_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~57_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight1~57_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight0~107_combout\,
	combout => \core1|alu_1|ShiftRight1~68_combout\);

-- Location: LCCOMB_X10_Y32_N8
\core1|rf_wd[23]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~218_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[23]~217_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[23]~217_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|ShiftRight1~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[23]~217_combout\,
	datad => \core1|alu_1|ShiftRight1~68_combout\,
	combout => \core1|rf_wd[23]~218_combout\);

-- Location: LCCOMB_X12_Y31_N30
\core1|alu_1|ShiftRight2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~97_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|rs_val_2_r\(4) $ (!\core1|alu_1|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftRight2~97_combout\);

-- Location: LCCOMB_X10_Y32_N26
\core1|alu_1|result_o~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~151_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~54_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~84_combout\,
	datad => \core1|alu_1|ShiftLeft1~54_combout\,
	combout => \core1|alu_1|result_o~151_combout\);

-- Location: LCCOMB_X10_Y32_N12
\core1|alu_1|result_o~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~152_combout\ = (\core1|alu_1|result_o~151_combout\) # ((\core1|alu_1|ShiftRight1~68_combout\) # ((\core1|alu_1|ShiftRight2~97_combout\ & \core1|alu_1|ShiftLeft1~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~97_combout\,
	datab => \core1|alu_1|ShiftLeft1~110_combout\,
	datac => \core1|alu_1|result_o~151_combout\,
	datad => \core1|alu_1|ShiftRight1~68_combout\,
	combout => \core1|alu_1|result_o~152_combout\);

-- Location: LCCOMB_X10_Y32_N6
\core1|rf_wd[23]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~219_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~152_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[23]~218_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[23]~218_combout\,
	datad => \core1|alu_1|result_o~152_combout\,
	combout => \core1|rf_wd[23]~219_combout\);

-- Location: LCCOMB_X10_Y32_N24
\core1|rf_wd[23]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~220_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[23]~219_combout\ & (\core1|alu_1|result_o~150_combout\)) # (!\core1|rf_wd[23]~219_combout\ & ((\core1|alu_1|result_o~149_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[23]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~150_combout\,
	datab => \core1|alu_1|result_o~149_combout\,
	datac => \core1|alu_1|Selector30~6_combout\,
	datad => \core1|rf_wd[23]~219_combout\,
	combout => \core1|rf_wd[23]~220_combout\);

-- Location: LCCOMB_X10_Y32_N2
\core1|rf_wd[23]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~221_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(23)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[23]~220_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rf_wd[23]~220_combout\,
	combout => \core1|rf_wd[23]~221_combout\);

-- Location: LCCOMB_X10_Y32_N28
\core1|rf_wd[23]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~222_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[23]~221_combout\ & (\core1|alu_1|result_o~148_combout\)) # (!\core1|rf_wd[23]~221_combout\ & ((\core1|alu_1|result_o~147_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[23]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~148_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~147_combout\,
	datad => \core1|rf_wd[23]~221_combout\,
	combout => \core1|rf_wd[23]~222_combout\);

-- Location: LCCOMB_X10_Y32_N10
\core1|rf_wd[23]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~223_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(23))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[23]~222_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(23),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[23]~222_combout\,
	combout => \core1|rf_wd[23]~223_combout\);

-- Location: LCCOMB_X10_Y32_N20
\core1|rf_wd[23]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~224_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[23]~223_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[23]~223_combout\ & (\core1|alu_1|Add1~46_combout\)) # (!\core1|rf_wd[23]~223_combout\ & 
-- ((\core1|rf_wd[23]~216_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~46_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[23]~216_combout\,
	datad => \core1|rf_wd[23]~223_combout\,
	combout => \core1|rf_wd[23]~224_combout\);

-- Location: LCCOMB_X10_Y32_N18
\core1|rf_wd[23]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~225_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[25]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[23]~224_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \from_mem_flat_i[25]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[23]~224_combout\,
	combout => \core1|rf_wd[23]~225_combout\);

-- Location: LCCOMB_X11_Y32_N14
\core1|rf_wd[23]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[23]~226_combout\ = (\core1|rf_wd[23]~225_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[23]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[23]~input_o\,
	datad => \core1|rf_wd[23]~225_combout\,
	combout => \core1|rf_wd[23]~226_combout\);

-- Location: FF_X18_Y33_N17
\core1|rf|RF_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[22]~214_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(35));

-- Location: LCCOMB_X17_Y33_N2
\core1|rs_val_or_zero[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[22]~22_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(35)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a22\,
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(35),
	combout => \core1|rs_val_or_zero[22]~22_combout\);

-- Location: FF_X17_Y33_N3
\core1|rs_val_2_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[22]~22_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(22));

-- Location: LCCOMB_X10_Y37_N16
\core1|alu_1|result_o~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~142_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|alu_1|result_o~142_combout\);

-- Location: LCCOMB_X15_Y31_N26
\core1|alu_1|ShiftRight1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~18_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(23))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~18_combout\);

-- Location: LCCOMB_X16_Y39_N30
\core1|alu_1|ShiftRight2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~78_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~18_combout\,
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight2~78_combout\);

-- Location: LCCOMB_X16_Y39_N16
\core1|alu_1|ShiftRight2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~88_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~15_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight2~88_combout\);

-- Location: LCCOMB_X16_Y39_N18
\core1|alu_1|ShiftRight2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~89_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight2~88_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~78_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~88_combout\,
	combout => \core1|alu_1|ShiftRight2~89_combout\);

-- Location: LCCOMB_X16_Y39_N8
\core1|alu_1|ShiftRight2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~90_combout\ = (\core1|alu_1|ShiftRight2~89_combout\) # ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight1~14_combout\ & \core1|alu_1|ShiftRight2~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight1~14_combout\,
	datac => \core1|alu_1|ShiftRight2~45_combout\,
	datad => \core1|alu_1|ShiftRight2~89_combout\,
	combout => \core1|alu_1|ShiftRight2~90_combout\);

-- Location: LCCOMB_X15_Y38_N26
\core1|alu_1|ShiftLeft0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~64_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~55_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~55_combout\,
	datad => \core1|alu_1|ShiftLeft0~63_combout\,
	combout => \core1|alu_1|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X15_Y38_N10
\core1|alu_1|ShiftLeft0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~102_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~70_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~70_combout\,
	datac => \core1|alu_1|ShiftLeft0~80_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X15_Y38_N22
\core1|alu_1|ShiftLeft0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~105_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~102_combout\) # ((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~104_combout\,
	datad => \core1|alu_1|ShiftLeft0~102_combout\,
	combout => \core1|alu_1|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X15_Y37_N0
\core1|alu_1|ShiftLeft0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~25_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftLeft0~17_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftLeft0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~17_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~24_combout\,
	combout => \core1|alu_1|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X15_Y37_N18
\core1|alu_1|ShiftLeft0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~27_combout\ = (\core1|alu_1|ShiftLeft0~25_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~14_combout\,
	datad => \core1|alu_1|ShiftLeft0~25_combout\,
	combout => \core1|alu_1|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X15_Y38_N12
\core1|alu_1|ShiftLeft0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~106_combout\ = (\core1|alu_1|ShiftLeft0~105_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~105_combout\,
	datad => \core1|alu_1|ShiftLeft0~27_combout\,
	combout => \core1|alu_1|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X15_Y38_N14
\core1|alu_1|ShiftLeft0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~107_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~64_combout\ & (!\core1|rs_val_2_r\(4)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~64_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~106_combout\,
	combout => \core1|alu_1|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X11_Y37_N30
\core1|alu_1|result_o~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~141_combout\ = (\core1|alu_1|ShiftLeft0~107_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~90_combout\,
	datad => \core1|alu_1|ShiftLeft0~107_combout\,
	combout => \core1|alu_1|result_o~141_combout\);

-- Location: LCCOMB_X12_Y37_N30
\core1|alu_1|result_o~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~143_combout\ = \core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~143_combout\);

-- Location: LCCOMB_X11_Y37_N4
\core1|alu_1|result_o~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~144_combout\ = \core1|rd_val_2_r\(22) $ (\core1|rs_val_2_r\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~144_combout\);

-- Location: LCCOMB_X11_Y37_N14
\core1|rf_wd[22]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~204_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(22)) # (\core1|rs_val_2_r\(22)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(22) & \core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|rf_wd[22]~204_combout\);

-- Location: LCCOMB_X16_Y37_N26
\core1|alu_1|ShiftRight1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~71_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight0~27_combout\,
	datad => \core1|rd_val_2_r\(30),
	combout => \core1|alu_1|ShiftRight1~71_combout\);

-- Location: LCCOMB_X16_Y37_N8
\core1|alu_1|ShiftRight0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~100_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~15_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~15_combout\,
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight0~100_combout\);

-- Location: LCCOMB_X16_Y37_N6
\core1|alu_1|ShiftRight0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~99_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~18_combout\) # ((\core1|alu_1|ShiftRight0~28_combout\ & \core1|alu_1|ShiftRight1~13_combout\)))) # (!\core1|alu_1|ShiftRight0~27_combout\ & 
-- (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|alu_1|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|alu_1|ShiftRight0~28_combout\,
	datac => \core1|alu_1|ShiftRight1~18_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight0~99_combout\);

-- Location: LCCOMB_X16_Y37_N14
\core1|alu_1|ShiftRight1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~56_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~71_combout\)) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~100_combout\) # (\core1|alu_1|ShiftRight0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~71_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~100_combout\,
	datad => \core1|alu_1|ShiftRight0~99_combout\,
	combout => \core1|alu_1|ShiftRight1~56_combout\);

-- Location: LCCOMB_X16_Y37_N10
\core1|rf_wd[22]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~205_combout\ = (\core1|alu_1|ShiftRight1~56_combout\ & !\core1|rs_val_2_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight1~56_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|rf_wd[22]~205_combout\);

-- Location: LCCOMB_X11_Y37_N8
\core1|rf_wd[22]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~206_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|instruction_2_r.opcode\(1) $ ((\core1|rf_wd[22]~204_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[22]~204_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & ((\core1|rf_wd[22]~205_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rf_wd[22]~204_combout\,
	datad => \core1|rf_wd[22]~205_combout\,
	combout => \core1|rf_wd[22]~206_combout\);

-- Location: LCCOMB_X11_Y37_N22
\core1|alu_1|ShiftRight1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~67_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight1~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~56_combout\,
	combout => \core1|alu_1|ShiftRight1~67_combout\);

-- Location: LCCOMB_X14_Y37_N10
\core1|alu_1|ShiftLeft1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~51_combout\ = (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~17_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft0~24_combout\,
	datad => \core1|alu_1|ShiftLeft0~17_combout\,
	combout => \core1|alu_1|ShiftLeft1~51_combout\);

-- Location: LCCOMB_X14_Y37_N28
\core1|alu_1|ShiftLeft1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~52_combout\ = (\core1|alu_1|ShiftLeft1~51_combout\) # ((\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~102_combout\,
	datad => \core1|alu_1|ShiftLeft1~51_combout\,
	combout => \core1|alu_1|ShiftLeft1~52_combout\);

-- Location: LCCOMB_X15_Y35_N30
\core1|alu_1|ShiftLeft1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~81_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft0~70_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft0~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~70_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~80_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftLeft1~81_combout\);

-- Location: LCCOMB_X15_Y35_N12
\core1|alu_1|ShiftLeft1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~82_combout\ = (\core1|alu_1|ShiftLeft1~81_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftLeft1~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~81_combout\,
	datad => \core1|alu_1|ShiftLeft1~117_combout\,
	combout => \core1|alu_1|ShiftLeft1~82_combout\);

-- Location: LCCOMB_X14_Y37_N18
\core1|alu_1|result_o~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~145_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~52_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~52_combout\,
	datac => \core1|alu_1|ShiftLeft1~82_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~145_combout\);

-- Location: LCCOMB_X15_Y36_N22
\core1|alu_1|ShiftLeft1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~109_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~69_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftLeft1~67_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- ((\core1|alu_1|ShiftLeft1~67_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftLeft1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftLeft1~69_combout\,
	datad => \core1|alu_1|ShiftLeft1~67_combout\,
	combout => \core1|alu_1|ShiftLeft1~109_combout\);

-- Location: LCCOMB_X11_Y37_N12
\core1|alu_1|result_o~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~146_combout\ = (\core1|alu_1|ShiftRight1~67_combout\) # ((\core1|alu_1|result_o~145_combout\) # ((\core1|alu_1|ShiftRight2~97_combout\ & \core1|alu_1|ShiftLeft1~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~67_combout\,
	datab => \core1|alu_1|ShiftRight2~97_combout\,
	datac => \core1|alu_1|result_o~145_combout\,
	datad => \core1|alu_1|ShiftLeft1~109_combout\,
	combout => \core1|alu_1|result_o~146_combout\);

-- Location: LCCOMB_X11_Y37_N18
\core1|rf_wd[22]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~207_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~146_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[22]~206_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[22]~206_combout\,
	datad => \core1|alu_1|result_o~146_combout\,
	combout => \core1|rf_wd[22]~207_combout\);

-- Location: LCCOMB_X11_Y37_N20
\core1|rf_wd[22]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~208_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[22]~207_combout\ & ((\core1|alu_1|result_o~144_combout\))) # (!\core1|rf_wd[22]~207_combout\ & (\core1|alu_1|result_o~143_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[22]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~143_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~144_combout\,
	datad => \core1|rf_wd[22]~207_combout\,
	combout => \core1|rf_wd[22]~208_combout\);

-- Location: LCCOMB_X11_Y37_N10
\core1|rf_wd[22]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~209_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(22))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[22]~208_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~13_combout\,
	datab => \core1|rd_val_2_r\(22),
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|rf_wd[22]~208_combout\,
	combout => \core1|rf_wd[22]~209_combout\);

-- Location: LCCOMB_X11_Y37_N24
\core1|rf_wd[22]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~210_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[22]~209_combout\ & (\core1|alu_1|result_o~142_combout\)) # (!\core1|rf_wd[22]~209_combout\ & ((\core1|alu_1|result_o~141_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[22]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~142_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~141_combout\,
	datad => \core1|rf_wd[22]~209_combout\,
	combout => \core1|rf_wd[22]~210_combout\);

-- Location: LCCOMB_X11_Y37_N26
\core1|rf_wd[22]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~211_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(22)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[22]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[22]~210_combout\,
	combout => \core1|rf_wd[22]~211_combout\);

-- Location: LCCOMB_X12_Y37_N12
\core1|alu_1|ShiftRight0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~98_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add2~0_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~0_combout\ & (\core1|rd_val_2_r\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|Add2~0_combout\,
	combout => \core1|alu_1|ShiftRight0~98_combout\);

-- Location: LCCOMB_X12_Y37_N2
\core1|alu_1|ShiftRight0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~101_combout\ = (\core1|alu_1|ShiftRight0~98_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~99_combout\) # (\core1|alu_1|ShiftRight0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~99_combout\,
	datac => \core1|alu_1|ShiftRight0~100_combout\,
	datad => \core1|alu_1|ShiftRight0~98_combout\,
	combout => \core1|alu_1|ShiftRight0~101_combout\);

-- Location: LCCOMB_X12_Y37_N28
\core1|rf_wd[22]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~202_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftLeft0~107_combout\))))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~107_combout\,
	combout => \core1|rf_wd[22]~202_combout\);

-- Location: LCCOMB_X11_Y37_N16
\core1|rf_wd[22]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~203_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[22]~202_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[22]~202_combout\ & ((\core1|alu_1|Add0~44_combout\))) # (!\core1|rf_wd[22]~202_combout\ & 
-- (\core1|alu_1|ShiftRight0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|ShiftRight0~101_combout\,
	datac => \core1|alu_1|Add0~44_combout\,
	datad => \core1|rf_wd[22]~202_combout\,
	combout => \core1|rf_wd[22]~203_combout\);

-- Location: LCCOMB_X11_Y37_N28
\core1|rf_wd[22]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~212_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[22]~211_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[22]~211_combout\ & (\core1|alu_1|Add1~44_combout\)) # (!\core1|rf_wd[22]~211_combout\ & 
-- ((\core1|rf_wd[22]~203_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~44_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[22]~211_combout\,
	datad => \core1|rf_wd[22]~203_combout\,
	combout => \core1|rf_wd[22]~212_combout\);

-- Location: LCCOMB_X11_Y37_N2
\core1|rf_wd[22]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~213_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[24]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[22]~212_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[24]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[22]~212_combout\,
	combout => \core1|rf_wd[22]~213_combout\);

-- Location: LCCOMB_X11_Y37_N6
\core1|rf_wd[22]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[22]~214_combout\ = (\core1|rf_wd[22]~213_combout\) # ((\net_packet_flat_i[22]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[22]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[22]~213_combout\,
	combout => \core1|rf_wd[22]~214_combout\);

-- Location: FF_X18_Y33_N27
\core1|rf|RF_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[20]~188_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(33));

-- Location: LCCOMB_X18_Y33_N30
\core1|rs_val_or_zero[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[20]~20_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(33)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a20\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(33),
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[20]~20_combout\);

-- Location: FF_X18_Y33_N31
\core1|rs_val_2_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[20]~20_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(20));

-- Location: LCCOMB_X14_Y31_N16
\core1|alu_1|ShiftLeft0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~94_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~19_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~93_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~19_combout\,
	combout => \core1|alu_1|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X14_Y31_N30
\core1|alu_1|ShiftLeft0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~95_combout\ = (\core1|alu_1|ShiftLeft0~94_combout\) # ((\core1|alu_1|ShiftLeft0~56_combout\ & (\core1|rs_val_2_r\(3) & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~56_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~94_combout\,
	combout => \core1|alu_1|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X14_Y31_N0
\core1|rf_wd[20]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~175_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector30~2_combout\ & ((\core1|rd_val_2_r\(31))))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~95_combout\)) # 
-- (!\core1|alu_1|Selector30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~95_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|rf_wd[20]~175_combout\);

-- Location: LCCOMB_X17_Y31_N26
\core1|rf_wd[20]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~176_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[20]~175_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[20]~175_combout\ & ((\core1|alu_1|Add0~40_combout\))) # (!\core1|rf_wd[20]~175_combout\ & 
-- (\core1|alu_1|ShiftRight0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|ShiftRight0~126_combout\,
	datac => \core1|rf_wd[20]~175_combout\,
	datad => \core1|alu_1|Add0~40_combout\,
	combout => \core1|rf_wd[20]~176_combout\);

-- Location: LCCOMB_X14_Y31_N6
\core1|alu_1|result_o~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~130_combout\ = \core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~130_combout\);

-- Location: LCCOMB_X16_Y39_N24
\core1|alu_1|ShiftRight2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~63_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~13_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight2~63_combout\);

-- Location: LCCOMB_X16_Y39_N12
\core1|alu_1|ShiftRight2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~114_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight2~63_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight2~78_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) 
-- & (\core1|alu_1|ShiftRight2~78_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight2~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight2~78_combout\,
	datad => \core1|alu_1|ShiftRight2~63_combout\,
	combout => \core1|alu_1|ShiftRight2~114_combout\);

-- Location: LCCOMB_X17_Y38_N4
\core1|alu_1|ShiftRight2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~79_combout\ = (\core1|alu_1|Add2~4_combout\ & (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight2~101_combout\)))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftRight2~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~114_combout\,
	datad => \core1|alu_1|ShiftRight2~101_combout\,
	combout => \core1|alu_1|ShiftRight2~79_combout\);

-- Location: LCCOMB_X17_Y31_N4
\core1|alu_1|result_o~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~129_combout\ = (\core1|alu_1|ShiftLeft0~95_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft0~95_combout\,
	datad => \core1|alu_1|ShiftRight2~79_combout\,
	combout => \core1|alu_1|result_o~129_combout\);

-- Location: LCCOMB_X14_Y31_N8
\core1|alu_1|result_o~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~131_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|alu_1|result_o~131_combout\);

-- Location: LCCOMB_X17_Y31_N22
\core1|alu_1|result_o~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~132_combout\ = \core1|rd_val_2_r\(20) $ (\core1|rs_val_2_r\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(20),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|result_o~132_combout\);

-- Location: LCCOMB_X17_Y31_N24
\core1|rf_wd[20]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~177_combout\ = (\core1|rs_val_2_r\(20) & ((\core1|rd_val_2_r\(20)) # (\core1|instruction_2_r.opcode\(1)))) # (!\core1|rs_val_2_r\(20) & (\core1|rd_val_2_r\(20) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(20),
	datac => \core1|rd_val_2_r\(20),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[20]~177_combout\);

-- Location: LCCOMB_X18_Y31_N22
\core1|rf_wd[20]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~178_combout\ = (\core1|rs_val_2_r\(4)) # ((\core1|rs_val_2_r\(2) & \core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|rf_wd[20]~178_combout\);

-- Location: LCCOMB_X15_Y31_N6
\core1|alu_1|ShiftRight0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~81_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~12_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~13_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~12_combout\,
	combout => \core1|alu_1|ShiftRight0~81_combout\);

-- Location: LCCOMB_X17_Y32_N8
\core1|alu_1|ShiftRight0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~82_combout\ = (\core1|alu_1|ShiftRight0~80_combout\) # (\core1|alu_1|ShiftRight0~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~80_combout\,
	datad => \core1|alu_1|ShiftRight0~81_combout\,
	combout => \core1|alu_1|ShiftRight0~82_combout\);

-- Location: LCCOMB_X18_Y31_N16
\core1|rf_wd[20]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~179_combout\ = (!\core1|rf_wd[20]~178_combout\ & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~25_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~25_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rf_wd[20]~178_combout\,
	datad => \core1|alu_1|ShiftRight0~82_combout\,
	combout => \core1|rf_wd[20]~179_combout\);

-- Location: LCCOMB_X17_Y31_N30
\core1|rf_wd[20]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~180_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[20]~177_combout\ $ ((\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[20]~177_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[20]~179_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rf_wd[20]~177_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rf_wd[20]~179_combout\,
	combout => \core1|rf_wd[20]~180_combout\);

-- Location: LCCOMB_X18_Y31_N4
\core1|alu_1|ShiftRight1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~64_combout\ = (!\core1|rs_val_2_r\(4) & ((!\core1|rs_val_2_r\(3)) # (!\core1|rs_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|ShiftRight1~64_combout\);

-- Location: LCCOMB_X18_Y31_N30
\core1|alu_1|ShiftRight1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~65_combout\ = (\core1|alu_1|ShiftRight1~64_combout\ & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~25_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~25_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~64_combout\,
	datad => \core1|alu_1|ShiftRight0~82_combout\,
	combout => \core1|alu_1|ShiftRight1~65_combout\);

-- Location: LCCOMB_X14_Y32_N14
\core1|alu_1|result_o~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~133_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~48_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~48_combout\,
	datad => \core1|alu_1|ShiftLeft1~78_combout\,
	combout => \core1|alu_1|result_o~133_combout\);

-- Location: LCCOMB_X18_Y31_N24
\core1|alu_1|result_o~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~134_combout\ = (\core1|alu_1|ShiftRight1~65_combout\) # ((\core1|alu_1|result_o~133_combout\) # ((\core1|alu_1|ShiftRight2~97_combout\ & \core1|alu_1|ShiftLeft1~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~97_combout\,
	datab => \core1|alu_1|ShiftLeft1~107_combout\,
	datac => \core1|alu_1|ShiftRight1~65_combout\,
	datad => \core1|alu_1|result_o~133_combout\,
	combout => \core1|alu_1|result_o~134_combout\);

-- Location: LCCOMB_X17_Y31_N12
\core1|rf_wd[20]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~181_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~134_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[20]~180_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[20]~180_combout\,
	datad => \core1|alu_1|result_o~134_combout\,
	combout => \core1|rf_wd[20]~181_combout\);

-- Location: LCCOMB_X17_Y31_N18
\core1|rf_wd[20]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~182_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[20]~181_combout\ & ((\core1|alu_1|result_o~132_combout\))) # (!\core1|rf_wd[20]~181_combout\ & (\core1|alu_1|result_o~131_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[20]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~131_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~132_combout\,
	datad => \core1|rf_wd[20]~181_combout\,
	combout => \core1|rf_wd[20]~182_combout\);

-- Location: LCCOMB_X17_Y31_N20
\core1|rf_wd[20]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~183_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(20)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[20]~182_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(20),
	datad => \core1|rf_wd[20]~182_combout\,
	combout => \core1|rf_wd[20]~183_combout\);

-- Location: LCCOMB_X17_Y31_N6
\core1|rf_wd[20]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~184_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[20]~183_combout\ & (\core1|alu_1|result_o~130_combout\)) # (!\core1|rf_wd[20]~183_combout\ & ((\core1|alu_1|result_o~129_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[20]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~130_combout\,
	datac => \core1|alu_1|result_o~129_combout\,
	datad => \core1|rf_wd[20]~183_combout\,
	combout => \core1|rf_wd[20]~184_combout\);

-- Location: LCCOMB_X17_Y31_N0
\core1|rf_wd[20]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~185_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(20))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[20]~184_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(20),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[20]~184_combout\,
	combout => \core1|rf_wd[20]~185_combout\);

-- Location: LCCOMB_X17_Y31_N10
\core1|rf_wd[20]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~186_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[20]~185_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[20]~185_combout\ & (\core1|alu_1|Add1~40_combout\)) # (!\core1|rf_wd[20]~185_combout\ & 
-- ((\core1|rf_wd[20]~176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~40_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[20]~176_combout\,
	datad => \core1|rf_wd[20]~185_combout\,
	combout => \core1|rf_wd[20]~186_combout\);

-- Location: LCCOMB_X17_Y31_N16
\core1|rf_wd[20]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~187_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[22]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[20]~186_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[22]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[20]~186_combout\,
	combout => \core1|rf_wd[20]~187_combout\);

-- Location: LCCOMB_X17_Y31_N8
\core1|rf_wd[20]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[20]~188_combout\ = (\core1|rf_wd[20]~187_combout\) # ((\net_packet_flat_i[20]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[20]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[20]~187_combout\,
	combout => \core1|rf_wd[20]~188_combout\);

-- Location: LCCOMB_X17_Y33_N0
\core1|rs_val_or_zero[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[19]~19_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(32))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a19\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(32),
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a19\,
	combout => \core1|rs_val_or_zero[19]~19_combout\);

-- Location: FF_X17_Y33_N1
\core1|rs_val_2_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[19]~19_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(19));

-- Location: LCCOMB_X10_Y33_N2
\core1|alu_1|ShiftLeft0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~88_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~51_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~87_combout\,
	datad => \core1|alu_1|ShiftLeft0~51_combout\,
	combout => \core1|alu_1|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X10_Y33_N0
\core1|alu_1|ShiftLeft0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~89_combout\ = (\core1|alu_1|ShiftLeft0~88_combout\) # ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~16_combout\ & \core1|alu_1|ShiftRight0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~16_combout\,
	datac => \core1|alu_1|ShiftRight0~40_combout\,
	datad => \core1|alu_1|ShiftLeft0~88_combout\,
	combout => \core1|alu_1|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X16_Y33_N0
\core1|alu_1|ShiftRight1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~34_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(20))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rd_val_2_r\(19),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~34_combout\);

-- Location: LCCOMB_X16_Y33_N12
\core1|alu_1|ShiftRight0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~124_combout\ = (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~34_combout\ & !\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~34_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~124_combout\);

-- Location: LCCOMB_X15_Y31_N24
\core1|alu_1|ShiftRight1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~36_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(22)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datac => \core1|rd_val_2_r\(22),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~36_combout\);

-- Location: LCCOMB_X15_Y34_N6
\core1|alu_1|ShiftRight0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~71_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~39_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~39_combout\,
	datad => \core1|alu_1|ShiftRight1~35_combout\,
	combout => \core1|alu_1|ShiftRight0~71_combout\);

-- Location: LCCOMB_X16_Y33_N14
\core1|alu_1|ShiftRight0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~72_combout\ = (\core1|alu_1|ShiftRight0~124_combout\) # ((\core1|alu_1|ShiftRight0~71_combout\) # ((\core1|alu_1|ShiftRight1~36_combout\ & \core1|alu_1|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~124_combout\,
	datab => \core1|alu_1|ShiftRight1~36_combout\,
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|alu_1|ShiftRight0~71_combout\,
	combout => \core1|alu_1|ShiftRight0~72_combout\);

-- Location: LCCOMB_X9_Y33_N0
\core1|alu_1|ShiftRight0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~70_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~49_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~70_combout\);

-- Location: LCCOMB_X9_Y33_N18
\core1|alu_1|ShiftRight0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~73_combout\ = (\core1|alu_1|ShiftRight0~70_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~72_combout\,
	datad => \core1|alu_1|ShiftRight0~70_combout\,
	combout => \core1|alu_1|ShiftRight0~73_combout\);

-- Location: LCCOMB_X9_Y33_N20
\core1|rf_wd[19]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~163_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|ShiftRight0~73_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (!\core1|alu_1|Selector30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight0~73_combout\,
	combout => \core1|rf_wd[19]~163_combout\);

-- Location: LCCOMB_X9_Y33_N14
\core1|rf_wd[19]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~164_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[19]~163_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[19]~163_combout\ & ((\core1|alu_1|Add0~38_combout\))) # (!\core1|rf_wd[19]~163_combout\ & 
-- (\core1|alu_1|ShiftLeft0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftLeft0~89_combout\,
	datac => \core1|alu_1|Add0~38_combout\,
	datad => \core1|rf_wd[19]~163_combout\,
	combout => \core1|rf_wd[19]~164_combout\);

-- Location: LCCOMB_X16_Y30_N4
\core1|alu_1|result_o~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~123_combout\ = \core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(29),
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~123_combout\);

-- Location: LCCOMB_X14_Y30_N20
\core1|alu_1|ShiftRight2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~70_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~39_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~39_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight2~70_combout\);

-- Location: LCCOMB_X14_Y30_N12
\core1|alu_1|ShiftRight2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~57_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~35_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~34_combout\,
	datad => \core1|alu_1|ShiftRight1~35_combout\,
	combout => \core1|alu_1|ShiftRight2~57_combout\);

-- Location: LCCOMB_X10_Y33_N10
\core1|alu_1|ShiftRight2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~110_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight2~57_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight2~70_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) 
-- & (\core1|alu_1|ShiftRight2~70_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight2~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight2~70_combout\,
	datad => \core1|alu_1|ShiftRight2~57_combout\,
	combout => \core1|alu_1|ShiftRight2~110_combout\);

-- Location: LCCOMB_X10_Y33_N12
\core1|alu_1|result_o~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~30_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~69_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~110_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~69_combout\,
	combout => \core1|alu_1|result_o~30_combout\);

-- Location: LCCOMB_X17_Y30_N4
\core1|alu_1|result_o~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~122_combout\ = (\core1|alu_1|ShiftLeft0~89_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~89_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|result_o~30_combout\,
	combout => \core1|alu_1|result_o~122_combout\);

-- Location: LCCOMB_X18_Y33_N20
\core1|alu_1|result_o~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~124_combout\ = \core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(26),
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~124_combout\);

-- Location: LCCOMB_X17_Y33_N14
\core1|alu_1|result_o~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~125_combout\ = \core1|rd_val_2_r\(19) $ (\core1|rs_val_2_r\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|alu_1|result_o~125_combout\);

-- Location: LCCOMB_X17_Y33_N22
\core1|rf_wd[19]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~165_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(19)) # (\core1|rs_val_2_r\(19)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(19) & (\core1|rs_val_2_r\(19) & 
-- \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|rs_val_2_r\(19),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[19]~165_combout\);

-- Location: LCCOMB_X16_Y33_N24
\core1|alu_1|result_o~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~35_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight1~50_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~72_combout\,
	datad => \core1|alu_1|ShiftRight1~50_combout\,
	combout => \core1|alu_1|result_o~35_combout\);

-- Location: LCCOMB_X17_Y33_N8
\core1|rf_wd[19]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~166_combout\ = (\core1|rf_wd[19]~165_combout\) # ((\core1|rf_wd[16]~128_combout\ & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|result_o~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[16]~128_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[19]~165_combout\,
	datad => \core1|alu_1|result_o~35_combout\,
	combout => \core1|rf_wd[19]~166_combout\);

-- Location: LCCOMB_X17_Y33_N4
\core1|alu_1|result_o~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~126_combout\ = (\core1|alu_1|Add2~5_combout\ & (!\core1|alu_1|ShiftLeft1~45_combout\ & \core1|alu_1|ShiftLeft1~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~45_combout\,
	datad => \core1|alu_1|ShiftLeft1~103_combout\,
	combout => \core1|alu_1|result_o~126_combout\);

-- Location: LCCOMB_X17_Y33_N18
\core1|alu_1|result_o~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~127_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~106_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~114_combout\,
	datad => \core1|alu_1|ShiftLeft1~106_combout\,
	combout => \core1|alu_1|result_o~127_combout\);

-- Location: LCCOMB_X17_Y33_N24
\core1|alu_1|result_o~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~128_combout\ = (\core1|alu_1|result_o~126_combout\) # ((\core1|alu_1|result_o~127_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|result_o~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|result_o~35_combout\,
	datac => \core1|alu_1|result_o~126_combout\,
	datad => \core1|alu_1|result_o~127_combout\,
	combout => \core1|alu_1|result_o~128_combout\);

-- Location: LCCOMB_X17_Y33_N6
\core1|rf_wd[19]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~167_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~128_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[19]~166_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[19]~166_combout\,
	datad => \core1|alu_1|result_o~128_combout\,
	combout => \core1|rf_wd[19]~167_combout\);

-- Location: LCCOMB_X17_Y33_N28
\core1|rf_wd[19]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~168_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[19]~167_combout\ & ((\core1|alu_1|result_o~125_combout\))) # (!\core1|rf_wd[19]~167_combout\ & (\core1|alu_1|result_o~124_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[19]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~124_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~125_combout\,
	datad => \core1|rf_wd[19]~167_combout\,
	combout => \core1|rf_wd[19]~168_combout\);

-- Location: LCCOMB_X17_Y30_N20
\core1|rf_wd[19]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~169_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(19) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[19]~168_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(19),
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[19]~168_combout\,
	combout => \core1|rf_wd[19]~169_combout\);

-- Location: LCCOMB_X17_Y30_N10
\core1|rf_wd[19]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~170_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[19]~169_combout\ & (\core1|alu_1|result_o~123_combout\)) # (!\core1|rf_wd[19]~169_combout\ & ((\core1|alu_1|result_o~122_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[19]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~123_combout\,
	datac => \core1|alu_1|result_o~122_combout\,
	datad => \core1|rf_wd[19]~169_combout\,
	combout => \core1|rf_wd[19]~170_combout\);

-- Location: LCCOMB_X17_Y30_N0
\core1|rf_wd[19]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~171_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(19)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[19]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[19]~170_combout\,
	combout => \core1|rf_wd[19]~171_combout\);

-- Location: LCCOMB_X17_Y30_N30
\core1|rf_wd[19]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~172_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[19]~171_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[19]~171_combout\ & (\core1|alu_1|Add1~38_combout\)) # (!\core1|rf_wd[19]~171_combout\ & 
-- ((\core1|rf_wd[19]~164_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~38_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[19]~164_combout\,
	datad => \core1|rf_wd[19]~171_combout\,
	combout => \core1|rf_wd[19]~172_combout\);

-- Location: IOIBUF_X0_Y17_N15
\from_mem_flat_i[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(21),
	o => \from_mem_flat_i[21]~input_o\);

-- Location: LCCOMB_X17_Y30_N28
\core1|rf_wd[19]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~173_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & ((\from_mem_flat_i[21]~input_o\))) # (!\core1|is_load_op_2_r~q\ & (\core1|rf_wd[19]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[19]~172_combout\,
	datad => \from_mem_flat_i[21]~input_o\,
	combout => \core1|rf_wd[19]~173_combout\);

-- Location: LCCOMB_X17_Y30_N6
\core1|rf_wd[19]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[19]~174_combout\ = (\core1|rf_wd[19]~173_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[19]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[19]~input_o\,
	datad => \core1|rf_wd[19]~173_combout\,
	combout => \core1|rf_wd[19]~174_combout\);

-- Location: LCCOMB_X18_Y33_N0
\core1|rs_val_or_zero[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[18]~18_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(31))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(31),
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a18\,
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[18]~18_combout\);

-- Location: FF_X18_Y33_N1
\core1|rs_val_2_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[18]~18_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(18));

-- Location: LCCOMB_X15_Y31_N28
\core1|alu_1|ShiftRight0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~60_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~13_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~18_combout\,
	datad => \core1|alu_1|ShiftRight1~13_combout\,
	combout => \core1|alu_1|ShiftRight0~60_combout\);

-- Location: LCCOMB_X17_Y32_N16
\core1|alu_1|ShiftRight1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~16_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(19))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(19),
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~16_combout\);

-- Location: LCCOMB_X16_Y30_N6
\core1|alu_1|ShiftRight0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~59_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|alu_1|ShiftRight1~19_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~16_combout\)))) # (!\core1|alu_1|ShiftRight0~28_combout\ & 
-- (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~28_combout\,
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~59_combout\);

-- Location: LCCOMB_X16_Y30_N24
\core1|alu_1|ShiftRight0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~61_combout\ = (\core1|alu_1|ShiftRight0~60_combout\) # (\core1|alu_1|ShiftRight0~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~60_combout\,
	datad => \core1|alu_1|ShiftRight0~59_combout\,
	combout => \core1|alu_1|ShiftRight0~61_combout\);

-- Location: LCCOMB_X17_Y38_N14
\core1|alu_1|ShiftRight0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~64_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~63_combout\) # (\core1|alu_1|ShiftRight0~62_combout\)))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~61_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~63_combout\,
	datad => \core1|alu_1|ShiftRight0~62_combout\,
	combout => \core1|alu_1|ShiftRight0~64_combout\);

-- Location: LCCOMB_X12_Y32_N12
\core1|alu_1|ShiftLeft0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~83_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~46_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~82_combout\,
	datad => \core1|alu_1|ShiftLeft0~46_combout\,
	combout => \core1|alu_1|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X12_Y32_N2
\core1|alu_1|ShiftLeft0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~84_combout\ = (\core1|alu_1|ShiftLeft0~83_combout\) # ((\core1|alu_1|ShiftLeft0~14_combout\ & (\core1|alu_1|ShiftRight0~40_combout\ & \core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~14_combout\,
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~83_combout\,
	combout => \core1|alu_1|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X12_Y32_N20
\core1|rf_wd[18]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~151_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|ShiftLeft0~84_combout\)) # 
-- (!\core1|alu_1|Selector30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftLeft0~84_combout\,
	combout => \core1|rf_wd[18]~151_combout\);

-- Location: LCCOMB_X16_Y30_N26
\core1|rf_wd[18]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~152_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[18]~151_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[18]~151_combout\ & ((\core1|alu_1|Add0~36_combout\))) # (!\core1|rf_wd[18]~151_combout\ & 
-- (\core1|alu_1|ShiftRight0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|ShiftRight0~64_combout\,
	datac => \core1|rf_wd[18]~151_combout\,
	datad => \core1|alu_1|Add0~36_combout\,
	combout => \core1|rf_wd[18]~152_combout\);

-- Location: LCCOMB_X16_Y30_N16
\core1|alu_1|result_o~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~117_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|result_o~117_combout\);

-- Location: LCCOMB_X16_Y39_N28
\core1|alu_1|ShiftRight2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~50_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~18_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~18_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight2~50_combout\);

-- Location: LCCOMB_X16_Y39_N14
\core1|alu_1|ShiftRight2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~107_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~50_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~63_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~63_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight2~63_combout\,
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight2~50_combout\,
	combout => \core1|alu_1|ShiftRight2~107_combout\);

-- Location: LCCOMB_X16_Y39_N26
\core1|alu_1|result_o~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~23_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~62_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~107_combout\,
	datad => \core1|alu_1|ShiftRight2~62_combout\,
	combout => \core1|alu_1|result_o~23_combout\);

-- Location: LCCOMB_X12_Y32_N18
\core1|alu_1|result_o~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~116_combout\ = (\core1|alu_1|ShiftLeft0~84_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~23_combout\,
	datad => \core1|alu_1|ShiftLeft0~84_combout\,
	combout => \core1|alu_1|result_o~116_combout\);

-- Location: LCCOMB_X16_Y30_N22
\core1|alu_1|result_o~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~119_combout\ = \core1|rs_val_2_r\(18) $ (\core1|rd_val_2_r\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datac => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|result_o~119_combout\);

-- Location: LCCOMB_X16_Y30_N8
\core1|alu_1|result_o~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~118_combout\ = \core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datac => \core1|rs_val_2_r\(25),
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~118_combout\);

-- Location: LCCOMB_X16_Y30_N12
\core1|rf_wd[18]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~153_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(18)) # (\core1|rs_val_2_r\(18)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(18) & (\core1|rs_val_2_r\(18) & 
-- \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rd_val_2_r\(18),
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[18]~153_combout\);

-- Location: LCCOMB_X16_Y30_N2
\core1|rf_wd[18]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~313_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~70_combout\)) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~60_combout\) # (\core1|alu_1|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight1~70_combout\,
	datac => \core1|alu_1|ShiftRight0~60_combout\,
	datad => \core1|alu_1|ShiftRight0~59_combout\,
	combout => \core1|rf_wd[18]~313_combout\);

-- Location: LCCOMB_X16_Y30_N30
\core1|rf_wd[18]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~154_combout\ = (\core1|rf_wd[18]~153_combout\) # ((\core1|rf_wd[18]~313_combout\ & (!\core1|instruction_2_r.opcode\(0) & \core1|rf_wd[16]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[18]~153_combout\,
	datab => \core1|rf_wd[18]~313_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rf_wd[16]~128_combout\,
	combout => \core1|rf_wd[18]~154_combout\);

-- Location: LCCOMB_X17_Y36_N12
\core1|alu_1|ShiftLeft1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~74_combout\ = (!\core1|alu_1|ShiftLeft1~45_combout\ & (\core1|alu_1|ShiftLeft1~102_combout\ & (\core1|rs_val_2_r\(4) $ (\core1|alu_1|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft1~45_combout\,
	datac => \core1|alu_1|ShiftLeft1~102_combout\,
	datad => \core1|alu_1|Add2~1_combout\,
	combout => \core1|alu_1|ShiftLeft1~74_combout\);

-- Location: LCCOMB_X16_Y35_N0
\core1|alu_1|result_o~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~28_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight1~70_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~60_combout\) # ((\core1|alu_1|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~60_combout\,
	datac => \core1|alu_1|ShiftRight1~70_combout\,
	datad => \core1|alu_1|ShiftRight0~59_combout\,
	combout => \core1|alu_1|result_o~28_combout\);

-- Location: LCCOMB_X17_Y36_N2
\core1|alu_1|result_o~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~120_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~105_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftLeft1~113_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftLeft1~105_combout\,
	combout => \core1|alu_1|result_o~120_combout\);

-- Location: LCCOMB_X17_Y36_N28
\core1|alu_1|result_o~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~121_combout\ = (\core1|alu_1|ShiftLeft1~74_combout\) # ((\core1|alu_1|result_o~120_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|result_o~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~74_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|result_o~28_combout\,
	datad => \core1|alu_1|result_o~120_combout\,
	combout => \core1|alu_1|result_o~121_combout\);

-- Location: LCCOMB_X16_Y30_N28
\core1|rf_wd[18]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~155_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~121_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[18]~154_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[18]~154_combout\,
	datad => \core1|alu_1|result_o~121_combout\,
	combout => \core1|rf_wd[18]~155_combout\);

-- Location: LCCOMB_X16_Y30_N10
\core1|rf_wd[18]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~156_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[18]~155_combout\ & (\core1|alu_1|result_o~119_combout\)) # (!\core1|rf_wd[18]~155_combout\ & ((\core1|alu_1|result_o~118_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[18]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~119_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~118_combout\,
	datad => \core1|rf_wd[18]~155_combout\,
	combout => \core1|rf_wd[18]~156_combout\);

-- Location: LCCOMB_X16_Y30_N0
\core1|rf_wd[18]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~157_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(18)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[18]~156_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(18),
	datad => \core1|rf_wd[18]~156_combout\,
	combout => \core1|rf_wd[18]~157_combout\);

-- Location: LCCOMB_X16_Y30_N18
\core1|rf_wd[18]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~158_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[18]~157_combout\ & (\core1|alu_1|result_o~117_combout\)) # (!\core1|rf_wd[18]~157_combout\ & ((\core1|alu_1|result_o~116_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[18]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~117_combout\,
	datac => \core1|alu_1|result_o~116_combout\,
	datad => \core1|rf_wd[18]~157_combout\,
	combout => \core1|rf_wd[18]~158_combout\);

-- Location: LCCOMB_X16_Y30_N20
\core1|rf_wd[18]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~159_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(18)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[18]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[18]~158_combout\,
	combout => \core1|rf_wd[18]~159_combout\);

-- Location: LCCOMB_X16_Y30_N14
\core1|rf_wd[18]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~160_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[18]~159_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[18]~159_combout\ & (\core1|alu_1|Add1~36_combout\)) # (!\core1|rf_wd[18]~159_combout\ & 
-- ((\core1|rf_wd[18]~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~36_combout\,
	datac => \core1|rf_wd[18]~152_combout\,
	datad => \core1|rf_wd[18]~159_combout\,
	combout => \core1|rf_wd[18]~160_combout\);

-- Location: LCCOMB_X17_Y30_N12
\core1|rf_wd[18]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~161_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[20]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[18]~160_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[20]~input_o\,
	datad => \core1|rf_wd[18]~160_combout\,
	combout => \core1|rf_wd[18]~161_combout\);

-- Location: LCCOMB_X17_Y30_N2
\core1|rf_wd[18]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[18]~162_combout\ = (\core1|rf_wd[18]~161_combout\) # ((\net_packet_flat_i[18]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[18]~input_o\,
	datab => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[18]~161_combout\,
	combout => \core1|rf_wd[18]~162_combout\);

-- Location: LCCOMB_X11_Y31_N0
\core1|rs_val_or_zero[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[17]~17_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(30))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(30),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a17\,
	combout => \core1|rs_val_or_zero[17]~17_combout\);

-- Location: FF_X11_Y31_N1
\core1|rs_val_2_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[17]~17_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(17));

-- Location: LCCOMB_X14_Y33_N20
\core1|alu_1|ShiftRight1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~33_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|alu_1|ShiftRight1~33_combout\);

-- Location: LCCOMB_X15_Y33_N20
\core1|alu_1|ShiftRight0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~47_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|alu_1|ShiftRight1~34_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~33_combout\)))) # (!\core1|alu_1|ShiftRight0~28_combout\ & 
-- (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~28_combout\,
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight1~34_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight0~47_combout\);

-- Location: LCCOMB_X15_Y31_N10
\core1|alu_1|ShiftRight0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~48_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~35_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~35_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight0~48_combout\);

-- Location: LCCOMB_X15_Y33_N6
\core1|alu_1|ShiftRight0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~49_combout\ = (\core1|alu_1|ShiftRight0~47_combout\) # (\core1|alu_1|ShiftRight0~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~47_combout\,
	datad => \core1|alu_1|ShiftRight0~48_combout\,
	combout => \core1|alu_1|ShiftRight0~49_combout\);

-- Location: LCCOMB_X19_Y34_N22
\core1|alu_1|ShiftRight0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~52_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~50_combout\) # ((\core1|alu_1|ShiftRight0~51_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~50_combout\,
	datac => \core1|alu_1|ShiftRight0~49_combout\,
	datad => \core1|alu_1|ShiftRight0~51_combout\,
	combout => \core1|alu_1|ShiftRight0~52_combout\);

-- Location: LCCOMB_X15_Y30_N22
\core1|rf_wd[17]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~139_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31) & (\core1|alu_1|WideNor11~1_combout\))) # (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|ShiftRight0~52_combout\) # 
-- (!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftRight0~52_combout\,
	combout => \core1|rf_wd[17]~139_combout\);

-- Location: LCCOMB_X11_Y36_N0
\core1|alu_1|ShiftLeft0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~78_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~27_combout\ & (\core1|alu_1|ShiftLeft0~10_combout\))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~10_combout\,
	datad => \core1|alu_1|ShiftLeft0~77_combout\,
	combout => \core1|alu_1|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X15_Y30_N28
\core1|alu_1|ShiftLeft0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~79_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~41_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~78_combout\,
	datad => \core1|alu_1|ShiftLeft0~41_combout\,
	combout => \core1|alu_1|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X15_Y30_N4
\core1|rf_wd[17]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~140_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[17]~139_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[17]~139_combout\ & (\core1|alu_1|Add0~34_combout\)) # (!\core1|rf_wd[17]~139_combout\ & 
-- ((\core1|alu_1|ShiftLeft0~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~34_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rf_wd[17]~139_combout\,
	datad => \core1|alu_1|ShiftLeft0~79_combout\,
	combout => \core1|rf_wd[17]~140_combout\);

-- Location: LCCOMB_X14_Y31_N24
\core1|alu_1|result_o~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~110_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~110_combout\);

-- Location: LCCOMB_X14_Y30_N22
\core1|alu_1|ShiftRight2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~58_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~36_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~33_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight2~58_combout\);

-- Location: LCCOMB_X14_Y30_N16
\core1|alu_1|ShiftRight2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~105_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~58_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~57_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight2~57_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~58_combout\,
	datad => \core1|alu_1|ShiftRight2~57_combout\,
	combout => \core1|alu_1|ShiftRight2~105_combout\);

-- Location: LCCOMB_X14_Y30_N14
\core1|alu_1|result_o~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~108_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~54_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight2~105_combout\,
	datac => \core1|alu_1|ShiftRight2~54_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~108_combout\);

-- Location: LCCOMB_X15_Y30_N30
\core1|alu_1|result_o~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~109_combout\ = (\core1|alu_1|result_o~108_combout\) # (\core1|alu_1|ShiftLeft0~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|result_o~108_combout\,
	datad => \core1|alu_1|ShiftLeft0~79_combout\,
	combout => \core1|alu_1|result_o~109_combout\);

-- Location: LCCOMB_X15_Y30_N16
\core1|alu_1|result_o~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~112_combout\ = \core1|rs_val_2_r\(17) $ (\core1|rd_val_2_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|alu_1|result_o~112_combout\);

-- Location: LCCOMB_X14_Y31_N22
\core1|alu_1|result_o~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~111_combout\ = \core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(24),
	datac => \core1|rs_val_2_r\(20),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|result_o~111_combout\);

-- Location: LCCOMB_X15_Y33_N22
\core1|rf_wd[17]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~141_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(17)) # (\core1|rd_val_2_r\(17)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rs_val_2_r\(17) & \core1|rd_val_2_r\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(17),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|rf_wd[17]~141_combout\);

-- Location: LCCOMB_X16_Y32_N26
\core1|rf_wd[17]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~312_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight1~43_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~47_combout\) # ((\core1|alu_1|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~47_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~48_combout\,
	datad => \core1|alu_1|ShiftRight1~43_combout\,
	combout => \core1|rf_wd[17]~312_combout\);

-- Location: LCCOMB_X15_Y33_N8
\core1|rf_wd[17]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~142_combout\ = (\core1|rf_wd[17]~141_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[17]~312_combout\ & \core1|rf_wd[16]~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[17]~141_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[17]~312_combout\,
	datad => \core1|rf_wd[16]~128_combout\,
	combout => \core1|rf_wd[17]~142_combout\);

-- Location: LCCOMB_X15_Y33_N28
\core1|alu_1|result_o~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~113_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~43_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~43_combout\,
	datad => \core1|alu_1|ShiftRight0~49_combout\,
	combout => \core1|alu_1|result_o~113_combout\);

-- Location: LCCOMB_X10_Y33_N30
\core1|alu_1|ShiftLeft1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~43_combout\ = (\core1|alu_1|ShiftLeft0~10_combout\ & (\core1|alu_1|ShiftRight2~45_combout\ & !\core1|alu_1|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~10_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftLeft1~43_combout\);

-- Location: LCCOMB_X15_Y33_N2
\core1|alu_1|result_o~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~114_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~104_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~112_combout\,
	datad => \core1|alu_1|ShiftLeft1~104_combout\,
	combout => \core1|alu_1|result_o~114_combout\);

-- Location: LCCOMB_X15_Y33_N0
\core1|alu_1|result_o~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~115_combout\ = (\core1|alu_1|result_o~113_combout\) # ((\core1|alu_1|result_o~114_combout\) # ((\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|result_o~113_combout\,
	datac => \core1|alu_1|ShiftLeft1~43_combout\,
	datad => \core1|alu_1|result_o~114_combout\,
	combout => \core1|alu_1|result_o~115_combout\);

-- Location: LCCOMB_X15_Y33_N10
\core1|rf_wd[17]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~143_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~115_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[17]~142_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[17]~142_combout\,
	datad => \core1|alu_1|result_o~115_combout\,
	combout => \core1|rf_wd[17]~143_combout\);

-- Location: LCCOMB_X15_Y30_N6
\core1|rf_wd[17]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~144_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[17]~143_combout\ & (\core1|alu_1|result_o~112_combout\)) # (!\core1|rf_wd[17]~143_combout\ & ((\core1|alu_1|result_o~111_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[17]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~112_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~111_combout\,
	datad => \core1|rf_wd[17]~143_combout\,
	combout => \core1|rf_wd[17]~144_combout\);

-- Location: LCCOMB_X15_Y30_N0
\core1|rf_wd[17]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~145_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(17) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[17]~144_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|rd_val_2_r\(17),
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[17]~144_combout\,
	combout => \core1|rf_wd[17]~145_combout\);

-- Location: LCCOMB_X15_Y30_N10
\core1|rf_wd[17]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~146_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[17]~145_combout\ & (\core1|alu_1|result_o~110_combout\)) # (!\core1|rf_wd[17]~145_combout\ & ((\core1|alu_1|result_o~109_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[17]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~110_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~109_combout\,
	datad => \core1|rf_wd[17]~145_combout\,
	combout => \core1|rf_wd[17]~146_combout\);

-- Location: LCCOMB_X15_Y30_N24
\core1|rf_wd[17]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~147_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(17))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[17]~146_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[17]~146_combout\,
	combout => \core1|rf_wd[17]~147_combout\);

-- Location: LCCOMB_X15_Y30_N2
\core1|rf_wd[17]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~148_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[17]~147_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[17]~147_combout\ & (\core1|alu_1|Add1~34_combout\)) # (!\core1|rf_wd[17]~147_combout\ & 
-- ((\core1|rf_wd[17]~140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~34_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[17]~140_combout\,
	datad => \core1|rf_wd[17]~147_combout\,
	combout => \core1|rf_wd[17]~148_combout\);

-- Location: LCCOMB_X15_Y30_N20
\core1|rf_wd[17]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~149_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[19]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[17]~148_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[19]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[17]~148_combout\,
	combout => \core1|rf_wd[17]~149_combout\);

-- Location: LCCOMB_X15_Y30_N26
\core1|rf_wd[17]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[17]~150_combout\ = (\core1|rf_wd[17]~149_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \net_packet_flat_i[17]~input_o\,
	datad => \core1|rf_wd[17]~149_combout\,
	combout => \core1|rf_wd[17]~150_combout\);

-- Location: FF_X16_Y31_N9
\core1|rf|RF_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[16]~138_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(29));

-- Location: LCCOMB_X11_Y31_N22
\core1|rs_val_or_zero[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[16]~16_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(29)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a16\,
	datad => \core1|rf|RF_rtl_0_bypass\(29),
	combout => \core1|rs_val_or_zero[16]~16_combout\);

-- Location: FF_X11_Y31_N23
\core1|rs_val_2_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[16]~16_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(16));

-- Location: LCCOMB_X15_Y35_N8
\core1|alu_1|ShiftRight1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~17_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(17))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(17),
	datac => \core1|rd_val_2_r\(16),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~17_combout\);

-- Location: LCCOMB_X16_Y36_N0
\core1|alu_1|ShiftRight0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~29_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|alu_1|ShiftRight1~16_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~17_combout\)))) # (!\core1|alu_1|ShiftRight0~28_combout\ & 
-- (\core1|alu_1|ShiftRight0~27_combout\ & (\core1|alu_1|ShiftRight1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~28_combout\,
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~29_combout\);

-- Location: LCCOMB_X15_Y37_N30
\core1|alu_1|ShiftRight0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~30_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~18_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~18_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~19_combout\,
	combout => \core1|alu_1|ShiftRight0~30_combout\);

-- Location: LCCOMB_X18_Y36_N14
\core1|alu_1|ShiftRight0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~123_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~26_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~29_combout\) # ((\core1|alu_1|ShiftRight0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~29_combout\,
	datac => \core1|alu_1|ShiftRight0~30_combout\,
	datad => \core1|alu_1|ShiftRight0~26_combout\,
	combout => \core1|alu_1|ShiftRight0~123_combout\);

-- Location: LCCOMB_X15_Y38_N18
\core1|alu_1|ShiftLeft0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~73_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~35_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~72_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~35_combout\,
	combout => \core1|alu_1|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X15_Y38_N20
\core1|alu_1|ShiftLeft0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~74_combout\ = (\core1|alu_1|ShiftLeft0~73_combout\) # ((\core1|rd_val_2_r\(0) & (!\core1|alu_1|Add2~1_combout\ & \core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|alu_1|Add2~1_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~73_combout\,
	combout => \core1|alu_1|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X14_Y35_N18
\core1|rf_wd[16]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~126_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftLeft0~74_combout\))))) # (!\core1|alu_1|Selector30~2_combout\ 
-- & (((!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~74_combout\,
	combout => \core1|rf_wd[16]~126_combout\);

-- Location: LCCOMB_X14_Y35_N24
\core1|rf_wd[16]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~127_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[16]~126_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[16]~126_combout\ & ((\core1|alu_1|Add0~32_combout\))) # (!\core1|rf_wd[16]~126_combout\ & 
-- (\core1|alu_1|ShiftRight0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~123_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Add0~32_combout\,
	datad => \core1|rf_wd[16]~126_combout\,
	combout => \core1|rf_wd[16]~127_combout\);

-- Location: LCCOMB_X18_Y36_N30
\core1|alu_1|result_o~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~103_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(26),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|result_o~103_combout\);

-- Location: LCCOMB_X15_Y39_N4
\core1|alu_1|ShiftRight2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~51_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~19_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~17_combout\,
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~51_combout\);

-- Location: LCCOMB_X15_Y39_N20
\core1|alu_1|ShiftRight2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~102_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~51_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~50_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight2~50_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~51_combout\,
	datad => \core1|alu_1|ShiftRight2~50_combout\,
	combout => \core1|alu_1|ShiftRight2~102_combout\);

-- Location: LCCOMB_X15_Y36_N18
\core1|alu_1|ShiftRight2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~52_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~49_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight2~49_combout\,
	datad => \core1|alu_1|ShiftRight2~102_combout\,
	combout => \core1|alu_1|ShiftRight2~52_combout\);

-- Location: LCCOMB_X15_Y36_N12
\core1|alu_1|result_o~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~102_combout\ = (\core1|alu_1|ShiftLeft0~74_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft0~74_combout\,
	datad => \core1|alu_1|ShiftRight2~52_combout\,
	combout => \core1|alu_1|result_o~102_combout\);

-- Location: LCCOMB_X12_Y36_N16
\core1|alu_1|result_o~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~104_combout\ = \core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rs_val_2_r\(19),
	combout => \core1|alu_1|result_o~104_combout\);

-- Location: LCCOMB_X18_Y36_N4
\core1|alu_1|result_o~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~105_combout\ = \core1|rd_val_2_r\(16) $ (\core1|rs_val_2_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_1|result_o~105_combout\);

-- Location: LCCOMB_X18_Y36_N22
\core1|rf_wd[16]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~129_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(16)) # (\core1|rs_val_2_r\(16)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & 
-- \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[16]~129_combout\);

-- Location: LCCOMB_X18_Y36_N8
\core1|rf_wd[16]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~130_combout\ = (\core1|rf_wd[16]~129_combout\) # ((\core1|rf_wd[16]~128_combout\ & (\core1|alu_1|ShiftRight0~123_combout\ & !\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[16]~129_combout\,
	datab => \core1|rf_wd[16]~128_combout\,
	datac => \core1|alu_1|ShiftRight0~123_combout\,
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[16]~130_combout\);

-- Location: LCCOMB_X18_Y36_N26
\core1|alu_1|result_o~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~106_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~42_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~111_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~42_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~106_combout\);

-- Location: LCCOMB_X14_Y38_N20
\core1|alu_1|ShiftLeft1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~72_combout\ = (\core1|alu_1|ShiftRight2~97_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftLeft1~55_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftLeft1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~56_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftLeft1~55_combout\,
	datad => \core1|alu_1|ShiftRight2~97_combout\,
	combout => \core1|alu_1|ShiftLeft1~72_combout\);

-- Location: LCCOMB_X18_Y36_N24
\core1|alu_1|result_o~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~107_combout\ = (\core1|alu_1|result_o~106_combout\) # ((\core1|alu_1|ShiftLeft1~72_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~106_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~123_combout\,
	datad => \core1|alu_1|ShiftLeft1~72_combout\,
	combout => \core1|alu_1|result_o~107_combout\);

-- Location: LCCOMB_X18_Y36_N10
\core1|rf_wd[16]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~131_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~107_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[16]~130_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[16]~130_combout\,
	datad => \core1|alu_1|result_o~107_combout\,
	combout => \core1|rf_wd[16]~131_combout\);

-- Location: LCCOMB_X18_Y36_N16
\core1|rf_wd[16]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~132_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[16]~131_combout\ & ((\core1|alu_1|result_o~105_combout\))) # (!\core1|rf_wd[16]~131_combout\ & (\core1|alu_1|result_o~104_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[16]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~104_combout\,
	datac => \core1|alu_1|result_o~105_combout\,
	datad => \core1|rf_wd[16]~131_combout\,
	combout => \core1|rf_wd[16]~132_combout\);

-- Location: LCCOMB_X18_Y36_N18
\core1|rf_wd[16]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~133_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(16) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[16]~132_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[16]~132_combout\,
	combout => \core1|rf_wd[16]~133_combout\);

-- Location: LCCOMB_X18_Y36_N12
\core1|rf_wd[16]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~134_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[16]~133_combout\ & (\core1|alu_1|result_o~103_combout\)) # (!\core1|rf_wd[16]~133_combout\ & ((\core1|alu_1|result_o~102_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[16]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~103_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~102_combout\,
	datad => \core1|rf_wd[16]~133_combout\,
	combout => \core1|rf_wd[16]~134_combout\);

-- Location: LCCOMB_X18_Y36_N2
\core1|rf_wd[16]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~135_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(16))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[16]~134_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(16),
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[16]~134_combout\,
	combout => \core1|rf_wd[16]~135_combout\);

-- Location: LCCOMB_X18_Y36_N0
\core1|rf_wd[16]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~136_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[16]~135_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[16]~135_combout\ & (\core1|alu_1|Add1~32_combout\)) # (!\core1|rf_wd[16]~135_combout\ & 
-- ((\core1|rf_wd[16]~127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~32_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[16]~127_combout\,
	datad => \core1|rf_wd[16]~135_combout\,
	combout => \core1|rf_wd[16]~136_combout\);

-- Location: LCCOMB_X18_Y36_N6
\core1|rf_wd[16]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~137_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[18]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[16]~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \from_mem_flat_i[18]~input_o\,
	datac => \core1|is_load_op_2_r~q\,
	datad => \core1|rf_wd[16]~136_combout\,
	combout => \core1|rf_wd[16]~137_combout\);

-- Location: LCCOMB_X18_Y36_N28
\core1|rf_wd[16]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[16]~138_combout\ = (\core1|rf_wd[16]~137_combout\) # ((\net_packet_flat_i[16]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[16]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[16]~137_combout\,
	combout => \core1|rf_wd[16]~138_combout\);

-- Location: FF_X12_Y34_N7
\core1|rf|RF_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[15]~125_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(28));

-- Location: LCCOMB_X12_Y34_N12
\core1|rs_val_or_zero[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[15]~15_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(28)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a15\,
	datad => \core1|rf|RF_rtl_0_bypass\(28),
	combout => \core1|rs_val_or_zero[15]~15_combout\);

-- Location: FF_X12_Y34_N13
\core1|rs_val_2_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[15]~15_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(15));

-- Location: LCCOMB_X12_Y34_N22
\core1|alu_1|ShiftLeft0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~69_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~31_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~68_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~31_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X14_Y33_N30
\core1|alu_1|ShiftRight1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~30_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(16))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~30_combout\);

-- Location: LCCOMB_X14_Y33_N26
\core1|alu_1|ShiftRight0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~102_combout\ = (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~33_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~30_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight0~102_combout\);

-- Location: LCCOMB_X15_Y34_N4
\core1|alu_1|ShiftRight0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~104_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~36_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~36_combout\,
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~34_combout\,
	combout => \core1|alu_1|ShiftRight0~104_combout\);

-- Location: LCCOMB_X15_Y34_N26
\core1|alu_1|ShiftRight0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~122_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~107_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~102_combout\) # ((\core1|alu_1|ShiftRight0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~102_combout\,
	datac => \core1|alu_1|ShiftRight0~104_combout\,
	datad => \core1|alu_1|ShiftRight0~107_combout\,
	combout => \core1|alu_1|ShiftRight0~122_combout\);

-- Location: LCCOMB_X12_Y34_N20
\core1|rf_wd[15]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~114_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|WideNor11~1_combout\ & (\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|ShiftRight0~122_combout\)) # 
-- (!\core1|alu_1|WideNor11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|alu_1|ShiftRight0~122_combout\,
	combout => \core1|rf_wd[15]~114_combout\);

-- Location: LCCOMB_X12_Y31_N24
\core1|rf_wd[15]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~115_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[15]~114_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[15]~114_combout\ & ((\core1|alu_1|Add0~30_combout\))) # (!\core1|rf_wd[15]~114_combout\ & 
-- (\core1|alu_1|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftLeft0~69_combout\,
	datac => \core1|rf_wd[15]~114_combout\,
	datad => \core1|alu_1|Add0~30_combout\,
	combout => \core1|rf_wd[15]~115_combout\);

-- Location: LCCOMB_X12_Y31_N26
\core1|alu_1|result_o~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~96_combout\ = \core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(2) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~96_combout\);

-- Location: LCCOMB_X14_Y30_N2
\core1|alu_1|ShiftRight2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~82_combout\ = (\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~34_combout\)) # (!\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~34_combout\,
	datad => \core1|alu_1|ShiftRight1~30_combout\,
	combout => \core1|alu_1|ShiftRight2~82_combout\);

-- Location: LCCOMB_X14_Y30_N18
\core1|alu_1|ShiftRight2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~118_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~82_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~58_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~58_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~58_combout\,
	datad => \core1|alu_1|ShiftRight2~82_combout\,
	combout => \core1|alu_1|ShiftRight2~118_combout\);

-- Location: LCCOMB_X12_Y31_N22
\core1|alu_1|result_o~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~94_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~93_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight2~93_combout\,
	datac => \core1|alu_1|ShiftRight2~118_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|result_o~94_combout\);

-- Location: LCCOMB_X12_Y31_N4
\core1|alu_1|result_o~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~95_combout\ = (\core1|alu_1|result_o~94_combout\) # ((\core1|alu_1|ShiftLeft0~69_combout\) # ((\core1|alu_1|ShiftRight2~97_combout\ & \core1|alu_1|ShiftRight2~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~97_combout\,
	datab => \core1|alu_1|ShiftRight2~119_combout\,
	datac => \core1|alu_1|result_o~94_combout\,
	datad => \core1|alu_1|ShiftLeft0~69_combout\,
	combout => \core1|alu_1|result_o~95_combout\);

-- Location: LCCOMB_X18_Y33_N24
\core1|alu_1|result_o~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~97_combout\ = \core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(18),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~97_combout\);

-- Location: LCCOMB_X12_Y35_N14
\core1|alu_1|result_o~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~98_combout\ = \core1|rd_val_2_r\(15) $ (\core1|rs_val_2_r\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~98_combout\);

-- Location: LCCOMB_X11_Y35_N8
\core1|alu_1|result_o~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~99_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~54_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~110_combout\,
	datac => \core1|alu_1|ShiftLeft1~54_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|result_o~99_combout\);

-- Location: LCCOMB_X12_Y34_N10
\core1|alu_1|result_o~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~100_combout\ = (\core1|rs_val_2_r\(4) & (((\core1|alu_1|Add2~1_combout\)) # (!\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftRight0~122_combout\,
	combout => \core1|alu_1|result_o~100_combout\);

-- Location: LCCOMB_X11_Y35_N30
\core1|alu_1|result_o~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~101_combout\ = (\core1|alu_1|result_o~99_combout\) # (!\core1|alu_1|result_o~100_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|result_o~99_combout\,
	datad => \core1|alu_1|result_o~100_combout\,
	combout => \core1|alu_1|result_o~101_combout\);

-- Location: LCCOMB_X12_Y34_N8
\core1|rf_wd[15]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~116_combout\ = (\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & !\core1|instruction_2_r.opcode\(1))) # (!\core1|rs_val_2_r\(15) & (!\core1|rd_val_2_r\(15) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datac => \core1|rd_val_2_r\(15),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[15]~116_combout\);

-- Location: LCCOMB_X12_Y34_N18
\core1|rf_wd[15]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~117_combout\ = (\core1|instruction_2_r.opcode\(0) & (((\core1|rf_wd[15]~116_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rf_wd[15]~116_combout\)) # (!\core1|instruction_2_r.opcode\(1) 
-- & ((!\core1|alu_1|result_o~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[15]~116_combout\,
	datad => \core1|alu_1|result_o~100_combout\,
	combout => \core1|rf_wd[15]~117_combout\);

-- Location: LCCOMB_X11_Y35_N0
\core1|rf_wd[15]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~118_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & (\core1|alu_1|result_o~101_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[15]~117_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|alu_1|result_o~101_combout\,
	datad => \core1|rf_wd[15]~117_combout\,
	combout => \core1|rf_wd[15]~118_combout\);

-- Location: LCCOMB_X11_Y35_N14
\core1|rf_wd[15]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~119_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[15]~118_combout\ & ((\core1|alu_1|result_o~98_combout\))) # (!\core1|rf_wd[15]~118_combout\ & (\core1|alu_1|result_o~97_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[15]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~97_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~98_combout\,
	datad => \core1|rf_wd[15]~118_combout\,
	combout => \core1|rf_wd[15]~119_combout\);

-- Location: LCCOMB_X12_Y31_N28
\core1|rf_wd[15]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~120_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(15) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[15]~119_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(15),
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[15]~119_combout\,
	combout => \core1|rf_wd[15]~120_combout\);

-- Location: LCCOMB_X12_Y31_N10
\core1|rf_wd[15]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~121_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[15]~120_combout\ & (\core1|alu_1|result_o~96_combout\)) # (!\core1|rf_wd[15]~120_combout\ & ((\core1|alu_1|result_o~95_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ 
-- & (((\core1|rf_wd[15]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~96_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~95_combout\,
	datad => \core1|rf_wd[15]~120_combout\,
	combout => \core1|rf_wd[15]~121_combout\);

-- Location: LCCOMB_X12_Y31_N0
\core1|rf_wd[15]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~122_combout\ = (\core1|alu_1|Selector30~22_combout\ & (((\core1|rs_val_2_r\(15))) # (!\core1|alu_1|Selector30~18_combout\))) # (!\core1|alu_1|Selector30~22_combout\ & (\core1|alu_1|Selector30~18_combout\ & 
-- ((\core1|rf_wd[15]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~22_combout\,
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rf_wd[15]~121_combout\,
	combout => \core1|rf_wd[15]~122_combout\);

-- Location: LCCOMB_X12_Y31_N18
\core1|rf_wd[15]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~123_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[15]~122_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[15]~122_combout\ & (\core1|alu_1|Add1~30_combout\)) # (!\core1|rf_wd[15]~122_combout\ & 
-- ((\core1|rf_wd[15]~115_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~30_combout\,
	datab => \core1|rf_wd[15]~115_combout\,
	datac => \core1|alu_1|Selector30~5_combout\,
	datad => \core1|rf_wd[15]~122_combout\,
	combout => \core1|rf_wd[15]~123_combout\);

-- Location: LCCOMB_X12_Y31_N16
\core1|rf_wd[15]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~124_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[17]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[15]~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \from_mem_flat_i[17]~input_o\,
	datad => \core1|rf_wd[15]~123_combout\,
	combout => \core1|rf_wd[15]~124_combout\);

-- Location: LCCOMB_X12_Y31_N2
\core1|rf_wd[15]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[15]~125_combout\ = (\core1|rf_wd[15]~124_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[15]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[15]~input_o\,
	datad => \core1|rf_wd[15]~124_combout\,
	combout => \core1|rf_wd[15]~125_combout\);

-- Location: LCCOMB_X19_Y37_N14
\core1|rs_val_or_zero[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[14]~14_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(27))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a14\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(27),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a14\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[14]~14_combout\);

-- Location: FF_X9_Y37_N19
\core1|rs_val_2_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[14]~14_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(14));

-- Location: LCCOMB_X12_Y37_N26
\core1|alu_1|ShiftRight0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~121_combout\ = (\core1|alu_1|Add2~1_combout\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|alu_1|Add2~1_combout\ & (\core1|rd_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|rd_val_2_r\(31),
	combout => \core1|alu_1|ShiftRight0~121_combout\);

-- Location: LCCOMB_X15_Y39_N8
\core1|alu_1|ShiftLeft0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~65_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~27_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~27_combout\,
	datad => \core1|alu_1|ShiftLeft0~64_combout\,
	combout => \core1|alu_1|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X17_Y34_N14
\core1|alu_1|ShiftRight0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~127_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|ShiftRight0~127_combout\);

-- Location: LCCOMB_X17_Y32_N24
\core1|alu_1|ShiftRight0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~95_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~19_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~95_combout\);

-- Location: LCCOMB_X17_Y34_N2
\core1|alu_1|ShiftRight0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~96_combout\ = (\core1|alu_1|ShiftRight0~127_combout\) # ((\core1|alu_1|ShiftRight0~95_combout\) # ((\core1|alu_1|ShiftRight0~28_combout\ & \core1|alu_1|ShiftRight1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~28_combout\,
	datab => \core1|alu_1|ShiftRight0~127_combout\,
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight0~95_combout\,
	combout => \core1|alu_1|ShiftRight0~96_combout\);

-- Location: LCCOMB_X16_Y37_N20
\core1|alu_1|ShiftRight0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~120_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~99_combout\) # ((\core1|alu_1|ShiftRight0~100_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~99_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~100_combout\,
	datad => \core1|alu_1|ShiftRight0~96_combout\,
	combout => \core1|alu_1|ShiftRight0~120_combout\);

-- Location: LCCOMB_X15_Y39_N6
\core1|rf_wd[14]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~99_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|WideNor11~1_combout\)) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|ShiftRight0~120_combout\)) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Add0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~120_combout\,
	datad => \core1|alu_1|Add0~28_combout\,
	combout => \core1|rf_wd[14]~99_combout\);

-- Location: LCCOMB_X15_Y39_N28
\core1|rf_wd[14]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~100_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[14]~99_combout\ & (\core1|alu_1|ShiftRight0~121_combout\)) # (!\core1|rf_wd[14]~99_combout\ & ((\core1|alu_1|ShiftLeft0~65_combout\))))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[14]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|ShiftRight0~121_combout\,
	datac => \core1|alu_1|ShiftLeft0~65_combout\,
	datad => \core1|rf_wd[14]~99_combout\,
	combout => \core1|rf_wd[14]~100_combout\);

-- Location: LCCOMB_X17_Y37_N4
\core1|alu_1|result_o~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~89_combout\ = \core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|result_o~89_combout\);

-- Location: LCCOMB_X15_Y39_N18
\core1|alu_1|ShiftRight2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~98_combout\ = (\core1|alu_1|ShiftRight2~97_combout\ & ((\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight2~88_combout\))) # (!\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~97_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftRight2~78_combout\,
	datad => \core1|alu_1|ShiftRight2~88_combout\,
	combout => \core1|alu_1|ShiftRight2~98_combout\);

-- Location: LCCOMB_X15_Y37_N26
\core1|alu_1|ShiftRight1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~25_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(14),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|ShiftRight1~25_combout\);

-- Location: LCCOMB_X15_Y39_N24
\core1|alu_1|ShiftRight2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~76_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~16_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~25_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight2~76_combout\);

-- Location: LCCOMB_X15_Y39_N2
\core1|alu_1|ShiftRight2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~117_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~76_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~51_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~51_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~51_combout\,
	datad => \core1|alu_1|ShiftRight2~76_combout\,
	combout => \core1|alu_1|ShiftRight2~117_combout\);

-- Location: LCCOMB_X15_Y39_N0
\core1|alu_1|result_o~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~87_combout\ = (\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~45_combout\ & (\core1|alu_1|ShiftRight1~14_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (((\core1|alu_1|ShiftRight2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|ShiftRight1~14_combout\,
	datad => \core1|alu_1|ShiftRight2~117_combout\,
	combout => \core1|alu_1|result_o~87_combout\);

-- Location: LCCOMB_X15_Y39_N10
\core1|alu_1|result_o~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~88_combout\ = (\core1|alu_1|ShiftRight2~98_combout\) # ((\core1|alu_1|ShiftLeft0~65_combout\) # ((!\core1|alu_1|Add2~4_combout\ & \core1|alu_1|result_o~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftRight2~98_combout\,
	datac => \core1|alu_1|ShiftLeft0~65_combout\,
	datad => \core1|alu_1|result_o~87_combout\,
	combout => \core1|alu_1|result_o~88_combout\);

-- Location: LCCOMB_X17_Y37_N12
\core1|alu_1|result_o~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~91_combout\ = \core1|rd_val_2_r\(14) $ (\core1|rs_val_2_r\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~91_combout\);

-- Location: LCCOMB_X17_Y37_N14
\core1|alu_1|result_o~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~90_combout\ = \core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(21),
	datac => \core1|rs_val_2_r\(17),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|result_o~90_combout\);

-- Location: LCCOMB_X16_Y37_N22
\core1|rf_wd[14]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~101_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|rs_val_2_r\(14) & (!\core1|instruction_2_r.opcode\(1) & \core1|rd_val_2_r\(14))) # (!\core1|rs_val_2_r\(14) & (\core1|instruction_2_r.opcode\(1) & !\core1|rd_val_2_r\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(14),
	combout => \core1|rf_wd[14]~101_combout\);

-- Location: LCCOMB_X16_Y37_N28
\core1|rf_wd[14]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~102_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3)) # (!\core1|alu_1|ShiftRight1~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~71_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|rf_wd[14]~102_combout\);

-- Location: LCCOMB_X16_Y37_N12
\core1|rf_wd[14]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~103_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(14)) # ((\core1|rd_val_2_r\(14))))) # (!\core1|instruction_2_r.opcode\(1) & (((!\core1|rf_wd[14]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|rf_wd[14]~102_combout\,
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[14]~103_combout\);

-- Location: LCCOMB_X16_Y37_N2
\core1|rf_wd[14]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~104_combout\ = (\core1|rf_wd[14]~103_combout\ & ((\core1|rs_val_2_r\(4)) # ((\core1|instruction_2_r.opcode\(1)) # (\core1|alu_1|ShiftRight0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[14]~103_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftRight0~120_combout\,
	combout => \core1|rf_wd[14]~104_combout\);

-- Location: LCCOMB_X16_Y37_N4
\core1|rf_wd[14]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~105_combout\ = (\core1|rf_wd[14]~101_combout\) # ((!\core1|instruction_2_r.opcode\(0) & \core1|rf_wd[14]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[14]~101_combout\,
	datad => \core1|rf_wd[14]~104_combout\,
	combout => \core1|rf_wd[14]~105_combout\);

-- Location: LCCOMB_X15_Y36_N30
\core1|alu_1|result_o~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~92_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~52_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftLeft1~109_combout\,
	datad => \core1|alu_1|ShiftLeft1~52_combout\,
	combout => \core1|alu_1|result_o~92_combout\);

-- Location: LCCOMB_X16_Y37_N18
\core1|alu_1|ShiftRight1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~63_combout\ = (\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~71_combout\))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftRight0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~71_combout\,
	datad => \core1|alu_1|ShiftRight0~120_combout\,
	combout => \core1|alu_1|ShiftRight1~63_combout\);

-- Location: LCCOMB_X16_Y37_N16
\core1|alu_1|result_o~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~93_combout\ = (\core1|alu_1|ShiftRight1~63_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~92_combout\,
	datad => \core1|alu_1|ShiftRight1~63_combout\,
	combout => \core1|alu_1|result_o~93_combout\);

-- Location: LCCOMB_X16_Y37_N30
\core1|rf_wd[14]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~106_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~93_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[14]~105_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[14]~105_combout\,
	datad => \core1|alu_1|result_o~93_combout\,
	combout => \core1|rf_wd[14]~106_combout\);

-- Location: LCCOMB_X17_Y37_N18
\core1|rf_wd[14]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~107_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[14]~106_combout\ & (\core1|alu_1|result_o~91_combout\)) # (!\core1|rf_wd[14]~106_combout\ & ((\core1|alu_1|result_o~90_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[14]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~91_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~90_combout\,
	datad => \core1|rf_wd[14]~106_combout\,
	combout => \core1|rf_wd[14]~107_combout\);

-- Location: LCCOMB_X17_Y37_N20
\core1|rf_wd[14]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~108_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(14) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[14]~107_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[14]~107_combout\,
	combout => \core1|rf_wd[14]~108_combout\);

-- Location: LCCOMB_X17_Y37_N10
\core1|rf_wd[14]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~109_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[14]~108_combout\ & (\core1|alu_1|result_o~89_combout\)) # (!\core1|rf_wd[14]~108_combout\ & ((\core1|alu_1|result_o~88_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ 
-- & (((\core1|rf_wd[14]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~89_combout\,
	datac => \core1|alu_1|result_o~88_combout\,
	datad => \core1|rf_wd[14]~108_combout\,
	combout => \core1|rf_wd[14]~109_combout\);

-- Location: LCCOMB_X17_Y37_N16
\core1|rf_wd[14]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~110_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(14))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[14]~109_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|rf_wd[14]~109_combout\,
	combout => \core1|rf_wd[14]~110_combout\);

-- Location: LCCOMB_X17_Y37_N6
\core1|rf_wd[14]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~111_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[14]~110_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[14]~110_combout\ & (\core1|alu_1|Add1~28_combout\)) # (!\core1|rf_wd[14]~110_combout\ & 
-- ((\core1|rf_wd[14]~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~28_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[14]~100_combout\,
	datad => \core1|rf_wd[14]~110_combout\,
	combout => \core1|rf_wd[14]~111_combout\);

-- Location: LCCOMB_X17_Y37_N24
\core1|rf_wd[14]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~112_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[16]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[14]~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[16]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[14]~111_combout\,
	combout => \core1|rf_wd[14]~112_combout\);

-- Location: LCCOMB_X17_Y37_N30
\core1|rf_wd[14]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[14]~113_combout\ = (\core1|rf_wd[14]~112_combout\) # ((\net_packet_flat_i[14]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[14]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[14]~112_combout\,
	combout => \core1|rf_wd[14]~113_combout\);

-- Location: LCCOMB_X11_Y31_N28
\core1|rs_val_or_zero[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[13]~13_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(26))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a13\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(26),
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a13\,
	combout => \core1|rs_val_or_zero[13]~13_combout\);

-- Location: FF_X11_Y31_N29
\core1|rs_val_2_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[13]~13_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(13));

-- Location: LCCOMB_X15_Y31_N4
\core1|alu_1|ShiftRight0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~89_combout\ = (\core1|alu_1|ShiftRight1~35_combout\ & ((\core1|alu_1|ShiftRight0~28_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~36_combout\)))) # (!\core1|alu_1|ShiftRight1~35_combout\ & 
-- (((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~35_combout\,
	datab => \core1|alu_1|ShiftRight0~28_combout\,
	datac => \core1|alu_1|ShiftRight0~27_combout\,
	datad => \core1|alu_1|ShiftRight1~36_combout\,
	combout => \core1|alu_1|ShiftRight0~89_combout\);

-- Location: LCCOMB_X15_Y34_N16
\core1|alu_1|ShiftRight0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~90_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~37_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~39_combout\,
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight0~90_combout\);

-- Location: LCCOMB_X15_Y33_N30
\core1|alu_1|ShiftRight1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~31_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(14)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~31_combout\);

-- Location: LCCOMB_X15_Y33_N26
\core1|alu_1|ShiftRight0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~84_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|alu_1|ShiftRight1~30_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~31_combout\)))) # (!\core1|alu_1|ShiftRight0~28_combout\ & 
-- (\core1|alu_1|ShiftRight0~27_combout\ & (\core1|alu_1|ShiftRight1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~28_combout\,
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|alu_1|ShiftRight1~30_combout\,
	combout => \core1|alu_1|ShiftRight0~84_combout\);

-- Location: LCCOMB_X15_Y33_N24
\core1|alu_1|ShiftRight0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~83_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~34_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~34_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight0~83_combout\);

-- Location: LCCOMB_X15_Y33_N14
\core1|alu_1|ShiftRight0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~117_combout\ = (\core1|alu_1|ShiftRight0~84_combout\) # (\core1|alu_1|ShiftRight0~83_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~84_combout\,
	datad => \core1|alu_1|ShiftRight0~83_combout\,
	combout => \core1|alu_1|ShiftRight0~117_combout\);

-- Location: LCCOMB_X11_Y30_N20
\core1|alu_1|ShiftRight0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~118_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~89_combout\) # ((\core1|alu_1|ShiftRight0~90_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~89_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~90_combout\,
	datad => \core1|alu_1|ShiftRight0~117_combout\,
	combout => \core1|alu_1|ShiftRight0~118_combout\);

-- Location: LCCOMB_X9_Y34_N6
\core1|alu_1|ShiftLeft0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~61_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~153_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~153_combout\,
	datad => \core1|alu_1|ShiftLeft0~60_combout\,
	combout => \core1|alu_1|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X10_Y30_N20
\core1|rf_wd[13]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~87_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\) # ((\core1|alu_1|ShiftLeft0~61_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & (!\core1|alu_1|WideNor11~1_combout\ & 
-- (\core1|alu_1|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Add0~26_combout\,
	datad => \core1|alu_1|ShiftLeft0~61_combout\,
	combout => \core1|rf_wd[13]~87_combout\);

-- Location: LCCOMB_X10_Y30_N26
\core1|rf_wd[13]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~88_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[13]~87_combout\ & (\core1|alu_1|ShiftRight0~119_combout\)) # (!\core1|rf_wd[13]~87_combout\ & ((\core1|alu_1|ShiftRight0~118_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[13]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~119_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~118_combout\,
	datad => \core1|rf_wd[13]~87_combout\,
	combout => \core1|rf_wd[13]~88_combout\);

-- Location: LCCOMB_X10_Y30_N12
\core1|alu_1|result_o~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~81_combout\ = \core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|rs_val_2_r\(23),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|result_o~81_combout\);

-- Location: LCCOMB_X12_Y34_N16
\core1|alu_1|ShiftLeft1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~66_combout\ = (!\core1|alu_1|ShiftLeft1~45_combout\ & (\core1|rs_val_2_r\(4) $ (\core1|alu_1|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|Add2~1_combout\,
	datad => \core1|alu_1|ShiftLeft1~45_combout\,
	combout => \core1|alu_1|ShiftLeft1~66_combout\);

-- Location: LCCOMB_X11_Y30_N2
\core1|alu_1|ShiftRight2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~81_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~33_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~3_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight2~81_combout\);

-- Location: LCCOMB_X11_Y30_N16
\core1|alu_1|ShiftRight2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~115_combout\ = (\core1|alu_1|ShiftRight2~81_combout\) # ((\core1|alu_1|ShiftRight2~82_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~82_combout\,
	datad => \core1|alu_1|ShiftRight2~81_combout\,
	combout => \core1|alu_1|ShiftRight2~115_combout\);

-- Location: LCCOMB_X14_Y30_N4
\core1|alu_1|ShiftRight2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~116_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~70_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight2~84_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight2~84_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight2~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~84_combout\,
	datad => \core1|alu_1|ShiftRight2~70_combout\,
	combout => \core1|alu_1|ShiftRight2~116_combout\);

-- Location: LCCOMB_X11_Y30_N10
\core1|alu_1|result_o~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~79_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~116_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftRight2~115_combout\,
	datac => \core1|alu_1|ShiftRight2~116_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|result_o~79_combout\);

-- Location: LCCOMB_X10_Y30_N16
\core1|alu_1|result_o~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~80_combout\ = (\core1|alu_1|result_o~79_combout\) # ((\core1|alu_1|ShiftLeft0~61_combout\) # ((\core1|alu_1|ShiftLeft1~66_combout\ & \core1|alu_1|ShiftRight2~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~66_combout\,
	datab => \core1|alu_1|ShiftRight2~103_combout\,
	datac => \core1|alu_1|result_o~79_combout\,
	datad => \core1|alu_1|ShiftLeft0~61_combout\,
	combout => \core1|alu_1|result_o~80_combout\);

-- Location: LCCOMB_X11_Y31_N18
\core1|alu_1|result_o~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~82_combout\ = \core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rs_val_2_r\(20),
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_1|result_o~82_combout\);

-- Location: LCCOMB_X11_Y30_N4
\core1|alu_1|result_o~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~83_combout\ = \core1|rs_val_2_r\(13) $ (\core1|rd_val_2_r\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(13),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|result_o~83_combout\);

-- Location: LCCOMB_X11_Y30_N22
\core1|rf_wd[13]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~89_combout\ = (\core1|instruction_2_r.opcode\(1) & (!\core1|rs_val_2_r\(13) & !\core1|rd_val_2_r\(13))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(13) & \core1|rd_val_2_r\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rs_val_2_r\(13),
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|rf_wd[13]~89_combout\);

-- Location: LCCOMB_X11_Y30_N6
\core1|alu_1|result_o~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~85_combout\ = (\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~40_combout\)) # (!\core1|alu_1|ShiftRight1~42_combout\))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~42_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~40_combout\,
	datad => \core1|alu_1|ShiftRight0~118_combout\,
	combout => \core1|alu_1|result_o~85_combout\);

-- Location: LCCOMB_X11_Y30_N8
\core1|rf_wd[13]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~90_combout\ = (\core1|instruction_2_r.opcode\(0) & (((\core1|rf_wd[13]~89_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rf_wd[13]~89_combout\)) # (!\core1|instruction_2_r.opcode\(1) & 
-- ((!\core1|alu_1|result_o~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rf_wd[13]~89_combout\,
	datad => \core1|alu_1|result_o~85_combout\,
	combout => \core1|rf_wd[13]~90_combout\);

-- Location: LCCOMB_X11_Y30_N12
\core1|alu_1|result_o~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~86_combout\ = ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~84_combout\)) # (!\core1|alu_1|result_o~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~84_combout\,
	datad => \core1|alu_1|result_o~85_combout\,
	combout => \core1|alu_1|result_o~86_combout\);

-- Location: LCCOMB_X11_Y30_N18
\core1|rf_wd[13]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~91_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~86_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[13]~90_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[13]~90_combout\,
	datad => \core1|alu_1|result_o~86_combout\,
	combout => \core1|rf_wd[13]~91_combout\);

-- Location: LCCOMB_X11_Y30_N24
\core1|rf_wd[13]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~92_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[13]~91_combout\ & ((\core1|alu_1|result_o~83_combout\))) # (!\core1|rf_wd[13]~91_combout\ & (\core1|alu_1|result_o~82_combout\)))) # (!\core1|alu_1|Selector30~6_combout\ & 
-- (((\core1|rf_wd[13]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~82_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~83_combout\,
	datad => \core1|rf_wd[13]~91_combout\,
	combout => \core1|rf_wd[13]~92_combout\);

-- Location: LCCOMB_X11_Y30_N26
\core1|rf_wd[13]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~93_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(13) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[13]~92_combout\) # (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|rd_val_2_r\(13),
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[13]~92_combout\,
	combout => \core1|rf_wd[13]~93_combout\);

-- Location: LCCOMB_X10_Y30_N6
\core1|rf_wd[13]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~94_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[13]~93_combout\ & (\core1|alu_1|result_o~81_combout\)) # (!\core1|rf_wd[13]~93_combout\ & ((\core1|alu_1|result_o~80_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ & 
-- (((\core1|rf_wd[13]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~81_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~80_combout\,
	datad => \core1|rf_wd[13]~93_combout\,
	combout => \core1|rf_wd[13]~94_combout\);

-- Location: LCCOMB_X10_Y30_N28
\core1|rf_wd[13]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~95_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(13))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[13]~94_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ & 
-- (\core1|alu_1|Selector30~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|rs_val_2_r\(13),
	datad => \core1|rf_wd[13]~94_combout\,
	combout => \core1|rf_wd[13]~95_combout\);

-- Location: LCCOMB_X10_Y30_N18
\core1|rf_wd[13]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~96_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[13]~95_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[13]~95_combout\ & (\core1|alu_1|Add1~26_combout\)) # (!\core1|rf_wd[13]~95_combout\ & 
-- ((\core1|rf_wd[13]~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~26_combout\,
	datac => \core1|rf_wd[13]~88_combout\,
	datad => \core1|rf_wd[13]~95_combout\,
	combout => \core1|rf_wd[13]~96_combout\);

-- Location: LCCOMB_X10_Y30_N24
\core1|rf_wd[13]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~97_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[15]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[13]~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[15]~input_o\,
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[13]~96_combout\,
	combout => \core1|rf_wd[13]~97_combout\);

-- Location: LCCOMB_X10_Y30_N22
\core1|rf_wd[13]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[13]~98_combout\ = (\core1|rf_wd[13]~97_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[13]~input_o\,
	datad => \core1|rf_wd[13]~97_combout\,
	combout => \core1|rf_wd[13]~98_combout\);

-- Location: FF_X16_Y30_N17
\core1|rf|RF_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[12]~86_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(25));

-- Location: LCCOMB_X12_Y32_N0
\core1|rs_val_or_zero[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[12]~12_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(25)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a12\,
	datad => \core1|rf|RF_rtl_0_bypass\(25),
	combout => \core1|rs_val_or_zero[12]~12_combout\);

-- Location: FF_X12_Y32_N1
\core1|rs_val_2_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[12]~12_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(12));

-- Location: LCCOMB_X14_Y36_N22
\core1|alu_1|ShiftRight1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~26_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(13)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(12),
	datac => \core1|rd_val_2_r\(13),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~26_combout\);

-- Location: LCCOMB_X17_Y32_N26
\core1|alu_1|ShiftRight0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~76_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~16_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight1~16_combout\,
	combout => \core1|alu_1|ShiftRight0~76_combout\);

-- Location: LCCOMB_X16_Y36_N14
\core1|alu_1|ShiftRight0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~125_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(15)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|ShiftRight0~125_combout\);

-- Location: LCCOMB_X17_Y32_N4
\core1|alu_1|ShiftRight0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~77_combout\ = (\core1|alu_1|ShiftRight0~76_combout\) # ((\core1|alu_1|ShiftRight0~125_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|alu_1|ShiftRight1~26_combout\,
	datac => \core1|alu_1|ShiftRight0~76_combout\,
	datad => \core1|alu_1|ShiftRight0~125_combout\,
	combout => \core1|alu_1|ShiftRight0~77_combout\);

-- Location: LCCOMB_X17_Y32_N6
\core1|alu_1|ShiftRight0~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~130_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~80_combout\) # ((\core1|alu_1|ShiftRight0~81_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~80_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~77_combout\,
	datad => \core1|alu_1|ShiftRight0~81_combout\,
	combout => \core1|alu_1|ShiftRight0~130_combout\);

-- Location: LCCOMB_X18_Y32_N22
\core1|rf_wd[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~75_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector30~2_combout\) # ((\core1|alu_1|ShiftRight0~130_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (!\core1|alu_1|Selector30~2_combout\ & 
-- ((\core1|alu_1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|ShiftRight0~130_combout\,
	datad => \core1|alu_1|Add0~24_combout\,
	combout => \core1|rf_wd[12]~75_combout\);

-- Location: LCCOMB_X17_Y38_N22
\core1|alu_1|ShiftLeft0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~57_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftLeft0~19_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftLeft0~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~19_combout\,
	datad => \core1|alu_1|ShiftLeft0~56_combout\,
	combout => \core1|alu_1|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X18_Y32_N24
\core1|rf_wd[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~76_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|rf_wd[12]~75_combout\ & (\core1|alu_1|ShiftRight0~131_combout\)) # (!\core1|rf_wd[12]~75_combout\ & ((\core1|alu_1|ShiftLeft0~57_combout\))))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((\core1|rf_wd[12]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~131_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|rf_wd[12]~75_combout\,
	datad => \core1|alu_1|ShiftLeft0~57_combout\,
	combout => \core1|rf_wd[12]~76_combout\);

-- Location: LCCOMB_X18_Y32_N18
\core1|alu_1|result_o~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~73_combout\ = \core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(31) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datac => \core1|rs_val_2_r\(31),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~73_combout\);

-- Location: LCCOMB_X15_Y39_N30
\core1|alu_1|ShiftRight2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~75_combout\ = (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|ShiftRight1~17_combout\))) # (!\core1|alu_1|Add2~2_combout\ & (\core1|alu_1|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~26_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~75_combout\);

-- Location: LCCOMB_X15_Y39_N12
\core1|alu_1|ShiftRight2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~113_combout\ = (\core1|alu_1|ShiftRight2~75_combout\) # ((\core1|alu_1|ShiftRight2~76_combout\ & (\core1|rs_val_2_r\(1) $ (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight2~75_combout\,
	datad => \core1|alu_1|ShiftRight2~76_combout\,
	combout => \core1|alu_1|ShiftRight2~113_combout\);

-- Location: LCCOMB_X17_Y38_N28
\core1|alu_1|result_o~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~71_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~114_combout\)) # (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~113_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~114_combout\,
	datad => \core1|alu_1|ShiftRight2~113_combout\,
	combout => \core1|alu_1|result_o~71_combout\);

-- Location: LCCOMB_X17_Y38_N2
\core1|alu_1|result_o~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~72_combout\ = (\core1|alu_1|ShiftLeft0~57_combout\) # ((\core1|alu_1|result_o~71_combout\) # ((\core1|alu_1|ShiftLeft1~66_combout\ & \core1|alu_1|ShiftRight2~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~66_combout\,
	datab => \core1|alu_1|ShiftRight2~101_combout\,
	datac => \core1|alu_1|ShiftLeft0~57_combout\,
	datad => \core1|alu_1|result_o~71_combout\,
	combout => \core1|alu_1|result_o~72_combout\);

-- Location: LCCOMB_X8_Y32_N10
\core1|alu_1|result_o~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~74_combout\ = \core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(15),
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~74_combout\);

-- Location: LCCOMB_X18_Y32_N12
\core1|alu_1|result_o~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~75_combout\ = \core1|rs_val_2_r\(12) $ (\core1|rd_val_2_r\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rd_val_2_r\(12),
	combout => \core1|alu_1|result_o~75_combout\);

-- Location: LCCOMB_X17_Y32_N30
\core1|alu_1|result_o~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~77_combout\ = (\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~25_combout\)) # (!\core1|alu_1|ShiftRight0~40_combout\))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~40_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~25_combout\,
	datad => \core1|alu_1|ShiftRight0~130_combout\,
	combout => \core1|alu_1|result_o~77_combout\);

-- Location: LCCOMB_X18_Y32_N2
\core1|rf_wd[12]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~77_combout\ = (\core1|rs_val_2_r\(12) & (!\core1|instruction_2_r.opcode\(1) & \core1|rd_val_2_r\(12))) # (!\core1|rs_val_2_r\(12) & (\core1|instruction_2_r.opcode\(1) & !\core1|rd_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(12),
	combout => \core1|rf_wd[12]~77_combout\);

-- Location: LCCOMB_X17_Y32_N14
\core1|rf_wd[12]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~78_combout\ = (\core1|instruction_2_r.opcode\(0) & (((\core1|rf_wd[12]~77_combout\)))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & ((!\core1|rf_wd[12]~77_combout\))) # (!\core1|instruction_2_r.opcode\(1) 
-- & (!\core1|alu_1|result_o~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|result_o~77_combout\,
	datad => \core1|rf_wd[12]~77_combout\,
	combout => \core1|rf_wd[12]~78_combout\);

-- Location: LCCOMB_X17_Y32_N12
\core1|alu_1|result_o~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~78_combout\ = ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~76_combout\)) # (!\core1|alu_1|result_o~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~77_combout\,
	datad => \core1|alu_1|result_o~76_combout\,
	combout => \core1|alu_1|result_o~78_combout\);

-- Location: LCCOMB_X17_Y32_N28
\core1|rf_wd[12]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~79_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~78_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[12]~78_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[12]~78_combout\,
	datad => \core1|alu_1|result_o~78_combout\,
	combout => \core1|rf_wd[12]~79_combout\);

-- Location: LCCOMB_X17_Y32_N10
\core1|rf_wd[12]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~80_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[12]~79_combout\ & ((\core1|alu_1|result_o~75_combout\))) # (!\core1|rf_wd[12]~79_combout\ & (\core1|alu_1|result_o~74_combout\)))) # (!\core1|alu_1|Selector30~6_combout\ & 
-- (((\core1|rf_wd[12]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~74_combout\,
	datac => \core1|alu_1|result_o~75_combout\,
	datad => \core1|rf_wd[12]~79_combout\,
	combout => \core1|rf_wd[12]~80_combout\);

-- Location: LCCOMB_X17_Y32_N0
\core1|rf_wd[12]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~81_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(12)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[12]~80_combout\)) # (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|rf_wd[12]~80_combout\,
	combout => \core1|rf_wd[12]~81_combout\);

-- Location: LCCOMB_X17_Y32_N2
\core1|rf_wd[12]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~82_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[12]~81_combout\ & (\core1|alu_1|result_o~73_combout\)) # (!\core1|rf_wd[12]~81_combout\ & ((\core1|alu_1|result_o~72_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ & 
-- (((\core1|rf_wd[12]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~73_combout\,
	datac => \core1|alu_1|result_o~72_combout\,
	datad => \core1|rf_wd[12]~81_combout\,
	combout => \core1|rf_wd[12]~82_combout\);

-- Location: LCCOMB_X17_Y32_N20
\core1|rf_wd[12]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~83_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(12)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[12]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(12),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[12]~82_combout\,
	combout => \core1|rf_wd[12]~83_combout\);

-- Location: LCCOMB_X18_Y32_N20
\core1|rf_wd[12]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~84_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[12]~83_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[12]~83_combout\ & (\core1|alu_1|Add1~24_combout\)) # (!\core1|rf_wd[12]~83_combout\ & 
-- ((\core1|rf_wd[12]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~24_combout\,
	datab => \core1|rf_wd[12]~76_combout\,
	datac => \core1|alu_1|Selector30~5_combout\,
	datad => \core1|rf_wd[12]~83_combout\,
	combout => \core1|rf_wd[12]~84_combout\);

-- Location: LCCOMB_X18_Y32_N6
\core1|rf_wd[12]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~85_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[14]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[12]~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[14]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[12]~84_combout\,
	combout => \core1|rf_wd[12]~85_combout\);

-- Location: LCCOMB_X18_Y32_N14
\core1|rf_wd[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[12]~86_combout\ = (\core1|rf_wd[12]~85_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datab => \net_packet_flat_i[12]~input_o\,
	datad => \core1|rf_wd[12]~85_combout\,
	combout => \core1|rf_wd[12]~86_combout\);

-- Location: LCCOMB_X17_Y33_N26
\core1|rs_val_or_zero[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[30]~30_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(43))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(43),
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a30\,
	combout => \core1|rs_val_or_zero[30]~30_combout\);

-- Location: FF_X17_Y33_N27
\core1|rs_val_2_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[30]~30_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(30));

-- Location: LCCOMB_X12_Y38_N4
\core1|alu_1|ShiftLeft0~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~141_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & (\core1|rd_val_2_r\(30) & ((!\core1|alu_1|ShiftLeft0~8_combout\)))) # (!\core1|alu_1|ShiftRight0~27_combout\ & (((\core1|alu_1|ShiftLeft0~132_combout\) # 
-- (\core1|alu_1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftLeft0~132_combout\,
	datad => \core1|alu_1|ShiftLeft0~8_combout\,
	combout => \core1|alu_1|ShiftLeft0~141_combout\);

-- Location: LCCOMB_X12_Y38_N14
\core1|alu_1|ShiftLeft0~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~142_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftLeft0~141_combout\ & ((\core1|alu_1|ShiftLeft0~124_combout\))) # (!\core1|alu_1|ShiftLeft0~141_combout\ & (\core1|rd_val_2_r\(29))))) # 
-- (!\core1|alu_1|ShiftLeft0~8_combout\ & (\core1|alu_1|ShiftLeft0~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~8_combout\,
	datab => \core1|alu_1|ShiftLeft0~141_combout\,
	datac => \core1|rd_val_2_r\(29),
	datad => \core1|alu_1|ShiftLeft0~124_combout\,
	combout => \core1|alu_1|ShiftLeft0~142_combout\);

-- Location: LCCOMB_X15_Y38_N4
\core1|alu_1|ShiftLeft0~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~143_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~64_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~64_combout\,
	datad => \core1|alu_1|ShiftLeft0~142_combout\,
	combout => \core1|alu_1|ShiftLeft0~143_combout\);

-- Location: LCCOMB_X15_Y38_N2
\core1|alu_1|ShiftLeft0~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~144_combout\ = (\core1|alu_1|ShiftLeft0~143_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftLeft0~143_combout\,
	datad => \core1|alu_1|ShiftLeft0~106_combout\,
	combout => \core1|alu_1|ShiftLeft0~144_combout\);

-- Location: LCCOMB_X14_Y35_N6
\core1|rf_wd[30]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~320_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(31))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|ShiftLeft0~144_combout\))))) # (!\core1|instruction_2_r.opcode\(0) 
-- & (((\core1|alu_1|ShiftLeft0~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftLeft0~144_combout\,
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[30]~320_combout\);

-- Location: LCCOMB_X14_Y35_N12
\core1|rf_wd[30]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~294_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((!\core1|rf_wd[30]~320_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & (!\core1|alu_1|ShiftRight0~121_combout\ & (\core1|alu_1|WideNor11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~121_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|rf_wd[30]~320_combout\,
	combout => \core1|rf_wd[30]~294_combout\);

-- Location: LCCOMB_X15_Y28_N30
\core1|rf_wd[30]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~322_combout\ = (\core1|alu_1|Selector30~5_combout\) # ((!\core1|rf_wd[30]~294_combout\ & ((\core1|instruction_2_r.opcode\(1)) # (\core1|alu_1|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Add0~60_combout\,
	datad => \core1|rf_wd[30]~294_combout\,
	combout => \core1|rf_wd[30]~322_combout\);

-- Location: LCCOMB_X15_Y40_N12
\core1|alu_1|result_o~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~180_combout\ = \core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|result_o~180_combout\);

-- Location: LCCOMB_X12_Y36_N4
\core1|alu_1|result_o~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~181_combout\ = \core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|alu_1|result_o~181_combout\);

-- Location: LCCOMB_X15_Y36_N26
\core1|alu_1|result_o~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~182_combout\ = \core1|rd_val_2_r\(30) $ (\core1|rs_val_2_r\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(30),
	datac => \core1|rs_val_2_r\(30),
	combout => \core1|alu_1|result_o~182_combout\);

-- Location: LCCOMB_X17_Y33_N30
\core1|rf_wd[30]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~295_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(30)) # (\core1|rd_val_2_r\(30)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(30) & (\core1|rd_val_2_r\(30) & 
-- \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(30),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|rf_wd[30]~295_combout\);

-- Location: LCCOMB_X17_Y33_N10
\core1|rf_wd[30]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~321_combout\ = (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~14_combout\ & (\core1|rf_wd[16]~128_combout\ & !\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~14_combout\,
	datac => \core1|rf_wd[16]~128_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|rf_wd[30]~321_combout\);

-- Location: LCCOMB_X17_Y33_N20
\core1|rf_wd[30]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~296_combout\ = (\core1|rf_wd[30]~295_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|rs_val_2_r\(3) & \core1|rf_wd[30]~321_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[30]~295_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rf_wd[30]~321_combout\,
	combout => \core1|rf_wd[30]~296_combout\);

-- Location: LCCOMB_X16_Y37_N0
\core1|alu_1|result_o~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~183_combout\ = (\core1|alu_1|ShiftRight1~14_combout\ & (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~27_combout\ & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~14_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~27_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|result_o~183_combout\);

-- Location: LCCOMB_X15_Y36_N0
\core1|alu_1|ShiftLeft1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~98_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (\core1|rd_val_2_r\(30) & (!\core1|alu_1|ShiftRight2~44_combout\))) # (!\core1|alu_1|ShiftRight2~45_combout\ & (((\core1|alu_1|ShiftRight2~44_combout\) # 
-- (\core1|alu_1|ShiftLeft0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|ShiftRight2~44_combout\,
	datad => \core1|alu_1|ShiftLeft0~132_combout\,
	combout => \core1|alu_1|ShiftLeft1~98_combout\);

-- Location: LCCOMB_X15_Y36_N14
\core1|alu_1|ShiftLeft1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~99_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|alu_1|ShiftLeft1~98_combout\ & ((\core1|alu_1|ShiftLeft1~121_combout\))) # (!\core1|alu_1|ShiftLeft1~98_combout\ & (\core1|rd_val_2_r\(29))))) # 
-- (!\core1|alu_1|ShiftRight2~44_combout\ & (((\core1|alu_1|ShiftLeft1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|alu_1|ShiftRight2~44_combout\,
	datac => \core1|alu_1|ShiftLeft1~121_combout\,
	datad => \core1|alu_1|ShiftLeft1~98_combout\,
	combout => \core1|alu_1|ShiftLeft1~99_combout\);

-- Location: LCCOMB_X15_Y36_N28
\core1|alu_1|result_o~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~184_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftLeft1~82_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftLeft1~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~99_combout\,
	datad => \core1|alu_1|ShiftLeft1~82_combout\,
	combout => \core1|alu_1|result_o~184_combout\);

-- Location: LCCOMB_X15_Y36_N6
\core1|alu_1|result_o~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~185_combout\ = (\core1|alu_1|result_o~183_combout\) # ((\core1|alu_1|result_o~184_combout\) # ((\core1|alu_1|Add2~5_combout\ & \core1|alu_1|result_o~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~183_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|result_o~92_combout\,
	datad => \core1|alu_1|result_o~184_combout\,
	combout => \core1|alu_1|result_o~185_combout\);

-- Location: LCCOMB_X15_Y36_N20
\core1|rf_wd[30]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~297_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~185_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[30]~296_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[30]~296_combout\,
	datad => \core1|alu_1|result_o~185_combout\,
	combout => \core1|rf_wd[30]~297_combout\);

-- Location: LCCOMB_X15_Y36_N2
\core1|rf_wd[30]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~298_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[30]~297_combout\ & ((\core1|alu_1|result_o~182_combout\))) # (!\core1|rf_wd[30]~297_combout\ & (\core1|alu_1|result_o~181_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[30]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~181_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~182_combout\,
	datad => \core1|rf_wd[30]~297_combout\,
	combout => \core1|rf_wd[30]~298_combout\);

-- Location: LCCOMB_X15_Y36_N8
\core1|rf_wd[30]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~299_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(30)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[30]~298_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|rf_wd[30]~298_combout\,
	combout => \core1|rf_wd[30]~299_combout\);

-- Location: LCCOMB_X16_Y36_N28
\core1|alu_1|result_o~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~179_combout\ = (\core1|alu_1|ShiftLeft0~144_combout\) # ((\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~45_combout\ & \core1|alu_1|ShiftRight1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftRight2~45_combout\,
	datac => \core1|alu_1|ShiftRight1~14_combout\,
	datad => \core1|alu_1|ShiftLeft0~144_combout\,
	combout => \core1|alu_1|result_o~179_combout\);

-- Location: LCCOMB_X15_Y36_N10
\core1|rf_wd[30]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~300_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[30]~299_combout\ & (\core1|alu_1|result_o~180_combout\)) # (!\core1|rf_wd[30]~299_combout\ & ((\core1|alu_1|result_o~179_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[30]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~180_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|rf_wd[30]~299_combout\,
	datad => \core1|alu_1|result_o~179_combout\,
	combout => \core1|rf_wd[30]~300_combout\);

-- Location: LCCOMB_X15_Y36_N16
\core1|rf_wd[30]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~301_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(30))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[30]~300_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ 
-- & (\core1|alu_1|Selector30~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rf_wd[30]~300_combout\,
	combout => \core1|rf_wd[30]~301_combout\);

-- Location: LCCOMB_X15_Y28_N16
\core1|rf_wd[30]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~323_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[30]~322_combout\ & \core1|rf_wd[30]~301_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[30]~301_combout\ & (\core1|alu_1|Add1~60_combout\)) # 
-- (!\core1|rf_wd[30]~301_combout\ & ((\core1|rf_wd[30]~322_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~60_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[30]~322_combout\,
	datad => \core1|rf_wd[30]~301_combout\,
	combout => \core1|rf_wd[30]~323_combout\);

-- Location: LCCOMB_X15_Y28_N10
\core1|rf_wd[30]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~302_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[32]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[30]~323_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[32]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[30]~323_combout\,
	combout => \core1|rf_wd[30]~302_combout\);

-- Location: LCCOMB_X15_Y28_N20
\core1|rf_wd[30]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[30]~303_combout\ = (\core1|rf_wd[30]~302_combout\) # ((\net_packet_flat_i[30]~input_o\ & \core1|net_reg_write_cmd~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[30]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[30]~302_combout\,
	combout => \core1|rf_wd[30]~303_combout\);

-- Location: LCCOMB_X23_Y28_N24
\core1|rf|RF~766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~766feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~766feeder_combout\);

-- Location: FF_X23_Y28_N25
\core1|rf|RF~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~766feeder_combout\,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~766_q\);

-- Location: FF_X23_Y28_N15
\core1|rf|RF~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1022_q\);

-- Location: LCCOMB_X20_Y28_N24
\core1|rf|RF~894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~894feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~894feeder_combout\);

-- Location: FF_X20_Y28_N25
\core1|rf|RF~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~894feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~894_q\);

-- Location: FF_X20_Y28_N31
\core1|rf|RF~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~638_q\);

-- Location: LCCOMB_X20_Y28_N30
\core1|rf|RF~3329\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3329_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~894_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~638_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~894_q\,
	datac => \core1|rf|RF~638_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3329_combout\);

-- Location: LCCOMB_X23_Y28_N14
\core1|rf|RF~3330\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3330_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3329_combout\ & ((\core1|rf|RF~1022_q\))) # (!\core1|rf|RF~3329_combout\ & (\core1|rf|RF~766_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~766_q\,
	datac => \core1|rf|RF~1022_q\,
	datad => \core1|rf|RF~3329_combout\,
	combout => \core1|rf|RF~3330_combout\);

-- Location: LCCOMB_X25_Y27_N18
\core1|rf|RF~958feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~958feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~958feeder_combout\);

-- Location: FF_X25_Y27_N19
\core1|rf|RF~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~958feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~958_q\);

-- Location: FF_X25_Y27_N29
\core1|rf|RF~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~702_q\);

-- Location: LCCOMB_X26_Y27_N28
\core1|rf|RF~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~830feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~830feeder_combout\);

-- Location: FF_X26_Y27_N29
\core1|rf|RF~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~830feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~830_q\);

-- Location: FF_X26_Y27_N23
\core1|rf|RF~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~574_q\);

-- Location: LCCOMB_X26_Y27_N22
\core1|rf|RF~3322\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3322_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~830_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~830_q\,
	datac => \core1|rf|RF~574_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3322_combout\);

-- Location: LCCOMB_X25_Y27_N28
\core1|rf|RF~3323\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3323_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3322_combout\ & (\core1|rf|RF~958_q\)) # (!\core1|rf|RF~3322_combout\ & ((\core1|rf|RF~702_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~958_q\,
	datac => \core1|rf|RF~702_q\,
	datad => \core1|rf|RF~3322_combout\,
	combout => \core1|rf|RF~3323_combout\);

-- Location: LCCOMB_X28_Y28_N10
\core1|rf|RF~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~798feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~798feeder_combout\);

-- Location: FF_X28_Y28_N11
\core1|rf|RF~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~798feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~798_q\);

-- Location: FF_X28_Y31_N29
\core1|rf|RF~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~926_q\);

-- Location: LCCOMB_X26_Y24_N6
\core1|rf|RF~670feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~670feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~670feeder_combout\);

-- Location: FF_X26_Y24_N7
\core1|rf|RF~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~670feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~670_q\);

-- Location: FF_X28_Y28_N5
\core1|rf|RF~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~542_q\);

-- Location: LCCOMB_X28_Y28_N4
\core1|rf|RF~3326\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3326_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~670_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~542_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~670_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~542_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3326_combout\);

-- Location: LCCOMB_X28_Y31_N28
\core1|rf|RF~3327\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3327_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3326_combout\ & ((\core1|rf|RF~926_q\))) # (!\core1|rf|RF~3326_combout\ & (\core1|rf|RF~798_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~798_q\,
	datac => \core1|rf|RF~926_q\,
	datad => \core1|rf|RF~3326_combout\,
	combout => \core1|rf|RF~3327_combout\);

-- Location: LCCOMB_X26_Y24_N24
\core1|rf|RF~862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~862feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~862feeder_combout\);

-- Location: FF_X26_Y24_N25
\core1|rf|RF~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~862feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~862_q\);

-- Location: FF_X27_Y28_N19
\core1|rf|RF~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~990_q\);

-- Location: LCCOMB_X23_Y27_N26
\core1|rf|RF~734feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~734feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~734feeder_combout\);

-- Location: FF_X23_Y27_N27
\core1|rf|RF~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~734feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~734_q\);

-- Location: FF_X19_Y28_N15
\core1|rf|RF~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~606_q\);

-- Location: LCCOMB_X19_Y28_N14
\core1|rf|RF~3324\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3324_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~734_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~606_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~734_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~606_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3324_combout\);

-- Location: LCCOMB_X27_Y28_N18
\core1|rf|RF~3325\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3325_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3324_combout\ & ((\core1|rf|RF~990_q\))) # (!\core1|rf|RF~3324_combout\ & (\core1|rf|RF~862_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~862_q\,
	datac => \core1|rf|RF~990_q\,
	datad => \core1|rf|RF~3324_combout\,
	combout => \core1|rf|RF~3325_combout\);

-- Location: LCCOMB_X27_Y28_N28
\core1|rf|RF~3328\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3328_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\) # (\core1|rf|RF~3325_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~3327_combout\ & (!\core1|rd_addr[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3327_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~3325_combout\,
	combout => \core1|rf|RF~3328_combout\);

-- Location: LCCOMB_X27_Y25_N14
\core1|rf|RF~3331\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3331_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3328_combout\ & (\core1|rf|RF~3330_combout\)) # (!\core1|rf|RF~3328_combout\ & ((\core1|rf|RF~3323_combout\))))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~3328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~3330_combout\,
	datac => \core1|rf|RF~3323_combout\,
	datad => \core1|rf|RF~3328_combout\,
	combout => \core1|rf|RF~3331_combout\);

-- Location: LCCOMB_X33_Y28_N2
\core1|rf|RF~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~478feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~478feeder_combout\);

-- Location: FF_X33_Y28_N3
\core1|rf|RF~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~478feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~478_q\);

-- Location: FF_X33_Y28_N1
\core1|rf|RF~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~350_q\);

-- Location: LCCOMB_X34_Y30_N20
\core1|rf|RF~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~222feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~222feeder_combout\);

-- Location: FF_X34_Y30_N21
\core1|rf|RF~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~222feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~222_q\);

-- Location: FF_X34_Y30_N7
\core1|rf|RF~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~94_q\);

-- Location: LCCOMB_X34_Y30_N6
\core1|rf|RF~3332\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3332_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~222_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~222_q\,
	datac => \core1|rf|RF~94_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3332_combout\);

-- Location: LCCOMB_X33_Y28_N0
\core1|rf|RF~3333\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3333_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3332_combout\ & (\core1|rf|RF~478_q\)) # (!\core1|rf|RF~3332_combout\ & ((\core1|rf|RF~350_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~478_q\,
	datac => \core1|rf|RF~350_q\,
	datad => \core1|rf|RF~3332_combout\,
	combout => \core1|rf|RF~3333_combout\);

-- Location: LCCOMB_X29_Y26_N16
\core1|rf|RF~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~382feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~382feeder_combout\);

-- Location: FF_X29_Y26_N17
\core1|rf|RF~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~382feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~382_q\);

-- Location: FF_X29_Y26_N7
\core1|rf|RF~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~126_q\);

-- Location: LCCOMB_X29_Y26_N6
\core1|rf|RF~3339\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3339_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~382_q\) # ((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~126_q\ & !\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~382_q\,
	datac => \core1|rf|RF~126_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3339_combout\);

-- Location: LCCOMB_X28_Y26_N2
\core1|rf|RF~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~254feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~254feeder_combout\);

-- Location: FF_X28_Y26_N3
\core1|rf|RF~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~254feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~254_q\);

-- Location: FF_X28_Y26_N21
\core1|rf|RF~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~510_q\);

-- Location: LCCOMB_X28_Y26_N20
\core1|rf|RF~3340\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3340_combout\ = (\core1|rf|RF~3339_combout\ & (((\core1|rf|RF~510_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~3339_combout\ & (\core1|rf|RF~254_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3339_combout\,
	datab => \core1|rf|RF~254_q\,
	datac => \core1|rf|RF~510_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3340_combout\);

-- Location: LCCOMB_X33_Y26_N20
\core1|rf|RF~286feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~286feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~286feeder_combout\);

-- Location: FF_X33_Y26_N21
\core1|rf|RF~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~286feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~286_q\);

-- Location: FF_X33_Y26_N15
\core1|rf|RF~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~414_q\);

-- Location: LCCOMB_X33_Y30_N12
\core1|rf|RF~158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~158feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~158feeder_combout\);

-- Location: FF_X33_Y30_N13
\core1|rf|RF~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~158feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~158_q\);

-- Location: FF_X33_Y30_N23
\core1|rf|RF~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~30_q\);

-- Location: LCCOMB_X33_Y30_N22
\core1|rf|RF~3336\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3336_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~158_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~30_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~158_q\,
	datac => \core1|rf|RF~30_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3336_combout\);

-- Location: LCCOMB_X33_Y26_N14
\core1|rf|RF~3337\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3337_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3336_combout\ & ((\core1|rf|RF~414_q\))) # (!\core1|rf|RF~3336_combout\ & (\core1|rf|RF~286_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~286_q\,
	datac => \core1|rf|RF~414_q\,
	datad => \core1|rf|RF~3336_combout\,
	combout => \core1|rf|RF~3337_combout\);

-- Location: LCCOMB_X34_Y31_N6
\core1|rf|RF~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~190feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~190feeder_combout\);

-- Location: FF_X34_Y31_N7
\core1|rf|RF~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~190feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~190_q\);

-- Location: FF_X34_Y31_N1
\core1|rf|RF~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~446_q\);

-- Location: LCCOMB_X34_Y34_N0
\core1|rf|RF~318feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~318feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~318feeder_combout\);

-- Location: FF_X34_Y34_N1
\core1|rf|RF~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~318feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~318_q\);

-- Location: FF_X34_Y34_N31
\core1|rf|RF~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~62_q\);

-- Location: LCCOMB_X34_Y34_N30
\core1|rf|RF~3334\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3334_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~318_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~318_q\,
	datac => \core1|rf|RF~62_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3334_combout\);

-- Location: LCCOMB_X34_Y31_N0
\core1|rf|RF~3335\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3335_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3334_combout\ & ((\core1|rf|RF~446_q\))) # (!\core1|rf|RF~3334_combout\ & (\core1|rf|RF~190_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~190_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~446_q\,
	datad => \core1|rf|RF~3334_combout\,
	combout => \core1|rf|RF~3335_combout\);

-- Location: LCCOMB_X33_Y26_N28
\core1|rf|RF~3338\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3338_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3335_combout\))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (\core1|rf|RF~3337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~3337_combout\,
	datad => \core1|rf|RF~3335_combout\,
	combout => \core1|rf|RF~3338_combout\);

-- Location: LCCOMB_X27_Y25_N16
\core1|rf|RF~3341\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3341_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3338_combout\ & ((\core1|rf|RF~3340_combout\))) # (!\core1|rf|RF~3338_combout\ & (\core1|rf|RF~3333_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~3338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3333_combout\,
	datac => \core1|rf|RF~3340_combout\,
	datad => \core1|rf|RF~3338_combout\,
	combout => \core1|rf|RF~3341_combout\);

-- Location: LCCOMB_X27_Y25_N26
\core1|rf|RF~3342\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3342_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\) # ((\core1|rf|RF~3331_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & (!\core1|rd_addr[5]~4_combout\ & ((\core1|rf|RF~3341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3331_combout\,
	datad => \core1|rf|RF~3341_combout\,
	combout => \core1|rf|RF~3342_combout\);

-- Location: LCCOMB_X22_Y25_N14
\core1|rf|RF~1534feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1534feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1534feeder_combout\);

-- Location: FF_X22_Y25_N15
\core1|rf|RF~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1534feeder_combout\,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1534_q\);

-- Location: LCCOMB_X21_Y25_N6
\core1|rf|RF~1502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1502feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1502feeder_combout\);

-- Location: FF_X21_Y25_N7
\core1|rf|RF~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1502feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1502_q\);

-- Location: FF_X26_Y25_N17
\core1|rf|RF~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1438_q\);

-- Location: LCCOMB_X26_Y25_N16
\core1|rf|RF~3319\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3319_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1502_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1438_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1502_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1438_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3319_combout\);

-- Location: FF_X26_Y25_N15
\core1|rf|RF~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1470_q\);

-- Location: LCCOMB_X26_Y25_N14
\core1|rf|RF~3320\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3320_combout\ = (\core1|rf|RF~3319_combout\ & ((\core1|rf|RF~1534_q\) # ((!\core1|rd_addr[0]~2_combout\)))) # (!\core1|rf|RF~3319_combout\ & (((\core1|rf|RF~1470_q\ & \core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1534_q\,
	datab => \core1|rf|RF~3319_combout\,
	datac => \core1|rf|RF~1470_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~3320_combout\);

-- Location: LCCOMB_X27_Y25_N8
\core1|rf|RF~1406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1406feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1406feeder_combout\);

-- Location: FF_X27_Y25_N9
\core1|rf|RF~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1406feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1406_q\);

-- Location: FF_X27_Y25_N23
\core1|rf|RF~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1374_q\);

-- Location: LCCOMB_X30_Y29_N24
\core1|rf|RF~1342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1342feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1342feeder_combout\);

-- Location: FF_X30_Y29_N25
\core1|rf|RF~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1342feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1342_q\);

-- Location: FF_X29_Y27_N31
\core1|rf|RF~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1310_q\);

-- Location: LCCOMB_X29_Y27_N30
\core1|rf|RF~3312\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3312_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1342_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1310_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1342_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1310_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3312_combout\);

-- Location: LCCOMB_X27_Y25_N22
\core1|rf|RF~3313\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3313_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3312_combout\ & (\core1|rf|RF~1406_q\)) # (!\core1|rf|RF~3312_combout\ & ((\core1|rf|RF~1374_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1406_q\,
	datac => \core1|rf|RF~1374_q\,
	datad => \core1|rf|RF~3312_combout\,
	combout => \core1|rf|RF~3313_combout\);

-- Location: LCCOMB_X27_Y32_N30
\core1|rf|RF~1214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1214feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1214feeder_combout\);

-- Location: FF_X27_Y32_N31
\core1|rf|RF~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1214feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1214_q\);

-- Location: FF_X27_Y32_N5
\core1|rf|RF~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1278_q\);

-- Location: LCCOMB_X19_Y32_N24
\core1|rf|RF~1246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1246feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1246feeder_combout\);

-- Location: FF_X19_Y32_N25
\core1|rf|RF~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1246feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1246_q\);

-- Location: FF_X19_Y32_N11
\core1|rf|RF~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1182_q\);

-- Location: LCCOMB_X19_Y32_N10
\core1|rf|RF~3314\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3314_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1246_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1182_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1246_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1182_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3314_combout\);

-- Location: LCCOMB_X27_Y32_N4
\core1|rf|RF~3315\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3315_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3314_combout\ & ((\core1|rf|RF~1278_q\))) # (!\core1|rf|RF~3314_combout\ & (\core1|rf|RF~1214_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~3314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1214_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1278_q\,
	datad => \core1|rf|RF~3314_combout\,
	combout => \core1|rf|RF~3315_combout\);

-- Location: LCCOMB_X19_Y25_N0
\core1|rf|RF~1118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1118feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1118feeder_combout\);

-- Location: FF_X19_Y25_N1
\core1|rf|RF~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1118feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1118_q\);

-- Location: FF_X19_Y25_N7
\core1|rf|RF~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1150_q\);

-- Location: LCCOMB_X25_Y28_N18
\core1|rf|RF~1086feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1086feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1086feeder_combout\);

-- Location: FF_X25_Y28_N19
\core1|rf|RF~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1086feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1086_q\);

-- Location: FF_X25_Y28_N21
\core1|rf|RF~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1054_q\);

-- Location: LCCOMB_X25_Y28_N20
\core1|rf|RF~3316\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3316_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1086_q\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~1054_q\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1086_q\,
	datac => \core1|rf|RF~1054_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~3316_combout\);

-- Location: LCCOMB_X19_Y25_N6
\core1|rf|RF~3317\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3317_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3316_combout\ & ((\core1|rf|RF~1150_q\))) # (!\core1|rf|RF~3316_combout\ & (\core1|rf|RF~1118_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~3316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1118_q\,
	datac => \core1|rf|RF~1150_q\,
	datad => \core1|rf|RF~3316_combout\,
	combout => \core1|rf|RF~3317_combout\);

-- Location: LCCOMB_X27_Y25_N18
\core1|rf|RF~3318\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3318_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~3315_combout\)) # (!\core1|rd_addr[2]~0_combout\ & 
-- ((\core1|rf|RF~3317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3315_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rd_addr[2]~0_combout\,
	datad => \core1|rf|RF~3317_combout\,
	combout => \core1|rf|RF~3318_combout\);

-- Location: LCCOMB_X27_Y25_N4
\core1|rf|RF~3321\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3321_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3318_combout\ & (\core1|rf|RF~3320_combout\)) # (!\core1|rf|RF~3318_combout\ & ((\core1|rf|RF~3313_combout\))))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~3318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~3320_combout\,
	datac => \core1|rf|RF~3313_combout\,
	datad => \core1|rf|RF~3318_combout\,
	combout => \core1|rf|RF~3321_combout\);

-- Location: LCCOMB_X16_Y29_N30
\core1|rf|RF~2014feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2014feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~2014feeder_combout\);

-- Location: FF_X16_Y29_N31
\core1|rf|RF~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2014feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2014_q\);

-- Location: FF_X17_Y28_N5
\core1|rf|RF~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1758_q\);

-- Location: FF_X17_Y28_N19
\core1|rf|RF~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1630_q\);

-- Location: LCCOMB_X17_Y26_N22
\core1|rf|RF~1886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1886feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1886feeder_combout\);

-- Location: FF_X17_Y26_N23
\core1|rf|RF~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1886feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1886_q\);

-- Location: LCCOMB_X17_Y28_N18
\core1|rf|RF~3343\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3343_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1886_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1630_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1630_q\,
	datad => \core1|rf|RF~1886_q\,
	combout => \core1|rf|RF~3343_combout\);

-- Location: LCCOMB_X17_Y28_N4
\core1|rf|RF~3344\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3344_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3343_combout\ & (\core1|rf|RF~2014_q\)) # (!\core1|rf|RF~3343_combout\ & ((\core1|rf|RF~1758_q\))))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2014_q\,
	datac => \core1|rf|RF~1758_q\,
	datad => \core1|rf|RF~3343_combout\,
	combout => \core1|rf|RF~3344_combout\);

-- Location: LCCOMB_X21_Y31_N14
\core1|rf|RF~1854feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1854feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1854feeder_combout\);

-- Location: FF_X21_Y31_N15
\core1|rf|RF~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1854feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1854_q\);

-- Location: FF_X26_Y31_N21
\core1|rf|RF~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1982_q\);

-- Location: LCCOMB_X26_Y28_N28
\core1|rf|RF~1726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1726feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1726feeder_combout\);

-- Location: FF_X26_Y28_N29
\core1|rf|RF~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1726feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1726_q\);

-- Location: FF_X26_Y28_N15
\core1|rf|RF~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1598_q\);

-- Location: LCCOMB_X26_Y28_N14
\core1|rf|RF~3345\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3345_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1726_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1726_q\,
	datac => \core1|rf|RF~1598_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~3345_combout\);

-- Location: LCCOMB_X26_Y31_N20
\core1|rf|RF~3346\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3346_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3345_combout\ & ((\core1|rf|RF~1982_q\))) # (!\core1|rf|RF~3345_combout\ & (\core1|rf|RF~1854_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1854_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1982_q\,
	datad => \core1|rf|RF~3345_combout\,
	combout => \core1|rf|RF~3346_combout\);

-- Location: LCCOMB_X23_Y25_N26
\core1|rf|RF~1694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1694feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1694feeder_combout\);

-- Location: FF_X23_Y25_N27
\core1|rf|RF~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1694feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1694_q\);

-- Location: FF_X23_Y25_N29
\core1|rf|RF~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1950_q\);

-- Location: LCCOMB_X17_Y26_N12
\core1|rf|RF~1822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1822feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1822feeder_combout\);

-- Location: FF_X17_Y26_N13
\core1|rf|RF~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1822feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1822_q\);

-- Location: FF_X18_Y25_N25
\core1|rf|RF~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1566_q\);

-- Location: LCCOMB_X18_Y25_N24
\core1|rf|RF~3347\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3347_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1822_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1822_q\,
	datac => \core1|rf|RF~1566_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3347_combout\);

-- Location: LCCOMB_X23_Y25_N28
\core1|rf|RF~3348\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3348_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~3347_combout\ & ((\core1|rf|RF~1950_q\))) # (!\core1|rf|RF~3347_combout\ & (\core1|rf|RF~1694_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~3347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1694_q\,
	datac => \core1|rf|RF~1950_q\,
	datad => \core1|rf|RF~3347_combout\,
	combout => \core1|rf|RF~3348_combout\);

-- Location: LCCOMB_X26_Y25_N26
\core1|rf|RF~3349\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3349_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~3346_combout\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((!\core1|rd_addr[1]~3_combout\ & \core1|rf|RF~3348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3346_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rd_addr[1]~3_combout\,
	datad => \core1|rf|RF~3348_combout\,
	combout => \core1|rf|RF~3349_combout\);

-- Location: LCCOMB_X15_Y28_N6
\core1|rf|RF~2046feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2046feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~2046feeder_combout\);

-- Location: FF_X15_Y28_N7
\core1|rf|RF~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2046feeder_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2046_q\);

-- Location: FF_X19_Y28_N21
\core1|rf|RF~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1918_q\);

-- Location: LCCOMB_X15_Y28_N4
\core1|rf|RF~1790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1790feeder_combout\ = \core1|rf_wd[30]~303_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[30]~303_combout\,
	combout => \core1|rf|RF~1790feeder_combout\);

-- Location: FF_X15_Y28_N5
\core1|rf|RF~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1790feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1790_q\);

-- Location: FF_X18_Y28_N9
\core1|rf|RF~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[30]~303_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1662_q\);

-- Location: LCCOMB_X18_Y28_N8
\core1|rf|RF~3350\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3350_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1790_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1662_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1790_q\,
	datac => \core1|rf|RF~1662_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~3350_combout\);

-- Location: LCCOMB_X19_Y28_N20
\core1|rf|RF~3351\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3351_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~3350_combout\ & (\core1|rf|RF~2046_q\)) # (!\core1|rf|RF~3350_combout\ & ((\core1|rf|RF~1918_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~3350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2046_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1918_q\,
	datad => \core1|rf|RF~3350_combout\,
	combout => \core1|rf|RF~3351_combout\);

-- Location: LCCOMB_X26_Y25_N28
\core1|rf|RF~3352\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3352_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~3349_combout\ & ((\core1|rf|RF~3351_combout\))) # (!\core1|rf|RF~3349_combout\ & (\core1|rf|RF~3344_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~3349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~3344_combout\,
	datac => \core1|rf|RF~3349_combout\,
	datad => \core1|rf|RF~3351_combout\,
	combout => \core1|rf|RF~3352_combout\);

-- Location: LCCOMB_X27_Y25_N20
\core1|rf|RF~3353\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~3353_combout\ = (\core1|rf|RF~3342_combout\ & (((\core1|rf|RF~3352_combout\)) # (!\core1|rd_addr[5]~4_combout\))) # (!\core1|rf|RF~3342_combout\ & (\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~3321_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~3342_combout\,
	datab => \core1|rd_addr[5]~4_combout\,
	datac => \core1|rf|RF~3321_combout\,
	datad => \core1|rf|RF~3352_combout\,
	combout => \core1|rf|RF~3353_combout\);

-- Location: LCCOMB_X16_Y34_N6
\core1|rd_val_or_zero[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[30]~30_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~3353_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~3353_combout\,
	combout => \core1|rd_val_or_zero[30]~30_combout\);

-- Location: FF_X16_Y34_N7
\core1|rd_val_2_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[30]~30_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(30));

-- Location: LCCOMB_X15_Y34_N22
\core1|alu_1|ShiftRight1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~38_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(30))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rd_val_2_r\(29),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~38_combout\);

-- Location: LCCOMB_X15_Y34_N24
\core1|alu_1|ShiftRight1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~49_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~38_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~38_combout\,
	datad => \core1|alu_1|ShiftRight1~37_combout\,
	combout => \core1|alu_1|ShiftRight1~49_combout\);

-- Location: LCCOMB_X9_Y33_N24
\core1|alu_1|ShiftRight0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~129_combout\ = (\core1|rs_val_2_r\(2) & (((\core1|rd_val_2_r\(31))))) # (!\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(3) & ((\core1|rd_val_2_r\(31)))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~49_combout\,
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~129_combout\);

-- Location: LCCOMB_X10_Y33_N28
\core1|alu_1|ShiftLeft0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~53_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~52_combout\,
	combout => \core1|alu_1|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X10_Y33_N14
\core1|rf_wd[11]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~63_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|WideNor11~1_combout\) # (\core1|alu_1|ShiftLeft0~53_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|Add0~22_combout\ & 
-- (!\core1|alu_1|WideNor11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~22_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftLeft0~53_combout\,
	combout => \core1|rf_wd[11]~63_combout\);

-- Location: LCCOMB_X14_Y36_N28
\core1|alu_1|ShiftRight1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~40_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(12),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~40_combout\);

-- Location: LCCOMB_X14_Y33_N14
\core1|alu_1|ShiftRight0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~67_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~33_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~30_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~33_combout\,
	combout => \core1|alu_1|ShiftRight0~67_combout\);

-- Location: LCCOMB_X15_Y37_N6
\core1|alu_1|ShiftRight0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~66_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(14))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(14),
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|ShiftRight0~66_combout\);

-- Location: LCCOMB_X14_Y33_N0
\core1|alu_1|ShiftRight0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~68_combout\ = (\core1|alu_1|ShiftRight0~67_combout\) # ((\core1|alu_1|ShiftRight0~66_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|alu_1|ShiftRight1~40_combout\,
	datac => \core1|alu_1|ShiftRight0~67_combout\,
	datad => \core1|alu_1|ShiftRight0~66_combout\,
	combout => \core1|alu_1|ShiftRight0~68_combout\);

-- Location: LCCOMB_X14_Y33_N12
\core1|alu_1|ShiftRight0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~116_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~72_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~68_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~72_combout\,
	combout => \core1|alu_1|ShiftRight0~116_combout\);

-- Location: LCCOMB_X10_Y33_N16
\core1|rf_wd[11]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~64_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[11]~63_combout\ & (\core1|alu_1|ShiftRight0~129_combout\)) # (!\core1|rf_wd[11]~63_combout\ & ((\core1|alu_1|ShiftRight0~116_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|rf_wd[11]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~129_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|rf_wd[11]~63_combout\,
	datad => \core1|alu_1|ShiftRight0~116_combout\,
	combout => \core1|rf_wd[11]~64_combout\);

-- Location: LCCOMB_X18_Y33_N28
\core1|alu_1|result_o~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~66_combout\ = \core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(30) $ (\core1|rs_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|rs_val_2_r\(30),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_1|result_o~66_combout\);

-- Location: LCCOMB_X9_Y33_N26
\core1|alu_1|ShiftRight2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~72_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~33_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datab => \core1|alu_1|ShiftRight1~33_combout\,
	datac => \core1|alu_1|ShiftRight1~30_combout\,
	datad => \core1|alu_1|Add2~3_combout\,
	combout => \core1|alu_1|ShiftRight2~72_combout\);

-- Location: LCCOMB_X14_Y30_N30
\core1|alu_1|ShiftRight2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~112_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~40_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~31_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~31_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~40_combout\,
	datad => \core1|alu_1|ShiftRight1~31_combout\,
	combout => \core1|alu_1|ShiftRight2~112_combout\);

-- Location: LCCOMB_X10_Y33_N6
\core1|alu_1|ShiftRight2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~73_combout\ = (\core1|alu_1|ShiftRight2~72_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~72_combout\,
	datad => \core1|alu_1|ShiftRight2~112_combout\,
	combout => \core1|alu_1|ShiftRight2~73_combout\);

-- Location: LCCOMB_X10_Y33_N26
\core1|alu_1|result_o~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~64_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~69_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~73_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|Add2~4_combout\,
	datad => \core1|alu_1|ShiftRight2~69_combout\,
	combout => \core1|alu_1|result_o~64_combout\);

-- Location: LCCOMB_X10_Y33_N20
\core1|alu_1|result_o~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~65_combout\ = (\core1|alu_1|result_o~64_combout\) # ((\core1|alu_1|ShiftLeft0~53_combout\) # ((\core1|alu_1|ShiftRight2~110_combout\ & \core1|alu_1|ShiftRight2~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~110_combout\,
	datab => \core1|alu_1|ShiftRight2~97_combout\,
	datac => \core1|alu_1|result_o~64_combout\,
	datad => \core1|alu_1|ShiftLeft0~53_combout\,
	combout => \core1|alu_1|result_o~65_combout\);

-- Location: LCCOMB_X15_Y33_N12
\core1|alu_1|result_o~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~68_combout\ = \core1|rd_val_2_r\(11) $ (\core1|rs_val_2_r\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(11),
	combout => \core1|alu_1|result_o~68_combout\);

-- Location: LCCOMB_X18_Y33_N18
\core1|alu_1|result_o~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~67_combout\ = \core1|rs_val_2_r\(14) $ (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(14),
	datac => \core1|rs_val_2_r\(29),
	datad => \core1|rs_val_2_r\(18),
	combout => \core1|alu_1|result_o~67_combout\);

-- Location: LCCOMB_X14_Y33_N10
\core1|rf_wd[11]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~65_combout\ = (\core1|rs_val_2_r\(11) & (\core1|rd_val_2_r\(11) & !\core1|instruction_2_r.opcode\(1))) # (!\core1|rs_val_2_r\(11) & (!\core1|rd_val_2_r\(11) & \core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|instruction_2_r.opcode\(1),
	combout => \core1|rf_wd[11]~65_combout\);

-- Location: LCCOMB_X14_Y33_N18
\core1|alu_1|result_o~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~69_combout\ = (\core1|rs_val_2_r\(4) & (((\core1|rs_val_2_r\(3))) # (!\core1|alu_1|ShiftRight1~50_combout\))) # (!\core1|rs_val_2_r\(4) & (((!\core1|alu_1|ShiftRight0~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~50_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~116_combout\,
	combout => \core1|alu_1|result_o~69_combout\);

-- Location: LCCOMB_X14_Y33_N8
\core1|rf_wd[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~66_combout\ = (\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[11]~65_combout\)) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|rf_wd[11]~65_combout\)) # (!\core1|instruction_2_r.opcode\(1) & 
-- ((!\core1|alu_1|result_o~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~65_combout\,
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|result_o~69_combout\,
	combout => \core1|rf_wd[11]~66_combout\);

-- Location: LCCOMB_X14_Y33_N24
\core1|alu_1|result_o~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~70_combout\ = ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~65_combout\)) # (!\core1|alu_1|result_o~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~65_combout\,
	datad => \core1|alu_1|result_o~69_combout\,
	combout => \core1|alu_1|result_o~70_combout\);

-- Location: LCCOMB_X14_Y33_N6
\core1|rf_wd[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~67_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~70_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|rf_wd[11]~66_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|rf_wd[11]~66_combout\,
	datad => \core1|alu_1|result_o~70_combout\,
	combout => \core1|rf_wd[11]~67_combout\);

-- Location: LCCOMB_X14_Y33_N16
\core1|rf_wd[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~68_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[11]~67_combout\ & (\core1|alu_1|result_o~68_combout\)) # (!\core1|rf_wd[11]~67_combout\ & ((\core1|alu_1|result_o~67_combout\))))) # (!\core1|alu_1|Selector30~6_combout\ & 
-- (((\core1|rf_wd[11]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~68_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~67_combout\,
	datad => \core1|rf_wd[11]~67_combout\,
	combout => \core1|rf_wd[11]~68_combout\);

-- Location: LCCOMB_X14_Y33_N22
\core1|rf_wd[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~69_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(11) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|rf_wd[11]~68_combout\) # (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|rd_val_2_r\(11),
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|rf_wd[11]~68_combout\,
	combout => \core1|rf_wd[11]~69_combout\);

-- Location: LCCOMB_X19_Y33_N6
\core1|rf_wd[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~70_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[11]~69_combout\ & (\core1|alu_1|result_o~66_combout\)) # (!\core1|rf_wd[11]~69_combout\ & ((\core1|alu_1|result_o~65_combout\))))) # (!\core1|alu_1|WideNor11~0_combout\ & 
-- (((\core1|rf_wd[11]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~66_combout\,
	datac => \core1|alu_1|result_o~65_combout\,
	datad => \core1|rf_wd[11]~69_combout\,
	combout => \core1|rf_wd[11]~70_combout\);

-- Location: LCCOMB_X19_Y33_N16
\core1|rf_wd[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~71_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(11))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|rf_wd[11]~70_combout\))))) # (!\core1|alu_1|Selector30~18_combout\ & 
-- (\core1|alu_1|Selector30~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|rs_val_2_r\(11),
	datad => \core1|rf_wd[11]~70_combout\,
	combout => \core1|rf_wd[11]~71_combout\);

-- Location: LCCOMB_X19_Y33_N18
\core1|rf_wd[11]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~72_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[11]~71_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[11]~71_combout\ & ((\core1|alu_1|Add1~22_combout\))) # (!\core1|rf_wd[11]~71_combout\ & 
-- (\core1|rf_wd[11]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~64_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Add1~22_combout\,
	datad => \core1|rf_wd[11]~71_combout\,
	combout => \core1|rf_wd[11]~72_combout\);

-- Location: LCCOMB_X19_Y33_N28
\core1|rf_wd[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~73_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[13]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[11]~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[13]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[11]~72_combout\,
	combout => \core1|rf_wd[11]~73_combout\);

-- Location: LCCOMB_X19_Y33_N12
\core1|rf_wd[11]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[11]~74_combout\ = (\core1|rf_wd[11]~73_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[11]~input_o\,
	datad => \core1|rf_wd[11]~73_combout\,
	combout => \core1|rf_wd[11]~74_combout\);

-- Location: LCCOMB_X19_Y34_N16
\core1|rs_val_or_zero[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[10]~10_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(23))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(23),
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a10\,
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF~2051_combout\,
	combout => \core1|rs_val_or_zero[10]~10_combout\);

-- Location: FF_X19_Y34_N17
\core1|rs_val_2_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[10]~10_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(10));

-- Location: LCCOMB_X18_Y38_N10
\core1|alu_1|Selector21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~19_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(10)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|rd_val_2_r\(10),
	combout => \core1|alu_1|Selector21~19_combout\);

-- Location: LCCOMB_X18_Y38_N22
\core1|alu_1|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~1_combout\ = (\core1|rs_val_2_r\(10) & (!\core1|instruction_2_r.opcode\(0) & !\core1|instruction_2_r.opcode\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector21~1_combout\);

-- Location: LCCOMB_X17_Y38_N16
\core1|alu_1|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~3_combout\ = (\core1|instruction_2_r.opcode\(2) & (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|rs_val_2_r\(28),
	datac => \core1|rs_val_2_r\(13),
	datad => \core1|rs_val_2_r\(17),
	combout => \core1|alu_1|Selector21~3_combout\);

-- Location: LCCOMB_X18_Y38_N28
\core1|alu_1|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~2_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(10) $ (((\core1|instruction_2_r.opcode\(2) & \core1|rd_val_2_r\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rd_val_2_r\(10),
	combout => \core1|alu_1|Selector21~2_combout\);

-- Location: LCCOMB_X14_Y36_N20
\core1|alu_1|ShiftRight1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~23_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(10),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~23_combout\);

-- Location: LCCOMB_X14_Y36_N26
\core1|alu_1|ShiftRight0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~55_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(13)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(12),
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|rd_val_2_r\(13),
	combout => \core1|alu_1|ShiftRight0~55_combout\);

-- Location: LCCOMB_X14_Y36_N0
\core1|alu_1|ShiftRight0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~56_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~17_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~17_combout\,
	datad => \core1|alu_1|ShiftRight1~25_combout\,
	combout => \core1|alu_1|ShiftRight0~56_combout\);

-- Location: LCCOMB_X14_Y36_N30
\core1|alu_1|ShiftRight0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~57_combout\ = (\core1|alu_1|ShiftRight0~55_combout\) # ((\core1|alu_1|ShiftRight0~56_combout\) # ((\core1|alu_1|ShiftRight1~23_combout\ & \core1|alu_1|ShiftRight0~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~23_combout\,
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight0~55_combout\,
	datad => \core1|alu_1|ShiftRight0~56_combout\,
	combout => \core1|alu_1|ShiftRight0~57_combout\);

-- Location: LCCOMB_X18_Y38_N18
\core1|alu_1|ShiftRight1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~61_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~70_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~70_combout\,
	datad => \core1|alu_1|ShiftRight0~57_combout\,
	combout => \core1|alu_1|ShiftRight1~61_combout\);

-- Location: LCCOMB_X18_Y38_N0
\core1|alu_1|ShiftRight1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~62_combout\ = (\core1|alu_1|ShiftRight1~61_combout\) # ((\core1|alu_1|ShiftRight0~61_combout\ & (\core1|rs_val_2_r\(3) & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~61_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~61_combout\,
	combout => \core1|alu_1|ShiftRight1~62_combout\);

-- Location: LCCOMB_X18_Y38_N2
\core1|alu_1|Selector21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~4_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|ShiftRight1~62_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|ShiftLeft1~63_combout\,
	datad => \core1|alu_1|ShiftRight1~62_combout\,
	combout => \core1|alu_1|Selector21~4_combout\);

-- Location: LCCOMB_X18_Y38_N20
\core1|alu_1|Selector21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~5_combout\ = (\core1|alu_1|Selector21~2_combout\) # ((\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector21~3_combout\) # (\core1|alu_1|Selector21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~3_combout\,
	datab => \core1|alu_1|Selector21~2_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|Selector21~4_combout\,
	combout => \core1|alu_1|Selector21~5_combout\);

-- Location: LCCOMB_X18_Y38_N6
\core1|alu_1|Selector21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~6_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector21~5_combout\) # ((\core1|alu_1|Selector21~0_combout\ & \core1|alu_1|Selector21~1_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & 
-- (\core1|alu_1|Selector21~0_combout\ & (\core1|alu_1|Selector21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector21~0_combout\,
	datac => \core1|alu_1|Selector21~1_combout\,
	datad => \core1|alu_1|Selector21~5_combout\,
	combout => \core1|alu_1|Selector21~6_combout\);

-- Location: LCCOMB_X16_Y38_N14
\core1|alu_1|Selector21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~7_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(29) $ (\core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|alu_1|Selector21~7_combout\);

-- Location: LCCOMB_X16_Y38_N22
\core1|alu_1|ShiftLeft0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~48_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~47_combout\,
	combout => \core1|alu_1|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X15_Y39_N26
\core1|alu_1|ShiftRight2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~65_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~17_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~17_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|ShiftRight1~25_combout\,
	datad => \core1|alu_1|Add2~2_combout\,
	combout => \core1|alu_1|ShiftRight2~65_combout\);

-- Location: LCCOMB_X14_Y36_N18
\core1|alu_1|ShiftRight2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~109_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~23_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~26_combout\)))) # (!\core1|rs_val_2_r\(0) & ((\core1|rs_val_2_r\(1) 
-- & (\core1|alu_1|ShiftRight1~26_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~26_combout\,
	datad => \core1|alu_1|ShiftRight1~23_combout\,
	combout => \core1|alu_1|ShiftRight2~109_combout\);

-- Location: LCCOMB_X15_Y39_N16
\core1|alu_1|ShiftRight2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~66_combout\ = (\core1|alu_1|ShiftRight2~65_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~65_combout\,
	datad => \core1|alu_1|ShiftRight2~109_combout\,
	combout => \core1|alu_1|ShiftRight2~66_combout\);

-- Location: LCCOMB_X16_Y39_N20
\core1|alu_1|Selector21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~8_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~62_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~66_combout\,
	datad => \core1|alu_1|ShiftRight2~62_combout\,
	combout => \core1|alu_1|Selector21~8_combout\);

-- Location: LCCOMB_X16_Y38_N0
\core1|alu_1|Selector21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~9_combout\ = (\core1|alu_1|ShiftLeft0~48_combout\) # ((\core1|alu_1|Selector21~8_combout\) # ((\core1|alu_1|ShiftRight2~107_combout\ & \core1|alu_1|ShiftRight2~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~107_combout\,
	datab => \core1|alu_1|ShiftRight2~97_combout\,
	datac => \core1|alu_1|ShiftLeft0~48_combout\,
	datad => \core1|alu_1|Selector21~8_combout\,
	combout => \core1|alu_1|Selector21~9_combout\);

-- Location: LCCOMB_X16_Y38_N2
\core1|alu_1|Selector21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~10_combout\ = (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector21~7_combout\) # ((\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector21~7_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|Selector21~9_combout\,
	combout => \core1|alu_1|Selector21~10_combout\);

-- Location: LCCOMB_X16_Y38_N16
\core1|alu_1|Selector21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~11_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector21~10_combout\) # ((\core1|rs_val_2_r\(10) & \core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Selector21~10_combout\,
	combout => \core1|alu_1|Selector21~11_combout\);

-- Location: LCCOMB_X18_Y38_N24
\core1|alu_1|Selector21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~14_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(10)) # (\core1|rs_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector21~14_combout\);

-- Location: LCCOMB_X18_Y38_N14
\core1|alu_1|Selector21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~15_combout\ = (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector21~14_combout\) # ((!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|alu_1|Selector21~14_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight1~62_combout\,
	combout => \core1|alu_1|Selector21~15_combout\);

-- Location: LCCOMB_X18_Y38_N4
\core1|alu_1|Selector21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~16_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|rd_val_2_r\(10) & (\core1|rs_val_2_r\(10) & !\core1|instruction_2_r.opcode\(1))) # (!\core1|rd_val_2_r\(10) & (!\core1|rs_val_2_r\(10) & 
-- \core1|instruction_2_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(10),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector21~16_combout\);

-- Location: LCCOMB_X12_Y38_N20
\core1|alu_1|ShiftRight0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~113_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~61_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~57_combout\,
	datad => \core1|alu_1|ShiftRight0~61_combout\,
	combout => \core1|alu_1|ShiftRight0~113_combout\);

-- Location: LCCOMB_X12_Y38_N16
\core1|alu_1|ShiftRight0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~115_combout\ = (\core1|alu_1|ShiftRight0~113_combout\) # ((\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~114_combout\,
	datad => \core1|alu_1|ShiftRight0~113_combout\,
	combout => \core1|alu_1|ShiftRight0~115_combout\);

-- Location: LCCOMB_X19_Y38_N18
\core1|alu_1|Selector21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~12_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0)) # ((\core1|alu_1|ShiftLeft0~48_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & 
-- ((\core1|alu_1|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|ShiftLeft0~48_combout\,
	datad => \core1|alu_1|Add0~20_combout\,
	combout => \core1|alu_1|Selector21~12_combout\);

-- Location: LCCOMB_X19_Y38_N20
\core1|alu_1|Selector21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~13_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector21~12_combout\ & ((\core1|alu_1|ShiftRight0~115_combout\))) # (!\core1|alu_1|Selector21~12_combout\ & (\core1|alu_1|Add1~20_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(0) & (((\core1|alu_1|Selector21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Add1~20_combout\,
	datac => \core1|alu_1|ShiftRight0~115_combout\,
	datad => \core1|alu_1|Selector21~12_combout\,
	combout => \core1|alu_1|Selector21~13_combout\);

-- Location: LCCOMB_X19_Y38_N6
\core1|alu_1|Selector21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~17_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector21~15_combout\) # ((\core1|alu_1|Selector21~16_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & (((\core1|alu_1|Selector21~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector21~15_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector21~16_combout\,
	datad => \core1|alu_1|Selector21~13_combout\,
	combout => \core1|alu_1|Selector21~17_combout\);

-- Location: LCCOMB_X19_Y38_N28
\core1|alu_1|Selector21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~18_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|instruction_2_r.opcode\(4))) # (!\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(4) & (\core1|alu_1|Selector21~11_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector21~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector21~11_combout\,
	datad => \core1|alu_1|Selector21~17_combout\,
	combout => \core1|alu_1|Selector21~18_combout\);

-- Location: LCCOMB_X19_Y38_N2
\core1|alu_1|Selector21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector21~20_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|alu_1|Selector21~18_combout\ & (\core1|alu_1|Selector21~19_combout\)) # (!\core1|alu_1|Selector21~18_combout\ & ((\core1|alu_1|Selector21~6_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(3) & (((\core1|alu_1|Selector21~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|alu_1|Selector21~19_combout\,
	datac => \core1|alu_1|Selector21~6_combout\,
	datad => \core1|alu_1|Selector21~18_combout\,
	combout => \core1|alu_1|Selector21~20_combout\);

-- Location: LCCOMB_X19_Y38_N0
\core1|rf_wd[10]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~61_combout\ = (!\core1|alu_1|WideNor11~2_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[12]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|alu_1|Selector21~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[12]~input_o\,
	datac => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|alu_1|Selector21~20_combout\,
	combout => \core1|rf_wd[10]~61_combout\);

-- Location: LCCOMB_X19_Y38_N14
\core1|rf_wd[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[10]~62_combout\ = (\core1|net_reg_write_cmd~combout\ & (((\net_packet_flat_i[10]~input_o\)))) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|rf_wd[10]~60_combout\) # ((\core1|rf_wd[10]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[10]~60_combout\,
	datab => \net_packet_flat_i[10]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|rf_wd[10]~61_combout\,
	combout => \core1|rf_wd[10]~62_combout\);

-- Location: LCCOMB_X19_Y37_N12
\core1|rs_val_or_zero[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[4]~4_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(17))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(17),
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a4\,
	combout => \core1|rs_val_or_zero[4]~4_combout\);

-- Location: FF_X16_Y37_N29
\core1|rs_val_2_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[4]~4_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(4));

-- Location: LCCOMB_X9_Y32_N0
\core1|alu_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~0_combout\ = (\core1|rd_val_2_r\(0) & ((GND) # (!\core1|rs_val_2_r\(0)))) # (!\core1|rd_val_2_r\(0) & (\core1|rs_val_2_r\(0) $ (GND)))
-- \core1|alu_1|Add1~1\ = CARRY((\core1|rd_val_2_r\(0)) # (!\core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	combout => \core1|alu_1|Add1~0_combout\,
	cout => \core1|alu_1|Add1~1\);

-- Location: LCCOMB_X9_Y32_N2
\core1|alu_1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~2_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1) & (!\core1|alu_1|Add1~1\)) # (!\core1|rd_val_2_r\(1) & ((\core1|alu_1|Add1~1\) # (GND))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1) & (\core1|alu_1|Add1~1\ & VCC)) 
-- # (!\core1|rd_val_2_r\(1) & (!\core1|alu_1|Add1~1\))))
-- \core1|alu_1|Add1~3\ = CARRY((\core1|rs_val_2_r\(1) & ((!\core1|alu_1|Add1~1\) # (!\core1|rd_val_2_r\(1)))) # (!\core1|rs_val_2_r\(1) & (!\core1|rd_val_2_r\(1) & !\core1|alu_1|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|Add1~1\,
	combout => \core1|alu_1|Add1~2_combout\,
	cout => \core1|alu_1|Add1~3\);

-- Location: LCCOMB_X9_Y32_N4
\core1|alu_1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~4_combout\ = ((\core1|rd_val_2_r\(2) $ (\core1|rs_val_2_r\(2) $ (\core1|alu_1|Add1~3\)))) # (GND)
-- \core1|alu_1|Add1~5\ = CARRY((\core1|rd_val_2_r\(2) & ((!\core1|alu_1|Add1~3\) # (!\core1|rs_val_2_r\(2)))) # (!\core1|rd_val_2_r\(2) & (!\core1|rs_val_2_r\(2) & !\core1|alu_1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datab => \core1|rs_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|Add1~3\,
	combout => \core1|alu_1|Add1~4_combout\,
	cout => \core1|alu_1|Add1~5\);

-- Location: LCCOMB_X9_Y32_N6
\core1|alu_1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~6_combout\ = (\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add1~5\)) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|Add1~5\ & VCC)))) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|Add1~5\) # (GND))) 
-- # (!\core1|rs_val_2_r\(3) & (!\core1|alu_1|Add1~5\))))
-- \core1|alu_1|Add1~7\ = CARRY((\core1|rd_val_2_r\(3) & (\core1|rs_val_2_r\(3) & !\core1|alu_1|Add1~5\)) # (!\core1|rd_val_2_r\(3) & ((\core1|rs_val_2_r\(3)) # (!\core1|alu_1|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|Add1~5\,
	combout => \core1|alu_1|Add1~6_combout\,
	cout => \core1|alu_1|Add1~7\);

-- Location: LCCOMB_X9_Y32_N8
\core1|alu_1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~8_combout\ = ((\core1|rs_val_2_r\(4) $ (\core1|rd_val_2_r\(4) $ (\core1|alu_1|Add1~7\)))) # (GND)
-- \core1|alu_1|Add1~9\ = CARRY((\core1|rs_val_2_r\(4) & (\core1|rd_val_2_r\(4) & !\core1|alu_1|Add1~7\)) # (!\core1|rs_val_2_r\(4) & ((\core1|rd_val_2_r\(4)) # (!\core1|alu_1|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|Add1~7\,
	combout => \core1|alu_1|Add1~8_combout\,
	cout => \core1|alu_1|Add1~9\);

-- Location: LCCOMB_X9_Y32_N10
\core1|alu_1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~10_combout\ = (\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add1~9\)) # (!\core1|rd_val_2_r\(5) & ((\core1|alu_1|Add1~9\) # (GND))))) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5) & (\core1|alu_1|Add1~9\ & VCC)) 
-- # (!\core1|rd_val_2_r\(5) & (!\core1|alu_1|Add1~9\))))
-- \core1|alu_1|Add1~11\ = CARRY((\core1|rs_val_2_r\(5) & ((!\core1|alu_1|Add1~9\) # (!\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(5) & (!\core1|rd_val_2_r\(5) & !\core1|alu_1|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|Add1~9\,
	combout => \core1|alu_1|Add1~10_combout\,
	cout => \core1|alu_1|Add1~11\);

-- Location: LCCOMB_X9_Y32_N12
\core1|alu_1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Add1~12_combout\ = ((\core1|rs_val_2_r\(6) $ (\core1|rd_val_2_r\(6) $ (\core1|alu_1|Add1~11\)))) # (GND)
-- \core1|alu_1|Add1~13\ = CARRY((\core1|rs_val_2_r\(6) & (\core1|rd_val_2_r\(6) & !\core1|alu_1|Add1~11\)) # (!\core1|rs_val_2_r\(6) & ((\core1|rd_val_2_r\(6)) # (!\core1|alu_1|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|Add1~11\,
	combout => \core1|alu_1|Add1~12_combout\,
	cout => \core1|alu_1|Add1~13\);

-- Location: LCCOMB_X15_Y32_N24
\core1|alu_1|ShiftLeft0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~12_combout\ = (!\core1|rs_val_2_r\(3) & \core1|rs_val_2_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X15_Y32_N26
\core1|alu_1|ShiftRight0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~103_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~31_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~12_combout\,
	datac => \core1|alu_1|ShiftRight1~31_combout\,
	datad => \core1|alu_1|ShiftRight1~40_combout\,
	combout => \core1|alu_1|ShiftRight0~103_combout\);

-- Location: LCCOMB_X15_Y32_N4
\core1|alu_1|ShiftRight1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~32_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(10))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(10),
	datac => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|ShiftRight1~32_combout\);

-- Location: LCCOMB_X16_Y34_N24
\core1|alu_1|ShiftRight1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~27_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|ShiftRight1~27_combout\);

-- Location: LCCOMB_X15_Y32_N20
\core1|alu_1|ShiftRight1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~48_combout\ = (\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~32_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight1~32_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~27_combout\,
	combout => \core1|alu_1|ShiftRight1~48_combout\);

-- Location: LCCOMB_X14_Y34_N12
\core1|alu_1|ShiftRight0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~128_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~104_combout\)) # (!\core1|rs_val_2_r\(3) & (((!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftRight1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~104_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight1~48_combout\,
	combout => \core1|alu_1|ShiftRight0~128_combout\);

-- Location: LCCOMB_X14_Y34_N10
\core1|alu_1|ShiftRight0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~105_combout\ = (\core1|alu_1|ShiftRight0~103_combout\) # ((\core1|alu_1|ShiftRight0~128_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~102_combout\,
	datac => \core1|alu_1|ShiftRight0~103_combout\,
	datad => \core1|alu_1|ShiftRight0~128_combout\,
	combout => \core1|alu_1|ShiftRight0~105_combout\);

-- Location: LCCOMB_X14_Y35_N8
\core1|alu_1|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector30~2_combout\) # ((\core1|alu_1|ShiftRight0~105_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (!\core1|alu_1|Selector30~2_combout\ & 
-- (\core1|alu_1|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Add0~14_combout\,
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|Selector24~2_combout\);

-- Location: LCCOMB_X9_Y34_N10
\core1|alu_1|ShiftLeft0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~30_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~29_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftLeft0~20_combout\,
	datac => \core1|alu_1|ShiftLeft0~16_combout\,
	datad => \core1|alu_1|ShiftLeft0~29_combout\,
	combout => \core1|alu_1|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X14_Y35_N4
\core1|alu_1|Selector24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~3_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Selector24~2_combout\ & (\core1|alu_1|ShiftRight0~108_combout\)) # (!\core1|alu_1|Selector24~2_combout\ & ((\core1|alu_1|ShiftLeft0~30_combout\))))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|Selector24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~108_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Selector24~2_combout\,
	datad => \core1|alu_1|ShiftLeft0~30_combout\,
	combout => \core1|alu_1|Selector24~3_combout\);

-- Location: LCCOMB_X14_Y34_N4
\core1|alu_1|result_o~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~48_combout\ = \core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|result_o~48_combout\);

-- Location: LCCOMB_X12_Y35_N30
\core1|alu_1|ShiftRight2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~111_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~27_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~32_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~32_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~27_combout\,
	datad => \core1|alu_1|ShiftRight1~32_combout\,
	combout => \core1|alu_1|ShiftRight2~111_combout\);

-- Location: LCCOMB_X14_Y30_N6
\core1|alu_1|ShiftRight2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~92_combout\ = (\core1|alu_1|Selector31~2_combout\ & (((\core1|alu_1|ShiftRight2~111_combout\ & !\core1|alu_1|ShiftLeft1~46_combout\)))) # (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftRight2~118_combout\) # 
-- ((\core1|alu_1|ShiftLeft1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftRight2~118_combout\,
	datac => \core1|alu_1|ShiftRight2~111_combout\,
	datad => \core1|alu_1|ShiftLeft1~46_combout\,
	combout => \core1|alu_1|ShiftRight2~92_combout\);

-- Location: LCCOMB_X14_Y30_N24
\core1|alu_1|ShiftRight2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~96_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftRight2~92_combout\ & ((\core1|alu_1|ShiftRight2~95_combout\))) # (!\core1|alu_1|ShiftRight2~92_combout\ & (\core1|alu_1|ShiftRight2~112_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftRight2~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~112_combout\,
	datab => \core1|alu_1|ShiftLeft1~46_combout\,
	datac => \core1|alu_1|ShiftRight2~95_combout\,
	datad => \core1|alu_1|ShiftRight2~92_combout\,
	combout => \core1|alu_1|ShiftRight2~96_combout\);

-- Location: LCCOMB_X14_Y30_N10
\core1|alu_1|result_o~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~189_combout\ = (\core1|alu_1|ShiftRight2~96_combout\) # ((!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftLeft0~31_combout\,
	datad => \core1|alu_1|ShiftRight2~96_combout\,
	combout => \core1|alu_1|result_o~189_combout\);

-- Location: LCCOMB_X18_Y34_N10
\core1|alu_1|result_o~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~49_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(25) $ (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(10),
	datac => \core1|rs_val_2_r\(25),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~49_combout\);

-- Location: LCCOMB_X14_Y34_N8
\core1|alu_1|result_o~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~50_combout\ = \core1|rd_val_2_r\(7) $ (\core1|rs_val_2_r\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|result_o~50_combout\);

-- Location: LCCOMB_X10_Y37_N28
\core1|alu_1|Selector24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(7)) # (\core1|rs_val_2_r\(7)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rd_val_2_r\(7) & \core1|rs_val_2_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(7),
	combout => \core1|alu_1|Selector24~4_combout\);

-- Location: LCCOMB_X14_Y34_N26
\core1|alu_1|ShiftRight1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~58_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~57_combout\) # ((!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~107_combout\,
	datad => \core1|alu_1|ShiftRight1~57_combout\,
	combout => \core1|alu_1|ShiftRight1~58_combout\);

-- Location: LCCOMB_X14_Y34_N24
\core1|alu_1|ShiftRight1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~59_combout\ = (\core1|alu_1|ShiftRight1~58_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~58_combout\,
	datad => \core1|alu_1|ShiftRight0~105_combout\,
	combout => \core1|alu_1|ShiftRight1~59_combout\);

-- Location: LCCOMB_X14_Y34_N14
\core1|alu_1|Selector24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~10_combout\ = (\core1|alu_1|Selector24~4_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector24~4_combout\,
	datad => \core1|alu_1|ShiftRight1~59_combout\,
	combout => \core1|alu_1|Selector24~10_combout\);

-- Location: LCCOMB_X14_Y34_N18
\core1|alu_1|result_o~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~51_combout\ = (\core1|alu_1|ShiftRight1~59_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~54_combout\,
	datad => \core1|alu_1|ShiftRight1~59_combout\,
	combout => \core1|alu_1|result_o~51_combout\);

-- Location: LCCOMB_X14_Y34_N28
\core1|alu_1|Selector24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~5_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~51_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector24~10_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|alu_1|Selector24~10_combout\,
	datad => \core1|alu_1|result_o~51_combout\,
	combout => \core1|alu_1|Selector24~5_combout\);

-- Location: LCCOMB_X14_Y34_N6
\core1|alu_1|Selector24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~6_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector24~5_combout\ & ((\core1|alu_1|result_o~50_combout\))) # (!\core1|alu_1|Selector24~5_combout\ & (\core1|alu_1|result_o~49_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~49_combout\,
	datab => \core1|alu_1|result_o~50_combout\,
	datac => \core1|alu_1|Selector30~6_combout\,
	datad => \core1|alu_1|Selector24~5_combout\,
	combout => \core1|alu_1|Selector24~6_combout\);

-- Location: LCCOMB_X14_Y34_N16
\core1|alu_1|Selector24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~7_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(7) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|alu_1|Selector24~6_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|rd_val_2_r\(7),
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|alu_1|Selector24~6_combout\,
	combout => \core1|alu_1|Selector24~7_combout\);

-- Location: LCCOMB_X14_Y34_N2
\core1|alu_1|Selector24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector24~7_combout\ & (\core1|alu_1|result_o~48_combout\)) # (!\core1|alu_1|Selector24~7_combout\ & ((\core1|alu_1|result_o~189_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~48_combout\,
	datac => \core1|alu_1|result_o~189_combout\,
	datad => \core1|alu_1|Selector24~7_combout\,
	combout => \core1|alu_1|Selector24~8_combout\);

-- Location: LCCOMB_X14_Y34_N20
\core1|alu_1|Selector24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~9_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(7))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|alu_1|Selector24~8_combout\))))) # 
-- (!\core1|alu_1|Selector30~18_combout\ & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(7),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|alu_1|Selector24~8_combout\,
	combout => \core1|alu_1|Selector24~9_combout\);

-- Location: LCCOMB_X14_Y34_N22
\core1|alu_1|Selector24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector24~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector24~9_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector24~9_combout\ & (\core1|alu_1|Add1~14_combout\)) # 
-- (!\core1|alu_1|Selector24~9_combout\ & ((\core1|alu_1|Selector24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~14_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Selector24~3_combout\,
	datad => \core1|alu_1|Selector24~9_combout\,
	combout => \core1|alu_1|Selector24~combout\);

-- Location: LCCOMB_X23_Y34_N20
\core1|rf_wd[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[7]~54_combout\ = (\core1|rf_wd[6]~38_combout\ & (((!\core1|rf_wd[11]~39_combout\)))) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & ((\core1|alu_1|Selector24~combout\))) # (!\core1|rf_wd[11]~39_combout\ & 
-- (\core1|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|Add2~14_combout\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|alu_1|Selector24~combout\,
	combout => \core1|rf_wd[7]~54_combout\);

-- Location: LCCOMB_X23_Y34_N14
\core1|rf_wd[7]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[7]~55_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[7]~54_combout\ & (\net_packet_flat_i[7]~input_o\)) # (!\core1|rf_wd[7]~54_combout\ & ((\from_mem_flat_i[9]~input_o\))))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[7]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \net_packet_flat_i[7]~input_o\,
	datac => \from_mem_flat_i[9]~input_o\,
	datad => \core1|rf_wd[7]~54_combout\,
	combout => \core1|rf_wd[7]~55_combout\);

-- Location: LCCOMB_X11_Y33_N0
\core1|rs_val_or_zero[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[5]~5_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(18))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a5\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(18),
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0|auto_generated|ram_block1a5\,
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[5]~5_combout\);

-- Location: FF_X11_Y33_N1
\core1|rs_val_2_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[5]~5_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(5));

-- Location: LCCOMB_X15_Y32_N18
\core1|alu_1|ShiftRight1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~28_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(6))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(6),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftRight1~28_combout\);

-- Location: LCCOMB_X15_Y32_N14
\core1|alu_1|ShiftRight0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~85_combout\ = (\core1|rs_val_2_r\(2) & (((\core1|alu_1|ShiftRight1~32_combout\) # (\core1|rs_val_2_r\(1))))) # (!\core1|rs_val_2_r\(2) & (\core1|alu_1|ShiftRight1~28_combout\ & ((!\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|ShiftRight1~28_combout\,
	datac => \core1|alu_1|ShiftRight1~32_combout\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~85_combout\);

-- Location: LCCOMB_X15_Y32_N0
\core1|alu_1|ShiftRight0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~86_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight0~85_combout\ & (\core1|alu_1|ShiftRight1~40_combout\)) # (!\core1|alu_1|ShiftRight0~85_combout\ & ((\core1|alu_1|ShiftRight1~27_combout\))))) # 
-- (!\core1|rs_val_2_r\(1) & (((\core1|alu_1|ShiftRight0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~40_combout\,
	datac => \core1|alu_1|ShiftRight0~85_combout\,
	datad => \core1|alu_1|ShiftRight1~27_combout\,
	combout => \core1|alu_1|ShiftRight0~86_combout\);

-- Location: LCCOMB_X12_Y33_N20
\core1|alu_1|ShiftRight0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~87_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~83_combout\) # ((\core1|alu_1|ShiftRight0~84_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~83_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~84_combout\,
	datad => \core1|alu_1|ShiftRight0~86_combout\,
	combout => \core1|alu_1|ShiftRight0~87_combout\);

-- Location: LCCOMB_X12_Y37_N8
\core1|alu_1|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~2_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|WideNor11~1_combout\)) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|ShiftRight0~87_combout\)) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Add0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~87_combout\,
	datad => \core1|alu_1|Add0~10_combout\,
	combout => \core1|alu_1|Selector26~2_combout\);

-- Location: LCCOMB_X9_Y34_N30
\core1|alu_1|ShiftLeft0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~23_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~22_combout\) # ((\core1|alu_1|ShiftLeft0~15_combout\ & \core1|alu_1|ShiftRight0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|alu_1|ShiftLeft0~15_combout\,
	datac => \core1|alu_1|ShiftRight0~28_combout\,
	datad => \core1|alu_1|ShiftLeft0~22_combout\,
	combout => \core1|alu_1|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X19_Y34_N8
\core1|alu_1|ShiftRight0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~88_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~38_combout\))) # (!\core1|alu_1|ShiftRight0~27_combout\ & (\core1|rd_val_2_r\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight1~38_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight0~88_combout\);

-- Location: LCCOMB_X19_Y34_N18
\core1|alu_1|ShiftRight0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~91_combout\ = (\core1|alu_1|ShiftRight0~88_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~89_combout\) # (\core1|alu_1|ShiftRight0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~88_combout\,
	datac => \core1|alu_1|ShiftRight0~89_combout\,
	datad => \core1|alu_1|ShiftRight0~90_combout\,
	combout => \core1|alu_1|ShiftRight0~91_combout\);

-- Location: LCCOMB_X12_Y37_N18
\core1|alu_1|Selector26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~3_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Selector26~2_combout\ & ((\core1|alu_1|ShiftRight0~91_combout\))) # (!\core1|alu_1|Selector26~2_combout\ & (\core1|alu_1|ShiftLeft0~23_combout\)))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|Selector26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|Selector26~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~23_combout\,
	datad => \core1|alu_1|ShiftRight0~91_combout\,
	combout => \core1|alu_1|Selector26~3_combout\);

-- Location: LCCOMB_X12_Y31_N12
\core1|alu_1|result_o~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~41_combout\ = \core1|rs_val_2_r\(22) $ (\core1|rs_val_2_r\(15) $ (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|rs_val_2_r\(15),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~41_combout\);

-- Location: LCCOMB_X12_Y30_N16
\core1|alu_1|ShiftRight2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~104_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~32_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~40_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight1~40_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~40_combout\,
	datad => \core1|alu_1|ShiftRight1~32_combout\,
	combout => \core1|alu_1|ShiftRight2~104_combout\);

-- Location: LCCOMB_X12_Y30_N26
\core1|alu_1|ShiftRight2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~85_combout\ = (\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~103_combout\ & (!\core1|alu_1|Add2~2_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (((\core1|alu_1|ShiftRight2~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~103_combout\,
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~116_combout\,
	datad => \core1|alu_1|Add2~4_combout\,
	combout => \core1|alu_1|ShiftRight2~85_combout\);

-- Location: LCCOMB_X12_Y30_N10
\core1|alu_1|ShiftRight2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~106_combout\ = (\core1|alu_1|ShiftRight1~28_combout\ & ((\core1|alu_1|ShiftRight1~27_combout\) # (\core1|rs_val_2_r\(0) $ (!\core1|rs_val_2_r\(1))))) # (!\core1|alu_1|ShiftRight1~28_combout\ & (\core1|alu_1|ShiftRight1~27_combout\ 
-- & (\core1|rs_val_2_r\(0) $ (\core1|rs_val_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~28_combout\,
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~27_combout\,
	combout => \core1|alu_1|ShiftRight2~106_combout\);

-- Location: LCCOMB_X12_Y33_N6
\core1|alu_1|ShiftRight2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~83_combout\ = (\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~106_combout\ & (!\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|alu_1|Selector31~2_combout\ & (((\core1|alu_1|ShiftLeft1~46_combout\) # 
-- (\core1|alu_1|ShiftRight2~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~106_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftRight2~115_combout\,
	combout => \core1|alu_1|ShiftRight2~83_combout\);

-- Location: LCCOMB_X12_Y33_N4
\core1|alu_1|ShiftRight2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~86_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftRight2~83_combout\ & ((\core1|alu_1|ShiftRight2~85_combout\))) # (!\core1|alu_1|ShiftRight2~83_combout\ & (\core1|alu_1|ShiftRight2~104_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftRight2~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~104_combout\,
	datab => \core1|alu_1|ShiftRight2~85_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftRight2~83_combout\,
	combout => \core1|alu_1|ShiftRight2~86_combout\);

-- Location: LCCOMB_X12_Y33_N8
\core1|alu_1|result_o~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~187_combout\ = (\core1|alu_1|ShiftRight2~86_combout\) # ((\core1|alu_1|ShiftLeft0~153_combout\ & (!\core1|rs_val_2_r\(4) & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~153_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight2~86_combout\,
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|result_o~187_combout\);

-- Location: LCCOMB_X12_Y32_N22
\core1|alu_1|result_o~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~42_combout\ = \core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rs_val_2_r\(23),
	datad => \core1|rs_val_2_r\(8),
	combout => \core1|alu_1|result_o~42_combout\);

-- Location: LCCOMB_X12_Y32_N4
\core1|alu_1|result_o~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~43_combout\ = \core1|rs_val_2_r\(5) $ (\core1|rd_val_2_r\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(5),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|result_o~43_combout\);

-- Location: LCCOMB_X12_Y33_N26
\core1|alu_1|Selector26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(5)) # (\core1|rd_val_2_r\(5)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(5) & 
-- (\core1|instruction_2_r.opcode\(0) & \core1|rd_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rd_val_2_r\(5),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector26~4_combout\);

-- Location: LCCOMB_X12_Y33_N14
\core1|alu_1|ShiftRight0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~92_combout\ = (\core1|alu_1|ShiftRight0~89_combout\) # (\core1|alu_1|ShiftRight0~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~89_combout\,
	datad => \core1|alu_1|ShiftRight0~90_combout\,
	combout => \core1|alu_1|ShiftRight0~92_combout\);

-- Location: LCCOMB_X12_Y33_N12
\core1|alu_1|ShiftRight1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~54_combout\ = (\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight1~42_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~92_combout\,
	datad => \core1|alu_1|ShiftRight1~42_combout\,
	combout => \core1|alu_1|ShiftRight1~54_combout\);

-- Location: LCCOMB_X12_Y33_N10
\core1|alu_1|ShiftRight1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~55_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~54_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|ShiftRight0~87_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight1~54_combout\,
	combout => \core1|alu_1|ShiftRight1~55_combout\);

-- Location: LCCOMB_X12_Y33_N22
\core1|alu_1|Selector26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~10_combout\ = (\core1|alu_1|Selector26~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector26~4_combout\,
	datad => \core1|alu_1|ShiftRight1~55_combout\,
	combout => \core1|alu_1|Selector26~10_combout\);

-- Location: LCCOMB_X12_Y33_N16
\core1|alu_1|result_o~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~44_combout\ = (\core1|alu_1|ShiftRight1~55_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~50_combout\,
	datad => \core1|alu_1|ShiftRight1~55_combout\,
	combout => \core1|alu_1|result_o~44_combout\);

-- Location: LCCOMB_X12_Y33_N24
\core1|alu_1|Selector26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~5_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~44_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|alu_1|Selector26~10_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|alu_1|Selector26~10_combout\,
	datad => \core1|alu_1|result_o~44_combout\,
	combout => \core1|alu_1|Selector26~5_combout\);

-- Location: LCCOMB_X12_Y33_N2
\core1|alu_1|Selector26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~6_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector26~5_combout\ & ((\core1|alu_1|result_o~43_combout\))) # (!\core1|alu_1|Selector26~5_combout\ & (\core1|alu_1|result_o~42_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~42_combout\,
	datab => \core1|alu_1|result_o~43_combout\,
	datac => \core1|alu_1|Selector30~6_combout\,
	datad => \core1|alu_1|Selector26~5_combout\,
	combout => \core1|alu_1|Selector26~6_combout\);

-- Location: LCCOMB_X12_Y33_N0
\core1|alu_1|Selector26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~7_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(5))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|alu_1|Selector26~6_combout\))))) # 
-- (!\core1|alu_1|Selector30~13_combout\ & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~13_combout\,
	datab => \core1|rd_val_2_r\(5),
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|alu_1|Selector26~6_combout\,
	combout => \core1|alu_1|Selector26~7_combout\);

-- Location: LCCOMB_X12_Y33_N30
\core1|alu_1|Selector26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector26~7_combout\ & (\core1|alu_1|result_o~41_combout\)) # (!\core1|alu_1|Selector26~7_combout\ & ((\core1|alu_1|result_o~187_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~41_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~187_combout\,
	datad => \core1|alu_1|Selector26~7_combout\,
	combout => \core1|alu_1|Selector26~8_combout\);

-- Location: LCCOMB_X12_Y33_N28
\core1|alu_1|Selector26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~9_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(5)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector26~8_combout\ & 
-- \core1|alu_1|Selector30~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector26~8_combout\,
	datad => \core1|alu_1|Selector30~18_combout\,
	combout => \core1|alu_1|Selector26~9_combout\);

-- Location: LCCOMB_X12_Y33_N18
\core1|alu_1|Selector26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector26~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector26~9_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector26~9_combout\ & (\core1|alu_1|Add1~10_combout\)) # 
-- (!\core1|alu_1|Selector26~9_combout\ & ((\core1|alu_1|Selector26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~10_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Selector26~3_combout\,
	datad => \core1|alu_1|Selector26~9_combout\,
	combout => \core1|alu_1|Selector26~combout\);

-- Location: LCCOMB_X21_Y33_N22
\core1|rf_wd[5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[5]~50_combout\ = (\core1|rf_wd[6]~38_combout\ & (((!\core1|rf_wd[11]~39_combout\)))) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & ((\core1|alu_1|Selector26~combout\))) # (!\core1|rf_wd[11]~39_combout\ & 
-- (\core1|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|Add2~10_combout\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|alu_1|Selector26~combout\,
	combout => \core1|rf_wd[5]~50_combout\);

-- Location: LCCOMB_X21_Y33_N28
\core1|rf_wd[5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[5]~51_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[5]~50_combout\ & ((\net_packet_flat_i[5]~input_o\))) # (!\core1|rf_wd[5]~50_combout\ & (\from_mem_flat_i[7]~input_o\)))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[5]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \from_mem_flat_i[7]~input_o\,
	datac => \core1|rf_wd[5]~50_combout\,
	datad => \net_packet_flat_i[5]~input_o\,
	combout => \core1|rf_wd[5]~51_combout\);

-- Location: FF_X14_Y31_N7
\core1|rf|RF_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(34));

-- Location: LCCOMB_X14_Y31_N4
\core1|rs_val_or_zero[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[21]~21_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(34)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a21\,
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(34),
	combout => \core1|rs_val_or_zero[21]~21_combout\);

-- Location: FF_X14_Y31_N5
\core1|rs_val_2_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[21]~21_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(21));

-- Location: LCCOMB_X19_Y34_N2
\core1|rf_wd[21]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~189_combout\ = (\core1|alu_1|Selector30~2_combout\ & (\core1|rd_val_2_r\(31) & (\core1|alu_1|WideNor11~1_combout\))) # (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|ShiftRight0~91_combout\) # 
-- (!\core1|alu_1|WideNor11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftRight0~91_combout\,
	combout => \core1|rf_wd[21]~189_combout\);

-- Location: LCCOMB_X9_Y34_N12
\core1|alu_1|ShiftLeft0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~100_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~153_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftLeft0~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftLeft0~153_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~99_combout\,
	combout => \core1|alu_1|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X9_Y34_N18
\core1|alu_1|ShiftLeft0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~101_combout\ = (\core1|alu_1|ShiftLeft0~100_combout\) # ((!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftLeft0~60_combout\ & \core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftLeft0~60_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~100_combout\,
	combout => \core1|alu_1|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X19_Y31_N4
\core1|rf_wd[21]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~190_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|rf_wd[21]~189_combout\)) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|rf_wd[21]~189_combout\ & ((\core1|alu_1|Add0~42_combout\))) # (!\core1|rf_wd[21]~189_combout\ & 
-- (\core1|alu_1|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|rf_wd[21]~189_combout\,
	datac => \core1|alu_1|ShiftLeft0~101_combout\,
	datad => \core1|alu_1|Add0~42_combout\,
	combout => \core1|rf_wd[21]~190_combout\);

-- Location: LCCOMB_X14_Y31_N18
\core1|alu_1|result_o~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~136_combout\ = \core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rs_val_2_r\(31),
	combout => \core1|alu_1|result_o~136_combout\);

-- Location: LCCOMB_X19_Y31_N26
\core1|alu_1|result_o~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~138_combout\ = \core1|rd_val_2_r\(21) $ (\core1|rs_val_2_r\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_1|result_o~138_combout\);

-- Location: LCCOMB_X14_Y31_N28
\core1|alu_1|result_o~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~137_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(24) $ (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datab => \core1|rs_val_2_r\(24),
	datad => \core1|rs_val_2_r\(28),
	combout => \core1|alu_1|result_o~137_combout\);

-- Location: LCCOMB_X19_Y31_N14
\core1|rf_wd[21]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~191_combout\ = (\core1|rd_val_2_r\(21) & ((\core1|instruction_2_r.opcode\(1)) # (\core1|rs_val_2_r\(21)))) # (!\core1|rd_val_2_r\(21) & (\core1|instruction_2_r.opcode\(1) & \core1|rs_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|rf_wd[21]~191_combout\);

-- Location: LCCOMB_X19_Y31_N16
\core1|rf_wd[21]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~192_combout\ = (!\core1|rf_wd[20]~178_combout\ & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~42_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rf_wd[20]~178_combout\,
	datac => \core1|alu_1|ShiftRight1~42_combout\,
	datad => \core1|alu_1|ShiftRight0~92_combout\,
	combout => \core1|rf_wd[21]~192_combout\);

-- Location: LCCOMB_X19_Y31_N22
\core1|rf_wd[21]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~193_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|rf_wd[21]~191_combout\ $ ((\core1|instruction_2_r.opcode\(0))))) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|instruction_2_r.opcode\(0) & (\core1|rf_wd[21]~191_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(0) & ((\core1|rf_wd[21]~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rf_wd[21]~191_combout\,
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|rf_wd[21]~192_combout\,
	combout => \core1|rf_wd[21]~193_combout\);

-- Location: LCCOMB_X11_Y34_N28
\core1|alu_1|result_o~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~139_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~50_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftLeft1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~80_combout\,
	datad => \core1|alu_1|ShiftLeft1~50_combout\,
	combout => \core1|alu_1|result_o~139_combout\);

-- Location: LCCOMB_X18_Y31_N14
\core1|alu_1|ShiftRight1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~66_combout\ = (\core1|alu_1|ShiftRight1~64_combout\ & ((\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight1~42_combout\)) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~42_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight1~64_combout\,
	datad => \core1|alu_1|ShiftRight0~92_combout\,
	combout => \core1|alu_1|ShiftRight1~66_combout\);

-- Location: LCCOMB_X19_Y31_N12
\core1|alu_1|result_o~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~140_combout\ = (\core1|alu_1|result_o~139_combout\) # ((\core1|alu_1|ShiftRight1~66_combout\) # ((\core1|alu_1|ShiftRight2~97_combout\ & \core1|alu_1|ShiftLeft1~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~97_combout\,
	datab => \core1|alu_1|ShiftLeft1~108_combout\,
	datac => \core1|alu_1|result_o~139_combout\,
	datad => \core1|alu_1|ShiftRight1~66_combout\,
	combout => \core1|alu_1|result_o~140_combout\);

-- Location: LCCOMB_X19_Y31_N28
\core1|rf_wd[21]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~194_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~140_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|rf_wd[21]~193_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|rf_wd[21]~193_combout\,
	datad => \core1|alu_1|result_o~140_combout\,
	combout => \core1|rf_wd[21]~194_combout\);

-- Location: LCCOMB_X19_Y31_N6
\core1|rf_wd[21]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~195_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|rf_wd[21]~194_combout\ & (\core1|alu_1|result_o~138_combout\)) # (!\core1|rf_wd[21]~194_combout\ & ((\core1|alu_1|result_o~137_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|rf_wd[21]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~138_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~137_combout\,
	datad => \core1|rf_wd[21]~194_combout\,
	combout => \core1|rf_wd[21]~195_combout\);

-- Location: LCCOMB_X19_Y31_N8
\core1|rf_wd[21]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~196_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(21))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|rf_wd[21]~195_combout\))))) # (!\core1|alu_1|Selector30~13_combout\ 
-- & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|rf_wd[21]~195_combout\,
	combout => \core1|rf_wd[21]~196_combout\);

-- Location: LCCOMB_X9_Y34_N8
\core1|alu_1|result_o~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~135_combout\ = (\core1|alu_1|ShiftLeft0~101_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~85_combout\,
	datad => \core1|alu_1|ShiftLeft0~101_combout\,
	combout => \core1|alu_1|result_o~135_combout\);

-- Location: LCCOMB_X19_Y31_N2
\core1|rf_wd[21]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~197_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|rf_wd[21]~196_combout\ & (\core1|alu_1|result_o~136_combout\)) # (!\core1|rf_wd[21]~196_combout\ & ((\core1|alu_1|result_o~135_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|rf_wd[21]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~136_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|rf_wd[21]~196_combout\,
	datad => \core1|alu_1|result_o~135_combout\,
	combout => \core1|rf_wd[21]~197_combout\);

-- Location: LCCOMB_X19_Y31_N0
\core1|rf_wd[21]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~198_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(21)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|rf_wd[21]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|rf_wd[21]~197_combout\,
	combout => \core1|rf_wd[21]~198_combout\);

-- Location: LCCOMB_X19_Y31_N18
\core1|rf_wd[21]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~199_combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|rf_wd[21]~198_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|rf_wd[21]~198_combout\ & (\core1|alu_1|Add1~42_combout\)) # (!\core1|rf_wd[21]~198_combout\ & 
-- ((\core1|rf_wd[21]~190_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~42_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|rf_wd[21]~190_combout\,
	datad => \core1|rf_wd[21]~198_combout\,
	combout => \core1|rf_wd[21]~199_combout\);

-- Location: LCCOMB_X19_Y31_N20
\core1|rf_wd[21]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~200_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|is_load_op_2_r~q\ & (\from_mem_flat_i[23]~input_o\)) # (!\core1|is_load_op_2_r~q\ & ((\core1|rf_wd[21]~199_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_load_op_2_r~q\,
	datab => \from_mem_flat_i[23]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[21]~199_combout\,
	combout => \core1|rf_wd[21]~200_combout\);

-- Location: LCCOMB_X19_Y31_N30
\core1|rf_wd[21]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[21]~201_combout\ = (\core1|rf_wd[21]~200_combout\) # ((\core1|net_reg_write_cmd~combout\ & \net_packet_flat_i[21]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_reg_write_cmd~combout\,
	datac => \net_packet_flat_i[21]~input_o\,
	datad => \core1|rf_wd[21]~200_combout\,
	combout => \core1|rf_wd[21]~201_combout\);

-- Location: LCCOMB_X26_Y27_N4
\core1|rf|RF~821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~821feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~821feeder_combout\);

-- Location: FF_X26_Y27_N5
\core1|rf|RF~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~821feeder_combout\,
	ena => \core1|rf|RF~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~821_q\);

-- Location: FF_X26_Y27_N11
\core1|rf|RF~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~565_q\);

-- Location: LCCOMB_X26_Y27_N10
\core1|rf|RF~2934\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2934_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~821_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~565_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~821_q\,
	datac => \core1|rf|RF~565_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2934_combout\);

-- Location: FF_X25_Y27_N21
\core1|rf|RF~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~693_q\);

-- Location: LCCOMB_X25_Y27_N10
\core1|rf|RF~949feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~949feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~949feeder_combout\);

-- Location: FF_X25_Y27_N11
\core1|rf|RF~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~949feeder_combout\,
	ena => \core1|rf|RF~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~949_q\);

-- Location: LCCOMB_X25_Y27_N20
\core1|rf|RF~2935\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2935_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2934_combout\ & ((\core1|rf|RF~949_q\))) # (!\core1|rf|RF~2934_combout\ & (\core1|rf|RF~693_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~2934_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~2934_combout\,
	datac => \core1|rf|RF~693_q\,
	datad => \core1|rf|RF~949_q\,
	combout => \core1|rf|RF~2935_combout\);

-- Location: LCCOMB_X16_Y27_N24
\core1|rf|RF~885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~885feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~885feeder_combout\);

-- Location: FF_X16_Y27_N25
\core1|rf|RF~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~885feeder_combout\,
	ena => \core1|rf|RF~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~885_q\);

-- Location: FF_X16_Y27_N7
\core1|rf|RF~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~629_q\);

-- Location: LCCOMB_X16_Y27_N6
\core1|rf|RF~2941\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2941_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~885_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~885_q\,
	datac => \core1|rf|RF~629_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2941_combout\);

-- Location: LCCOMB_X23_Y31_N20
\core1|rf|RF~1013feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1013feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1013feeder_combout\);

-- Location: FF_X23_Y31_N21
\core1|rf|RF~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1013feeder_combout\,
	ena => \core1|rf|RF~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1013_q\);

-- Location: FF_X23_Y31_N27
\core1|rf|RF~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~757_q\);

-- Location: LCCOMB_X23_Y31_N26
\core1|rf|RF~2942\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2942_combout\ = (\core1|rf|RF~2941_combout\ & ((\core1|rf|RF~1013_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2941_combout\ & (((\core1|rf|RF~757_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2941_combout\,
	datab => \core1|rf|RF~1013_q\,
	datac => \core1|rf|RF~757_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2942_combout\);

-- Location: LCCOMB_X32_Y28_N6
\core1|rf|RF~789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~789feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~789feeder_combout\);

-- Location: FF_X32_Y28_N7
\core1|rf|RF~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~789feeder_combout\,
	ena => \core1|rf|RF~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~789_q\);

-- Location: FF_X32_Y28_N9
\core1|rf|RF~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~917_q\);

-- Location: LCCOMB_X30_Y26_N22
\core1|rf|RF~661feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~661feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~661feeder_combout\);

-- Location: FF_X30_Y26_N23
\core1|rf|RF~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~661feeder_combout\,
	ena => \core1|rf|RF~3430_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~661_q\);

-- Location: FF_X30_Y26_N25
\core1|rf|RF~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~533_q\);

-- Location: LCCOMB_X30_Y26_N24
\core1|rf|RF~2938\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2938_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~661_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~533_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~661_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~533_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2938_combout\);

-- Location: LCCOMB_X32_Y28_N8
\core1|rf|RF~2939\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2939_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2938_combout\ & ((\core1|rf|RF~917_q\))) # (!\core1|rf|RF~2938_combout\ & (\core1|rf|RF~789_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~789_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~917_q\,
	datad => \core1|rf|RF~2938_combout\,
	combout => \core1|rf|RF~2939_combout\);

-- Location: LCCOMB_X19_Y27_N14
\core1|rf|RF~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~853feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~853feeder_combout\);

-- Location: FF_X19_Y27_N15
\core1|rf|RF~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~853feeder_combout\,
	ena => \core1|rf|RF~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~853_q\);

-- Location: FF_X20_Y29_N9
\core1|rf|RF~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~981_q\);

-- Location: LCCOMB_X19_Y29_N22
\core1|rf|RF~725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~725feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~725feeder_combout\);

-- Location: FF_X19_Y29_N23
\core1|rf|RF~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~725feeder_combout\,
	ena => \core1|rf|RF~3428_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~725_q\);

-- Location: FF_X19_Y29_N13
\core1|rf|RF~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~597_q\);

-- Location: LCCOMB_X19_Y29_N12
\core1|rf|RF~2936\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2936_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~725_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~725_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~597_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2936_combout\);

-- Location: LCCOMB_X20_Y29_N8
\core1|rf|RF~2937\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2937_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2936_combout\ & ((\core1|rf|RF~981_q\))) # (!\core1|rf|RF~2936_combout\ & (\core1|rf|RF~853_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~853_q\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~981_q\,
	datad => \core1|rf|RF~2936_combout\,
	combout => \core1|rf|RF~2937_combout\);

-- Location: LCCOMB_X27_Y29_N0
\core1|rf|RF~2940\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2940_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\) # (\core1|rf|RF~2937_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~2939_combout\ & (!\core1|rd_addr[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2939_combout\,
	datac => \core1|rd_addr[0]~2_combout\,
	datad => \core1|rf|RF~2937_combout\,
	combout => \core1|rf|RF~2940_combout\);

-- Location: LCCOMB_X23_Y31_N18
\core1|rf|RF~2943\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2943_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2940_combout\ & ((\core1|rf|RF~2942_combout\))) # (!\core1|rf|RF~2940_combout\ & (\core1|rf|RF~2935_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (((\core1|rf|RF~2940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2935_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2942_combout\,
	datad => \core1|rf|RF~2940_combout\,
	combout => \core1|rf|RF~2943_combout\);

-- Location: FF_X17_Y28_N11
\core1|rf|RF~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1621_q\);

-- Location: LCCOMB_X17_Y26_N0
\core1|rf|RF~1877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1877feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1877feeder_combout\);

-- Location: FF_X17_Y26_N1
\core1|rf|RF~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1877feeder_combout\,
	ena => \core1|rf|RF~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1877_q\);

-- Location: LCCOMB_X17_Y28_N10
\core1|rf|RF~2965\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2965_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1877_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1621_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1621_q\,
	datad => \core1|rf|RF~1877_q\,
	combout => \core1|rf|RF~2965_combout\);

-- Location: LCCOMB_X16_Y29_N2
\core1|rf|RF~2005feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2005feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~2005feeder_combout\);

-- Location: FF_X16_Y29_N3
\core1|rf|RF~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~2005feeder_combout\,
	ena => \core1|rf|RF~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2005_q\);

-- Location: FF_X17_Y28_N9
\core1|rf|RF~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1749_q\);

-- Location: LCCOMB_X17_Y28_N8
\core1|rf|RF~2966\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2966_combout\ = (\core1|rf|RF~2965_combout\ & ((\core1|rf|RF~2005_q\) # ((!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2965_combout\ & (((\core1|rf|RF~1749_q\ & \core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2965_combout\,
	datab => \core1|rf|RF~2005_q\,
	datac => \core1|rf|RF~1749_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2966_combout\);

-- Location: FF_X19_Y31_N31
\core1|rf|RF~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf_wd[21]~201_combout\,
	ena => \core1|rf|RF~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~2037_q\);

-- Location: LCCOMB_X14_Y29_N8
\core1|rf|RF~1781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1781feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1781feeder_combout\);

-- Location: FF_X14_Y29_N9
\core1|rf|RF~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1781feeder_combout\,
	ena => \core1|rf|RF~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1781_q\);

-- Location: FF_X18_Y25_N31
\core1|rf|RF~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1653_q\);

-- Location: LCCOMB_X18_Y25_N30
\core1|rf|RF~2972\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2972_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1781_q\) # ((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~1653_q\ & !\core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~1781_q\,
	datac => \core1|rf|RF~1653_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2972_combout\);

-- Location: FF_X19_Y27_N27
\core1|rf|RF~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1909_q\);

-- Location: LCCOMB_X19_Y27_N26
\core1|rf|RF~2973\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2973_combout\ = (\core1|rf|RF~2972_combout\ & ((\core1|rf|RF~2037_q\) # ((!\core1|rd_addr[3]~1_combout\)))) # (!\core1|rf|RF~2972_combout\ & (((\core1|rf|RF~1909_q\ & \core1|rd_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2037_q\,
	datab => \core1|rf|RF~2972_combout\,
	datac => \core1|rf|RF~1909_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2973_combout\);

-- Location: LCCOMB_X18_Y27_N12
\core1|rf|RF~1845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1845feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1845feeder_combout\);

-- Location: FF_X18_Y27_N13
\core1|rf|RF~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1845feeder_combout\,
	ena => \core1|rf|RF~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1845_q\);

-- Location: FF_X26_Y31_N27
\core1|rf|RF~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1973_q\);

-- Location: LCCOMB_X26_Y28_N18
\core1|rf|RF~1717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1717feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1717feeder_combout\);

-- Location: FF_X26_Y28_N19
\core1|rf|RF~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1717feeder_combout\,
	ena => \core1|rf|RF~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1717_q\);

-- Location: FF_X26_Y28_N25
\core1|rf|RF~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1589_q\);

-- Location: LCCOMB_X26_Y28_N24
\core1|rf|RF~2967\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2967_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~1717_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~1589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1717_q\,
	datac => \core1|rf|RF~1589_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2967_combout\);

-- Location: LCCOMB_X26_Y31_N26
\core1|rf|RF~2968\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2968_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2967_combout\ & ((\core1|rf|RF~1973_q\))) # (!\core1|rf|RF~2967_combout\ & (\core1|rf|RF~1845_q\)))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~1845_q\,
	datac => \core1|rf|RF~1973_q\,
	datad => \core1|rf|RF~2967_combout\,
	combout => \core1|rf|RF~2968_combout\);

-- Location: LCCOMB_X23_Y25_N22
\core1|rf|RF~1685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1685feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1685feeder_combout\);

-- Location: FF_X23_Y25_N23
\core1|rf|RF~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1685feeder_combout\,
	ena => \core1|rf|RF~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1685_q\);

-- Location: FF_X23_Y25_N9
\core1|rf|RF~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1941_q\);

-- Location: FF_X18_Y25_N17
\core1|rf|RF~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1557_q\);

-- Location: LCCOMB_X18_Y24_N2
\core1|rf|RF~1813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1813feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1813feeder_combout\);

-- Location: FF_X18_Y24_N3
\core1|rf|RF~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1813feeder_combout\,
	ena => \core1|rf|RF~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1813_q\);

-- Location: LCCOMB_X18_Y25_N16
\core1|rf|RF~2969\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2969_combout\ = (\core1|rd_addr[2]~0_combout\ & (\core1|rd_addr[3]~1_combout\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~1813_q\))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~1557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rd_addr[3]~1_combout\,
	datac => \core1|rf|RF~1557_q\,
	datad => \core1|rf|RF~1813_q\,
	combout => \core1|rf|RF~2969_combout\);

-- Location: LCCOMB_X23_Y25_N8
\core1|rf|RF~2970\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2970_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2969_combout\ & ((\core1|rf|RF~1941_q\))) # (!\core1|rf|RF~2969_combout\ & (\core1|rf|RF~1685_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1685_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~1941_q\,
	datad => \core1|rf|RF~2969_combout\,
	combout => \core1|rf|RF~2970_combout\);

-- Location: LCCOMB_X19_Y27_N28
\core1|rf|RF~2971\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2971_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2968_combout\) # ((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2970_combout\ & !\core1|rd_addr[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2968_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2970_combout\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2971_combout\);

-- Location: LCCOMB_X19_Y27_N12
\core1|rf|RF~2974\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2974_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2971_combout\ & ((\core1|rf|RF~2973_combout\))) # (!\core1|rf|RF~2971_combout\ & (\core1|rf|RF~2966_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2966_combout\,
	datac => \core1|rf|RF~2973_combout\,
	datad => \core1|rf|RF~2971_combout\,
	combout => \core1|rf|RF~2974_combout\);

-- Location: LCCOMB_X29_Y27_N4
\core1|rf|RF~1397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1397feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1397feeder_combout\);

-- Location: FF_X29_Y27_N5
\core1|rf|RF~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1397feeder_combout\,
	ena => \core1|rf|RF~3423_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1397_q\);

-- Location: FF_X28_Y30_N19
\core1|rf|RF~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3405_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1365_q\);

-- Location: LCCOMB_X30_Y29_N0
\core1|rf|RF~1333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1333feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1333feeder_combout\);

-- Location: FF_X30_Y29_N1
\core1|rf|RF~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1333feeder_combout\,
	ena => \core1|rf|RF~3399_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1333_q\);

-- Location: FF_X28_Y30_N21
\core1|rf|RF~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3413_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1301_q\);

-- Location: LCCOMB_X28_Y30_N20
\core1|rf|RF~2944\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2944_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1333_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1333_q\,
	datac => \core1|rf|RF~1301_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2944_combout\);

-- Location: LCCOMB_X28_Y30_N18
\core1|rf|RF~2945\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2945_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2944_combout\ & (\core1|rf|RF~1397_q\)) # (!\core1|rf|RF~2944_combout\ & ((\core1|rf|RF~1365_q\))))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1397_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1365_q\,
	datad => \core1|rf|RF~2944_combout\,
	combout => \core1|rf|RF~2945_combout\);

-- Location: LCCOMB_X29_Y30_N20
\core1|rf|RF~1461feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1461feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1461feeder_combout\);

-- Location: FF_X29_Y30_N21
\core1|rf|RF~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1461feeder_combout\,
	ena => \core1|rf|RF~3403_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1461_q\);

-- Location: FF_X25_Y30_N17
\core1|rf|RF~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1525_q\);

-- Location: LCCOMB_X30_Y30_N14
\core1|rf|RF~1493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1493feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1493feeder_combout\);

-- Location: FF_X30_Y30_N15
\core1|rf|RF~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1493feeder_combout\,
	ena => \core1|rf|RF~3411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1493_q\);

-- Location: FF_X30_Y30_N21
\core1|rf|RF~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3419_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1429_q\);

-- Location: LCCOMB_X30_Y30_N20
\core1|rf|RF~2951\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2951_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1493_q\) # ((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~1429_q\ & !\core1|rd_addr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1493_q\,
	datab => \core1|rd_addr[1]~3_combout\,
	datac => \core1|rf|RF~1429_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2951_combout\);

-- Location: LCCOMB_X25_Y30_N16
\core1|rf|RF~2952\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2952_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2951_combout\ & ((\core1|rf|RF~1525_q\))) # (!\core1|rf|RF~2951_combout\ & (\core1|rf|RF~1461_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1461_q\,
	datac => \core1|rf|RF~1525_q\,
	datad => \core1|rf|RF~2951_combout\,
	combout => \core1|rf|RF~2952_combout\);

-- Location: LCCOMB_X19_Y25_N8
\core1|rf|RF~1109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1109feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1109feeder_combout\);

-- Location: FF_X19_Y25_N9
\core1|rf|RF~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1109feeder_combout\,
	ena => \core1|rf|RF~3409_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1109_q\);

-- Location: FF_X19_Y25_N11
\core1|rf|RF~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3425_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1141_q\);

-- Location: LCCOMB_X17_Y25_N0
\core1|rf|RF~1077feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1077feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1077feeder_combout\);

-- Location: FF_X17_Y25_N1
\core1|rf|RF~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1077feeder_combout\,
	ena => \core1|rf|RF~3401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1077_q\);

-- Location: FF_X17_Y25_N11
\core1|rf|RF~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3417_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1045_q\);

-- Location: LCCOMB_X17_Y25_N10
\core1|rf|RF~2948\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2948_combout\ = (\core1|rd_addr[1]~3_combout\ & (((\core1|rd_addr[0]~2_combout\)))) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & (\core1|rf|RF~1077_q\)) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~1045_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1077_q\,
	datac => \core1|rf|RF~1045_q\,
	datad => \core1|rd_addr[0]~2_combout\,
	combout => \core1|rf|RF~2948_combout\);

-- Location: LCCOMB_X19_Y25_N10
\core1|rf|RF~2949\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2949_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2948_combout\ & ((\core1|rf|RF~1141_q\))) # (!\core1|rf|RF~2948_combout\ & (\core1|rf|RF~1109_q\)))) # (!\core1|rd_addr[1]~3_combout\ & (((\core1|rf|RF~2948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~1109_q\,
	datac => \core1|rf|RF~1141_q\,
	datad => \core1|rf|RF~2948_combout\,
	combout => \core1|rf|RF~2949_combout\);

-- Location: LCCOMB_X20_Y31_N18
\core1|rf|RF~1205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1205feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1205feeder_combout\);

-- Location: FF_X20_Y31_N19
\core1|rf|RF~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1205feeder_combout\,
	ena => \core1|rf|RF~3397_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1205_q\);

-- Location: FF_X20_Y31_N21
\core1|rf|RF~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1269_q\);

-- Location: LCCOMB_X19_Y32_N26
\core1|rf|RF~1237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~1237feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~1237feeder_combout\);

-- Location: FF_X19_Y32_N27
\core1|rf|RF~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~1237feeder_combout\,
	ena => \core1|rf|RF~3407_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1237_q\);

-- Location: FF_X19_Y32_N9
\core1|rf|RF~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3415_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~1173_q\);

-- Location: LCCOMB_X19_Y32_N8
\core1|rf|RF~2946\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2946_combout\ = (\core1|rd_addr[0]~2_combout\ & (((\core1|rd_addr[1]~3_combout\)))) # (!\core1|rd_addr[0]~2_combout\ & ((\core1|rd_addr[1]~3_combout\ & (\core1|rf|RF~1237_q\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~1173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~1237_q\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~1173_q\,
	datad => \core1|rd_addr[1]~3_combout\,
	combout => \core1|rf|RF~2946_combout\);

-- Location: LCCOMB_X20_Y31_N20
\core1|rf|RF~2947\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2947_combout\ = (\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2946_combout\ & ((\core1|rf|RF~1269_q\))) # (!\core1|rf|RF~2946_combout\ & (\core1|rf|RF~1205_q\)))) # (!\core1|rd_addr[0]~2_combout\ & (((\core1|rf|RF~2946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[0]~2_combout\,
	datab => \core1|rf|RF~1205_q\,
	datac => \core1|rf|RF~1269_q\,
	datad => \core1|rf|RF~2946_combout\,
	combout => \core1|rf|RF~2947_combout\);

-- Location: LCCOMB_X27_Y27_N2
\core1|rf|RF~2950\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2950_combout\ = (\core1|rd_addr[3]~1_combout\ & (\core1|rd_addr[2]~0_combout\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2947_combout\))) # (!\core1|rd_addr[2]~0_combout\ & 
-- (\core1|rf|RF~2949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~2949_combout\,
	datad => \core1|rf|RF~2947_combout\,
	combout => \core1|rf|RF~2950_combout\);

-- Location: LCCOMB_X27_Y27_N12
\core1|rf|RF~2953\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2953_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2950_combout\ & ((\core1|rf|RF~2952_combout\))) # (!\core1|rf|RF~2950_combout\ & (\core1|rf|RF~2945_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & 
-- (((\core1|rf|RF~2950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2945_combout\,
	datac => \core1|rf|RF~2952_combout\,
	datad => \core1|rf|RF~2950_combout\,
	combout => \core1|rf|RF~2953_combout\);

-- Location: LCCOMB_X29_Y26_N30
\core1|rf|RF~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~373feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~373feeder_combout\);

-- Location: FF_X29_Y26_N31
\core1|rf|RF~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~373feeder_combout\,
	ena => \core1|rf|RF~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~373_q\);

-- Location: FF_X29_Y26_N21
\core1|rf|RF~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~117_q\);

-- Location: LCCOMB_X29_Y26_N20
\core1|rf|RF~2961\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2961_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~373_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~117_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~373_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~117_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2961_combout\);

-- Location: LCCOMB_X28_Y26_N18
\core1|rf|RF~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~245feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~245feeder_combout\);

-- Location: FF_X28_Y26_N19
\core1|rf|RF~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~245feeder_combout\,
	ena => \core1|rf|RF~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~245_q\);

-- Location: FF_X28_Y26_N9
\core1|rf|RF~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~501_q\);

-- Location: LCCOMB_X28_Y26_N8
\core1|rf|RF~2962\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2962_combout\ = (\core1|rf|RF~2961_combout\ & (((\core1|rf|RF~501_q\) # (!\core1|rd_addr[2]~0_combout\)))) # (!\core1|rf|RF~2961_combout\ & (\core1|rf|RF~245_q\ & ((\core1|rd_addr[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2961_combout\,
	datab => \core1|rf|RF~245_q\,
	datac => \core1|rf|RF~501_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2962_combout\);

-- Location: LCCOMB_X33_Y28_N24
\core1|rf|RF~469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~469feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~469feeder_combout\);

-- Location: FF_X33_Y28_N25
\core1|rf|RF~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~469feeder_combout\,
	ena => \core1|rf|RF~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~469_q\);

-- Location: FF_X33_Y28_N31
\core1|rf|RF~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~341_q\);

-- Location: LCCOMB_X32_Y33_N0
\core1|rf|RF~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~213feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~213feeder_combout\);

-- Location: FF_X32_Y33_N1
\core1|rf|RF~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~213feeder_combout\,
	ena => \core1|rf|RF~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~213_q\);

-- Location: FF_X32_Y29_N15
\core1|rf|RF~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~85_q\);

-- Location: LCCOMB_X32_Y29_N14
\core1|rf|RF~2954\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2954_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~213_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~85_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~213_q\,
	datac => \core1|rf|RF~85_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2954_combout\);

-- Location: LCCOMB_X33_Y28_N30
\core1|rf|RF~2955\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2955_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2954_combout\ & (\core1|rf|RF~469_q\)) # (!\core1|rf|RF~2954_combout\ & ((\core1|rf|RF~341_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (((\core1|rf|RF~2954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~469_q\,
	datac => \core1|rf|RF~341_q\,
	datad => \core1|rf|RF~2954_combout\,
	combout => \core1|rf|RF~2955_combout\);

-- Location: LCCOMB_X33_Y30_N16
\core1|rf|RF~149feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~149feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~149feeder_combout\);

-- Location: FF_X33_Y30_N17
\core1|rf|RF~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~149feeder_combout\,
	ena => \core1|rf|RF~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~149_q\);

-- Location: FF_X33_Y30_N3
\core1|rf|RF~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~21_q\);

-- Location: LCCOMB_X33_Y30_N2
\core1|rf|RF~2958\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2958_combout\ = (\core1|rd_addr[3]~1_combout\ & (((\core1|rd_addr[2]~0_combout\)))) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rd_addr[2]~0_combout\ & (\core1|rf|RF~149_q\)) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~21_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~149_q\,
	datac => \core1|rf|RF~21_q\,
	datad => \core1|rd_addr[2]~0_combout\,
	combout => \core1|rf|RF~2958_combout\);

-- Location: FF_X33_Y26_N23
\core1|rf|RF~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~405_q\);

-- Location: LCCOMB_X33_Y26_N0
\core1|rf|RF~277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~277feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~277feeder_combout\);

-- Location: FF_X33_Y26_N1
\core1|rf|RF~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~277feeder_combout\,
	ena => \core1|rf|RF~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~277_q\);

-- Location: LCCOMB_X33_Y26_N22
\core1|rf|RF~2959\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2959_combout\ = (\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~2958_combout\ & (\core1|rf|RF~405_q\)) # (!\core1|rf|RF~2958_combout\ & ((\core1|rf|RF~277_q\))))) # (!\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~2958_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[3]~1_combout\,
	datab => \core1|rf|RF~2958_combout\,
	datac => \core1|rf|RF~405_q\,
	datad => \core1|rf|RF~277_q\,
	combout => \core1|rf|RF~2959_combout\);

-- Location: LCCOMB_X34_Y31_N12
\core1|rf|RF~181feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~181feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~181feeder_combout\);

-- Location: FF_X34_Y31_N13
\core1|rf|RF~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~181feeder_combout\,
	ena => \core1|rf|RF~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~181_q\);

-- Location: FF_X34_Y31_N27
\core1|rf|RF~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~437_q\);

-- Location: LCCOMB_X34_Y34_N24
\core1|rf|RF~309feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~309feeder_combout\ = \core1|rf_wd[21]~201_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[21]~201_combout\,
	combout => \core1|rf|RF~309feeder_combout\);

-- Location: FF_X34_Y34_N25
\core1|rf|RF~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF~309feeder_combout\,
	ena => \core1|rf|RF~3444_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~309_q\);

-- Location: FF_X34_Y34_N27
\core1|rf|RF~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[21]~201_combout\,
	sload => VCC,
	ena => \core1|rf|RF~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF~53_q\);

-- Location: LCCOMB_X34_Y34_N26
\core1|rf|RF~2956\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2956_combout\ = (\core1|rd_addr[2]~0_combout\ & (((\core1|rd_addr[3]~1_combout\)))) # (!\core1|rd_addr[2]~0_combout\ & ((\core1|rd_addr[3]~1_combout\ & (\core1|rf|RF~309_q\)) # (!\core1|rd_addr[3]~1_combout\ & ((\core1|rf|RF~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[2]~0_combout\,
	datab => \core1|rf|RF~309_q\,
	datac => \core1|rf|RF~53_q\,
	datad => \core1|rd_addr[3]~1_combout\,
	combout => \core1|rf|RF~2956_combout\);

-- Location: LCCOMB_X34_Y31_N26
\core1|rf|RF~2957\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2957_combout\ = (\core1|rd_addr[2]~0_combout\ & ((\core1|rf|RF~2956_combout\ & ((\core1|rf|RF~437_q\))) # (!\core1|rf|RF~2956_combout\ & (\core1|rf|RF~181_q\)))) # (!\core1|rd_addr[2]~0_combout\ & (((\core1|rf|RF~2956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~181_q\,
	datab => \core1|rd_addr[2]~0_combout\,
	datac => \core1|rf|RF~437_q\,
	datad => \core1|rf|RF~2956_combout\,
	combout => \core1|rf|RF~2957_combout\);

-- Location: LCCOMB_X33_Y26_N16
\core1|rf|RF~2960\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2960_combout\ = (\core1|rd_addr[1]~3_combout\ & (\core1|rd_addr[0]~2_combout\)) # (!\core1|rd_addr[1]~3_combout\ & ((\core1|rd_addr[0]~2_combout\ & ((\core1|rf|RF~2957_combout\))) # (!\core1|rd_addr[0]~2_combout\ & 
-- (\core1|rf|RF~2959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rd_addr[0]~2_combout\,
	datac => \core1|rf|RF~2959_combout\,
	datad => \core1|rf|RF~2957_combout\,
	combout => \core1|rf|RF~2960_combout\);

-- Location: LCCOMB_X28_Y26_N26
\core1|rf|RF~2963\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2963_combout\ = (\core1|rd_addr[1]~3_combout\ & ((\core1|rf|RF~2960_combout\ & (\core1|rf|RF~2962_combout\)) # (!\core1|rf|RF~2960_combout\ & ((\core1|rf|RF~2955_combout\))))) # (!\core1|rd_addr[1]~3_combout\ & 
-- (((\core1|rf|RF~2960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[1]~3_combout\,
	datab => \core1|rf|RF~2962_combout\,
	datac => \core1|rf|RF~2955_combout\,
	datad => \core1|rf|RF~2960_combout\,
	combout => \core1|rf|RF~2963_combout\);

-- Location: LCCOMB_X27_Y27_N18
\core1|rf|RF~2964\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2964_combout\ = (\core1|rd_addr[4]~5_combout\ & (((\core1|rd_addr[5]~4_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & ((\core1|rd_addr[5]~4_combout\ & (\core1|rf|RF~2953_combout\)) # (!\core1|rd_addr[5]~4_combout\ & 
-- ((\core1|rf|RF~2963_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2953_combout\,
	datab => \core1|rd_addr[4]~5_combout\,
	datac => \core1|rd_addr[5]~4_combout\,
	datad => \core1|rf|RF~2963_combout\,
	combout => \core1|rf|RF~2964_combout\);

-- Location: LCCOMB_X23_Y31_N16
\core1|rf|RF~2975\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF~2975_combout\ = (\core1|rd_addr[4]~5_combout\ & ((\core1|rf|RF~2964_combout\ & ((\core1|rf|RF~2974_combout\))) # (!\core1|rf|RF~2964_combout\ & (\core1|rf|RF~2943_combout\)))) # (!\core1|rd_addr[4]~5_combout\ & 
-- (((\core1|rf|RF~2964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_addr[4]~5_combout\,
	datab => \core1|rf|RF~2943_combout\,
	datac => \core1|rf|RF~2974_combout\,
	datad => \core1|rf|RF~2964_combout\,
	combout => \core1|rf|RF~2975_combout\);

-- Location: LCCOMB_X15_Y31_N12
\core1|rd_val_or_zero[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_val_or_zero[21]~21_combout\ = (\core1|WideOr2~combout\ & \core1|rf|RF~2975_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|WideOr2~combout\,
	datad => \core1|rf|RF~2975_combout\,
	combout => \core1|rd_val_or_zero[21]~21_combout\);

-- Location: FF_X15_Y31_N13
\core1|rd_val_2_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rd_val_or_zero[21]~21_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_val_2_r\(21));

-- Location: LCCOMB_X15_Y31_N0
\core1|alu_1|ShiftRight1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~19_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(21))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|ShiftRight1~19_combout\);

-- Location: LCCOMB_X17_Y32_N22
\core1|alu_1|ShiftRight0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~80_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~19_combout\) # ((\core1|alu_1|ShiftRight0~28_combout\ & \core1|alu_1|ShiftRight1~18_combout\)))) # (!\core1|alu_1|ShiftRight0~27_combout\ & 
-- (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|alu_1|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|alu_1|ShiftRight0~28_combout\,
	datac => \core1|alu_1|ShiftRight1~19_combout\,
	datad => \core1|alu_1|ShiftRight1~18_combout\,
	combout => \core1|alu_1|ShiftRight0~80_combout\);

-- Location: LCCOMB_X18_Y34_N22
\core1|alu_1|ShiftRight0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~79_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2) & (\core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(2) & ((\core1|alu_1|ShiftRight0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|alu_1|ShiftRight0~25_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~79_combout\);

-- Location: LCCOMB_X18_Y34_N26
\core1|alu_1|ShiftRight0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~126_combout\ = (\core1|alu_1|ShiftRight0~79_combout\) # ((!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~80_combout\) # (\core1|alu_1|ShiftRight0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~80_combout\,
	datac => \core1|alu_1|ShiftRight0~79_combout\,
	datad => \core1|alu_1|ShiftRight0~81_combout\,
	combout => \core1|alu_1|ShiftRight0~126_combout\);

-- Location: LCCOMB_X16_Y35_N4
\core1|alu_1|ShiftRight1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~21_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(7))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|rd_val_2_r\(6),
	combout => \core1|alu_1|ShiftRight1~21_combout\);

-- Location: LCCOMB_X10_Y34_N4
\core1|alu_1|ShiftRight1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~22_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(5)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(5),
	combout => \core1|alu_1|ShiftRight1~22_combout\);

-- Location: LCCOMB_X14_Y35_N20
\core1|alu_1|ShiftRight0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~75_combout\ = (\core1|alu_1|ShiftRight0~40_combout\ & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~21_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~21_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~22_combout\,
	datad => \core1|alu_1|ShiftRight0~40_combout\,
	combout => \core1|alu_1|ShiftRight0~75_combout\);

-- Location: LCCOMB_X14_Y38_N16
\core1|alu_1|ShiftRight1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~24_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(9))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rd_val_2_r\(8),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~24_combout\);

-- Location: LCCOMB_X18_Y35_N22
\core1|alu_1|ShiftRight0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~74_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~23_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight1~24_combout\,
	datac => \core1|alu_1|ShiftLeft0~12_combout\,
	datad => \core1|alu_1|ShiftRight1~23_combout\,
	combout => \core1|alu_1|ShiftRight0~74_combout\);

-- Location: LCCOMB_X18_Y35_N4
\core1|alu_1|ShiftRight0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~78_combout\ = (\core1|alu_1|ShiftRight0~75_combout\) # ((\core1|alu_1|ShiftRight0~74_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~75_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~74_combout\,
	datad => \core1|alu_1|ShiftRight0~77_combout\,
	combout => \core1|alu_1|ShiftRight0~78_combout\);

-- Location: LCCOMB_X14_Y35_N26
\core1|alu_1|ShiftLeft0~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~152_combout\ = (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~19_combout\,
	combout => \core1|alu_1|ShiftLeft0~152_combout\);

-- Location: LCCOMB_X14_Y35_N2
\core1|alu_1|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Selector30~2_combout\)) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|ShiftLeft0~152_combout\)) # 
-- (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~152_combout\,
	datad => \core1|alu_1|Add0~8_combout\,
	combout => \core1|alu_1|Selector27~2_combout\);

-- Location: LCCOMB_X14_Y35_N0
\core1|alu_1|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~3_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector27~2_combout\ & (\core1|alu_1|ShiftRight0~126_combout\)) # (!\core1|alu_1|Selector27~2_combout\ & ((\core1|alu_1|ShiftRight0~78_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~126_combout\,
	datac => \core1|alu_1|ShiftRight0~78_combout\,
	datad => \core1|alu_1|Selector27~2_combout\,
	combout => \core1|alu_1|Selector27~3_combout\);

-- Location: LCCOMB_X14_Y35_N14
\core1|alu_1|result_o~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~37_combout\ = \core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(14),
	combout => \core1|alu_1|result_o~37_combout\);

-- Location: LCCOMB_X16_Y36_N6
\core1|alu_1|ShiftRight2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~99_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~24_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~23_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & 
-- (\core1|alu_1|ShiftRight1~23_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~23_combout\,
	datad => \core1|alu_1|ShiftRight1~24_combout\,
	combout => \core1|alu_1|ShiftRight2~99_combout\);

-- Location: LCCOMB_X14_Y37_N24
\core1|alu_1|ShiftRight2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~100_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~22_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~21_combout\))))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & ((\core1|alu_1|ShiftRight1~21_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~22_combout\,
	datad => \core1|alu_1|ShiftRight1~21_combout\,
	combout => \core1|alu_1|ShiftRight2~100_combout\);

-- Location: LCCOMB_X17_Y38_N10
\core1|alu_1|ShiftRight2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~77_combout\ = (\core1|alu_1|Selector31~2_combout\ & (!\core1|alu_1|ShiftLeft1~46_combout\ & (\core1|alu_1|ShiftRight2~100_combout\))) # (!\core1|alu_1|Selector31~2_combout\ & ((\core1|alu_1|ShiftLeft1~46_combout\) # 
-- ((\core1|alu_1|ShiftRight2~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datab => \core1|alu_1|ShiftLeft1~46_combout\,
	datac => \core1|alu_1|ShiftRight2~100_combout\,
	datad => \core1|alu_1|ShiftRight2~113_combout\,
	combout => \core1|alu_1|ShiftRight2~77_combout\);

-- Location: LCCOMB_X17_Y38_N30
\core1|alu_1|ShiftRight2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~80_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftRight2~77_combout\ & ((\core1|alu_1|ShiftRight2~79_combout\))) # (!\core1|alu_1|ShiftRight2~77_combout\ & (\core1|alu_1|ShiftRight2~99_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftRight2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~99_combout\,
	datab => \core1|alu_1|ShiftLeft1~46_combout\,
	datac => \core1|alu_1|ShiftRight2~79_combout\,
	datad => \core1|alu_1|ShiftRight2~77_combout\,
	combout => \core1|alu_1|ShiftRight2~80_combout\);

-- Location: LCCOMB_X18_Y35_N8
\core1|alu_1|result_o~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~186_combout\ = (\core1|alu_1|ShiftRight2~80_combout\) # ((\core1|alu_1|ShiftLeft0~19_combout\ & (!\core1|rs_val_2_r\(3) & !\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~19_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight2~80_combout\,
	combout => \core1|alu_1|result_o~186_combout\);

-- Location: LCCOMB_X18_Y35_N12
\core1|alu_1|result_o~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~39_combout\ = \core1|rd_val_2_r\(4) $ (\core1|rs_val_2_r\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|result_o~39_combout\);

-- Location: LCCOMB_X18_Y33_N26
\core1|alu_1|result_o~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~38_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rs_val_2_r\(7),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~38_combout\);

-- Location: LCCOMB_X18_Y35_N30
\core1|alu_1|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(4)) # (\core1|rs_val_2_r\(4)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(4) & 
-- (\core1|instruction_2_r.opcode\(0) & \core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector27~4_combout\);

-- Location: LCCOMB_X17_Y32_N18
\core1|alu_1|ShiftRight1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~52_combout\ = (\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~25_combout\ & ((!\core1|rs_val_2_r\(2))))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~25_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~82_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight1~52_combout\);

-- Location: LCCOMB_X18_Y35_N18
\core1|alu_1|ShiftRight1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~53_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight1~52_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~78_combout\,
	datad => \core1|alu_1|ShiftRight1~52_combout\,
	combout => \core1|alu_1|ShiftRight1~53_combout\);

-- Location: LCCOMB_X18_Y35_N26
\core1|alu_1|Selector27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~10_combout\ = (\core1|alu_1|Selector27~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector27~4_combout\,
	datad => \core1|alu_1|ShiftRight1~53_combout\,
	combout => \core1|alu_1|Selector27~10_combout\);

-- Location: LCCOMB_X18_Y35_N16
\core1|alu_1|result_o~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~40_combout\ = (\core1|alu_1|ShiftRight1~53_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~48_combout\,
	datad => \core1|alu_1|ShiftRight1~53_combout\,
	combout => \core1|alu_1|result_o~40_combout\);

-- Location: LCCOMB_X18_Y35_N24
\core1|alu_1|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~5_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~40_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|alu_1|Selector27~10_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|alu_1|Selector27~10_combout\,
	datad => \core1|alu_1|result_o~40_combout\,
	combout => \core1|alu_1|Selector27~5_combout\);

-- Location: LCCOMB_X18_Y35_N6
\core1|alu_1|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~6_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector27~5_combout\ & (\core1|alu_1|result_o~39_combout\)) # (!\core1|alu_1|Selector27~5_combout\ & ((\core1|alu_1|result_o~38_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~39_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~38_combout\,
	datad => \core1|alu_1|Selector27~5_combout\,
	combout => \core1|alu_1|Selector27~6_combout\);

-- Location: LCCOMB_X18_Y35_N0
\core1|alu_1|Selector27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~7_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(4)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|alu_1|Selector27~6_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(4),
	datad => \core1|alu_1|Selector27~6_combout\,
	combout => \core1|alu_1|Selector27~7_combout\);

-- Location: LCCOMB_X18_Y35_N2
\core1|alu_1|Selector27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector27~7_combout\ & (\core1|alu_1|result_o~37_combout\)) # (!\core1|alu_1|Selector27~7_combout\ & ((\core1|alu_1|result_o~186_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~37_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~186_combout\,
	datad => \core1|alu_1|Selector27~7_combout\,
	combout => \core1|alu_1|Selector27~8_combout\);

-- Location: LCCOMB_X18_Y35_N28
\core1|alu_1|Selector27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~9_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(4))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|alu_1|Selector27~8_combout\))))) # 
-- (!\core1|alu_1|Selector30~18_combout\ & (\core1|alu_1|Selector30~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|Selector27~8_combout\,
	combout => \core1|alu_1|Selector27~9_combout\);

-- Location: LCCOMB_X18_Y35_N14
\core1|alu_1|Selector27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector27~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector27~9_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector27~9_combout\ & ((\core1|alu_1|Add1~8_combout\))) # 
-- (!\core1|alu_1|Selector27~9_combout\ & (\core1|alu_1|Selector27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector27~3_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Add1~8_combout\,
	datad => \core1|alu_1|Selector27~9_combout\,
	combout => \core1|alu_1|Selector27~combout\);

-- Location: LCCOMB_X18_Y35_N10
\core1|rf_wd[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[4]~48_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\from_mem_flat_i[6]~input_o\) # ((!\core1|rf_wd[11]~39_combout\)))) # (!\core1|rf_wd[6]~38_combout\ & (((\core1|alu_1|Selector27~combout\ & \core1|rf_wd[11]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[6]~input_o\,
	datab => \core1|rf_wd[6]~38_combout\,
	datac => \core1|alu_1|Selector27~combout\,
	datad => \core1|rf_wd[11]~39_combout\,
	combout => \core1|rf_wd[4]~48_combout\);

-- Location: LCCOMB_X18_Y35_N20
\core1|rf_wd[4]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[4]~49_combout\ = (\core1|rf_wd[11]~39_combout\ & (((\core1|rf_wd[4]~48_combout\)))) # (!\core1|rf_wd[11]~39_combout\ & ((\core1|rf_wd[4]~48_combout\ & ((\net_packet_flat_i[4]~input_o\))) # (!\core1|rf_wd[4]~48_combout\ & 
-- (\core1|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \core1|Add2~8_combout\,
	datac => \net_packet_flat_i[4]~input_o\,
	datad => \core1|rf_wd[4]~48_combout\,
	combout => \core1|rf_wd[4]~49_combout\);

-- Location: LCCOMB_X19_Y34_N6
\core1|rs_val_or_zero[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[3]~3_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(16))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(16),
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a3\,
	combout => \core1|rs_val_or_zero[3]~3_combout\);

-- Location: FF_X17_Y34_N13
\core1|rs_val_2_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[3]~3_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(3));

-- Location: LCCOMB_X18_Y33_N16
\core1|alu_1|result_o~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~32_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rs_val_2_r\(13),
	datad => \core1|rs_val_2_r\(22),
	combout => \core1|alu_1|result_o~32_combout\);

-- Location: LCCOMB_X9_Y34_N28
\core1|alu_1|ShiftLeft0~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~151_combout\ = (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(2),
	datad => \core1|alu_1|ShiftLeft0~16_combout\,
	combout => \core1|alu_1|ShiftLeft0~151_combout\);

-- Location: LCCOMB_X10_Y34_N22
\core1|alu_1|ShiftRight1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~29_combout\ = (\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(4))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datac => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|ShiftRight1~29_combout\);

-- Location: LCCOMB_X12_Y35_N24
\core1|alu_1|ShiftRight2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~71_combout\ = (\core1|alu_1|ShiftLeft1~45_combout\ & ((\core1|alu_1|ShiftLeft1~44_combout\) # ((\core1|alu_1|ShiftRight2~111_combout\)))) # (!\core1|alu_1|ShiftLeft1~45_combout\ & (!\core1|alu_1|ShiftLeft1~44_combout\ & 
-- ((\core1|alu_1|ShiftRight1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~45_combout\,
	datab => \core1|alu_1|ShiftLeft1~44_combout\,
	datac => \core1|alu_1|ShiftRight2~111_combout\,
	datad => \core1|alu_1|ShiftRight1~29_combout\,
	combout => \core1|alu_1|ShiftRight2~71_combout\);

-- Location: LCCOMB_X10_Y33_N8
\core1|alu_1|ShiftRight2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~74_combout\ = (\core1|alu_1|ShiftLeft1~44_combout\ & ((\core1|alu_1|ShiftRight2~71_combout\ & ((\core1|alu_1|ShiftRight2~73_combout\))) # (!\core1|alu_1|ShiftRight2~71_combout\ & (\core1|alu_1|ShiftRight1~28_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~44_combout\ & (((\core1|alu_1|ShiftRight2~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~44_combout\,
	datab => \core1|alu_1|ShiftRight1~28_combout\,
	datac => \core1|alu_1|ShiftRight2~71_combout\,
	datad => \core1|alu_1|ShiftRight2~73_combout\,
	combout => \core1|alu_1|ShiftRight2~74_combout\);

-- Location: LCCOMB_X10_Y33_N22
\core1|alu_1|result_o~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~31_combout\ = (\core1|alu_1|ShiftLeft0~151_combout\) # ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|result_o~30_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftLeft0~151_combout\,
	datac => \core1|alu_1|ShiftRight2~74_combout\,
	datad => \core1|alu_1|result_o~30_combout\,
	combout => \core1|alu_1|result_o~31_combout\);

-- Location: LCCOMB_X17_Y37_N8
\core1|alu_1|result_o~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~34_combout\ = \core1|rs_val_2_r\(3) $ (\core1|rd_val_2_r\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|result_o~34_combout\);

-- Location: LCCOMB_X18_Y33_N12
\core1|alu_1|result_o~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~33_combout\ = \core1|rs_val_2_r\(10) $ (\core1|rs_val_2_r\(6) $ (\core1|rs_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|rs_val_2_r\(21),
	combout => \core1|alu_1|result_o~33_combout\);

-- Location: LCCOMB_X17_Y37_N22
\core1|alu_1|Selector28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(3)) # (\core1|rd_val_2_r\(3)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rs_val_2_r\(3) & \core1|rd_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|Selector28~4_combout\);

-- Location: LCCOMB_X15_Y32_N6
\core1|alu_1|ShiftRight0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~65_combout\ = (\core1|alu_1|ShiftRight0~40_combout\ & (\core1|alu_1|ShiftRight1~29_combout\ & (!\core1|alu_1|ShiftRight0~53_combout\))) # (!\core1|alu_1|ShiftRight0~40_combout\ & (((\core1|alu_1|ShiftRight0~53_combout\) # 
-- (\core1|alu_1|ShiftRight1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~29_combout\,
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|alu_1|ShiftRight0~53_combout\,
	datad => \core1|alu_1|ShiftRight1~48_combout\,
	combout => \core1|alu_1|ShiftRight0~65_combout\);

-- Location: LCCOMB_X15_Y32_N16
\core1|alu_1|ShiftRight0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~69_combout\ = (\core1|alu_1|ShiftRight0~53_combout\ & ((\core1|alu_1|ShiftRight0~65_combout\ & ((\core1|alu_1|ShiftRight0~68_combout\))) # (!\core1|alu_1|ShiftRight0~65_combout\ & (\core1|alu_1|ShiftRight1~28_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~53_combout\ & (((\core1|alu_1|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~53_combout\,
	datab => \core1|alu_1|ShiftRight1~28_combout\,
	datac => \core1|alu_1|ShiftRight0~68_combout\,
	datad => \core1|alu_1|ShiftRight0~65_combout\,
	combout => \core1|alu_1|ShiftRight0~69_combout\);

-- Location: LCCOMB_X16_Y33_N2
\core1|alu_1|ShiftRight1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~51_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|result_o~35_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|result_o~35_combout\,
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftRight0~69_combout\,
	combout => \core1|alu_1|ShiftRight1~51_combout\);

-- Location: LCCOMB_X16_Y33_N26
\core1|alu_1|Selector28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~10_combout\ = (\core1|alu_1|Selector28~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector28~4_combout\,
	datad => \core1|alu_1|ShiftRight1~51_combout\,
	combout => \core1|alu_1|Selector28~10_combout\);

-- Location: LCCOMB_X16_Y33_N16
\core1|alu_1|result_o~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~36_combout\ = (\core1|alu_1|ShiftRight1~51_combout\) # ((!\core1|alu_1|Add2~5_combout\ & (!\core1|alu_1|ShiftLeft1~45_combout\ & \core1|alu_1|ShiftLeft1~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|ShiftLeft1~45_combout\,
	datac => \core1|alu_1|ShiftLeft1~103_combout\,
	datad => \core1|alu_1|ShiftRight1~51_combout\,
	combout => \core1|alu_1|result_o~36_combout\);

-- Location: LCCOMB_X16_Y33_N18
\core1|alu_1|Selector28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~5_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~36_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector28~10_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|alu_1|Selector28~10_combout\,
	datad => \core1|alu_1|result_o~36_combout\,
	combout => \core1|alu_1|Selector28~5_combout\);

-- Location: LCCOMB_X16_Y33_N28
\core1|alu_1|Selector28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~6_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector28~5_combout\ & (\core1|alu_1|result_o~34_combout\)) # (!\core1|alu_1|Selector28~5_combout\ & ((\core1|alu_1|result_o~33_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~34_combout\,
	datac => \core1|alu_1|result_o~33_combout\,
	datad => \core1|alu_1|Selector28~5_combout\,
	combout => \core1|alu_1|Selector28~6_combout\);

-- Location: LCCOMB_X16_Y33_N6
\core1|alu_1|Selector28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~7_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(3)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|alu_1|Selector28~6_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(3),
	datad => \core1|alu_1|Selector28~6_combout\,
	combout => \core1|alu_1|Selector28~7_combout\);

-- Location: LCCOMB_X16_Y33_N20
\core1|alu_1|Selector28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector28~7_combout\ & (\core1|alu_1|result_o~32_combout\)) # (!\core1|alu_1|Selector28~7_combout\ & ((\core1|alu_1|result_o~31_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~32_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|result_o~31_combout\,
	datad => \core1|alu_1|Selector28~7_combout\,
	combout => \core1|alu_1|Selector28~8_combout\);

-- Location: LCCOMB_X16_Y33_N30
\core1|alu_1|Selector28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~9_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(3))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|alu_1|Selector28~8_combout\))))) # 
-- (!\core1|alu_1|Selector30~18_combout\ & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|alu_1|Selector28~8_combout\,
	combout => \core1|alu_1|Selector28~9_combout\);

-- Location: LCCOMB_X9_Y33_N30
\core1|alu_1|Selector28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector30~2_combout\) # ((\core1|alu_1|ShiftRight0~69_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & (!\core1|alu_1|Selector30~2_combout\ & 
-- (\core1|alu_1|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Add0~6_combout\,
	datad => \core1|alu_1|ShiftRight0~69_combout\,
	combout => \core1|alu_1|Selector28~2_combout\);

-- Location: LCCOMB_X9_Y33_N4
\core1|alu_1|Selector28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~3_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Selector28~2_combout\ & ((\core1|alu_1|ShiftRight0~73_combout\))) # (!\core1|alu_1|Selector28~2_combout\ & (\core1|alu_1|ShiftLeft0~151_combout\)))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|Selector28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~151_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|Selector28~2_combout\,
	datad => \core1|alu_1|ShiftRight0~73_combout\,
	combout => \core1|alu_1|Selector28~3_combout\);

-- Location: LCCOMB_X16_Y33_N8
\core1|alu_1|Selector28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector28~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector28~9_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector28~9_combout\ & (\core1|alu_1|Add1~6_combout\)) # 
-- (!\core1|alu_1|Selector28~9_combout\ & ((\core1|alu_1|Selector28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~6_combout\,
	datac => \core1|alu_1|Selector28~9_combout\,
	datad => \core1|alu_1|Selector28~3_combout\,
	combout => \core1|alu_1|Selector28~combout\);

-- Location: LCCOMB_X21_Y33_N0
\core1|rf_wd[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[3]~46_combout\ = (\core1|rf_wd[6]~38_combout\ & (!\core1|rf_wd[11]~39_combout\)) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & ((\core1|alu_1|Selector28~combout\))) # (!\core1|rf_wd[11]~39_combout\ & 
-- (\core1|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|rf_wd[11]~39_combout\,
	datac => \core1|Add2~6_combout\,
	datad => \core1|alu_1|Selector28~combout\,
	combout => \core1|rf_wd[3]~46_combout\);

-- Location: LCCOMB_X21_Y33_N16
\core1|rf_wd[3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[3]~47_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[3]~46_combout\ & (\net_packet_flat_i[3]~input_o\)) # (!\core1|rf_wd[3]~46_combout\ & ((\from_mem_flat_i[5]~input_o\))))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[3]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \net_packet_flat_i[3]~input_o\,
	datac => \from_mem_flat_i[5]~input_o\,
	datad => \core1|rf_wd[3]~46_combout\,
	combout => \core1|rf_wd[3]~47_combout\);

-- Location: FF_X19_Y34_N21
\core1|rf|RF_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[2]~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(15));

-- Location: LCCOMB_X19_Y34_N20
\core1|rs_val_or_zero[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[2]~2_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(15)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~1_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a2\,
	datac => \core1|rf|RF_rtl_0_bypass\(15),
	datad => \core1|rf|RF~2051_combout\,
	combout => \core1|rs_val_or_zero[2]~2_combout\);

-- Location: FF_X15_Y34_N5
\core1|rs_val_2_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[2]~2_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(2));

-- Location: LCCOMB_X14_Y37_N8
\core1|alu_1|ShiftRight1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~20_combout\ = (\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(3)))) # (!\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(2),
	datac => \core1|rd_val_2_r\(3),
	datad => \core1|rs_val_2_r\(0),
	combout => \core1|alu_1|ShiftRight1~20_combout\);

-- Location: LCCOMB_X16_Y35_N18
\core1|alu_1|ShiftRight1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~45_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~24_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~21_combout\,
	datad => \core1|alu_1|ShiftRight1~24_combout\,
	combout => \core1|alu_1|ShiftRight1~45_combout\);

-- Location: LCCOMB_X16_Y35_N8
\core1|alu_1|ShiftRight0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~54_combout\ = (\core1|alu_1|ShiftRight0~53_combout\ & (!\core1|alu_1|ShiftRight0~40_combout\)) # (!\core1|alu_1|ShiftRight0~53_combout\ & ((\core1|alu_1|ShiftRight0~40_combout\ & (\core1|alu_1|ShiftRight1~20_combout\)) # 
-- (!\core1|alu_1|ShiftRight0~40_combout\ & ((\core1|alu_1|ShiftRight1~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~53_combout\,
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|alu_1|ShiftRight1~20_combout\,
	datad => \core1|alu_1|ShiftRight1~45_combout\,
	combout => \core1|alu_1|ShiftRight0~54_combout\);

-- Location: LCCOMB_X16_Y35_N14
\core1|alu_1|ShiftRight0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~58_combout\ = (\core1|alu_1|ShiftRight0~53_combout\ & ((\core1|alu_1|ShiftRight0~54_combout\ & ((\core1|alu_1|ShiftRight0~57_combout\))) # (!\core1|alu_1|ShiftRight0~54_combout\ & (\core1|alu_1|ShiftRight1~22_combout\)))) # 
-- (!\core1|alu_1|ShiftRight0~53_combout\ & (((\core1|alu_1|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~53_combout\,
	datab => \core1|alu_1|ShiftRight1~22_combout\,
	datac => \core1|alu_1|ShiftRight0~57_combout\,
	datad => \core1|alu_1|ShiftRight0~54_combout\,
	combout => \core1|alu_1|ShiftRight0~58_combout\);

-- Location: LCCOMB_X16_Y38_N26
\core1|alu_1|ShiftLeft0~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~150_combout\ = (!\core1|rs_val_2_r\(2) & (!\core1|rs_val_2_r\(4) & (!\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftLeft0~14_combout\,
	combout => \core1|alu_1|ShiftLeft0~150_combout\);

-- Location: LCCOMB_X17_Y38_N18
\core1|alu_1|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~2_combout\ = (\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector30~2_combout\)))) # (!\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector30~2_combout\ & (\core1|alu_1|ShiftLeft0~150_combout\)) # 
-- (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~150_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|Add0~4_combout\,
	datad => \core1|alu_1|Selector30~2_combout\,
	combout => \core1|alu_1|Selector29~2_combout\);

-- Location: LCCOMB_X17_Y38_N12
\core1|alu_1|Selector29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~3_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector29~2_combout\ & ((\core1|alu_1|ShiftRight0~64_combout\))) # (!\core1|alu_1|Selector29~2_combout\ & (\core1|alu_1|ShiftRight0~58_combout\)))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~58_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~64_combout\,
	datad => \core1|alu_1|Selector29~2_combout\,
	combout => \core1|alu_1|Selector29~3_combout\);

-- Location: LCCOMB_X12_Y36_N8
\core1|alu_1|result_o~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~25_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(21) $ (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(19),
	datac => \core1|rs_val_2_r\(21),
	datad => \core1|rs_val_2_r\(12),
	combout => \core1|alu_1|result_o~25_combout\);

-- Location: LCCOMB_X15_Y39_N14
\core1|alu_1|ShiftRight2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~108_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~21_combout\))) # (!\core1|rs_val_2_r\(0) & (\core1|alu_1|ShiftRight1~24_combout\)))) # (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) 
-- & (\core1|alu_1|ShiftRight1~24_combout\)) # (!\core1|rs_val_2_r\(0) & ((\core1|alu_1|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|ShiftRight1~24_combout\,
	datad => \core1|alu_1|ShiftRight1~21_combout\,
	combout => \core1|alu_1|ShiftRight2~108_combout\);

-- Location: LCCOMB_X16_Y39_N0
\core1|alu_1|ShiftRight2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~64_combout\ = (\core1|alu_1|ShiftLeft1~45_combout\ & (((\core1|alu_1|ShiftLeft1~44_combout\) # (\core1|alu_1|ShiftRight2~108_combout\)))) # (!\core1|alu_1|ShiftLeft1~45_combout\ & (\core1|alu_1|ShiftRight1~20_combout\ & 
-- (!\core1|alu_1|ShiftLeft1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~20_combout\,
	datab => \core1|alu_1|ShiftLeft1~45_combout\,
	datac => \core1|alu_1|ShiftLeft1~44_combout\,
	datad => \core1|alu_1|ShiftRight2~108_combout\,
	combout => \core1|alu_1|ShiftRight2~64_combout\);

-- Location: LCCOMB_X16_Y39_N22
\core1|alu_1|ShiftRight2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~67_combout\ = (\core1|alu_1|ShiftLeft1~44_combout\ & ((\core1|alu_1|ShiftRight2~64_combout\ & ((\core1|alu_1|ShiftRight2~66_combout\))) # (!\core1|alu_1|ShiftRight2~64_combout\ & (\core1|alu_1|ShiftRight1~22_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~44_combout\ & (((\core1|alu_1|ShiftRight2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~22_combout\,
	datab => \core1|alu_1|ShiftLeft1~44_combout\,
	datac => \core1|alu_1|ShiftRight2~66_combout\,
	datad => \core1|alu_1|ShiftRight2~64_combout\,
	combout => \core1|alu_1|ShiftRight2~67_combout\);

-- Location: LCCOMB_X16_Y39_N4
\core1|alu_1|result_o~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~24_combout\ = (\core1|alu_1|ShiftLeft0~150_combout\) # ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|result_o~23_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~23_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~67_combout\,
	datad => \core1|alu_1|ShiftLeft0~150_combout\,
	combout => \core1|alu_1|result_o~24_combout\);

-- Location: LCCOMB_X20_Y31_N0
\core1|alu_1|result_o~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~27_combout\ = \core1|rs_val_2_r\(2) $ (\core1|rd_val_2_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(2),
	datad => \core1|rd_val_2_r\(2),
	combout => \core1|alu_1|result_o~27_combout\);

-- Location: LCCOMB_X11_Y31_N26
\core1|alu_1|result_o~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~26_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(5) $ (\core1|rs_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rs_val_2_r\(5),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|alu_1|result_o~26_combout\);

-- Location: LCCOMB_X17_Y35_N6
\core1|alu_1|Selector29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(2)) # (\core1|rd_val_2_r\(2)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rs_val_2_r\(2) & \core1|rd_val_2_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|alu_1|Selector29~4_combout\);

-- Location: LCCOMB_X16_Y35_N10
\core1|alu_1|ShiftRight1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~47_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|result_o~28_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~58_combout\,
	datad => \core1|alu_1|result_o~28_combout\,
	combout => \core1|alu_1|ShiftRight1~47_combout\);

-- Location: LCCOMB_X16_Y35_N22
\core1|alu_1|Selector29~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~10_combout\ = (\core1|alu_1|Selector29~4_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|ShiftRight1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector29~4_combout\,
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|ShiftRight1~47_combout\,
	combout => \core1|alu_1|Selector29~10_combout\);

-- Location: LCCOMB_X16_Y35_N24
\core1|alu_1|result_o~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~29_combout\ = (\core1|alu_1|ShiftRight1~47_combout\) # ((!\core1|alu_1|ShiftLeft1~45_combout\ & (\core1|alu_1|ShiftLeft1~102_combout\ & !\core1|alu_1|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~45_combout\,
	datab => \core1|alu_1|ShiftLeft1~102_combout\,
	datac => \core1|alu_1|Add2~5_combout\,
	datad => \core1|alu_1|ShiftRight1~47_combout\,
	combout => \core1|alu_1|result_o~29_combout\);

-- Location: LCCOMB_X20_Y35_N16
\core1|alu_1|Selector29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~5_combout\ = (\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|result_o~29_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & (((\core1|alu_1|Selector29~10_combout\)) # 
-- (!\core1|alu_1|Selector30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~9_combout\,
	datac => \core1|alu_1|Selector29~10_combout\,
	datad => \core1|alu_1|result_o~29_combout\,
	combout => \core1|alu_1|Selector29~5_combout\);

-- Location: LCCOMB_X20_Y35_N10
\core1|alu_1|Selector29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~6_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector29~5_combout\ & (\core1|alu_1|result_o~27_combout\)) # (!\core1|alu_1|Selector29~5_combout\ & ((\core1|alu_1|result_o~26_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~27_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~26_combout\,
	datad => \core1|alu_1|Selector29~5_combout\,
	combout => \core1|alu_1|Selector29~6_combout\);

-- Location: LCCOMB_X20_Y35_N28
\core1|alu_1|Selector29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~7_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(2))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|alu_1|Selector29~6_combout\))))) # 
-- (!\core1|alu_1|Selector30~13_combout\ & (!\core1|alu_1|Selector30~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~13_combout\,
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|alu_1|Selector29~6_combout\,
	combout => \core1|alu_1|Selector29~7_combout\);

-- Location: LCCOMB_X20_Y35_N6
\core1|alu_1|Selector29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~8_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector29~7_combout\ & (\core1|alu_1|result_o~25_combout\)) # (!\core1|alu_1|Selector29~7_combout\ & ((\core1|alu_1|result_o~24_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~25_combout\,
	datac => \core1|alu_1|result_o~24_combout\,
	datad => \core1|alu_1|Selector29~7_combout\,
	combout => \core1|alu_1|Selector29~8_combout\);

-- Location: LCCOMB_X20_Y35_N20
\core1|alu_1|Selector29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~9_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(2))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|alu_1|Selector29~8_combout\))))) # 
-- (!\core1|alu_1|Selector30~18_combout\ & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|alu_1|Selector29~8_combout\,
	combout => \core1|alu_1|Selector29~9_combout\);

-- Location: LCCOMB_X20_Y35_N18
\core1|alu_1|Selector29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector29~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector29~9_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector29~9_combout\ & (\core1|alu_1|Add1~4_combout\)) # 
-- (!\core1|alu_1|Selector29~9_combout\ & ((\core1|alu_1|Selector29~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~4_combout\,
	datac => \core1|alu_1|Selector29~3_combout\,
	datad => \core1|alu_1|Selector29~9_combout\,
	combout => \core1|alu_1|Selector29~combout\);

-- Location: LCCOMB_X20_Y35_N30
\core1|rf_wd[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[2]~44_combout\ = (\core1|rf_wd[11]~39_combout\ & ((\core1|rf_wd[6]~38_combout\ & (\from_mem_flat_i[4]~input_o\)) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|alu_1|Selector29~combout\))))) # (!\core1|rf_wd[11]~39_combout\ & 
-- (((\core1|rf_wd[6]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[11]~39_combout\,
	datab => \from_mem_flat_i[4]~input_o\,
	datac => \core1|rf_wd[6]~38_combout\,
	datad => \core1|alu_1|Selector29~combout\,
	combout => \core1|rf_wd[2]~44_combout\);

-- Location: LCCOMB_X21_Y33_N24
\core1|rf_wd[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[2]~45_combout\ = (\core1|rf_wd[11]~39_combout\ & (((\core1|rf_wd[2]~44_combout\)))) # (!\core1|rf_wd[11]~39_combout\ & ((\core1|rf_wd[2]~44_combout\ & (\net_packet_flat_i[2]~input_o\)) # (!\core1|rf_wd[2]~44_combout\ & 
-- ((\core1|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[2]~input_o\,
	datab => \core1|Add2~4_combout\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|rf_wd[2]~44_combout\,
	combout => \core1|rf_wd[2]~45_combout\);

-- Location: LCCOMB_X15_Y34_N10
\core1|rs_val_or_zero[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[1]~1_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(14))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(14),
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|always2~1_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a1\,
	combout => \core1|rs_val_or_zero[1]~1_combout\);

-- Location: FF_X15_Y34_N11
\core1|rs_val_2_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[1]~1_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(1));

-- Location: LCCOMB_X18_Y33_N6
\core1|alu_1|result_o~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~19_combout\ = \core1|rs_val_2_r\(20) $ (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rs_val_2_r\(18),
	datad => \core1|rs_val_2_r\(11),
	combout => \core1|alu_1|result_o~19_combout\);

-- Location: LCCOMB_X11_Y32_N4
\core1|alu_1|ShiftLeft0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~11_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & (!\core1|rs_val_2_r\(3) & (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~10_combout\,
	combout => \core1|alu_1|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X12_Y30_N18
\core1|alu_1|ShiftRight2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~59_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (((\core1|rd_val_2_r\(1) & !\core1|alu_1|ShiftRight2~44_combout\)))) # (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftRight1~29_combout\) # 
-- ((\core1|alu_1|ShiftRight2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~29_combout\,
	datab => \core1|rd_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight2~45_combout\,
	datad => \core1|alu_1|ShiftRight2~44_combout\,
	combout => \core1|alu_1|ShiftRight2~59_combout\);

-- Location: LCCOMB_X12_Y30_N4
\core1|alu_1|ShiftRight2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~60_combout\ = (\core1|alu_1|ShiftRight2~44_combout\ & ((\core1|alu_1|ShiftRight2~59_combout\ & (\core1|alu_1|ShiftRight2~106_combout\)) # (!\core1|alu_1|ShiftRight2~59_combout\ & ((\core1|rd_val_2_r\(2)))))) # 
-- (!\core1|alu_1|ShiftRight2~44_combout\ & (((\core1|alu_1|ShiftRight2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~106_combout\,
	datab => \core1|alu_1|ShiftRight2~44_combout\,
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|alu_1|ShiftRight2~59_combout\,
	combout => \core1|alu_1|ShiftRight2~60_combout\);

-- Location: LCCOMB_X12_Y30_N30
\core1|alu_1|result_o~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~17_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~105_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~60_combout\,
	datad => \core1|alu_1|ShiftRight2~105_combout\,
	combout => \core1|alu_1|result_o~17_combout\);

-- Location: LCCOMB_X12_Y30_N8
\core1|alu_1|ShiftRight2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~55_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~30_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~30_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~31_combout\,
	combout => \core1|alu_1|ShiftRight2~55_combout\);

-- Location: LCCOMB_X12_Y30_N6
\core1|alu_1|ShiftRight2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~56_combout\ = (\core1|alu_1|ShiftRight2~55_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~55_combout\,
	datad => \core1|alu_1|ShiftRight2~104_combout\,
	combout => \core1|alu_1|ShiftRight2~56_combout\);

-- Location: LCCOMB_X12_Y30_N20
\core1|alu_1|result_o~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~16_combout\ = (\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~54_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~5_combout\,
	datab => \core1|alu_1|Add2~4_combout\,
	datac => \core1|alu_1|ShiftRight2~54_combout\,
	datad => \core1|alu_1|ShiftRight2~56_combout\,
	combout => \core1|alu_1|result_o~16_combout\);

-- Location: LCCOMB_X12_Y30_N12
\core1|alu_1|result_o~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~18_combout\ = (\core1|alu_1|ShiftLeft0~11_combout\) # ((\core1|alu_1|result_o~17_combout\) # (\core1|alu_1|result_o~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~11_combout\,
	datac => \core1|alu_1|result_o~17_combout\,
	datad => \core1|alu_1|result_o~16_combout\,
	combout => \core1|alu_1|result_o~18_combout\);

-- Location: LCCOMB_X12_Y32_N24
\core1|alu_1|result_o~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~21_combout\ = \core1|rs_val_2_r\(1) $ (\core1|rd_val_2_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|rd_val_2_r\(1),
	combout => \core1|alu_1|result_o~21_combout\);

-- Location: LCCOMB_X12_Y32_N10
\core1|alu_1|result_o~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~20_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rs_val_2_r\(4) $ (\core1|rs_val_2_r\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(8),
	datac => \core1|rs_val_2_r\(4),
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|alu_1|result_o~20_combout\);

-- Location: LCCOMB_X16_Y32_N8
\core1|alu_1|Selector30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~7_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(1)) # (\core1|rs_val_2_r\(1)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rd_val_2_r\(1) & \core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|Selector30~7_combout\);

-- Location: LCCOMB_X16_Y32_N30
\core1|alu_1|ShiftRight1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~69_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight1~43_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~47_combout\) # ((\core1|alu_1|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~47_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~48_combout\,
	datad => \core1|alu_1|ShiftRight1~43_combout\,
	combout => \core1|alu_1|ShiftRight1~69_combout\);

-- Location: LCCOMB_X15_Y32_N12
\core1|alu_1|ShiftRight0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~39_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~27_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~28_combout\,
	datab => \core1|alu_1|ShiftLeft0~12_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight1~27_combout\,
	combout => \core1|alu_1|ShiftRight0~39_combout\);

-- Location: LCCOMB_X15_Y32_N8
\core1|alu_1|ShiftRight0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~43_combout\ = (\core1|alu_1|ShiftRight0~28_combout\ & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(12))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|alu_1|ShiftRight0~28_combout\,
	combout => \core1|alu_1|ShiftRight0~43_combout\);

-- Location: LCCOMB_X15_Y32_N2
\core1|alu_1|ShiftRight0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~44_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~30_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~31_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~30_combout\,
	datad => \core1|rs_val_2_r\(2),
	combout => \core1|alu_1|ShiftRight0~44_combout\);

-- Location: LCCOMB_X15_Y32_N22
\core1|alu_1|ShiftRight0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~45_combout\ = (\core1|alu_1|ShiftRight0~43_combout\) # ((\core1|alu_1|ShiftRight0~44_combout\) # ((\core1|alu_1|ShiftRight0~27_combout\ & \core1|alu_1|ShiftRight1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|alu_1|ShiftRight0~43_combout\,
	datac => \core1|alu_1|ShiftRight1~32_combout\,
	datad => \core1|alu_1|ShiftRight0~44_combout\,
	combout => \core1|alu_1|ShiftRight0~45_combout\);

-- Location: LCCOMB_X14_Y32_N16
\core1|alu_1|ShiftRight0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~41_combout\ = (!\core1|rs_val_2_r\(1) & ((\core1|rs_val_2_r\(0) & (\core1|rd_val_2_r\(2))) # (!\core1|rs_val_2_r\(0) & ((\core1|rd_val_2_r\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|rd_val_2_r\(2),
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|alu_1|ShiftRight0~41_combout\);

-- Location: LCCOMB_X15_Y32_N10
\core1|alu_1|ShiftRight0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~42_combout\ = (\core1|alu_1|ShiftRight0~40_combout\ & ((\core1|alu_1|ShiftRight0~41_combout\) # ((\core1|rs_val_2_r\(1) & \core1|alu_1|ShiftRight1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|alu_1|ShiftRight0~41_combout\,
	datad => \core1|alu_1|ShiftRight1~29_combout\,
	combout => \core1|alu_1|ShiftRight0~42_combout\);

-- Location: LCCOMB_X15_Y32_N28
\core1|alu_1|ShiftRight0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~46_combout\ = (\core1|alu_1|ShiftRight0~39_combout\) # ((\core1|alu_1|ShiftRight0~42_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~39_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~45_combout\,
	datad => \core1|alu_1|ShiftRight0~42_combout\,
	combout => \core1|alu_1|ShiftRight0~46_combout\);

-- Location: LCCOMB_X16_Y32_N28
\core1|alu_1|ShiftRight1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~44_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~69_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~69_combout\,
	datad => \core1|alu_1|ShiftRight0~46_combout\,
	combout => \core1|alu_1|ShiftRight1~44_combout\);

-- Location: LCCOMB_X16_Y32_N4
\core1|alu_1|Selector30~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~24_combout\ = (\core1|alu_1|Selector30~7_combout\) # ((!\core1|instruction_2_r.opcode\(0) & (!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector30~7_combout\,
	datad => \core1|alu_1|ShiftRight1~44_combout\,
	combout => \core1|alu_1|Selector30~24_combout\);

-- Location: LCCOMB_X16_Y32_N6
\core1|alu_1|result_o~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~22_combout\ = (\core1|alu_1|ShiftRight1~44_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftLeft1~43_combout\,
	datad => \core1|alu_1|ShiftRight1~44_combout\,
	combout => \core1|alu_1|result_o~22_combout\);

-- Location: LCCOMB_X16_Y32_N10
\core1|alu_1|Selector30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~11_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~22_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector30~24_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|alu_1|Selector30~24_combout\,
	datad => \core1|alu_1|result_o~22_combout\,
	combout => \core1|alu_1|Selector30~11_combout\);

-- Location: LCCOMB_X16_Y32_N0
\core1|alu_1|Selector30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~12_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector30~11_combout\ & (\core1|alu_1|result_o~21_combout\)) # (!\core1|alu_1|Selector30~11_combout\ & ((\core1|alu_1|result_o~20_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~21_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~20_combout\,
	datad => \core1|alu_1|Selector30~11_combout\,
	combout => \core1|alu_1|Selector30~12_combout\);

-- Location: LCCOMB_X16_Y32_N2
\core1|alu_1|Selector30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~15_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|alu_1|Selector30~13_combout\ & (\core1|rd_val_2_r\(1)))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|alu_1|Selector30~12_combout\)) # 
-- (!\core1|alu_1|Selector30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|alu_1|Selector30~12_combout\,
	combout => \core1|alu_1|Selector30~15_combout\);

-- Location: LCCOMB_X16_Y32_N12
\core1|alu_1|Selector30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~16_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector30~15_combout\ & (\core1|alu_1|result_o~19_combout\)) # (!\core1|alu_1|Selector30~15_combout\ & ((\core1|alu_1|result_o~18_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~19_combout\,
	datac => \core1|alu_1|result_o~18_combout\,
	datad => \core1|alu_1|Selector30~15_combout\,
	combout => \core1|alu_1|Selector30~16_combout\);

-- Location: LCCOMB_X16_Y32_N14
\core1|alu_1|Selector30~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~23_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(1)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|alu_1|Selector30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~22_combout\,
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|alu_1|Selector30~16_combout\,
	combout => \core1|alu_1|Selector30~23_combout\);

-- Location: LCCOMB_X11_Y32_N22
\core1|alu_1|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~3_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~46_combout\))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~2_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftRight0~46_combout\,
	combout => \core1|alu_1|Selector30~3_combout\);

-- Location: LCCOMB_X11_Y32_N20
\core1|alu_1|Selector30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~4_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Selector30~3_combout\ & ((\core1|alu_1|ShiftRight0~52_combout\))) # (!\core1|alu_1|Selector30~3_combout\ & (\core1|alu_1|ShiftLeft0~11_combout\)))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|Selector30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~11_combout\,
	datac => \core1|alu_1|Selector30~3_combout\,
	datad => \core1|alu_1|ShiftRight0~52_combout\,
	combout => \core1|alu_1|Selector30~4_combout\);

-- Location: LCCOMB_X16_Y32_N16
\core1|alu_1|Selector30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector30~23_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector30~23_combout\ & (\core1|alu_1|Add1~2_combout\)) # 
-- (!\core1|alu_1|Selector30~23_combout\ & ((\core1|alu_1|Selector30~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~2_combout\,
	datac => \core1|alu_1|Selector30~23_combout\,
	datad => \core1|alu_1|Selector30~4_combout\,
	combout => \core1|alu_1|Selector30~combout\);

-- Location: LCCOMB_X16_Y32_N24
\core1|rf_wd[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[1]~42_combout\ = (\core1|rf_wd[6]~38_combout\ & (((!\core1|rf_wd[11]~39_combout\)))) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & ((\core1|alu_1|Selector30~combout\))) # (!\core1|rf_wd[11]~39_combout\ & 
-- (\core1|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|Add2~2_combout\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|rf_wd[1]~42_combout\);

-- Location: LCCOMB_X16_Y32_N22
\core1|rf_wd[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[1]~43_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[1]~42_combout\ & ((\net_packet_flat_i[1]~input_o\))) # (!\core1|rf_wd[1]~42_combout\ & (\from_mem_flat_i[3]~input_o\)))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \from_mem_flat_i[3]~input_o\,
	datac => \net_packet_flat_i[1]~input_o\,
	datad => \core1|rf_wd[1]~42_combout\,
	combout => \core1|rf_wd[1]~43_combout\);

-- Location: FF_X11_Y31_N27
\core1|rf|RF_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rf_wd[9]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(22));

-- Location: LCCOMB_X11_Y31_N6
\core1|rs_val_or_zero[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[9]~9_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(22)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF~2051_combout\,
	datab => \core1|rf|RF_rtl_0|auto_generated|ram_block1a9\,
	datac => \core1|rf|RF_rtl_0_bypass\(22),
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[9]~9_combout\);

-- Location: FF_X11_Y31_N7
\core1|rs_val_2_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[9]~9_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(9));

-- Location: LCCOMB_X10_Y35_N20
\core1|alu_1|ShiftLeft0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~43_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~42_combout\,
	combout => \core1|alu_1|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X10_Y36_N0
\core1|alu_1|ShiftRight0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~111_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~47_combout\) # ((\core1|alu_1|ShiftRight0~48_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~47_combout\,
	datac => \core1|alu_1|ShiftRight0~48_combout\,
	datad => \core1|alu_1|ShiftRight0~45_combout\,
	combout => \core1|alu_1|ShiftRight0~111_combout\);

-- Location: LCCOMB_X9_Y33_N12
\core1|alu_1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~0_combout\ = (\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|ShiftRight0~111_combout\))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (\core1|alu_1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add0~18_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|ShiftRight0~111_combout\,
	combout => \core1|alu_1|Selector22~0_combout\);

-- Location: LCCOMB_X9_Y33_N10
\core1|alu_1|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~1_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|Selector22~0_combout\ & (\core1|alu_1|ShiftRight0~112_combout\)) # (!\core1|alu_1|Selector22~0_combout\ & ((\core1|alu_1|ShiftLeft0~43_combout\))))) # 
-- (!\core1|alu_1|Selector30~2_combout\ & (((\core1|alu_1|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~112_combout\,
	datab => \core1|alu_1|Selector30~2_combout\,
	datac => \core1|alu_1|ShiftLeft0~43_combout\,
	datad => \core1|alu_1|Selector22~0_combout\,
	combout => \core1|alu_1|Selector22~1_combout\);

-- Location: LCCOMB_X12_Y36_N22
\core1|alu_1|result_o~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~60_combout\ = \core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(28) $ (\core1|rs_val_2_r\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(19),
	datac => \core1|rs_val_2_r\(28),
	datad => \core1|rs_val_2_r\(26),
	combout => \core1|alu_1|result_o~60_combout\);

-- Location: LCCOMB_X9_Y35_N24
\core1|alu_1|result_o~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~61_combout\ = \core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(12) $ (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(16),
	datac => \core1|rs_val_2_r\(12),
	datad => \core1|rs_val_2_r\(27),
	combout => \core1|alu_1|result_o~61_combout\);

-- Location: LCCOMB_X10_Y36_N14
\core1|alu_1|result_o~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~62_combout\ = \core1|rd_val_2_r\(9) $ (\core1|rs_val_2_r\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(9),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|alu_1|result_o~62_combout\);

-- Location: LCCOMB_X10_Y36_N12
\core1|alu_1|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~2_combout\ = (!\core1|rs_val_2_r\(3) & ((\core1|rs_val_2_r\(2)) # (\core1|alu_1|ShiftRight1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftRight1~41_combout\,
	combout => \core1|alu_1|Selector22~2_combout\);

-- Location: LCCOMB_X10_Y36_N26
\core1|alu_1|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~3_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|Selector22~2_combout\ & ((\core1|alu_1|ShiftRight1~41_combout\) # (\core1|alu_1|ShiftRight1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight1~41_combout\,
	datac => \core1|alu_1|ShiftRight1~42_combout\,
	datad => \core1|alu_1|Selector22~2_combout\,
	combout => \core1|alu_1|Selector22~3_combout\);

-- Location: LCCOMB_X10_Y36_N8
\core1|alu_1|ShiftRight1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight1~60_combout\ = (!\core1|rs_val_2_r\(4) & ((\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~49_combout\))) # (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~45_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~49_combout\,
	combout => \core1|alu_1|ShiftRight1~60_combout\);

-- Location: LCCOMB_X10_Y36_N30
\core1|alu_1|result_o~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~63_combout\ = (\core1|alu_1|Selector22~3_combout\) # ((\core1|alu_1|ShiftRight1~60_combout\) # ((!\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftLeft1~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector22~3_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight1~60_combout\,
	datad => \core1|alu_1|ShiftLeft1~61_combout\,
	combout => \core1|alu_1|result_o~63_combout\);

-- Location: LCCOMB_X10_Y37_N30
\core1|alu_1|Selector22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~4_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(9)) # (\core1|rs_val_2_r\(9)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rd_val_2_r\(9) & \core1|rs_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|rd_val_2_r\(9),
	datad => \core1|rs_val_2_r\(9),
	combout => \core1|alu_1|Selector22~4_combout\);

-- Location: LCCOMB_X17_Y36_N0
\core1|alu_1|Selector30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector30~8_combout\ = (!\core1|instruction_2_r.opcode\(1) & !\core1|instruction_2_r.opcode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_2_r.opcode\(1),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector30~8_combout\);

-- Location: LCCOMB_X10_Y36_N24
\core1|alu_1|Selector22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~5_combout\ = (\core1|alu_1|Selector30~8_combout\ & ((\core1|alu_1|Selector22~3_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|Selector30~8_combout\,
	datac => \core1|alu_1|Selector22~3_combout\,
	datad => \core1|alu_1|ShiftRight0~111_combout\,
	combout => \core1|alu_1|Selector22~5_combout\);

-- Location: LCCOMB_X10_Y36_N2
\core1|alu_1|Selector22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~6_combout\ = (\core1|alu_1|Selector22~4_combout\) # (\core1|alu_1|Selector22~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|Selector22~4_combout\,
	datad => \core1|alu_1|Selector22~5_combout\,
	combout => \core1|alu_1|Selector22~6_combout\);

-- Location: LCCOMB_X10_Y36_N20
\core1|alu_1|Selector22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~7_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|result_o~63_combout\)) # (!\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|Selector22~6_combout\))))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|alu_1|result_o~63_combout\,
	datad => \core1|alu_1|Selector22~6_combout\,
	combout => \core1|alu_1|Selector22~7_combout\);

-- Location: LCCOMB_X10_Y36_N6
\core1|alu_1|Selector22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~8_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector22~7_combout\ & ((\core1|alu_1|result_o~62_combout\))) # (!\core1|alu_1|Selector22~7_combout\ & (\core1|alu_1|result_o~61_combout\)))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~61_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~62_combout\,
	datad => \core1|alu_1|Selector22~7_combout\,
	combout => \core1|alu_1|Selector22~8_combout\);

-- Location: LCCOMB_X10_Y36_N4
\core1|alu_1|Selector22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~9_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(9) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|alu_1|Selector22~8_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|alu_1|Selector30~14_combout\,
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|alu_1|Selector22~8_combout\,
	combout => \core1|alu_1|Selector22~9_combout\);

-- Location: LCCOMB_X14_Y38_N18
\core1|alu_1|result_o~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~58_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~54_combout\)) # (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~54_combout\,
	datad => \core1|alu_1|ShiftRight2~56_combout\,
	combout => \core1|alu_1|result_o~58_combout\);

-- Location: LCCOMB_X14_Y38_N8
\core1|alu_1|result_o~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~59_combout\ = (\core1|alu_1|ShiftLeft0~43_combout\) # ((\core1|alu_1|result_o~58_combout\) # ((\core1|alu_1|ShiftRight2~105_combout\ & \core1|alu_1|ShiftRight2~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~105_combout\,
	datab => \core1|alu_1|ShiftRight2~97_combout\,
	datac => \core1|alu_1|ShiftLeft0~43_combout\,
	datad => \core1|alu_1|result_o~58_combout\,
	combout => \core1|alu_1|result_o~59_combout\);

-- Location: LCCOMB_X10_Y36_N18
\core1|alu_1|Selector22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~10_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector22~9_combout\ & (\core1|alu_1|result_o~60_combout\)) # (!\core1|alu_1|Selector22~9_combout\ & ((\core1|alu_1|result_o~59_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~60_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|Selector22~9_combout\,
	datad => \core1|alu_1|result_o~59_combout\,
	combout => \core1|alu_1|Selector22~10_combout\);

-- Location: LCCOMB_X10_Y36_N16
\core1|alu_1|Selector22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~11_combout\ = (\core1|alu_1|Selector30~18_combout\ & ((\core1|alu_1|Selector30~22_combout\ & (\core1|rs_val_2_r\(9))) # (!\core1|alu_1|Selector30~22_combout\ & ((\core1|alu_1|Selector22~10_combout\))))) # 
-- (!\core1|alu_1|Selector30~18_combout\ & (((\core1|alu_1|Selector30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~18_combout\,
	datab => \core1|rs_val_2_r\(9),
	datac => \core1|alu_1|Selector30~22_combout\,
	datad => \core1|alu_1|Selector22~10_combout\,
	combout => \core1|alu_1|Selector22~11_combout\);

-- Location: LCCOMB_X10_Y36_N22
\core1|alu_1|Selector22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector22~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector22~11_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector22~11_combout\ & (\core1|alu_1|Add1~18_combout\)) # 
-- (!\core1|alu_1|Selector22~11_combout\ & ((\core1|alu_1|Selector22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~5_combout\,
	datab => \core1|alu_1|Add1~18_combout\,
	datac => \core1|alu_1|Selector22~1_combout\,
	datad => \core1|alu_1|Selector22~11_combout\,
	combout => \core1|alu_1|Selector22~combout\);

-- Location: LCCOMB_X20_Y37_N2
\core1|PC_n[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[9]~21_combout\ = (\core1|PC_n[6]~0_combout\ & ((\core1|PC_n[9]~20_combout\ & ((\core1|alu_1|Selector22~combout\))) # (!\core1|PC_n[9]~20_combout\ & (\core1|pc_plus1[9]~18_combout\)))) # (!\core1|PC_n[6]~0_combout\ & 
-- (((\core1|PC_n[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_plus1[9]~18_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \core1|PC_n[9]~20_combout\,
	datad => \core1|alu_1|Selector22~combout\,
	combout => \core1|PC_n[9]~21_combout\);

-- Location: LCCOMB_X20_Y37_N22
\core1|PC_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~11_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(9)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[9]~21_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(9),
	datad => \core1|PC_n[9]~21_combout\,
	combout => \core1|PC_r~11_combout\);

-- Location: FF_X20_Y37_N23
\core1|PC_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(9));

-- Location: LCCOMB_X20_Y37_N16
\core1|imem_addr[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[9]~20_combout\ = (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[9]~21_combout\) # ((\core1|PC_r\(9) & \core1|imem_addr[0]~1_combout\)))) # (!\core1|imem_addr[0]~0_combout\ & (\core1|PC_r\(9) & (\core1|imem_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~0_combout\,
	datab => \core1|PC_r\(9),
	datac => \core1|imem_addr[0]~1_combout\,
	datad => \core1|PC_n[9]~21_combout\,
	combout => \core1|imem_addr[9]~20_combout\);

-- Location: LCCOMB_X20_Y37_N14
\core1|imem_addr[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[9]~21_combout\ = (\core1|imem_addr[9]~20_combout\) # ((\net_packet_flat_i[41]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[41]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[9]~20_combout\,
	combout => \core1|imem_addr[9]~21_combout\);

-- Location: LCCOMB_X26_Y37_N0
\core1|instruction_1_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~13_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(9),
	combout => \core1|instruction_1_r~13_combout\);

-- Location: FF_X26_Y37_N1
\core1|instruction_1_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~13_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rd\(0));

-- Location: LCCOMB_X26_Y37_N22
\core1|rd_addr[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rd_addr[0]~2_combout\ = (\core1|net_reg_write_cmd~combout\ & (\net_packet_flat_i[32]~input_o\)) # (!\core1|net_reg_write_cmd~combout\ & ((\core1|instruction_1_r.rd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[32]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|instruction_1_r.rd\(0),
	combout => \core1|rd_addr[0]~2_combout\);

-- Location: FF_X26_Y37_N3
\core1|rd_addr_2_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rd_addr[0]~2_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rd_addr_2_r\(0));

-- Location: LCCOMB_X23_Y34_N24
\core1|rf|RF_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\ = \core1|rf_wd[7]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rf_wd[7]~55_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X23_Y34_N25
\core1|rf|RF_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(20));

-- Location: LCCOMB_X11_Y33_N2
\core1|rs_val_or_zero[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[7]~7_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(20)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a7\,
	datab => \core1|rf|RF~2051_combout\,
	datac => \core1|rf|RF_rtl_0_bypass\(20),
	datad => \core1|always2~1_combout\,
	combout => \core1|rs_val_or_zero[7]~7_combout\);

-- Location: FF_X11_Y33_N3
\core1|rs_val_2_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[7]~7_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(7));

-- Location: LCCOMB_X12_Y36_N14
\core1|alu_1|Selector31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~8_combout\ = \core1|rs_val_2_r\(7) $ (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|rs_val_2_r\(3),
	combout => \core1|alu_1|Selector31~8_combout\);

-- Location: LCCOMB_X9_Y37_N0
\core1|alu_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~1_cout\ = CARRY((!\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	cout => \core1|alu_1|LessThan0~1_cout\);

-- Location: LCCOMB_X9_Y37_N2
\core1|alu_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~3_cout\ = CARRY((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(1) & !\core1|alu_1|LessThan0~1_cout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1)) # (!\core1|alu_1|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~1_cout\,
	cout => \core1|alu_1|LessThan0~3_cout\);

-- Location: LCCOMB_X9_Y37_N4
\core1|alu_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~5_cout\ = CARRY((\core1|rs_val_2_r\(2) & ((!\core1|alu_1|LessThan0~3_cout\) # (!\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(2) & (!\core1|rd_val_2_r\(2) & !\core1|alu_1|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~3_cout\,
	cout => \core1|alu_1|LessThan0~5_cout\);

-- Location: LCCOMB_X9_Y37_N6
\core1|alu_1|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~7_cout\ = CARRY((\core1|rd_val_2_r\(3) & ((!\core1|alu_1|LessThan0~5_cout\) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rd_val_2_r\(3) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~5_cout\,
	cout => \core1|alu_1|LessThan0~7_cout\);

-- Location: LCCOMB_X9_Y37_N8
\core1|alu_1|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~9_cout\ = CARRY((\core1|rd_val_2_r\(4) & (\core1|rs_val_2_r\(4) & !\core1|alu_1|LessThan0~7_cout\)) # (!\core1|rd_val_2_r\(4) & ((\core1|rs_val_2_r\(4)) # (!\core1|alu_1|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~7_cout\,
	cout => \core1|alu_1|LessThan0~9_cout\);

-- Location: LCCOMB_X9_Y37_N10
\core1|alu_1|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~11_cout\ = CARRY((\core1|rs_val_2_r\(5) & (\core1|rd_val_2_r\(5) & !\core1|alu_1|LessThan0~9_cout\)) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5)) # (!\core1|alu_1|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~9_cout\,
	cout => \core1|alu_1|LessThan0~11_cout\);

-- Location: LCCOMB_X9_Y37_N12
\core1|alu_1|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~13_cout\ = CARRY((\core1|rs_val_2_r\(6) & ((!\core1|alu_1|LessThan0~11_cout\) # (!\core1|rd_val_2_r\(6)))) # (!\core1|rs_val_2_r\(6) & (!\core1|rd_val_2_r\(6) & !\core1|alu_1|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|rd_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~11_cout\,
	cout => \core1|alu_1|LessThan0~13_cout\);

-- Location: LCCOMB_X9_Y37_N14
\core1|alu_1|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~15_cout\ = CARRY((\core1|rd_val_2_r\(7) & ((!\core1|alu_1|LessThan0~13_cout\) # (!\core1|rs_val_2_r\(7)))) # (!\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~13_cout\,
	cout => \core1|alu_1|LessThan0~15_cout\);

-- Location: LCCOMB_X9_Y37_N16
\core1|alu_1|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~17_cout\ = CARRY((\core1|rs_val_2_r\(8) & ((!\core1|alu_1|LessThan0~15_cout\) # (!\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(8) & (!\core1|rd_val_2_r\(8) & !\core1|alu_1|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~15_cout\,
	cout => \core1|alu_1|LessThan0~17_cout\);

-- Location: LCCOMB_X9_Y37_N18
\core1|alu_1|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~19_cout\ = CARRY((\core1|rd_val_2_r\(9) & ((!\core1|alu_1|LessThan0~17_cout\) # (!\core1|rs_val_2_r\(9)))) # (!\core1|rd_val_2_r\(9) & (!\core1|rs_val_2_r\(9) & !\core1|alu_1|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(9),
	datab => \core1|rs_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~17_cout\,
	cout => \core1|alu_1|LessThan0~19_cout\);

-- Location: LCCOMB_X9_Y37_N20
\core1|alu_1|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~21_cout\ = CARRY((\core1|rs_val_2_r\(10) & ((!\core1|alu_1|LessThan0~19_cout\) # (!\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(10) & (!\core1|rd_val_2_r\(10) & !\core1|alu_1|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~19_cout\,
	cout => \core1|alu_1|LessThan0~21_cout\);

-- Location: LCCOMB_X9_Y37_N22
\core1|alu_1|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~23_cout\ = CARRY((\core1|rs_val_2_r\(11) & (\core1|rd_val_2_r\(11) & !\core1|alu_1|LessThan0~21_cout\)) # (!\core1|rs_val_2_r\(11) & ((\core1|rd_val_2_r\(11)) # (!\core1|alu_1|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(11),
	datab => \core1|rd_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~21_cout\,
	cout => \core1|alu_1|LessThan0~23_cout\);

-- Location: LCCOMB_X9_Y37_N24
\core1|alu_1|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~25_cout\ = CARRY((\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|LessThan0~23_cout\)) # (!\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~23_cout\,
	cout => \core1|alu_1|LessThan0~25_cout\);

-- Location: LCCOMB_X9_Y37_N26
\core1|alu_1|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~27_cout\ = CARRY((\core1|rd_val_2_r\(13) & ((!\core1|alu_1|LessThan0~25_cout\) # (!\core1|rs_val_2_r\(13)))) # (!\core1|rd_val_2_r\(13) & (!\core1|rs_val_2_r\(13) & !\core1|alu_1|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~25_cout\,
	cout => \core1|alu_1|LessThan0~27_cout\);

-- Location: LCCOMB_X9_Y37_N28
\core1|alu_1|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~29_cout\ = CARRY((\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & !\core1|alu_1|LessThan0~27_cout\)) # (!\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (!\core1|alu_1|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~27_cout\,
	cout => \core1|alu_1|LessThan0~29_cout\);

-- Location: LCCOMB_X9_Y37_N30
\core1|alu_1|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~31_cout\ = CARRY((\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & !\core1|alu_1|LessThan0~29_cout\)) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15)) # (!\core1|alu_1|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~29_cout\,
	cout => \core1|alu_1|LessThan0~31_cout\);

-- Location: LCCOMB_X9_Y36_N0
\core1|alu_1|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~33_cout\ = CARRY((\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|LessThan0~31_cout\)) # (!\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~31_cout\,
	cout => \core1|alu_1|LessThan0~33_cout\);

-- Location: LCCOMB_X9_Y36_N2
\core1|alu_1|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~35_cout\ = CARRY((\core1|rs_val_2_r\(17) & (\core1|rd_val_2_r\(17) & !\core1|alu_1|LessThan0~33_cout\)) # (!\core1|rs_val_2_r\(17) & ((\core1|rd_val_2_r\(17)) # (!\core1|alu_1|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|rd_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~33_cout\,
	cout => \core1|alu_1|LessThan0~35_cout\);

-- Location: LCCOMB_X9_Y36_N4
\core1|alu_1|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~37_cout\ = CARRY((\core1|rd_val_2_r\(18) & (\core1|rs_val_2_r\(18) & !\core1|alu_1|LessThan0~35_cout\)) # (!\core1|rd_val_2_r\(18) & ((\core1|rs_val_2_r\(18)) # (!\core1|alu_1|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rs_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~35_cout\,
	cout => \core1|alu_1|LessThan0~37_cout\);

-- Location: LCCOMB_X9_Y36_N6
\core1|alu_1|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~39_cout\ = CARRY((\core1|rs_val_2_r\(19) & (\core1|rd_val_2_r\(19) & !\core1|alu_1|LessThan0~37_cout\)) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19)) # (!\core1|alu_1|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~37_cout\,
	cout => \core1|alu_1|LessThan0~39_cout\);

-- Location: LCCOMB_X9_Y36_N8
\core1|alu_1|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~41_cout\ = CARRY((\core1|rs_val_2_r\(20) & ((!\core1|alu_1|LessThan0~39_cout\) # (!\core1|rd_val_2_r\(20)))) # (!\core1|rs_val_2_r\(20) & (!\core1|rd_val_2_r\(20) & !\core1|alu_1|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(20),
	datab => \core1|rd_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~39_cout\,
	cout => \core1|alu_1|LessThan0~41_cout\);

-- Location: LCCOMB_X9_Y36_N10
\core1|alu_1|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~43_cout\ = CARRY((\core1|rd_val_2_r\(21) & ((!\core1|alu_1|LessThan0~41_cout\) # (!\core1|rs_val_2_r\(21)))) # (!\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & !\core1|alu_1|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~41_cout\,
	cout => \core1|alu_1|LessThan0~43_cout\);

-- Location: LCCOMB_X9_Y36_N12
\core1|alu_1|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~45_cout\ = CARRY((\core1|rd_val_2_r\(22) & (\core1|rs_val_2_r\(22) & !\core1|alu_1|LessThan0~43_cout\)) # (!\core1|rd_val_2_r\(22) & ((\core1|rs_val_2_r\(22)) # (!\core1|alu_1|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(22),
	datab => \core1|rs_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~43_cout\,
	cout => \core1|alu_1|LessThan0~45_cout\);

-- Location: LCCOMB_X9_Y36_N14
\core1|alu_1|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~47_cout\ = CARRY((\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & !\core1|alu_1|LessThan0~45_cout\)) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23)) # (!\core1|alu_1|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~45_cout\,
	cout => \core1|alu_1|LessThan0~47_cout\);

-- Location: LCCOMB_X9_Y36_N16
\core1|alu_1|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~49_cout\ = CARRY((\core1|rs_val_2_r\(24) & ((!\core1|alu_1|LessThan0~47_cout\) # (!\core1|rd_val_2_r\(24)))) # (!\core1|rs_val_2_r\(24) & (!\core1|rd_val_2_r\(24) & !\core1|alu_1|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rd_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~47_cout\,
	cout => \core1|alu_1|LessThan0~49_cout\);

-- Location: LCCOMB_X9_Y36_N18
\core1|alu_1|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~51_cout\ = CARRY((\core1|rs_val_2_r\(25) & (\core1|rd_val_2_r\(25) & !\core1|alu_1|LessThan0~49_cout\)) # (!\core1|rs_val_2_r\(25) & ((\core1|rd_val_2_r\(25)) # (!\core1|alu_1|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(25),
	datab => \core1|rd_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~49_cout\,
	cout => \core1|alu_1|LessThan0~51_cout\);

-- Location: LCCOMB_X9_Y36_N20
\core1|alu_1|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~53_cout\ = CARRY((\core1|rd_val_2_r\(26) & (\core1|rs_val_2_r\(26) & !\core1|alu_1|LessThan0~51_cout\)) # (!\core1|rd_val_2_r\(26) & ((\core1|rs_val_2_r\(26)) # (!\core1|alu_1|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~51_cout\,
	cout => \core1|alu_1|LessThan0~53_cout\);

-- Location: LCCOMB_X9_Y36_N22
\core1|alu_1|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~55_cout\ = CARRY((\core1|rs_val_2_r\(27) & (\core1|rd_val_2_r\(27) & !\core1|alu_1|LessThan0~53_cout\)) # (!\core1|rs_val_2_r\(27) & ((\core1|rd_val_2_r\(27)) # (!\core1|alu_1|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rd_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~53_cout\,
	cout => \core1|alu_1|LessThan0~55_cout\);

-- Location: LCCOMB_X9_Y36_N24
\core1|alu_1|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~57_cout\ = CARRY((\core1|rs_val_2_r\(28) & ((!\core1|alu_1|LessThan0~55_cout\) # (!\core1|rd_val_2_r\(28)))) # (!\core1|rs_val_2_r\(28) & (!\core1|rd_val_2_r\(28) & !\core1|alu_1|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(28),
	datab => \core1|rd_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~55_cout\,
	cout => \core1|alu_1|LessThan0~57_cout\);

-- Location: LCCOMB_X9_Y36_N26
\core1|alu_1|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~59_cout\ = CARRY((\core1|rs_val_2_r\(29) & (\core1|rd_val_2_r\(29) & !\core1|alu_1|LessThan0~57_cout\)) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29)) # (!\core1|alu_1|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~57_cout\,
	cout => \core1|alu_1|LessThan0~59_cout\);

-- Location: LCCOMB_X9_Y36_N28
\core1|alu_1|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~61_cout\ = CARRY((\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(30) & !\core1|alu_1|LessThan0~59_cout\)) # (!\core1|rd_val_2_r\(30) & ((\core1|rs_val_2_r\(30)) # (!\core1|alu_1|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|LessThan0~59_cout\,
	cout => \core1|alu_1|LessThan0~61_cout\);

-- Location: LCCOMB_X9_Y36_N30
\core1|alu_1|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan0~62_combout\ = (\core1|rs_val_2_r\(31) & (\core1|alu_1|LessThan0~61_cout\ & \core1|rd_val_2_r\(31))) # (!\core1|rs_val_2_r\(31) & ((\core1|alu_1|LessThan0~61_cout\) # (\core1|rd_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datad => \core1|rd_val_2_r\(31),
	cin => \core1|alu_1|LessThan0~61_cout\,
	combout => \core1|alu_1|LessThan0~62_combout\);

-- Location: LCCOMB_X20_Y36_N18
\core1|alu_1|Selector31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~9_combout\ = (\core1|instruction_2_r.opcode\(2) & (\core1|alu_1|Add0~0_combout\)) # (!\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Add0~0_combout\,
	datad => \core1|alu_1|LessThan0~62_combout\,
	combout => \core1|alu_1|Selector31~9_combout\);

-- Location: LCCOMB_X20_Y36_N4
\core1|alu_1|Selector31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~10_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~8_combout\) # ((!\core1|instruction_2_r.opcode\(1))))) # (!\core1|instruction_2_r.opcode\(0) & (((\core1|alu_1|Selector31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~8_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector31~9_combout\,
	combout => \core1|alu_1|Selector31~10_combout\);

-- Location: LCCOMB_X19_Y38_N22
\core1|alu_1|Selector31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~6_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(0)) # (!\core1|alu_1|Selector31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector31~5_combout\,
	combout => \core1|alu_1|Selector31~6_combout\);

-- Location: LCCOMB_X15_Y37_N8
\core1|alu_1|ShiftRight0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~36_combout\ = (\core1|rs_val_2_r\(2) & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~25_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~25_combout\,
	datad => \core1|alu_1|ShiftRight1~26_combout\,
	combout => \core1|alu_1|ShiftRight0~36_combout\);

-- Location: LCCOMB_X15_Y35_N6
\core1|alu_1|ShiftRight0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~35_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & ((\core1|alu_1|ShiftRight1~24_combout\) # ((\core1|alu_1|ShiftRight0~28_combout\ & \core1|alu_1|ShiftRight1~23_combout\)))) # (!\core1|alu_1|ShiftRight0~27_combout\ & 
-- (\core1|alu_1|ShiftRight0~28_combout\ & (\core1|alu_1|ShiftRight1~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~27_combout\,
	datab => \core1|alu_1|ShiftRight0~28_combout\,
	datac => \core1|alu_1|ShiftRight1~23_combout\,
	datad => \core1|alu_1|ShiftRight1~24_combout\,
	combout => \core1|alu_1|ShiftRight0~35_combout\);

-- Location: LCCOMB_X14_Y37_N26
\core1|alu_1|ShiftRight0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~32_combout\ = (\core1|alu_1|ShiftRight0~27_combout\ & (\core1|rd_val_2_r\(0) & ((!\core1|alu_1|ShiftLeft0~8_combout\)))) # (!\core1|alu_1|ShiftRight0~27_combout\ & (((\core1|alu_1|ShiftRight1~20_combout\) # 
-- (\core1|alu_1|ShiftLeft0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|alu_1|ShiftRight0~27_combout\,
	datac => \core1|alu_1|ShiftRight1~20_combout\,
	datad => \core1|alu_1|ShiftLeft0~8_combout\,
	combout => \core1|alu_1|ShiftRight0~32_combout\);

-- Location: LCCOMB_X14_Y37_N16
\core1|alu_1|ShiftRight0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~33_combout\ = (\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~21_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(1),
	datac => \core1|alu_1|ShiftRight1~22_combout\,
	datad => \core1|alu_1|ShiftRight1~21_combout\,
	combout => \core1|alu_1|ShiftRight0~33_combout\);

-- Location: LCCOMB_X14_Y37_N2
\core1|alu_1|ShiftRight0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~34_combout\ = (\core1|alu_1|ShiftLeft0~8_combout\ & ((\core1|alu_1|ShiftRight0~32_combout\ & ((\core1|alu_1|ShiftRight0~33_combout\))) # (!\core1|alu_1|ShiftRight0~32_combout\ & (\core1|rd_val_2_r\(1))))) # 
-- (!\core1|alu_1|ShiftLeft0~8_combout\ & (((\core1|alu_1|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|alu_1|ShiftLeft0~8_combout\,
	datac => \core1|alu_1|ShiftRight0~32_combout\,
	datad => \core1|alu_1|ShiftRight0~33_combout\,
	combout => \core1|alu_1|ShiftRight0~34_combout\);

-- Location: LCCOMB_X15_Y33_N4
\core1|alu_1|ShiftRight0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~37_combout\ = (\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~36_combout\) # ((\core1|alu_1|ShiftRight0~35_combout\)))) # (!\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~36_combout\,
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~35_combout\,
	datad => \core1|alu_1|ShiftRight0~34_combout\,
	combout => \core1|alu_1|ShiftRight0~37_combout\);

-- Location: LCCOMB_X15_Y33_N18
\core1|alu_1|Selector31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~3_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~123_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~37_combout\,
	datad => \core1|alu_1|ShiftRight0~123_combout\,
	combout => \core1|alu_1|Selector31~3_combout\);

-- Location: LCCOMB_X15_Y33_N16
\core1|alu_1|Selector31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~4_combout\ = (\core1|alu_1|Selector31~3_combout\) # ((\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|ShiftLeft1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~42_combout\,
	datad => \core1|alu_1|Selector31~3_combout\,
	combout => \core1|alu_1|Selector31~4_combout\);

-- Location: LCCOMB_X20_Y36_N28
\core1|alu_1|Selector31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~7_combout\ = (!\core1|alu_1|Selector31~6_combout\ & ((\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~4_combout\))) # (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|alu_1|Selector31~6_combout\,
	datad => \core1|alu_1|Selector31~4_combout\,
	combout => \core1|alu_1|Selector31~7_combout\);

-- Location: LCCOMB_X20_Y36_N6
\core1|alu_1|Selector31~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~11_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Selector31~10_combout\)) # (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector31~7_combout\))))) # 
-- (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1)) # ((\core1|alu_1|Selector31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|Selector31~10_combout\,
	datad => \core1|alu_1|Selector31~7_combout\,
	combout => \core1|alu_1|Selector31~11_combout\);

-- Location: LCCOMB_X20_Y36_N0
\core1|alu_1|Selector31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~16_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|rs_val_2_r\(0) & (!\core1|instruction_2_r.opcode\(1) & \core1|rd_val_2_r\(0))) # (!\core1|rs_val_2_r\(0) & (\core1|instruction_2_r.opcode\(1) & !\core1|rd_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|Selector31~16_combout\);

-- Location: LCCOMB_X20_Y36_N24
\core1|alu_1|Selector31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~14_combout\ = (\core1|instruction_2_r.opcode\(1) & ((\core1|rs_val_2_r\(0)) # (\core1|rd_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rs_val_2_r\(0),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|Selector31~14_combout\);

-- Location: LCCOMB_X19_Y36_N28
\core1|alu_1|ShiftRight0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~38_combout\ = (\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~123_combout\))) # (!\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight0~37_combout\,
	datad => \core1|alu_1|ShiftRight0~123_combout\,
	combout => \core1|alu_1|ShiftRight0~38_combout\);

-- Location: LCCOMB_X20_Y36_N14
\core1|alu_1|Selector31~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~15_combout\ = (!\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~14_combout\) # ((!\core1|instruction_2_r.opcode\(1) & \core1|alu_1|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~14_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftRight0~38_combout\,
	combout => \core1|alu_1|Selector31~15_combout\);

-- Location: LCCOMB_X12_Y34_N6
\core1|alu_1|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~9_combout\ = (!\core1|alu_1|Add2~1_combout\ & (!\core1|rs_val_2_r\(4) & \core1|rd_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~1_combout\,
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X20_Y36_N8
\core1|alu_1|Selector31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~12_combout\ = (\core1|instruction_2_r.opcode\(0) & (((\core1|instruction_2_r.opcode\(1))))) # (!\core1|instruction_2_r.opcode\(0) & ((\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|ShiftLeft0~9_combout\))) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|alu_1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Add0~0_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|ShiftLeft0~9_combout\,
	combout => \core1|alu_1|Selector31~12_combout\);

-- Location: LCCOMB_X20_Y36_N2
\core1|alu_1|Selector31~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~13_combout\ = (\core1|instruction_2_r.opcode\(0) & ((\core1|alu_1|Selector31~12_combout\ & ((\core1|alu_1|ShiftRight0~38_combout\))) # (!\core1|alu_1|Selector31~12_combout\ & (\core1|alu_1|Add1~0_combout\)))) # 
-- (!\core1|instruction_2_r.opcode\(0) & (\core1|alu_1|Selector31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~12_combout\,
	datac => \core1|alu_1|Add1~0_combout\,
	datad => \core1|alu_1|ShiftRight0~38_combout\,
	combout => \core1|alu_1|Selector31~13_combout\);

-- Location: LCCOMB_X20_Y36_N22
\core1|alu_1|Selector31~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~17_combout\ = (\core1|instruction_2_r.opcode\(2) & ((\core1|alu_1|Selector31~16_combout\) # ((\core1|alu_1|Selector31~15_combout\)))) # (!\core1|instruction_2_r.opcode\(2) & (((\core1|alu_1|Selector31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_1|Selector31~16_combout\,
	datac => \core1|alu_1|Selector31~15_combout\,
	datad => \core1|alu_1|Selector31~13_combout\,
	combout => \core1|alu_1|Selector31~17_combout\);

-- Location: LCCOMB_X8_Y37_N0
\core1|alu_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~1_cout\ = CARRY((!\core1|rd_val_2_r\(0) & \core1|rs_val_2_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datad => VCC,
	cout => \core1|alu_1|LessThan1~1_cout\);

-- Location: LCCOMB_X8_Y37_N2
\core1|alu_1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~3_cout\ = CARRY((\core1|rs_val_2_r\(1) & (\core1|rd_val_2_r\(1) & !\core1|alu_1|LessThan1~1_cout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|rd_val_2_r\(1)) # (!\core1|alu_1|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|rd_val_2_r\(1),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~1_cout\,
	cout => \core1|alu_1|LessThan1~3_cout\);

-- Location: LCCOMB_X8_Y37_N4
\core1|alu_1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~5_cout\ = CARRY((\core1|rs_val_2_r\(2) & ((!\core1|alu_1|LessThan1~3_cout\) # (!\core1|rd_val_2_r\(2)))) # (!\core1|rs_val_2_r\(2) & (!\core1|rd_val_2_r\(2) & !\core1|alu_1|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|rd_val_2_r\(2),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~3_cout\,
	cout => \core1|alu_1|LessThan1~5_cout\);

-- Location: LCCOMB_X8_Y37_N6
\core1|alu_1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~7_cout\ = CARRY((\core1|rd_val_2_r\(3) & ((!\core1|alu_1|LessThan1~5_cout\) # (!\core1|rs_val_2_r\(3)))) # (!\core1|rd_val_2_r\(3) & (!\core1|rs_val_2_r\(3) & !\core1|alu_1|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(3),
	datab => \core1|rs_val_2_r\(3),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~5_cout\,
	cout => \core1|alu_1|LessThan1~7_cout\);

-- Location: LCCOMB_X8_Y37_N8
\core1|alu_1|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~9_cout\ = CARRY((\core1|rs_val_2_r\(4) & ((!\core1|alu_1|LessThan1~7_cout\) # (!\core1|rd_val_2_r\(4)))) # (!\core1|rs_val_2_r\(4) & (!\core1|rd_val_2_r\(4) & !\core1|alu_1|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|rd_val_2_r\(4),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~7_cout\,
	cout => \core1|alu_1|LessThan1~9_cout\);

-- Location: LCCOMB_X8_Y37_N10
\core1|alu_1|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~11_cout\ = CARRY((\core1|rs_val_2_r\(5) & (\core1|rd_val_2_r\(5) & !\core1|alu_1|LessThan1~9_cout\)) # (!\core1|rs_val_2_r\(5) & ((\core1|rd_val_2_r\(5)) # (!\core1|alu_1|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(5),
	datab => \core1|rd_val_2_r\(5),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~9_cout\,
	cout => \core1|alu_1|LessThan1~11_cout\);

-- Location: LCCOMB_X8_Y37_N12
\core1|alu_1|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~13_cout\ = CARRY((\core1|rd_val_2_r\(6) & (\core1|rs_val_2_r\(6) & !\core1|alu_1|LessThan1~11_cout\)) # (!\core1|rd_val_2_r\(6) & ((\core1|rs_val_2_r\(6)) # (!\core1|alu_1|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|rs_val_2_r\(6),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~11_cout\,
	cout => \core1|alu_1|LessThan1~13_cout\);

-- Location: LCCOMB_X8_Y37_N14
\core1|alu_1|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~15_cout\ = CARRY((\core1|rd_val_2_r\(7) & ((!\core1|alu_1|LessThan1~13_cout\) # (!\core1|rs_val_2_r\(7)))) # (!\core1|rd_val_2_r\(7) & (!\core1|rs_val_2_r\(7) & !\core1|alu_1|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rs_val_2_r\(7),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~13_cout\,
	cout => \core1|alu_1|LessThan1~15_cout\);

-- Location: LCCOMB_X8_Y37_N16
\core1|alu_1|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~17_cout\ = CARRY((\core1|rs_val_2_r\(8) & ((!\core1|alu_1|LessThan1~15_cout\) # (!\core1|rd_val_2_r\(8)))) # (!\core1|rs_val_2_r\(8) & (!\core1|rd_val_2_r\(8) & !\core1|alu_1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datab => \core1|rd_val_2_r\(8),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~15_cout\,
	cout => \core1|alu_1|LessThan1~17_cout\);

-- Location: LCCOMB_X8_Y37_N18
\core1|alu_1|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~19_cout\ = CARRY((\core1|rs_val_2_r\(9) & (\core1|rd_val_2_r\(9) & !\core1|alu_1|LessThan1~17_cout\)) # (!\core1|rs_val_2_r\(9) & ((\core1|rd_val_2_r\(9)) # (!\core1|alu_1|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rd_val_2_r\(9),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~17_cout\,
	cout => \core1|alu_1|LessThan1~19_cout\);

-- Location: LCCOMB_X8_Y37_N20
\core1|alu_1|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~21_cout\ = CARRY((\core1|rs_val_2_r\(10) & ((!\core1|alu_1|LessThan1~19_cout\) # (!\core1|rd_val_2_r\(10)))) # (!\core1|rs_val_2_r\(10) & (!\core1|rd_val_2_r\(10) & !\core1|alu_1|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(10),
	datab => \core1|rd_val_2_r\(10),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~19_cout\,
	cout => \core1|alu_1|LessThan1~21_cout\);

-- Location: LCCOMB_X8_Y37_N22
\core1|alu_1|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~23_cout\ = CARRY((\core1|rd_val_2_r\(11) & ((!\core1|alu_1|LessThan1~21_cout\) # (!\core1|rs_val_2_r\(11)))) # (!\core1|rd_val_2_r\(11) & (!\core1|rs_val_2_r\(11) & !\core1|alu_1|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(11),
	datab => \core1|rs_val_2_r\(11),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~21_cout\,
	cout => \core1|alu_1|LessThan1~23_cout\);

-- Location: LCCOMB_X8_Y37_N24
\core1|alu_1|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~25_cout\ = CARRY((\core1|rd_val_2_r\(12) & (\core1|rs_val_2_r\(12) & !\core1|alu_1|LessThan1~23_cout\)) # (!\core1|rd_val_2_r\(12) & ((\core1|rs_val_2_r\(12)) # (!\core1|alu_1|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(12),
	datab => \core1|rs_val_2_r\(12),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~23_cout\,
	cout => \core1|alu_1|LessThan1~25_cout\);

-- Location: LCCOMB_X8_Y37_N26
\core1|alu_1|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~27_cout\ = CARRY((\core1|rd_val_2_r\(13) & ((!\core1|alu_1|LessThan1~25_cout\) # (!\core1|rs_val_2_r\(13)))) # (!\core1|rd_val_2_r\(13) & (!\core1|rs_val_2_r\(13) & !\core1|alu_1|LessThan1~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(13),
	datab => \core1|rs_val_2_r\(13),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~25_cout\,
	cout => \core1|alu_1|LessThan1~27_cout\);

-- Location: LCCOMB_X8_Y37_N28
\core1|alu_1|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~29_cout\ = CARRY((\core1|rd_val_2_r\(14) & (\core1|rs_val_2_r\(14) & !\core1|alu_1|LessThan1~27_cout\)) # (!\core1|rd_val_2_r\(14) & ((\core1|rs_val_2_r\(14)) # (!\core1|alu_1|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rs_val_2_r\(14),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~27_cout\,
	cout => \core1|alu_1|LessThan1~29_cout\);

-- Location: LCCOMB_X8_Y37_N30
\core1|alu_1|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~31_cout\ = CARRY((\core1|rs_val_2_r\(15) & (\core1|rd_val_2_r\(15) & !\core1|alu_1|LessThan1~29_cout\)) # (!\core1|rs_val_2_r\(15) & ((\core1|rd_val_2_r\(15)) # (!\core1|alu_1|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(15),
	datab => \core1|rd_val_2_r\(15),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~29_cout\,
	cout => \core1|alu_1|LessThan1~31_cout\);

-- Location: LCCOMB_X8_Y36_N0
\core1|alu_1|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~33_cout\ = CARRY((\core1|rd_val_2_r\(16) & (\core1|rs_val_2_r\(16) & !\core1|alu_1|LessThan1~31_cout\)) # (!\core1|rd_val_2_r\(16) & ((\core1|rs_val_2_r\(16)) # (!\core1|alu_1|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datab => \core1|rs_val_2_r\(16),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~31_cout\,
	cout => \core1|alu_1|LessThan1~33_cout\);

-- Location: LCCOMB_X8_Y36_N2
\core1|alu_1|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~35_cout\ = CARRY((\core1|rd_val_2_r\(17) & ((!\core1|alu_1|LessThan1~33_cout\) # (!\core1|rs_val_2_r\(17)))) # (!\core1|rd_val_2_r\(17) & (!\core1|rs_val_2_r\(17) & !\core1|alu_1|LessThan1~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(17),
	datab => \core1|rs_val_2_r\(17),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~33_cout\,
	cout => \core1|alu_1|LessThan1~35_cout\);

-- Location: LCCOMB_X8_Y36_N4
\core1|alu_1|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~37_cout\ = CARRY((\core1|rs_val_2_r\(18) & ((!\core1|alu_1|LessThan1~35_cout\) # (!\core1|rd_val_2_r\(18)))) # (!\core1|rs_val_2_r\(18) & (!\core1|rd_val_2_r\(18) & !\core1|alu_1|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(18),
	datab => \core1|rd_val_2_r\(18),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~35_cout\,
	cout => \core1|alu_1|LessThan1~37_cout\);

-- Location: LCCOMB_X8_Y36_N6
\core1|alu_1|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~39_cout\ = CARRY((\core1|rs_val_2_r\(19) & (\core1|rd_val_2_r\(19) & !\core1|alu_1|LessThan1~37_cout\)) # (!\core1|rs_val_2_r\(19) & ((\core1|rd_val_2_r\(19)) # (!\core1|alu_1|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(19),
	datab => \core1|rd_val_2_r\(19),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~37_cout\,
	cout => \core1|alu_1|LessThan1~39_cout\);

-- Location: LCCOMB_X8_Y36_N8
\core1|alu_1|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~41_cout\ = CARRY((\core1|rd_val_2_r\(20) & (\core1|rs_val_2_r\(20) & !\core1|alu_1|LessThan1~39_cout\)) # (!\core1|rd_val_2_r\(20) & ((\core1|rs_val_2_r\(20)) # (!\core1|alu_1|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(20),
	datab => \core1|rs_val_2_r\(20),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~39_cout\,
	cout => \core1|alu_1|LessThan1~41_cout\);

-- Location: LCCOMB_X8_Y36_N10
\core1|alu_1|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~43_cout\ = CARRY((\core1|rd_val_2_r\(21) & ((!\core1|alu_1|LessThan1~41_cout\) # (!\core1|rs_val_2_r\(21)))) # (!\core1|rd_val_2_r\(21) & (!\core1|rs_val_2_r\(21) & !\core1|alu_1|LessThan1~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rs_val_2_r\(21),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~41_cout\,
	cout => \core1|alu_1|LessThan1~43_cout\);

-- Location: LCCOMB_X8_Y36_N12
\core1|alu_1|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~45_cout\ = CARRY((\core1|rs_val_2_r\(22) & ((!\core1|alu_1|LessThan1~43_cout\) # (!\core1|rd_val_2_r\(22)))) # (!\core1|rs_val_2_r\(22) & (!\core1|rd_val_2_r\(22) & !\core1|alu_1|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(22),
	datab => \core1|rd_val_2_r\(22),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~43_cout\,
	cout => \core1|alu_1|LessThan1~45_cout\);

-- Location: LCCOMB_X8_Y36_N14
\core1|alu_1|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~47_cout\ = CARRY((\core1|rs_val_2_r\(23) & (\core1|rd_val_2_r\(23) & !\core1|alu_1|LessThan1~45_cout\)) # (!\core1|rs_val_2_r\(23) & ((\core1|rd_val_2_r\(23)) # (!\core1|alu_1|LessThan1~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(23),
	datab => \core1|rd_val_2_r\(23),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~45_cout\,
	cout => \core1|alu_1|LessThan1~47_cout\);

-- Location: LCCOMB_X8_Y36_N16
\core1|alu_1|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~49_cout\ = CARRY((\core1|rs_val_2_r\(24) & ((!\core1|alu_1|LessThan1~47_cout\) # (!\core1|rd_val_2_r\(24)))) # (!\core1|rs_val_2_r\(24) & (!\core1|rd_val_2_r\(24) & !\core1|alu_1|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(24),
	datab => \core1|rd_val_2_r\(24),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~47_cout\,
	cout => \core1|alu_1|LessThan1~49_cout\);

-- Location: LCCOMB_X8_Y36_N18
\core1|alu_1|LessThan1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~51_cout\ = CARRY((\core1|rd_val_2_r\(25) & ((!\core1|alu_1|LessThan1~49_cout\) # (!\core1|rs_val_2_r\(25)))) # (!\core1|rd_val_2_r\(25) & (!\core1|rs_val_2_r\(25) & !\core1|alu_1|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(25),
	datab => \core1|rs_val_2_r\(25),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~49_cout\,
	cout => \core1|alu_1|LessThan1~51_cout\);

-- Location: LCCOMB_X8_Y36_N20
\core1|alu_1|LessThan1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~53_cout\ = CARRY((\core1|rd_val_2_r\(26) & (\core1|rs_val_2_r\(26) & !\core1|alu_1|LessThan1~51_cout\)) # (!\core1|rd_val_2_r\(26) & ((\core1|rs_val_2_r\(26)) # (!\core1|alu_1|LessThan1~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|rs_val_2_r\(26),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~51_cout\,
	cout => \core1|alu_1|LessThan1~53_cout\);

-- Location: LCCOMB_X8_Y36_N22
\core1|alu_1|LessThan1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~55_cout\ = CARRY((\core1|rd_val_2_r\(27) & ((!\core1|alu_1|LessThan1~53_cout\) # (!\core1|rs_val_2_r\(27)))) # (!\core1|rd_val_2_r\(27) & (!\core1|rs_val_2_r\(27) & !\core1|alu_1|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(27),
	datab => \core1|rs_val_2_r\(27),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~53_cout\,
	cout => \core1|alu_1|LessThan1~55_cout\);

-- Location: LCCOMB_X8_Y36_N24
\core1|alu_1|LessThan1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~57_cout\ = CARRY((\core1|rd_val_2_r\(28) & (\core1|rs_val_2_r\(28) & !\core1|alu_1|LessThan1~55_cout\)) # (!\core1|rd_val_2_r\(28) & ((\core1|rs_val_2_r\(28)) # (!\core1|alu_1|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|rs_val_2_r\(28),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~55_cout\,
	cout => \core1|alu_1|LessThan1~57_cout\);

-- Location: LCCOMB_X8_Y36_N26
\core1|alu_1|LessThan1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~59_cout\ = CARRY((\core1|rs_val_2_r\(29) & (\core1|rd_val_2_r\(29) & !\core1|alu_1|LessThan1~57_cout\)) # (!\core1|rs_val_2_r\(29) & ((\core1|rd_val_2_r\(29)) # (!\core1|alu_1|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(29),
	datab => \core1|rd_val_2_r\(29),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~57_cout\,
	cout => \core1|alu_1|LessThan1~59_cout\);

-- Location: LCCOMB_X8_Y36_N28
\core1|alu_1|LessThan1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~61_cout\ = CARRY((\core1|rd_val_2_r\(30) & (\core1|rs_val_2_r\(30) & !\core1|alu_1|LessThan1~59_cout\)) # (!\core1|rd_val_2_r\(30) & ((\core1|rs_val_2_r\(30)) # (!\core1|alu_1|LessThan1~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datab => \core1|rs_val_2_r\(30),
	datad => VCC,
	cin => \core1|alu_1|LessThan1~59_cout\,
	cout => \core1|alu_1|LessThan1~61_cout\);

-- Location: LCCOMB_X8_Y36_N30
\core1|alu_1|LessThan1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|LessThan1~62_combout\ = (\core1|rd_val_2_r\(31) & (\core1|alu_1|LessThan1~61_cout\ & \core1|rs_val_2_r\(31))) # (!\core1|rd_val_2_r\(31) & ((\core1|alu_1|LessThan1~61_cout\) # (\core1|rs_val_2_r\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(31),
	datad => \core1|rs_val_2_r\(31),
	cin => \core1|alu_1|LessThan1~61_cout\,
	combout => \core1|alu_1|LessThan1~62_combout\);

-- Location: LCCOMB_X20_Y36_N12
\core1|alu_1|Selector31~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~18_combout\ = (\core1|instruction_2_r.opcode\(1) & (((\core1|alu_1|Selector31~7_combout\)))) # (!\core1|instruction_2_r.opcode\(1) & (((\core1|alu_1|LessThan1~62_combout\)) # (!\core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|alu_1|LessThan1~62_combout\,
	datad => \core1|alu_1|Selector31~7_combout\,
	combout => \core1|alu_1|Selector31~18_combout\);

-- Location: LCCOMB_X20_Y36_N30
\core1|alu_1|Selector31~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~19_combout\ = (\core1|instruction_2_r.opcode\(3) & ((\core1|instruction_2_r.opcode\(2)) # ((\core1|alu_1|Selector31~18_combout\)))) # (!\core1|instruction_2_r.opcode\(3) & (((\core1|alu_1|Selector31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|Selector31~17_combout\,
	datad => \core1|alu_1|Selector31~18_combout\,
	combout => \core1|alu_1|Selector31~19_combout\);

-- Location: LCCOMB_X20_Y36_N20
\core1|alu_1|Selector31~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~20_combout\ = (!\core1|instruction_2_r.opcode\(2) & ((\core1|instruction_2_r.opcode\(1) & ((\core1|rd_val_2_r\(0)))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rs_val_2_r\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|rd_val_2_r\(0),
	combout => \core1|alu_1|Selector31~20_combout\);

-- Location: LCCOMB_X12_Y36_N28
\core1|alu_1|Selector31~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~21_combout\ = (!\core1|instruction_2_r.opcode\(0) & (\core1|rs_val_2_r\(17) $ (\core1|rs_val_2_r\(19) $ (\core1|rs_val_2_r\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(17),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|rs_val_2_r\(19),
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|alu_1|Selector31~21_combout\);

-- Location: LCCOMB_X14_Y37_N12
\core1|alu_1|ShiftRight2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~46_combout\ = (\core1|alu_1|ShiftRight2~45_combout\ & (((\core1|rd_val_2_r\(0) & !\core1|alu_1|ShiftRight2~44_combout\)))) # (!\core1|alu_1|ShiftRight2~45_combout\ & ((\core1|alu_1|ShiftRight1~20_combout\) # 
-- ((\core1|alu_1|ShiftRight2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~45_combout\,
	datab => \core1|alu_1|ShiftRight1~20_combout\,
	datac => \core1|rd_val_2_r\(0),
	datad => \core1|alu_1|ShiftRight2~44_combout\,
	combout => \core1|alu_1|ShiftRight2~46_combout\);

-- Location: LCCOMB_X14_Y37_N30
\core1|alu_1|ShiftRight2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~47_combout\ = (\core1|alu_1|ShiftRight2~46_combout\ & (((\core1|alu_1|ShiftRight2~100_combout\)) # (!\core1|alu_1|ShiftRight2~44_combout\))) # (!\core1|alu_1|ShiftRight2~46_combout\ & (\core1|alu_1|ShiftRight2~44_combout\ & 
-- (\core1|rd_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~46_combout\,
	datab => \core1|alu_1|ShiftRight2~44_combout\,
	datac => \core1|rd_val_2_r\(1),
	datad => \core1|alu_1|ShiftRight2~100_combout\,
	combout => \core1|alu_1|ShiftRight2~47_combout\);

-- Location: LCCOMB_X16_Y36_N22
\core1|alu_1|ShiftRight2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~42_combout\ = (\core1|alu_1|Add2~2_combout\ & ((\core1|alu_1|Add2~3_combout\ & (\core1|alu_1|ShiftRight1~25_combout\)) # (!\core1|alu_1|Add2~3_combout\ & ((\core1|alu_1|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~25_combout\,
	datab => \core1|alu_1|Add2~3_combout\,
	datac => \core1|alu_1|Add2~2_combout\,
	datad => \core1|alu_1|ShiftRight1~26_combout\,
	combout => \core1|alu_1|ShiftRight2~42_combout\);

-- Location: LCCOMB_X16_Y36_N4
\core1|alu_1|ShiftRight2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~43_combout\ = (\core1|alu_1|ShiftRight2~42_combout\) # ((!\core1|alu_1|Add2~2_combout\ & \core1|alu_1|ShiftRight2~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|alu_1|Add2~2_combout\,
	datac => \core1|alu_1|ShiftRight2~42_combout\,
	datad => \core1|alu_1|ShiftRight2~99_combout\,
	combout => \core1|alu_1|ShiftRight2~43_combout\);

-- Location: LCCOMB_X15_Y36_N4
\core1|alu_1|Selector31~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~22_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|ShiftRight2~43_combout\))) # (!\core1|alu_1|Add2~4_combout\ & (\core1|alu_1|ShiftRight2~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~47_combout\,
	datad => \core1|alu_1|ShiftRight2~43_combout\,
	combout => \core1|alu_1|Selector31~22_combout\);

-- Location: LCCOMB_X15_Y36_N24
\core1|alu_1|Selector31~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~23_combout\ = (\core1|alu_1|ShiftLeft0~9_combout\) # ((\core1|alu_1|Selector31~22_combout\) # ((\core1|alu_1|Add2~5_combout\ & \core1|alu_1|ShiftRight2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~9_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|Selector31~22_combout\,
	datad => \core1|alu_1|ShiftRight2~52_combout\,
	combout => \core1|alu_1|Selector31~23_combout\);

-- Location: LCCOMB_X12_Y36_N2
\core1|alu_1|Selector31~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~24_combout\ = (!\core1|instruction_2_r.opcode\(1) & ((\core1|alu_1|Selector31~21_combout\) # ((\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|alu_1|Selector31~21_combout\,
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|alu_1|Selector31~23_combout\,
	combout => \core1|alu_1|Selector31~24_combout\);

-- Location: LCCOMB_X12_Y36_N6
\core1|alu_1|Selector31~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~28_combout\ = (\core1|alu_1|Selector31~24_combout\) # ((\core1|rs_val_2_r\(0) & (\core1|instruction_2_r.opcode\(1) & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(0),
	datab => \core1|instruction_2_r.opcode\(1),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|Selector31~24_combout\,
	combout => \core1|alu_1|Selector31~28_combout\);

-- Location: LCCOMB_X20_Y36_N10
\core1|alu_1|Selector31~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~25_combout\ = (\core1|instruction_2_r.opcode\(3) & (\core1|alu_1|Selector31~20_combout\)) # (!\core1|instruction_2_r.opcode\(3) & (((\core1|instruction_2_r.opcode\(2) & \core1|alu_1|Selector31~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|alu_1|Selector31~20_combout\,
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector31~28_combout\,
	combout => \core1|alu_1|Selector31~25_combout\);

-- Location: LCCOMB_X20_Y36_N16
\core1|alu_1|Selector31~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~26_combout\ = (\core1|instruction_2_r.opcode\(4) & ((\core1|alu_1|Selector31~25_combout\))) # (!\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datad => \core1|alu_1|Selector31~25_combout\,
	combout => \core1|alu_1|Selector31~26_combout\);

-- Location: LCCOMB_X20_Y36_N26
\core1|alu_1|Selector31~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector31~27_combout\ = (\core1|instruction_2_r.opcode\(4) & (((\core1|alu_1|Selector31~26_combout\)))) # (!\core1|instruction_2_r.opcode\(4) & (\core1|alu_1|Selector31~19_combout\ & ((\core1|alu_1|Selector31~11_combout\) # 
-- (\core1|alu_1|Selector31~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector31~11_combout\,
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|alu_1|Selector31~19_combout\,
	datad => \core1|alu_1|Selector31~26_combout\,
	combout => \core1|alu_1|Selector31~27_combout\);

-- Location: LCCOMB_X21_Y33_N26
\core1|rf_wd[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[0]~41_combout\ = (\core1|rf_wd[6]~38_combout\ & (\core1|rf_wd[0]~40_combout\)) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[0]~40_combout\ & ((\core1|alu_1|Selector31~27_combout\))) # (!\core1|rf_wd[0]~40_combout\ & 
-- (\core1|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|rf_wd[0]~40_combout\,
	datac => \core1|Add2~0_combout\,
	datad => \core1|alu_1|Selector31~27_combout\,
	combout => \core1|rf_wd[0]~41_combout\);

-- Location: LCCOMB_X23_Y34_N18
\core1|rf|RF_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\ = \core1|rf_wd[8]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[8]~57_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X23_Y34_N19
\core1|rf|RF_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(21));

-- Location: LCCOMB_X11_Y31_N20
\core1|rs_val_or_zero[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[8]~8_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0_bypass\(21)))) # (!\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0|auto_generated|ram_block1a8\,
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0_bypass\(21),
	combout => \core1|rs_val_or_zero[8]~8_combout\);

-- Location: FF_X11_Y31_N21
\core1|rs_val_2_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rs_val_or_zero[8]~8_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(8));

-- Location: LCCOMB_X15_Y37_N24
\core1|alu_1|ShiftRight0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~31_combout\ = (\core1|alu_1|ShiftRight0~30_combout\) # (\core1|alu_1|ShiftRight0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|alu_1|ShiftRight0~30_combout\,
	datad => \core1|alu_1|ShiftRight0~29_combout\,
	combout => \core1|alu_1|ShiftRight0~31_combout\);

-- Location: LCCOMB_X15_Y37_N16
\core1|alu_1|ShiftRight0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~109_combout\ = (\core1|rs_val_2_r\(3) & (((\core1|alu_1|ShiftRight0~31_combout\)))) # (!\core1|rs_val_2_r\(3) & ((\core1|alu_1|ShiftRight0~36_combout\) # ((\core1|alu_1|ShiftRight0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~36_combout\,
	datac => \core1|alu_1|ShiftRight0~35_combout\,
	datad => \core1|alu_1|ShiftRight0~31_combout\,
	combout => \core1|alu_1|ShiftRight0~109_combout\);

-- Location: LCCOMB_X16_Y38_N30
\core1|alu_1|ShiftLeft0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~37_combout\ = (!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftLeft0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|alu_1|ShiftLeft0~36_combout\,
	combout => \core1|alu_1|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X19_Y37_N28
\core1|alu_1|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~2_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|WideNor11~1_combout\) # ((\core1|alu_1|ShiftLeft0~37_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & (!\core1|alu_1|WideNor11~1_combout\ & 
-- ((\core1|alu_1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftLeft0~37_combout\,
	datad => \core1|alu_1|Add0~16_combout\,
	combout => \core1|alu_1|Selector23~2_combout\);

-- Location: LCCOMB_X19_Y37_N6
\core1|alu_1|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~3_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector23~2_combout\ & ((\core1|alu_1|ShiftRight0~110_combout\))) # (!\core1|alu_1|Selector23~2_combout\ & (\core1|alu_1|ShiftRight0~109_combout\)))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight0~109_combout\,
	datab => \core1|alu_1|WideNor11~1_combout\,
	datac => \core1|alu_1|ShiftRight0~110_combout\,
	datad => \core1|alu_1|Selector23~2_combout\,
	combout => \core1|alu_1|Selector23~3_combout\);

-- Location: LCCOMB_X18_Y33_N14
\core1|alu_1|result_o~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~54_combout\ = \core1|rs_val_2_r\(27) $ (\core1|rs_val_2_r\(18) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(27),
	datab => \core1|rs_val_2_r\(18),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~54_combout\);

-- Location: LCCOMB_X16_Y36_N2
\core1|alu_1|result_o~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~52_combout\ = (!\core1|alu_1|Add2~4_combout\ & ((\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftRight2~49_combout\))) # (!\core1|alu_1|Add2~5_combout\ & (\core1|alu_1|ShiftRight2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|Add2~5_combout\,
	datac => \core1|alu_1|ShiftRight2~43_combout\,
	datad => \core1|alu_1|ShiftRight2~49_combout\,
	combout => \core1|alu_1|result_o~52_combout\);

-- Location: LCCOMB_X16_Y38_N4
\core1|alu_1|result_o~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~53_combout\ = (\core1|alu_1|result_o~52_combout\) # ((\core1|alu_1|ShiftLeft0~37_combout\) # ((\core1|alu_1|ShiftRight2~97_combout\ & \core1|alu_1|ShiftRight2~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~52_combout\,
	datab => \core1|alu_1|ShiftRight2~97_combout\,
	datac => \core1|alu_1|ShiftLeft0~37_combout\,
	datad => \core1|alu_1|ShiftRight2~102_combout\,
	combout => \core1|alu_1|result_o~53_combout\);

-- Location: LCCOMB_X12_Y37_N22
\core1|alu_1|result_o~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~56_combout\ = \core1|rs_val_2_r\(8) $ (\core1|rd_val_2_r\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|result_o~56_combout\);

-- Location: LCCOMB_X17_Y37_N0
\core1|alu_1|result_o~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~55_combout\ = \core1|rs_val_2_r\(11) $ (\core1|rs_val_2_r\(26) $ (\core1|rs_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|rs_val_2_r\(26),
	datad => \core1|rs_val_2_r\(15),
	combout => \core1|alu_1|result_o~55_combout\);

-- Location: LCCOMB_X12_Y37_N16
\core1|alu_1|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~5_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rs_val_2_r\(8)) # (\core1|rd_val_2_r\(8)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) & 
-- (\core1|rs_val_2_r\(8) & \core1|rd_val_2_r\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(0),
	datab => \core1|rs_val_2_r\(8),
	datac => \core1|instruction_2_r.opcode\(1),
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|alu_1|Selector23~5_combout\);

-- Location: LCCOMB_X15_Y37_N12
\core1|alu_1|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~6_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight0~26_combout\ & (!\core1|rs_val_2_r\(3)))) # (!\core1|rs_val_2_r\(4) & (((\core1|alu_1|ShiftRight0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~26_combout\,
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight0~109_combout\,
	combout => \core1|alu_1|Selector23~6_combout\);

-- Location: LCCOMB_X15_Y37_N22
\core1|alu_1|Selector23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~12_combout\ = (\core1|alu_1|Selector23~5_combout\) # ((!\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & \core1|alu_1|Selector23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|instruction_2_r.opcode\(0),
	datac => \core1|alu_1|Selector23~5_combout\,
	datad => \core1|alu_1|Selector23~6_combout\,
	combout => \core1|alu_1|Selector23~12_combout\);

-- Location: LCCOMB_X16_Y34_N12
\core1|alu_1|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~4_combout\ = (!\core1|rs_val_2_r\(3) & (\core1|alu_1|ShiftRight0~26_combout\ & \core1|rs_val_2_r\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(3),
	datac => \core1|alu_1|ShiftRight0~26_combout\,
	datad => \core1|rs_val_2_r\(4),
	combout => \core1|alu_1|Selector23~4_combout\);

-- Location: LCCOMB_X14_Y38_N30
\core1|alu_1|ShiftLeft1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft1~58_combout\ = (!\core1|alu_1|Add2~5_combout\ & ((\core1|alu_1|ShiftLeft1~57_combout\) # ((\core1|alu_1|Add2~4_combout\ & \core1|alu_1|ShiftLeft1~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add2~4_combout\,
	datab => \core1|alu_1|ShiftLeft1~42_combout\,
	datac => \core1|alu_1|ShiftLeft1~57_combout\,
	datad => \core1|alu_1|Add2~5_combout\,
	combout => \core1|alu_1|ShiftLeft1~58_combout\);

-- Location: LCCOMB_X15_Y37_N10
\core1|alu_1|result_o~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~57_combout\ = (\core1|alu_1|Selector23~4_combout\) # ((\core1|alu_1|ShiftLeft1~58_combout\) # ((!\core1|rs_val_2_r\(4) & \core1|alu_1|ShiftRight0~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(4),
	datab => \core1|alu_1|ShiftRight0~109_combout\,
	datac => \core1|alu_1|Selector23~4_combout\,
	datad => \core1|alu_1|ShiftLeft1~58_combout\,
	combout => \core1|alu_1|result_o~57_combout\);

-- Location: LCCOMB_X15_Y37_N2
\core1|alu_1|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~7_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|result_o~57_combout\))) # (!\core1|alu_1|Selector30~10_combout\ & (\core1|alu_1|Selector23~12_combout\)))) # 
-- (!\core1|alu_1|Selector30~9_combout\ & (!\core1|alu_1|Selector30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector30~10_combout\,
	datac => \core1|alu_1|Selector23~12_combout\,
	datad => \core1|alu_1|result_o~57_combout\,
	combout => \core1|alu_1|Selector23~7_combout\);

-- Location: LCCOMB_X15_Y37_N28
\core1|alu_1|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~8_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector23~7_combout\ & (\core1|alu_1|result_o~56_combout\)) # (!\core1|alu_1|Selector23~7_combout\ & ((\core1|alu_1|result_o~55_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~56_combout\,
	datab => \core1|alu_1|Selector30~6_combout\,
	datac => \core1|alu_1|result_o~55_combout\,
	datad => \core1|alu_1|Selector23~7_combout\,
	combout => \core1|alu_1|Selector23~8_combout\);

-- Location: LCCOMB_X20_Y37_N18
\core1|alu_1|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~9_combout\ = (\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(8) & (\core1|alu_1|Selector30~13_combout\))) # (!\core1|alu_1|Selector30~14_combout\ & (((\core1|alu_1|Selector23~8_combout\) # 
-- (!\core1|alu_1|Selector30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~14_combout\,
	datab => \core1|rd_val_2_r\(8),
	datac => \core1|alu_1|Selector30~13_combout\,
	datad => \core1|alu_1|Selector23~8_combout\,
	combout => \core1|alu_1|Selector23~9_combout\);

-- Location: LCCOMB_X20_Y37_N24
\core1|alu_1|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~10_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector23~9_combout\ & (\core1|alu_1|result_o~54_combout\)) # (!\core1|alu_1|Selector23~9_combout\ & ((\core1|alu_1|result_o~53_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|alu_1|result_o~54_combout\,
	datac => \core1|alu_1|result_o~53_combout\,
	datad => \core1|alu_1|Selector23~9_combout\,
	combout => \core1|alu_1|Selector23~10_combout\);

-- Location: LCCOMB_X20_Y37_N10
\core1|alu_1|Selector23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~11_combout\ = (\core1|alu_1|Selector30~22_combout\ & (((\core1|rs_val_2_r\(8))) # (!\core1|alu_1|Selector30~18_combout\))) # (!\core1|alu_1|Selector30~22_combout\ & (\core1|alu_1|Selector30~18_combout\ & 
-- ((\core1|alu_1|Selector23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~22_combout\,
	datab => \core1|alu_1|Selector30~18_combout\,
	datac => \core1|rs_val_2_r\(8),
	datad => \core1|alu_1|Selector23~10_combout\,
	combout => \core1|alu_1|Selector23~11_combout\);

-- Location: LCCOMB_X20_Y37_N20
\core1|alu_1|Selector23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector23~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector23~11_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector23~11_combout\ & (\core1|alu_1|Add1~16_combout\)) # 
-- (!\core1|alu_1|Selector23~11_combout\ & ((\core1|alu_1|Selector23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~16_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Selector23~3_combout\,
	datad => \core1|alu_1|Selector23~11_combout\,
	combout => \core1|alu_1|Selector23~combout\);

-- Location: LCCOMB_X20_Y37_N6
\core1|PC_n[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[8]~19_combout\ = (\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[8]~18_combout\ & ((\core1|alu_1|Selector23~combout\))) # (!\core1|PC_n[8]~18_combout\ & (\net_packet_flat_i[40]~input_o\)))) # (!\core1|PC_n[6]~1_combout\ & 
-- (((\core1|PC_n[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \net_packet_flat_i[40]~input_o\,
	datac => \core1|PC_n[8]~18_combout\,
	datad => \core1|alu_1|Selector23~combout\,
	combout => \core1|PC_n[8]~19_combout\);

-- Location: LCCOMB_X20_Y37_N0
\core1|PC_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~10_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(8)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[8]~19_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(8),
	datad => \core1|PC_n[8]~19_combout\,
	combout => \core1|PC_r~10_combout\);

-- Location: FF_X20_Y37_N1
\core1|PC_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(8));

-- Location: LCCOMB_X20_Y37_N12
\core1|imem_addr[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[8]~18_combout\ = (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[8]~19_combout\) # ((\core1|PC_r\(8) & \core1|imem_addr[0]~1_combout\)))) # (!\core1|imem_addr[0]~0_combout\ & (\core1|PC_r\(8) & (\core1|imem_addr[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~0_combout\,
	datab => \core1|PC_r\(8),
	datac => \core1|imem_addr[0]~1_combout\,
	datad => \core1|PC_n[8]~19_combout\,
	combout => \core1|imem_addr[8]~18_combout\);

-- Location: LCCOMB_X20_Y37_N26
\core1|imem_addr[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[8]~19_combout\ = (\core1|imem_addr[8]~18_combout\) # ((\net_packet_flat_i[40]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[40]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[8]~18_combout\,
	combout => \core1|imem_addr[8]~19_combout\);

-- Location: LCCOMB_X21_Y38_N4
\core1|instruction_1_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~6_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(14),
	datad => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~6_combout\);

-- Location: FF_X21_Y38_N5
\core1|instruction_1_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~6_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(1));

-- Location: LCCOMB_X21_Y38_N6
\core1|imm_jump_add[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[0]~0_combout\ = (\core1|pc_1_r\(0) & (\core1|instruction_1_r.rs_imm\(0) $ (VCC))) # (!\core1|pc_1_r\(0) & (\core1|instruction_1_r.rs_imm\(0) & VCC))
-- \core1|imm_jump_add[0]~1\ = CARRY((\core1|pc_1_r\(0) & \core1|instruction_1_r.rs_imm\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(0),
	datab => \core1|instruction_1_r.rs_imm\(0),
	datad => VCC,
	combout => \core1|imm_jump_add[0]~0_combout\,
	cout => \core1|imm_jump_add[0]~1\);

-- Location: LCCOMB_X21_Y38_N8
\core1|imm_jump_add[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[1]~2_combout\ = (\core1|pc_1_r\(1) & ((\core1|instruction_1_r.rs_imm\(1) & (\core1|imm_jump_add[0]~1\ & VCC)) # (!\core1|instruction_1_r.rs_imm\(1) & (!\core1|imm_jump_add[0]~1\)))) # (!\core1|pc_1_r\(1) & 
-- ((\core1|instruction_1_r.rs_imm\(1) & (!\core1|imm_jump_add[0]~1\)) # (!\core1|instruction_1_r.rs_imm\(1) & ((\core1|imm_jump_add[0]~1\) # (GND)))))
-- \core1|imm_jump_add[1]~3\ = CARRY((\core1|pc_1_r\(1) & (!\core1|instruction_1_r.rs_imm\(1) & !\core1|imm_jump_add[0]~1\)) # (!\core1|pc_1_r\(1) & ((!\core1|imm_jump_add[0]~1\) # (!\core1|instruction_1_r.rs_imm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(1),
	datab => \core1|instruction_1_r.rs_imm\(1),
	datad => VCC,
	cin => \core1|imm_jump_add[0]~1\,
	combout => \core1|imm_jump_add[1]~2_combout\,
	cout => \core1|imm_jump_add[1]~3\);

-- Location: LCCOMB_X21_Y38_N10
\core1|imm_jump_add[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[2]~4_combout\ = ((\core1|pc_1_r\(2) $ (\core1|instruction_1_r.rs_imm\(2) $ (!\core1|imm_jump_add[1]~3\)))) # (GND)
-- \core1|imm_jump_add[2]~5\ = CARRY((\core1|pc_1_r\(2) & ((\core1|instruction_1_r.rs_imm\(2)) # (!\core1|imm_jump_add[1]~3\))) # (!\core1|pc_1_r\(2) & (\core1|instruction_1_r.rs_imm\(2) & !\core1|imm_jump_add[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(2),
	datab => \core1|instruction_1_r.rs_imm\(2),
	datad => VCC,
	cin => \core1|imm_jump_add[1]~3\,
	combout => \core1|imm_jump_add[2]~4_combout\,
	cout => \core1|imm_jump_add[2]~5\);

-- Location: LCCOMB_X21_Y38_N12
\core1|imm_jump_add[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[3]~6_combout\ = (\core1|instruction_1_r.rs_imm\(3) & ((\core1|pc_1_r\(3) & (\core1|imm_jump_add[2]~5\ & VCC)) # (!\core1|pc_1_r\(3) & (!\core1|imm_jump_add[2]~5\)))) # (!\core1|instruction_1_r.rs_imm\(3) & ((\core1|pc_1_r\(3) & 
-- (!\core1|imm_jump_add[2]~5\)) # (!\core1|pc_1_r\(3) & ((\core1|imm_jump_add[2]~5\) # (GND)))))
-- \core1|imm_jump_add[3]~7\ = CARRY((\core1|instruction_1_r.rs_imm\(3) & (!\core1|pc_1_r\(3) & !\core1|imm_jump_add[2]~5\)) # (!\core1|instruction_1_r.rs_imm\(3) & ((!\core1|imm_jump_add[2]~5\) # (!\core1|pc_1_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|pc_1_r\(3),
	datad => VCC,
	cin => \core1|imm_jump_add[2]~5\,
	combout => \core1|imm_jump_add[3]~6_combout\,
	cout => \core1|imm_jump_add[3]~7\);

-- Location: LCCOMB_X21_Y38_N14
\core1|imm_jump_add[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[4]~8_combout\ = ((\core1|instruction_1_r.rs_imm\(4) $ (\core1|pc_1_r\(4) $ (!\core1|imm_jump_add[3]~7\)))) # (GND)
-- \core1|imm_jump_add[4]~9\ = CARRY((\core1|instruction_1_r.rs_imm\(4) & ((\core1|pc_1_r\(4)) # (!\core1|imm_jump_add[3]~7\))) # (!\core1|instruction_1_r.rs_imm\(4) & (\core1|pc_1_r\(4) & !\core1|imm_jump_add[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(4),
	datab => \core1|pc_1_r\(4),
	datad => VCC,
	cin => \core1|imm_jump_add[3]~7\,
	combout => \core1|imm_jump_add[4]~8_combout\,
	cout => \core1|imm_jump_add[4]~9\);

-- Location: LCCOMB_X21_Y38_N16
\core1|imm_jump_add[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[5]~10_combout\ = (\core1|pc_1_r\(5) & ((\core1|instruction_1_r.rs_imm\(5) & (\core1|imm_jump_add[4]~9\ & VCC)) # (!\core1|instruction_1_r.rs_imm\(5) & (!\core1|imm_jump_add[4]~9\)))) # (!\core1|pc_1_r\(5) & 
-- ((\core1|instruction_1_r.rs_imm\(5) & (!\core1|imm_jump_add[4]~9\)) # (!\core1|instruction_1_r.rs_imm\(5) & ((\core1|imm_jump_add[4]~9\) # (GND)))))
-- \core1|imm_jump_add[5]~11\ = CARRY((\core1|pc_1_r\(5) & (!\core1|instruction_1_r.rs_imm\(5) & !\core1|imm_jump_add[4]~9\)) # (!\core1|pc_1_r\(5) & ((!\core1|imm_jump_add[4]~9\) # (!\core1|instruction_1_r.rs_imm\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(5),
	datab => \core1|instruction_1_r.rs_imm\(5),
	datad => VCC,
	cin => \core1|imm_jump_add[4]~9\,
	combout => \core1|imm_jump_add[5]~10_combout\,
	cout => \core1|imm_jump_add[5]~11\);

-- Location: LCCOMB_X21_Y38_N18
\core1|imm_jump_add[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imm_jump_add[6]~12_combout\ = ((\core1|pc_1_r\(6) $ (\core1|instruction_1_r.rs_imm\(5) $ (!\core1|imm_jump_add[5]~11\)))) # (GND)
-- \core1|imm_jump_add[6]~13\ = CARRY((\core1|pc_1_r\(6) & ((\core1|instruction_1_r.rs_imm\(5)) # (!\core1|imm_jump_add[5]~11\))) # (!\core1|pc_1_r\(6) & (\core1|instruction_1_r.rs_imm\(5) & !\core1|imm_jump_add[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_1_r\(6),
	datab => \core1|instruction_1_r.rs_imm\(5),
	datad => VCC,
	cin => \core1|imm_jump_add[5]~11\,
	combout => \core1|imm_jump_add[6]~12_combout\,
	cout => \core1|imm_jump_add[6]~13\);

-- Location: LCCOMB_X23_Y37_N26
\core1|PC_n[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[7]~16_combout\ = (\core1|PC_n[6]~0_combout\ & (((\core1|PC_n[6]~1_combout\)))) # (!\core1|PC_n[6]~0_combout\ & ((\core1|PC_n[6]~1_combout\ & ((\net_packet_flat_i[39]~input_o\))) # (!\core1|PC_n[6]~1_combout\ & 
-- (\core1|imm_jump_add[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[7]~14_combout\,
	datab => \net_packet_flat_i[39]~input_o\,
	datac => \core1|PC_n[6]~0_combout\,
	datad => \core1|PC_n[6]~1_combout\,
	combout => \core1|PC_n[7]~16_combout\);

-- Location: LCCOMB_X23_Y37_N20
\core1|PC_n[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[7]~17_combout\ = (\core1|PC_n[6]~0_combout\ & ((\core1|PC_n[7]~16_combout\ & ((\core1|alu_1|Selector24~combout\))) # (!\core1|PC_n[7]~16_combout\ & (\core1|pc_plus1[7]~14_combout\)))) # (!\core1|PC_n[6]~0_combout\ & 
-- (((\core1|PC_n[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_plus1[7]~14_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \core1|PC_n[7]~16_combout\,
	datad => \core1|alu_1|Selector24~combout\,
	combout => \core1|PC_n[7]~17_combout\);

-- Location: LCCOMB_X23_Y37_N14
\core1|PC_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~9_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(7)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[7]~17_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(7),
	datad => \core1|PC_n[7]~17_combout\,
	combout => \core1|PC_r~9_combout\);

-- Location: FF_X23_Y37_N15
\core1|PC_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(7));

-- Location: LCCOMB_X23_Y37_N6
\core1|imem_addr[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[7]~16_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(7)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[7]~17_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (((\core1|imem_addr[0]~0_combout\ & 
-- \core1|PC_n[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|PC_r\(7),
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[7]~17_combout\,
	combout => \core1|imem_addr[7]~16_combout\);

-- Location: LCCOMB_X23_Y37_N24
\core1|imem_addr[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[7]~17_combout\ = (\core1|imem_addr[7]~16_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[39]~input_o\,
	datad => \core1|imem_addr[7]~16_combout\,
	combout => \core1|imem_addr[7]~17_combout\);

-- Location: LCCOMB_X20_Y39_N22
\core1|instruction_1_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~1_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(1),
	combout => \core1|instruction_1_r~1_combout\);

-- Location: FF_X20_Y39_N23
\core1|instruction_1_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~1_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(3));

-- Location: LCCOMB_X18_Y37_N24
\core1|decode|WideNor2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor2~1_combout\ = (\core1|instruction_1_r.opcode\(3) & (\core1|instruction_1_r.opcode\(4) & (!\core1|instruction_1_r.opcode\(1) & !\core1|instruction_1_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(3),
	datab => \core1|instruction_1_r.opcode\(4),
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|instruction_1_r.opcode\(2),
	combout => \core1|decode|WideNor2~1_combout\);

-- Location: FF_X18_Y37_N25
\core1|is_load_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor2~1_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_load_op_2_r~q\);

-- Location: LCCOMB_X19_Y36_N2
\core1|rf_wd[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~38_combout\ = (\core1|net_reg_write_cmd~combout\) # ((\core1|is_load_op_2_r~q\ & !\core1|alu_1|WideNor11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_load_op_2_r~q\,
	datac => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|net_reg_write_cmd~combout\,
	combout => \core1|rf_wd[6]~38_combout\);

-- Location: IOIBUF_X0_Y13_N22
\from_mem_flat_i[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(8),
	o => \from_mem_flat_i[8]~input_o\);

-- Location: LCCOMB_X21_Y33_N4
\core1|rf_wd[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~52_combout\ = (\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[11]~39_combout\ & (\from_mem_flat_i[8]~input_o\)) # (!\core1|rf_wd[11]~39_combout\ & ((\net_packet_flat_i[6]~input_o\))))) # (!\core1|rf_wd[6]~38_combout\ & 
-- (((\core1|rf_wd[11]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \from_mem_flat_i[8]~input_o\,
	datac => \core1|rf_wd[11]~39_combout\,
	datad => \net_packet_flat_i[6]~input_o\,
	combout => \core1|rf_wd[6]~52_combout\);

-- Location: LCCOMB_X21_Y33_N14
\core1|rf_wd[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf_wd[6]~53_combout\ = (\core1|rf_wd[6]~38_combout\ & (\core1|rf_wd[6]~52_combout\)) # (!\core1|rf_wd[6]~38_combout\ & ((\core1|rf_wd[6]~52_combout\ & ((\core1|alu_1|Selector25~combout\))) # (!\core1|rf_wd[6]~52_combout\ & 
-- (\core1|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf_wd[6]~38_combout\,
	datab => \core1|rf_wd[6]~52_combout\,
	datac => \core1|Add2~12_combout\,
	datad => \core1|alu_1|Selector25~combout\,
	combout => \core1|rf_wd[6]~53_combout\);

-- Location: LCCOMB_X18_Y27_N16
\core1|rf|RF_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\ = \core1|rf_wd[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \core1|rf_wd[6]~53_combout\,
	combout => \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X18_Y27_N17
\core1|rf|RF_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|rf|RF_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rf|RF_rtl_0_bypass\(19));

-- Location: LCCOMB_X11_Y31_N8
\core1|rs_val_or_zero[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|rs_val_or_zero[6]~6_combout\ = (!\core1|always2~1_combout\ & ((\core1|rf|RF~2051_combout\ & (\core1|rf|RF_rtl_0_bypass\(19))) # (!\core1|rf|RF~2051_combout\ & ((\core1|rf|RF_rtl_0|auto_generated|ram_block1a6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rf|RF_rtl_0_bypass\(19),
	datab => \core1|always2~1_combout\,
	datac => \core1|rf|RF~2051_combout\,
	datad => \core1|rf|RF_rtl_0|auto_generated|ram_block1a6\,
	combout => \core1|rs_val_or_zero[6]~6_combout\);

-- Location: FF_X9_Y32_N7
\core1|rs_val_2_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|rs_val_or_zero[6]~6_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|rs_val_2_r\(6));

-- Location: LCCOMB_X14_Y31_N10
\core1|alu_1|result_o~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~45_combout\ = \core1|rs_val_2_r\(23) $ (\core1|rs_val_2_r\(16) $ (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(23),
	datac => \core1|rs_val_2_r\(16),
	datad => \core1|rs_val_2_r\(25),
	combout => \core1|alu_1|result_o~45_combout\);

-- Location: LCCOMB_X18_Y34_N12
\core1|alu_1|result_o~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~47_combout\ = \core1|rd_val_2_r\(6) $ (\core1|rs_val_2_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|rd_val_2_r\(6),
	datad => \core1|rs_val_2_r\(6),
	combout => \core1|alu_1|result_o~47_combout\);

-- Location: LCCOMB_X11_Y31_N24
\core1|alu_1|result_o~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~46_combout\ = \core1|rs_val_2_r\(9) $ (\core1|rs_val_2_r\(13) $ (\core1|rs_val_2_r\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datab => \core1|rs_val_2_r\(13),
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|alu_1|result_o~46_combout\);

-- Location: LCCOMB_X17_Y34_N12
\core1|alu_1|Selector25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~5_combout\ = (\core1|alu_1|Selector30~9_combout\ & (\core1|alu_1|Selector31~2_combout\ & \core1|alu_1|Selector30~10_combout\)) # (!\core1|alu_1|Selector30~9_combout\ & ((!\core1|alu_1|Selector30~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~9_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datad => \core1|alu_1|Selector30~10_combout\,
	combout => \core1|alu_1|Selector25~5_combout\);

-- Location: LCCOMB_X18_Y33_N10
\core1|alu_1|Selector25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~3_combout\ = (\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (((\core1|rd_val_2_r\(6)) # (\core1|rs_val_2_r\(6)))))) # (!\core1|instruction_2_r.opcode\(1) & (\core1|rd_val_2_r\(6) & (\core1|rs_val_2_r\(6) 
-- & \core1|instruction_2_r.opcode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rs_val_2_r\(6),
	datad => \core1|instruction_2_r.opcode\(0),
	combout => \core1|alu_1|Selector25~3_combout\);

-- Location: LCCOMB_X14_Y36_N16
\core1|alu_1|ShiftRight0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~93_combout\ = (\core1|alu_1|ShiftLeft0~12_combout\ & ((\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~26_combout\)) # (!\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight1~26_combout\,
	datab => \core1|alu_1|ShiftRight1~23_combout\,
	datac => \core1|rs_val_2_r\(1),
	datad => \core1|alu_1|ShiftLeft0~12_combout\,
	combout => \core1|alu_1|ShiftRight0~93_combout\);

-- Location: LCCOMB_X16_Y35_N28
\core1|alu_1|ShiftRight0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~94_combout\ = (\core1|alu_1|ShiftRight0~40_combout\ & ((\core1|rs_val_2_r\(1) & ((\core1|alu_1|ShiftRight1~24_combout\))) # (!\core1|rs_val_2_r\(1) & (\core1|alu_1|ShiftRight1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(1),
	datab => \core1|alu_1|ShiftRight0~40_combout\,
	datac => \core1|alu_1|ShiftRight1~21_combout\,
	datad => \core1|alu_1|ShiftRight1~24_combout\,
	combout => \core1|alu_1|ShiftRight0~94_combout\);

-- Location: LCCOMB_X17_Y34_N16
\core1|alu_1|ShiftRight0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight0~97_combout\ = (\core1|alu_1|ShiftRight0~93_combout\) # ((\core1|alu_1|ShiftRight0~94_combout\) # ((\core1|rs_val_2_r\(3) & \core1|alu_1|ShiftRight0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(3),
	datab => \core1|alu_1|ShiftRight0~96_combout\,
	datac => \core1|alu_1|ShiftRight0~93_combout\,
	datad => \core1|alu_1|ShiftRight0~94_combout\,
	combout => \core1|alu_1|ShiftRight0~97_combout\);

-- Location: LCCOMB_X17_Y34_N6
\core1|alu_1|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~2_combout\ = (\core1|rs_val_2_r\(4) & (\core1|alu_1|ShiftRight1~56_combout\)) # (!\core1|rs_val_2_r\(4) & ((\core1|alu_1|ShiftRight0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|alu_1|ShiftRight1~56_combout\,
	datad => \core1|alu_1|ShiftRight0~97_combout\,
	combout => \core1|alu_1|Selector25~2_combout\);

-- Location: LCCOMB_X17_Y34_N8
\core1|alu_1|Selector25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~4_combout\ = (\core1|alu_1|Selector30~10_combout\ & (((\core1|alu_1|Selector25~2_combout\)))) # (!\core1|alu_1|Selector30~10_combout\ & ((\core1|alu_1|Selector25~3_combout\) # ((\core1|alu_1|Selector30~8_combout\ & 
-- \core1|alu_1|Selector25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~10_combout\,
	datab => \core1|alu_1|Selector30~8_combout\,
	datac => \core1|alu_1|Selector25~3_combout\,
	datad => \core1|alu_1|Selector25~2_combout\,
	combout => \core1|alu_1|Selector25~4_combout\);

-- Location: LCCOMB_X17_Y34_N18
\core1|alu_1|Selector25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~6_combout\ = (\core1|alu_1|Selector30~9_combout\ & ((\core1|alu_1|Selector25~4_combout\) # ((\core1|alu_1|Selector25~5_combout\ & \core1|alu_1|ShiftLeft1~52_combout\)))) # (!\core1|alu_1|Selector30~9_combout\ & 
-- (\core1|alu_1|Selector25~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector25~5_combout\,
	datab => \core1|alu_1|ShiftLeft1~52_combout\,
	datac => \core1|alu_1|Selector25~4_combout\,
	datad => \core1|alu_1|Selector30~9_combout\,
	combout => \core1|alu_1|Selector25~6_combout\);

-- Location: LCCOMB_X17_Y34_N24
\core1|alu_1|Selector25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~7_combout\ = (\core1|alu_1|Selector30~6_combout\ & ((\core1|alu_1|Selector25~6_combout\ & (\core1|alu_1|result_o~47_combout\)) # (!\core1|alu_1|Selector25~6_combout\ & ((\core1|alu_1|result_o~46_combout\))))) # 
-- (!\core1|alu_1|Selector30~6_combout\ & (((\core1|alu_1|Selector25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~6_combout\,
	datab => \core1|alu_1|result_o~47_combout\,
	datac => \core1|alu_1|result_o~46_combout\,
	datad => \core1|alu_1|Selector25~6_combout\,
	combout => \core1|alu_1|Selector25~7_combout\);

-- Location: LCCOMB_X17_Y34_N30
\core1|alu_1|Selector25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~8_combout\ = (\core1|alu_1|Selector30~13_combout\ & ((\core1|alu_1|Selector30~14_combout\ & (\core1|rd_val_2_r\(6))) # (!\core1|alu_1|Selector30~14_combout\ & ((\core1|alu_1|Selector25~7_combout\))))) # 
-- (!\core1|alu_1|Selector30~13_combout\ & (((!\core1|alu_1|Selector30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|alu_1|Selector30~13_combout\,
	datac => \core1|alu_1|Selector30~14_combout\,
	datad => \core1|alu_1|Selector25~7_combout\,
	combout => \core1|alu_1|Selector25~8_combout\);

-- Location: LCCOMB_X15_Y39_N22
\core1|alu_1|ShiftRight2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~87_combout\ = (\core1|alu_1|Selector31~2_combout\ & (\core1|alu_1|ShiftRight2~108_combout\ & (!\core1|alu_1|ShiftLeft1~46_combout\))) # (!\core1|alu_1|Selector31~2_combout\ & (((\core1|alu_1|ShiftLeft1~46_combout\) # 
-- (\core1|alu_1|ShiftRight2~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftRight2~108_combout\,
	datab => \core1|alu_1|Selector31~2_combout\,
	datac => \core1|alu_1|ShiftLeft1~46_combout\,
	datad => \core1|alu_1|ShiftRight2~117_combout\,
	combout => \core1|alu_1|ShiftRight2~87_combout\);

-- Location: LCCOMB_X16_Y39_N6
\core1|alu_1|ShiftRight2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftRight2~91_combout\ = (\core1|alu_1|ShiftLeft1~46_combout\ & ((\core1|alu_1|ShiftRight2~87_combout\ & ((\core1|alu_1|ShiftRight2~90_combout\))) # (!\core1|alu_1|ShiftRight2~87_combout\ & (\core1|alu_1|ShiftRight2~109_combout\)))) # 
-- (!\core1|alu_1|ShiftLeft1~46_combout\ & (((\core1|alu_1|ShiftRight2~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft1~46_combout\,
	datab => \core1|alu_1|ShiftRight2~109_combout\,
	datac => \core1|alu_1|ShiftRight2~90_combout\,
	datad => \core1|alu_1|ShiftRight2~87_combout\,
	combout => \core1|alu_1|ShiftRight2~91_combout\);

-- Location: LCCOMB_X16_Y39_N2
\core1|alu_1|result_o~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|result_o~188_combout\ = (\core1|alu_1|ShiftRight2~91_combout\) # ((\core1|alu_1|ShiftLeft0~27_combout\ & (!\core1|rs_val_2_r\(4) & !\core1|rs_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~27_combout\,
	datab => \core1|rs_val_2_r\(4),
	datac => \core1|rs_val_2_r\(3),
	datad => \core1|alu_1|ShiftRight2~91_combout\,
	combout => \core1|alu_1|result_o~188_combout\);

-- Location: LCCOMB_X17_Y34_N20
\core1|alu_1|Selector25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~9_combout\ = (\core1|alu_1|WideNor11~0_combout\ & ((\core1|alu_1|Selector25~8_combout\ & (\core1|alu_1|result_o~45_combout\)) # (!\core1|alu_1|Selector25~8_combout\ & ((\core1|alu_1|result_o~188_combout\))))) # 
-- (!\core1|alu_1|WideNor11~0_combout\ & (((\core1|alu_1|Selector25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|result_o~45_combout\,
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|Selector25~8_combout\,
	datad => \core1|alu_1|result_o~188_combout\,
	combout => \core1|alu_1|Selector25~9_combout\);

-- Location: LCCOMB_X17_Y34_N26
\core1|alu_1|Selector25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~10_combout\ = (\core1|alu_1|Selector30~22_combout\ & ((\core1|rs_val_2_r\(6)) # ((!\core1|alu_1|Selector30~18_combout\)))) # (!\core1|alu_1|Selector30~22_combout\ & (((\core1|alu_1|Selector30~18_combout\ & 
-- \core1|alu_1|Selector25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(6),
	datab => \core1|alu_1|Selector30~22_combout\,
	datac => \core1|alu_1|Selector30~18_combout\,
	datad => \core1|alu_1|Selector25~9_combout\,
	combout => \core1|alu_1|Selector25~10_combout\);

-- Location: LCCOMB_X12_Y37_N20
\core1|alu_1|ShiftLeft0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|ShiftLeft0~26_combout\ = (!\core1|alu_1|ShiftLeft0~20_combout\ & ((\core1|alu_1|ShiftLeft0~25_combout\) # ((\core1|rs_val_2_r\(2) & \core1|alu_1|ShiftLeft0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|ShiftLeft0~20_combout\,
	datab => \core1|rs_val_2_r\(2),
	datac => \core1|alu_1|ShiftLeft0~14_combout\,
	datad => \core1|alu_1|ShiftLeft0~25_combout\,
	combout => \core1|alu_1|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X12_Y37_N6
\core1|alu_1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~0_combout\ = (\core1|alu_1|Selector30~2_combout\ & ((\core1|alu_1|ShiftLeft0~26_combout\) # ((\core1|alu_1|WideNor11~1_combout\)))) # (!\core1|alu_1|Selector30~2_combout\ & (((!\core1|alu_1|WideNor11~1_combout\ & 
-- \core1|alu_1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Selector30~2_combout\,
	datab => \core1|alu_1|ShiftLeft0~26_combout\,
	datac => \core1|alu_1|WideNor11~1_combout\,
	datad => \core1|alu_1|Add0~12_combout\,
	combout => \core1|alu_1|Selector25~0_combout\);

-- Location: LCCOMB_X12_Y37_N24
\core1|alu_1|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~1_combout\ = (\core1|alu_1|WideNor11~1_combout\ & ((\core1|alu_1|Selector25~0_combout\ & (\core1|alu_1|ShiftRight0~101_combout\)) # (!\core1|alu_1|Selector25~0_combout\ & ((\core1|alu_1|ShiftRight0~97_combout\))))) # 
-- (!\core1|alu_1|WideNor11~1_combout\ & (((\core1|alu_1|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~1_combout\,
	datab => \core1|alu_1|ShiftRight0~101_combout\,
	datac => \core1|alu_1|ShiftRight0~97_combout\,
	datad => \core1|alu_1|Selector25~0_combout\,
	combout => \core1|alu_1|Selector25~1_combout\);

-- Location: LCCOMB_X17_Y34_N4
\core1|alu_1|Selector25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector25~combout\ = (\core1|alu_1|Selector30~5_combout\ & (((\core1|alu_1|Selector25~10_combout\)))) # (!\core1|alu_1|Selector30~5_combout\ & ((\core1|alu_1|Selector25~10_combout\ & (\core1|alu_1|Add1~12_combout\)) # 
-- (!\core1|alu_1|Selector25~10_combout\ & ((\core1|alu_1|Selector25~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Add1~12_combout\,
	datab => \core1|alu_1|Selector30~5_combout\,
	datac => \core1|alu_1|Selector25~10_combout\,
	datad => \core1|alu_1|Selector25~1_combout\,
	combout => \core1|alu_1|Selector25~combout\);

-- Location: LCCOMB_X22_Y38_N30
\core1|PC_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~14_combout\ = (\core1|PC_n[6]~1_combout\ & (((\core1|PC_n[6]~0_combout\)))) # (!\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~0_combout\ & (\core1|pc_plus1[6]~12_combout\)) # (!\core1|PC_n[6]~0_combout\ & 
-- ((\core1|imm_jump_add[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_plus1[6]~12_combout\,
	datab => \core1|imm_jump_add[6]~12_combout\,
	datac => \core1|PC_n[6]~1_combout\,
	datad => \core1|PC_n[6]~0_combout\,
	combout => \core1|PC_n[6]~14_combout\);

-- Location: LCCOMB_X23_Y34_N2
\core1|PC_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~15_combout\ = (\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~14_combout\ & ((\core1|alu_1|Selector25~combout\))) # (!\core1|PC_n[6]~14_combout\ & (\net_packet_flat_i[38]~input_o\)))) # (!\core1|PC_n[6]~1_combout\ & 
-- (((\core1|PC_n[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \net_packet_flat_i[38]~input_o\,
	datac => \core1|alu_1|Selector25~combout\,
	datad => \core1|PC_n[6]~14_combout\,
	combout => \core1|PC_n[6]~15_combout\);

-- Location: LCCOMB_X23_Y34_N6
\core1|PC_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~8_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(6)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[6]~15_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(6),
	datad => \core1|PC_n[6]~15_combout\,
	combout => \core1|PC_r~8_combout\);

-- Location: FF_X23_Y34_N7
\core1|PC_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(6));

-- Location: LCCOMB_X23_Y34_N0
\core1|imem_addr[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[6]~14_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(6)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[6]~15_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (((\core1|imem_addr[0]~0_combout\ & 
-- \core1|PC_n[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|PC_r\(6),
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[6]~15_combout\,
	combout => \core1|imem_addr[6]~14_combout\);

-- Location: LCCOMB_X23_Y34_N26
\core1|imem_addr[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[6]~15_combout\ = (\core1|imem_addr[6]~14_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[38]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[38]~input_o\,
	datad => \core1|imem_addr[6]~14_combout\,
	combout => \core1|imem_addr[6]~15_combout\);

-- Location: LCCOMB_X25_Y38_N18
\core1|instruction_1_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~10_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(10),
	datad => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~10_combout\);

-- Location: FF_X25_Y38_N19
\core1|instruction_1_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~10_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(5));

-- Location: LCCOMB_X20_Y35_N26
\core1|PC_n[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~12_combout\ = (\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~0_combout\) # ((\net_packet_flat_i[37]~input_o\)))) # (!\core1|PC_n[6]~1_combout\ & (!\core1|PC_n[6]~0_combout\ & ((\core1|imm_jump_add[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \net_packet_flat_i[37]~input_o\,
	datad => \core1|imm_jump_add[5]~10_combout\,
	combout => \core1|PC_n[5]~12_combout\);

-- Location: LCCOMB_X20_Y35_N12
\core1|PC_n[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[5]~13_combout\ = (\core1|PC_n[5]~12_combout\ & (((\core1|alu_1|Selector26~combout\)) # (!\core1|PC_n[6]~0_combout\))) # (!\core1|PC_n[5]~12_combout\ & (\core1|PC_n[6]~0_combout\ & (\core1|pc_plus1[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[5]~12_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \core1|pc_plus1[5]~10_combout\,
	datad => \core1|alu_1|Selector26~combout\,
	combout => \core1|PC_n[5]~13_combout\);

-- Location: LCCOMB_X20_Y35_N14
\core1|PC_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~7_combout\ = (\core1|PC_r~0_combout\ & ((\core1|PC_n[5]~13_combout\) # ((\core1|PC_r~1_combout\ & \core1|PC_r\(5))))) # (!\core1|PC_r~0_combout\ & (\core1|PC_r~1_combout\ & (\core1|PC_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~0_combout\,
	datab => \core1|PC_r~1_combout\,
	datac => \core1|PC_r\(5),
	datad => \core1|PC_n[5]~13_combout\,
	combout => \core1|PC_r~7_combout\);

-- Location: FF_X20_Y35_N15
\core1|PC_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(5));

-- Location: LCCOMB_X20_Y35_N22
\core1|imem_addr[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[5]~12_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(5)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[5]~13_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (((\core1|imem_addr[0]~0_combout\ & 
-- \core1|PC_n[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|PC_r\(5),
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[5]~13_combout\,
	combout => \core1|imem_addr[5]~12_combout\);

-- Location: LCCOMB_X20_Y35_N0
\core1|imem_addr[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[5]~13_combout\ = (\core1|imem_addr[5]~12_combout\) # ((\net_packet_flat_i[37]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[37]~input_o\,
	datac => \core1|imem_addr[5]~12_combout\,
	datad => \core1|imem_wen~combout\,
	combout => \core1|imem_addr[5]~13_combout\);

-- Location: LCCOMB_X23_Y38_N0
\core1|instruction_1_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~9_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(11),
	combout => \core1|instruction_1_r~9_combout\);

-- Location: FF_X23_Y38_N1
\core1|instruction_1_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~9_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(4));

-- Location: LCCOMB_X22_Y38_N8
\core1|PC_n[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[4]~10_combout\ = (\core1|PC_n[6]~1_combout\ & (((\core1|PC_n[6]~0_combout\)))) # (!\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~0_combout\ & ((\core1|pc_plus1[4]~8_combout\))) # (!\core1|PC_n[6]~0_combout\ & 
-- (\core1|imm_jump_add[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imm_jump_add[4]~8_combout\,
	datab => \core1|pc_plus1[4]~8_combout\,
	datac => \core1|PC_n[6]~1_combout\,
	datad => \core1|PC_n[6]~0_combout\,
	combout => \core1|PC_n[4]~10_combout\);

-- Location: LCCOMB_X22_Y37_N6
\core1|PC_n[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[4]~11_combout\ = (\core1|PC_n[4]~10_combout\ & (((\core1|alu_1|Selector27~combout\) # (!\core1|PC_n[6]~1_combout\)))) # (!\core1|PC_n[4]~10_combout\ & (\net_packet_flat_i[36]~input_o\ & (\core1|PC_n[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[36]~input_o\,
	datab => \core1|PC_n[4]~10_combout\,
	datac => \core1|PC_n[6]~1_combout\,
	datad => \core1|alu_1|Selector27~combout\,
	combout => \core1|PC_n[4]~11_combout\);

-- Location: LCCOMB_X22_Y37_N0
\core1|PC_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~6_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(4)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[4]~11_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(4),
	datad => \core1|PC_n[4]~11_combout\,
	combout => \core1|PC_r~6_combout\);

-- Location: FF_X22_Y37_N1
\core1|PC_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(4));

-- Location: LCCOMB_X22_Y37_N8
\core1|imem_addr[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[4]~10_combout\ = (\core1|PC_r\(4) & ((\core1|imem_addr[0]~1_combout\) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[4]~11_combout\)))) # (!\core1|PC_r\(4) & (((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(4),
	datab => \core1|imem_addr[0]~1_combout\,
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[4]~11_combout\,
	combout => \core1|imem_addr[4]~10_combout\);

-- Location: LCCOMB_X23_Y37_N12
\core1|imem_addr[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[4]~11_combout\ = (\core1|imem_addr[4]~10_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[36]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[36]~input_o\,
	datad => \core1|imem_addr[4]~10_combout\,
	combout => \core1|imem_addr[4]~11_combout\);

-- Location: LCCOMB_X23_Y38_N10
\core1|instruction_1_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~8_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(12),
	datad => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~8_combout\);

-- Location: FF_X23_Y38_N11
\core1|instruction_1_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~8_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(3));

-- Location: LCCOMB_X23_Y37_N4
\core1|PC_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[3]~8_combout\ = (\core1|PC_n[6]~1_combout\ & ((\net_packet_flat_i[35]~input_o\) # ((\core1|PC_n[6]~0_combout\)))) # (!\core1|PC_n[6]~1_combout\ & (((!\core1|PC_n[6]~0_combout\ & \core1|imm_jump_add[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[35]~input_o\,
	datab => \core1|PC_n[6]~1_combout\,
	datac => \core1|PC_n[6]~0_combout\,
	datad => \core1|imm_jump_add[3]~6_combout\,
	combout => \core1|PC_n[3]~8_combout\);

-- Location: LCCOMB_X23_Y37_N2
\core1|PC_n[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[3]~9_combout\ = (\core1|PC_n[6]~0_combout\ & ((\core1|PC_n[3]~8_combout\ & ((\core1|alu_1|Selector28~combout\))) # (!\core1|PC_n[3]~8_combout\ & (\core1|pc_plus1[3]~6_combout\)))) # (!\core1|PC_n[6]~0_combout\ & 
-- (((\core1|PC_n[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~0_combout\,
	datab => \core1|pc_plus1[3]~6_combout\,
	datac => \core1|PC_n[3]~8_combout\,
	datad => \core1|alu_1|Selector28~combout\,
	combout => \core1|PC_n[3]~9_combout\);

-- Location: LCCOMB_X23_Y37_N0
\core1|PC_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~5_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(3)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[3]~9_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(3),
	datad => \core1|PC_n[3]~9_combout\,
	combout => \core1|PC_r~5_combout\);

-- Location: FF_X23_Y37_N1
\core1|PC_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(3));

-- Location: LCCOMB_X23_Y37_N28
\core1|imem_addr[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[3]~8_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(3)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[3]~9_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|PC_r\(3),
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[3]~9_combout\,
	combout => \core1|imem_addr[3]~8_combout\);

-- Location: LCCOMB_X23_Y37_N22
\core1|imem_addr[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[3]~9_combout\ = (\core1|imem_addr[3]~8_combout\) # ((\net_packet_flat_i[35]~input_o\ & \core1|imem_wen~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \net_packet_flat_i[35]~input_o\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|imem_addr[3]~8_combout\,
	combout => \core1|imem_addr[3]~9_combout\);

-- Location: LCCOMB_X23_Y35_N30
\core1|instruction_1_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~7_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(13),
	datad => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~7_combout\);

-- Location: FF_X23_Y35_N27
\core1|instruction_1_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \core1|instruction_1_r~7_combout\,
	sload => VCC,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.rs_imm\(2));

-- Location: LCCOMB_X21_Y38_N28
\core1|PC_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[2]~6_combout\ = (\core1|PC_n[6]~0_combout\ & ((\core1|pc_plus1[2]~4_combout\) # ((\core1|PC_n[6]~1_combout\)))) # (!\core1|PC_n[6]~0_combout\ & (((\core1|imm_jump_add[2]~4_combout\ & !\core1|PC_n[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~0_combout\,
	datab => \core1|pc_plus1[2]~4_combout\,
	datac => \core1|imm_jump_add[2]~4_combout\,
	datad => \core1|PC_n[6]~1_combout\,
	combout => \core1|PC_n[2]~6_combout\);

-- Location: LCCOMB_X20_Y35_N24
\core1|PC_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[2]~7_combout\ = (\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[2]~6_combout\ & ((\core1|alu_1|Selector29~combout\))) # (!\core1|PC_n[2]~6_combout\ & (\net_packet_flat_i[34]~input_o\)))) # (!\core1|PC_n[6]~1_combout\ & (\core1|PC_n[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \core1|PC_n[2]~6_combout\,
	datac => \net_packet_flat_i[34]~input_o\,
	datad => \core1|alu_1|Selector29~combout\,
	combout => \core1|PC_n[2]~7_combout\);

-- Location: LCCOMB_X20_Y35_N4
\core1|PC_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~4_combout\ = (\core1|PC_r~0_combout\ & ((\core1|PC_n[2]~7_combout\) # ((\core1|PC_r~1_combout\ & \core1|PC_r\(2))))) # (!\core1|PC_r~0_combout\ & (\core1|PC_r~1_combout\ & (\core1|PC_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~0_combout\,
	datab => \core1|PC_r~1_combout\,
	datac => \core1|PC_r\(2),
	datad => \core1|PC_n[2]~7_combout\,
	combout => \core1|PC_r~4_combout\);

-- Location: FF_X20_Y35_N5
\core1|PC_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(2));

-- Location: LCCOMB_X20_Y35_N2
\core1|imem_addr[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[2]~6_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(2)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[2]~7_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|PC_r\(2),
	datac => \core1|imem_addr[0]~0_combout\,
	datad => \core1|PC_n[2]~7_combout\,
	combout => \core1|imem_addr[2]~6_combout\);

-- Location: LCCOMB_X20_Y35_N8
\core1|imem_addr[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[2]~7_combout\ = (\core1|imem_addr[2]~6_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[34]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[34]~input_o\,
	datad => \core1|imem_addr[2]~6_combout\,
	combout => \core1|imem_addr[2]~7_combout\);

-- Location: LCCOMB_X20_Y39_N0
\core1|instruction_1_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~0_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(3),
	combout => \core1|instruction_1_r~0_combout\);

-- Location: FF_X20_Y39_N1
\core1|instruction_1_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~0_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(1));

-- Location: LCCOMB_X18_Y37_N14
\core1|instruction_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~1_combout\ = (\core1|instruction_1_r.opcode\(1) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(1),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~1_combout\);

-- Location: FF_X18_Y37_N15
\core1|instruction_2_r.opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~1_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(1));

-- Location: LCCOMB_X19_Y35_N22
\core1|alu_1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~5_combout\ = (!\core1|rd_val_2_r\(18) & (!\core1|rd_val_2_r\(16) & (!\core1|rd_val_2_r\(17) & !\core1|rd_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(18),
	datab => \core1|rd_val_2_r\(16),
	datac => \core1|rd_val_2_r\(17),
	datad => \core1|rd_val_2_r\(19),
	combout => \core1|alu_1|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y35_N28
\core1|alu_1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~7_combout\ = (!\core1|rd_val_2_r\(24) & (!\core1|rd_val_2_r\(26) & (!\core1|rd_val_2_r\(25) & !\core1|rd_val_2_r\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datab => \core1|rd_val_2_r\(26),
	datac => \core1|rd_val_2_r\(25),
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|alu_1|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y35_N14
\core1|alu_1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~8_combout\ = (!\core1|rd_val_2_r\(28) & (\core1|alu_1|Equal0~7_combout\ & (!\core1|rd_val_2_r\(30) & !\core1|rd_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(28),
	datab => \core1|alu_1|Equal0~7_combout\,
	datac => \core1|rd_val_2_r\(30),
	datad => \core1|rd_val_2_r\(29),
	combout => \core1|alu_1|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y35_N30
\core1|alu_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~0_combout\ = (!\core1|rd_val_2_r\(1) & (!\core1|rd_val_2_r\(0) & (!\core1|rd_val_2_r\(2) & !\core1|rd_val_2_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datab => \core1|rd_val_2_r\(0),
	datac => \core1|rd_val_2_r\(2),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|alu_1|Equal0~0_combout\);

-- Location: LCCOMB_X12_Y36_N20
\core1|alu_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~1_combout\ = (!\core1|rd_val_2_r\(7) & (!\core1|rd_val_2_r\(6) & (!\core1|rd_val_2_r\(5) & !\core1|rd_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(7),
	datab => \core1|rd_val_2_r\(6),
	datac => \core1|rd_val_2_r\(5),
	datad => \core1|rd_val_2_r\(4),
	combout => \core1|alu_1|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y38_N20
\core1|alu_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~2_combout\ = (!\core1|rd_val_2_r\(8) & (!\core1|rd_val_2_r\(10) & (!\core1|rd_val_2_r\(11) & !\core1|rd_val_2_r\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(8),
	datab => \core1|rd_val_2_r\(10),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|rd_val_2_r\(9),
	combout => \core1|alu_1|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y38_N24
\core1|alu_1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~3_combout\ = (!\core1|rd_val_2_r\(14) & (!\core1|rd_val_2_r\(12) & (!\core1|rd_val_2_r\(13) & !\core1|rd_val_2_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(14),
	datab => \core1|rd_val_2_r\(12),
	datac => \core1|rd_val_2_r\(13),
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|alu_1|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y35_N4
\core1|alu_1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~4_combout\ = (\core1|alu_1|Equal0~0_combout\ & (\core1|alu_1|Equal0~1_combout\ & (\core1|alu_1|Equal0~2_combout\ & \core1|alu_1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~0_combout\,
	datab => \core1|alu_1|Equal0~1_combout\,
	datac => \core1|alu_1|Equal0~2_combout\,
	datad => \core1|alu_1|Equal0~3_combout\,
	combout => \core1|alu_1|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y31_N20
\core1|alu_1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~6_combout\ = (!\core1|rd_val_2_r\(21) & (!\core1|rd_val_2_r\(22) & (!\core1|rd_val_2_r\(23) & !\core1|rd_val_2_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(21),
	datab => \core1|rd_val_2_r\(22),
	datac => \core1|rd_val_2_r\(23),
	datad => \core1|rd_val_2_r\(20),
	combout => \core1|alu_1|Equal0~6_combout\);

-- Location: LCCOMB_X19_Y35_N12
\core1|alu_1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Equal0~9_combout\ = (\core1|alu_1|Equal0~5_combout\ & (\core1|alu_1|Equal0~8_combout\ & (\core1|alu_1|Equal0~4_combout\ & \core1|alu_1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|Equal0~5_combout\,
	datab => \core1|alu_1|Equal0~8_combout\,
	datac => \core1|alu_1|Equal0~4_combout\,
	datad => \core1|alu_1|Equal0~6_combout\,
	combout => \core1|alu_1|Equal0~9_combout\);

-- Location: LCCOMB_X19_Y35_N18
\core1|alu_1|Selector32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|Selector32~2_combout\ = (\core1|rd_val_2_r\(31) & (((\core1|instruction_2_r.opcode\(0))))) # (!\core1|rd_val_2_r\(31) & ((\core1|instruction_2_r.opcode\(1) & (!\core1|instruction_2_r.opcode\(0) & !\core1|alu_1|Equal0~9_combout\)) # 
-- (!\core1|instruction_2_r.opcode\(1) & (\core1|instruction_2_r.opcode\(0) $ (\core1|alu_1|Equal0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(1),
	datab => \core1|rd_val_2_r\(31),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|alu_1|Equal0~9_combout\,
	combout => \core1|alu_1|Selector32~2_combout\);

-- Location: LCCOMB_X19_Y35_N20
\core1|PC_n[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~0_combout\ = (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|Selector32~2_combout\) # (!\core1|alu_1|WideNor11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|PC_n[6]~0_combout\);

-- Location: LCCOMB_X19_Y35_N26
\core1|PC_n[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[6]~1_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\) # ((\core1|PC_n[6]~0_combout\ & \core1|alu_1|WideNor11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|PC_n[6]~0_combout\,
	datac => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|net_PC_write_cmd_IDLE~0_combout\,
	combout => \core1|PC_n[6]~1_combout\);

-- Location: LCCOMB_X22_Y38_N10
\core1|pc_plus1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|pc_plus1[0]~0_combout\ = \core1|PC_r\(0) $ (VCC)
-- \core1|pc_plus1[0]~1\ = CARRY(\core1|PC_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r\(0),
	datad => VCC,
	combout => \core1|pc_plus1[0]~0_combout\,
	cout => \core1|pc_plus1[0]~1\);

-- Location: LCCOMB_X22_Y38_N6
\core1|PC_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[0]~2_combout\ = (\core1|PC_n[6]~1_combout\ & (((\core1|PC_n[6]~0_combout\)))) # (!\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~0_combout\ & (\core1|pc_plus1[0]~0_combout\)) # (!\core1|PC_n[6]~0_combout\ & 
-- ((\core1|imm_jump_add[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_plus1[0]~0_combout\,
	datab => \core1|imm_jump_add[0]~0_combout\,
	datac => \core1|PC_n[6]~1_combout\,
	datad => \core1|PC_n[6]~0_combout\,
	combout => \core1|PC_n[0]~2_combout\);

-- Location: LCCOMB_X23_Y34_N28
\core1|PC_n[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[0]~3_combout\ = (\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[0]~2_combout\ & ((\core1|alu_1|Selector31~27_combout\))) # (!\core1|PC_n[0]~2_combout\ & (\net_packet_flat_i[32]~input_o\)))) # (!\core1|PC_n[6]~1_combout\ & 
-- (((\core1|PC_n[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \net_packet_flat_i[32]~input_o\,
	datac => \core1|PC_n[0]~2_combout\,
	datad => \core1|alu_1|Selector31~27_combout\,
	combout => \core1|PC_n[0]~3_combout\);

-- Location: LCCOMB_X23_Y34_N16
\core1|PC_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~2_combout\ = (\core1|PC_r~1_combout\ & ((\core1|PC_r\(0)) # ((\core1|PC_r~0_combout\ & \core1|PC_n[0]~3_combout\)))) # (!\core1|PC_r~1_combout\ & (\core1|PC_r~0_combout\ & ((\core1|PC_n[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_r~1_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(0),
	datad => \core1|PC_n[0]~3_combout\,
	combout => \core1|PC_r~2_combout\);

-- Location: FF_X23_Y34_N17
\core1|PC_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(0));

-- Location: LCCOMB_X19_Y35_N0
\core1|PC_n[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[1]~4_combout\ = (\core1|PC_n[6]~1_combout\ & ((\core1|PC_n[6]~0_combout\) # ((\net_packet_flat_i[33]~input_o\)))) # (!\core1|PC_n[6]~1_combout\ & (!\core1|PC_n[6]~0_combout\ & ((\core1|imm_jump_add[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[6]~1_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \net_packet_flat_i[33]~input_o\,
	datad => \core1|imm_jump_add[1]~2_combout\,
	combout => \core1|PC_n[1]~4_combout\);

-- Location: LCCOMB_X19_Y35_N10
\core1|PC_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_n[1]~5_combout\ = (\core1|PC_n[6]~0_combout\ & ((\core1|PC_n[1]~4_combout\ & ((\core1|alu_1|Selector30~combout\))) # (!\core1|PC_n[1]~4_combout\ & (\core1|pc_plus1[1]~2_combout\)))) # (!\core1|PC_n[6]~0_combout\ & 
-- (((\core1|PC_n[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|pc_plus1[1]~2_combout\,
	datab => \core1|PC_n[6]~0_combout\,
	datac => \core1|alu_1|Selector30~combout\,
	datad => \core1|PC_n[1]~4_combout\,
	combout => \core1|PC_n[1]~5_combout\);

-- Location: LCCOMB_X19_Y35_N8
\core1|PC_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|PC_r~3_combout\ = (\core1|PC_n[1]~5_combout\ & ((\core1|PC_r~0_combout\) # ((\core1|PC_r\(1) & \core1|PC_r~1_combout\)))) # (!\core1|PC_n[1]~5_combout\ & (((\core1|PC_r\(1) & \core1|PC_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|PC_n[1]~5_combout\,
	datab => \core1|PC_r~0_combout\,
	datac => \core1|PC_r\(1),
	datad => \core1|PC_r~1_combout\,
	combout => \core1|PC_r~3_combout\);

-- Location: FF_X19_Y35_N9
\core1|PC_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|PC_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|PC_r\(1));

-- Location: LCCOMB_X19_Y35_N24
\core1|imem_addr[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[1]~4_combout\ = (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[1]~5_combout\) # ((\core1|imem_addr[0]~1_combout\ & \core1|PC_r\(1))))) # (!\core1|imem_addr[0]~0_combout\ & (\core1|imem_addr[0]~1_combout\ & (\core1|PC_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~0_combout\,
	datab => \core1|imem_addr[0]~1_combout\,
	datac => \core1|PC_r\(1),
	datad => \core1|PC_n[1]~5_combout\,
	combout => \core1|imem_addr[1]~4_combout\);

-- Location: LCCOMB_X19_Y35_N6
\core1|imem_addr[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[1]~5_combout\ = (\core1|imem_addr[1]~4_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[33]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datac => \net_packet_flat_i[33]~input_o\,
	datad => \core1|imem_addr[1]~4_combout\,
	combout => \core1|imem_addr[1]~5_combout\);

-- Location: LCCOMB_X20_Y39_N20
\core1|instruction_1_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~2_combout\ = (\core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2) & !\core1|always2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(2),
	datac => \core1|always2~6_combout\,
	combout => \core1|instruction_1_r~2_combout\);

-- Location: FF_X20_Y39_N21
\core1|instruction_1_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~2_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(2));

-- Location: LCCOMB_X18_Y37_N0
\core1|instruction_2_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~4_combout\ = (\core1|instruction_1_r.opcode\(2) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~4_combout\);

-- Location: FF_X18_Y37_N1
\core1|instruction_2_r.opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~4_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(2));

-- Location: LCCOMB_X18_Y37_N18
\core1|instruction_2_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~3_combout\ = (\core1|instruction_1_r.opcode\(3) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~3_combout\);

-- Location: FF_X18_Y37_N19
\core1|instruction_2_r.opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~3_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.opcode\(3));

-- Location: LCCOMB_X19_Y38_N16
\core1|alu_1|WideNor11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|alu_1|WideNor11~0_combout\ = (!\core1|instruction_2_r.opcode\(3) & \core1|instruction_2_r.opcode\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datad => \core1|instruction_2_r.opcode\(4),
	combout => \core1|alu_1|WideNor11~0_combout\);

-- Location: LCCOMB_X23_Y38_N20
\core1|instruction_2_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~12_combout\ = (\core1|instruction_1_r.rs_imm\(4) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|instruction_1_r.rs_imm\(4),
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~12_combout\);

-- Location: FF_X23_Y38_N21
\core1|instruction_2_r.rs_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~12_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(4));

-- Location: LCCOMB_X23_Y38_N22
\core1|instruction_2_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~13_combout\ = (\core1|instruction_1_r.rs_imm\(5) & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|Selector32~2_combout\) # (!\core1|alu_1|WideNor11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|instruction_1_r.rs_imm\(5),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~13_combout\);

-- Location: FF_X23_Y38_N23
\core1|instruction_2_r.rs_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~13_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(5));

-- Location: LCCOMB_X21_Y38_N26
\core1|instruction_2_r~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~10_combout\ = (\core1|instruction_1_r.rs_imm\(2) & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|WideNor11~0_combout\) # (!\core1|alu_1|Selector32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(2),
	datab => \core1|alu_1|Selector32~2_combout\,
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|instruction_1_r.rs_imm\(2),
	combout => \core1|instruction_2_r~10_combout\);

-- Location: FF_X21_Y38_N27
\core1|instruction_2_r.rs_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~10_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(2));

-- Location: LCCOMB_X23_Y38_N18
\core1|instruction_2_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~11_combout\ = (\core1|instruction_1_r.rs_imm\(3) & ((\core1|instruction_2_r.opcode\(2)) # ((!\core1|alu_1|Selector32~2_combout\) # (!\core1|alu_1|WideNor11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(3),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~11_combout\);

-- Location: FF_X23_Y38_N19
\core1|instruction_2_r.rs_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~11_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(3));

-- Location: LCCOMB_X22_Y38_N0
\core1|state_machine|state_o[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~1_combout\ = (\core1|instruction_2_r.rs_imm\(4)) # ((\core1|instruction_2_r.rs_imm\(5)) # ((\core1|instruction_2_r.rs_imm\(2)) # (\core1|instruction_2_r.rs_imm\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(4),
	datab => \core1|instruction_2_r.rs_imm\(5),
	datac => \core1|instruction_2_r.rs_imm\(2),
	datad => \core1|instruction_2_r.rs_imm\(3),
	combout => \core1|state_machine|state_o[0]~1_combout\);

-- Location: LCCOMB_X23_Y38_N14
\core1|instruction_2_r~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~9_combout\ = (\core1|instruction_1_r.rs_imm\(1) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|alu_1|WideNor11~0_combout\,
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_1_r.rs_imm\(1),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~9_combout\);

-- Location: FF_X23_Y38_N15
\core1|instruction_2_r.rs_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~9_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(1));

-- Location: LCCOMB_X23_Y38_N8
\core1|instruction_2_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~8_combout\ = (\core1|instruction_1_r.rs_imm\(0) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|WideNor11~0_combout\)) # (!\core1|alu_1|Selector32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rs_imm\(0),
	datab => \core1|alu_1|Selector32~2_combout\,
	datac => \core1|alu_1|WideNor11~0_combout\,
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|instruction_2_r~8_combout\);

-- Location: FF_X23_Y38_N9
\core1|instruction_2_r.rs_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~8_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rs_imm\(0));

-- Location: LCCOMB_X23_Y38_N24
\core1|state_machine|state_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~0_combout\ = (\core1|instruction_2_r.rs_imm\(1)) # ((\core1|instruction_2_r.rd\(3)) # ((\core1|instruction_2_r.rs_imm\(0)) # (\core1|instruction_2_r.rd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rs_imm\(1),
	datab => \core1|instruction_2_r.rd\(3),
	datac => \core1|instruction_2_r.rs_imm\(0),
	datad => \core1|instruction_2_r.rd\(2),
	combout => \core1|state_machine|state_o[0]~0_combout\);

-- Location: LCCOMB_X19_Y38_N10
\core1|barrier_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_n~0_combout\ = (\core1|instruction_2_r.opcode\(3) & (!\core1|instruction_2_r.opcode\(4) & (!\core1|instruction_2_r.opcode\(0) & !\core1|instruction_2_r.opcode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.opcode\(3),
	datab => \core1|instruction_2_r.opcode\(4),
	datac => \core1|instruction_2_r.opcode\(0),
	datad => \core1|instruction_2_r.opcode\(1),
	combout => \core1|barrier_n~0_combout\);

-- Location: LCCOMB_X23_Y38_N12
\core1|instruction_2_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~14_combout\ = (\core1|instruction_1_r.rd\(0) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(0),
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|instruction_2_r.opcode\(2),
	datad => \core1|alu_1|Selector32~2_combout\,
	combout => \core1|instruction_2_r~14_combout\);

-- Location: FF_X23_Y38_N13
\core1|instruction_2_r.rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~14_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(0));

-- Location: LCCOMB_X23_Y38_N26
\core1|instruction_2_r~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_2_r~15_combout\ = (\core1|instruction_1_r.rd\(1) & (((\core1|instruction_2_r.opcode\(2)) # (!\core1|alu_1|Selector32~2_combout\)) # (!\core1|alu_1|WideNor11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(1),
	datab => \core1|alu_1|WideNor11~0_combout\,
	datac => \core1|alu_1|Selector32~2_combout\,
	datad => \core1|instruction_2_r.opcode\(2),
	combout => \core1|instruction_2_r~15_combout\);

-- Location: FF_X23_Y38_N27
\core1|instruction_2_r.rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_2_r~15_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_2_r.rd\(1));

-- Location: LCCOMB_X23_Y38_N28
\core1|state_machine|state_o[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~2_combout\ = (\core1|instruction_2_r.rd\(0)) # (((\core1|instruction_2_r.rd\(1)) # (\core1|instruction_2_r.rd\(4))) # (!\core1|instruction_2_r.opcode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_2_r.rd\(0),
	datab => \core1|instruction_2_r.opcode\(2),
	datac => \core1|instruction_2_r.rd\(1),
	datad => \core1|instruction_2_r.rd\(4),
	combout => \core1|state_machine|state_o[0]~2_combout\);

-- Location: LCCOMB_X23_Y38_N30
\core1|state_machine|state_o[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~3_combout\ = (\core1|state_machine|state_o[0]~1_combout\) # ((\core1|state_machine|state_o[0]~0_combout\) # ((\core1|state_machine|state_o[0]~2_combout\) # (!\core1|barrier_n~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_machine|state_o[0]~1_combout\,
	datab => \core1|state_machine|state_o[0]~0_combout\,
	datac => \core1|barrier_n~0_combout\,
	datad => \core1|state_machine|state_o[0]~2_combout\,
	combout => \core1|state_machine|state_o[0]~3_combout\);

-- Location: LCCOMB_X25_Y39_N18
\core1|state_machine|state_o[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~4_combout\ = (\core1|state_r\(1)) # ((\core1|state_r\(0) & (\core1|state_machine|state_o[0]~3_combout\)) # (!\core1|state_r\(0) & ((\core1|net_PC_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_machine|state_o[0]~3_combout\,
	datab => \core1|state_r\(1),
	datac => \core1|state_r\(0),
	datad => \core1|net_PC_write_cmd~combout\,
	combout => \core1|state_machine|state_o[0]~4_combout\);

-- Location: LCCOMB_X25_Y39_N26
\core1|state_machine|state_o[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[0]~5_combout\ = (\core1|state_machine|state_o[0]~4_combout\) # ((\core1|exception_o~q\ & !\core1|stall~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|exception_o~q\,
	datab => \core1|stall~3_combout\,
	datad => \core1|state_machine|state_o[0]~4_combout\,
	combout => \core1|state_machine|state_o[0]~5_combout\);

-- Location: FF_X25_Y39_N27
\core1|state_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|state_machine|state_o[0]~5_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|state_r\(0));

-- Location: LCCOMB_X25_Y39_N10
\core1|stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~2_combout\ = (\core1|state_r\(0) & (!\core1|state_r\(1) & ((!\core1|op_writes_rf_2_r~q\) # (!\core1|net_reg_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(0),
	datab => \core1|state_r\(1),
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|op_writes_rf_2_r~q\,
	combout => \core1|stall~2_combout\);

-- Location: LCCOMB_X20_Y39_N14
\core1|decode|WideNor2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor2~0_combout\ = (!\core1|instruction_1_r.opcode\(2) & (\core1|instruction_1_r.opcode\(3) & \core1|instruction_1_r.opcode\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(4),
	combout => \core1|decode|WideNor2~0_combout\);

-- Location: FF_X20_Y39_N15
\core1|is_mem_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor2~0_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_mem_op_2_r~q\);

-- Location: IOIBUF_X29_Y43_N1
\from_mem_flat_i[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_from_mem_flat_i(0),
	o => \from_mem_flat_i[0]~input_o\);

-- Location: LCCOMB_X25_Y39_N12
\core1|mem_stage_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~2_combout\ = (!\from_mem_flat_i[0]~input_o\ & (!\core1|to_mem_o.yumi~0_combout\ & ((\core1|mem_stage_r\(0)) # (!\core1|to_mem_o.valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[0]~input_o\,
	datab => \core1|to_mem_o.valid~combout\,
	datac => \core1|mem_stage_r\(0),
	datad => \core1|to_mem_o.yumi~0_combout\,
	combout => \core1|mem_stage_r~2_combout\);

-- Location: LCCOMB_X25_Y39_N14
\core1|mem_stage_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~3_combout\ = (\n_reset~input_o\ & \core1|mem_stage_r~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_reset~input_o\,
	datad => \core1|mem_stage_r~2_combout\,
	combout => \core1|mem_stage_r~3_combout\);

-- Location: FF_X25_Y39_N15
\core1|mem_stage_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|mem_stage_r~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|mem_stage_r\(0));

-- Location: LCCOMB_X25_Y39_N24
\core1|to_mem_o.valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|to_mem_o.valid~combout\ = ((!\core1|mem_stage_r\(0) & \core1|mem_stage_r\(1))) # (!\core1|is_mem_op_2_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|mem_stage_r\(0),
	datac => \core1|is_mem_op_2_r~q\,
	datad => \core1|mem_stage_r\(1),
	combout => \core1|to_mem_o.valid~combout\);

-- Location: LCCOMB_X25_Y39_N30
\core1|mem_stage_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~0_combout\ = (!\core1|to_mem_o.yumi~0_combout\ & ((\from_mem_flat_i[0]~input_o\) # ((\core1|mem_stage_r\(1) & \core1|to_mem_o.valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \from_mem_flat_i[0]~input_o\,
	datab => \core1|mem_stage_r\(1),
	datac => \core1|to_mem_o.valid~combout\,
	datad => \core1|to_mem_o.yumi~0_combout\,
	combout => \core1|mem_stage_r~0_combout\);

-- Location: LCCOMB_X25_Y39_N28
\core1|mem_stage_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|mem_stage_r~1_combout\ = (\core1|mem_stage_r~0_combout\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|mem_stage_r~0_combout\,
	datac => \n_reset~input_o\,
	combout => \core1|mem_stage_r~1_combout\);

-- Location: FF_X25_Y39_N29
\core1|mem_stage_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|mem_stage_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|mem_stage_r\(1));

-- Location: LCCOMB_X25_Y39_N22
\core1|stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~4_combout\ = (!\core1|is_mem_op_2_r~q\ & (!\core1|mem_stage_r\(1) & (!\core1|mem_stage_r\(0) & !\from_mem_flat_i[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_mem_op_2_r~q\,
	datab => \core1|mem_stage_r\(1),
	datac => \core1|mem_stage_r\(0),
	datad => \from_mem_flat_i[0]~input_o\,
	combout => \core1|stall~4_combout\);

-- Location: LCCOMB_X25_Y39_N20
\core1|stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|stall~3_combout\ = ((\core1|imem_wen~combout\) # ((!\core1|stall~4_combout\ & !\core1|to_mem_o.yumi~0_combout\))) # (!\core1|stall~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|stall~2_combout\,
	datab => \core1|imem_wen~combout\,
	datac => \core1|stall~4_combout\,
	datad => \core1|to_mem_o.yumi~0_combout\,
	combout => \core1|stall~3_combout\);

-- Location: LCCOMB_X25_Y39_N8
\core1|state_machine|state_o[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|state_machine|state_o[1]~6_combout\ = \core1|state_r\(1) $ (((!\core1|stall~3_combout\ & \core1|exception_o~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|stall~3_combout\,
	datac => \core1|state_r\(1),
	datad => \core1|exception_o~q\,
	combout => \core1|state_machine|state_o[1]~6_combout\);

-- Location: FF_X25_Y39_N9
\core1|state_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|state_machine|state_o[1]~6_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|state_r\(1));

-- Location: LCCOMB_X23_Y39_N14
\core1|net_PC_write_cmd_IDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|net_PC_write_cmd_IDLE~0_combout\ = (\core1|net_PC_write_cmd~combout\ & (!\core1|state_r\(1) & !\core1|state_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|net_PC_write_cmd~combout\,
	datac => \core1|state_r\(1),
	datad => \core1|state_r\(0),
	combout => \core1|net_PC_write_cmd_IDLE~0_combout\);

-- Location: LCCOMB_X19_Y35_N2
\core1|imem_addr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~1_combout\ = (!\core1|net_PC_write_cmd_IDLE~0_combout\ & (!\core1|imem_wen~combout\ & \core1|stall~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \core1|imem_wen~combout\,
	datad => \core1|stall~3_combout\,
	combout => \core1|imem_addr[0]~1_combout\);

-- Location: LCCOMB_X23_Y34_N10
\core1|imem_addr[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~2_combout\ = (\core1|imem_addr[0]~1_combout\ & ((\core1|PC_r\(0)) # ((\core1|imem_addr[0]~0_combout\ & \core1|PC_n[0]~3_combout\)))) # (!\core1|imem_addr[0]~1_combout\ & (\core1|imem_addr[0]~0_combout\ & ((\core1|PC_n[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_addr[0]~1_combout\,
	datab => \core1|imem_addr[0]~0_combout\,
	datac => \core1|PC_r\(0),
	datad => \core1|PC_n[0]~3_combout\,
	combout => \core1|imem_addr[0]~2_combout\);

-- Location: LCCOMB_X23_Y34_N12
\core1|imem_addr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|imem_addr[0]~3_combout\ = (\core1|imem_addr[0]~2_combout\) # ((\core1|imem_wen~combout\ & \net_packet_flat_i[32]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \net_packet_flat_i[32]~input_o\,
	datad => \core1|imem_addr[0]~2_combout\,
	combout => \core1|imem_addr[0]~3_combout\);

-- Location: LCCOMB_X20_Y39_N26
\core1|instruction_1_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~4_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(4),
	combout => \core1|instruction_1_r~4_combout\);

-- Location: FF_X20_Y39_N27
\core1|instruction_1_r.opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~4_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(0));

-- Location: LCCOMB_X20_Y39_N18
\core1|always2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~4_combout\ = (\core1|instruction_1_r.opcode\(0) & (\core1|instruction_1_r.opcode\(1) & (!\core1|instruction_1_r.opcode\(3) & \core1|instruction_1_r.opcode\(4)))) # (!\core1|instruction_1_r.opcode\(0) & (!\core1|instruction_1_r.opcode\(1) & 
-- (\core1|instruction_1_r.opcode\(3) & !\core1|instruction_1_r.opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(0),
	datab => \core1|instruction_1_r.opcode\(1),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(4),
	combout => \core1|always2~4_combout\);

-- Location: LCCOMB_X26_Y37_N12
\core1|always2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~2_combout\ = (\core1|instruction_1_r.rd\(1)) # ((\core1|instruction_1_r.rd\(4)) # (\core1|instruction_1_r.rd\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.rd\(1),
	datac => \core1|instruction_1_r.rd\(4),
	datad => \core1|instruction_1_r.rd\(0),
	combout => \core1|always2~2_combout\);

-- Location: LCCOMB_X23_Y37_N30
\core1|always2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~3_combout\ = (\core1|instruction_1_r.rd\(2)) # ((\core1|instruction_1_r.rd\(3)) # (\core1|always2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.rd\(2),
	datac => \core1|instruction_1_r.rd\(3),
	datad => \core1|always2~2_combout\,
	combout => \core1|always2~3_combout\);

-- Location: LCCOMB_X20_Y39_N12
\core1|always2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~5_combout\ = (\core1|always2~4_combout\ & ((\core1|instruction_1_r.opcode\(4)) # ((\core1|always2~1_combout\ & !\core1|always2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(4),
	datab => \core1|always2~4_combout\,
	datac => \core1|always2~1_combout\,
	datad => \core1|always2~3_combout\,
	combout => \core1|always2~5_combout\);

-- Location: LCCOMB_X20_Y39_N30
\core1|always2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|always2~6_combout\ = (\core1|alu_1|WideNor11~2_combout\) # ((\core1|alu_1|Selector32~3_combout\) # ((\core1|always2~5_combout\ & \core1|instruction_1_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|always2~5_combout\,
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|alu_1|WideNor11~2_combout\,
	datad => \core1|alu_1|Selector32~3_combout\,
	combout => \core1|always2~6_combout\);

-- Location: LCCOMB_X20_Y39_N6
\core1|instruction_1_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|instruction_1_r~3_combout\ = (!\core1|always2~6_combout\ & \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|always2~6_combout\,
	datad => \core1|imem|mem[0].opcode[4]__1|auto_generated|q_a\(0),
	combout => \core1|instruction_1_r~3_combout\);

-- Location: FF_X20_Y39_N7
\core1|instruction_1_r.opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|instruction_1_r~3_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|instruction_1_r.opcode\(4));

-- Location: LCCOMB_X20_Y39_N28
\core1|op_writes_rf_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_2_r~0_combout\ = (!\core1|instruction_1_r.opcode\(4) & (((\core1|instruction_1_r.opcode\(1)) # (!\core1|instruction_1_r.opcode\(3))) # (!\core1|instruction_1_r.opcode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(4),
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(1),
	combout => \core1|op_writes_rf_2_r~0_combout\);

-- Location: LCCOMB_X20_Y39_N8
\core1|decode|WideNor20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor20~0_combout\ = (\core1|instruction_1_r.opcode\(2) & (!\core1|instruction_1_r.opcode\(3) & ((\core1|instruction_1_r.opcode\(0)) # (!\core1|instruction_1_r.opcode\(1))))) # (!\core1|instruction_1_r.opcode\(2) & 
-- (((\core1|instruction_1_r.opcode\(3) & !\core1|instruction_1_r.opcode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(0),
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(1),
	combout => \core1|decode|WideNor20~0_combout\);

-- Location: LCCOMB_X20_Y39_N16
\core1|op_writes_rf_2_r~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|op_writes_rf_2_r~1_combout\ = (!\core1|alu_1|Selector32~3_combout\ & ((\core1|op_writes_rf_2_r~0_combout\) # ((\core1|instruction_1_r.opcode\(4) & \core1|decode|WideNor20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(4),
	datab => \core1|op_writes_rf_2_r~0_combout\,
	datac => \core1|decode|WideNor20~0_combout\,
	datad => \core1|alu_1|Selector32~3_combout\,
	combout => \core1|op_writes_rf_2_r~1_combout\);

-- Location: FF_X20_Y39_N17
\core1|op_writes_rf_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|op_writes_rf_2_r~1_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|op_writes_rf_2_r~q\);

-- Location: LCCOMB_X25_Y39_N2
\core1|to_mem_o.yumi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|to_mem_o.yumi~0_combout\ = (!\core1|imem_wen~combout\ & (\from_mem_flat_i[1]~input_o\ & ((!\core1|op_writes_rf_2_r~q\) # (!\core1|net_reg_write_cmd~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|imem_wen~combout\,
	datab => \from_mem_flat_i[1]~input_o\,
	datac => \core1|net_reg_write_cmd~combout\,
	datad => \core1|op_writes_rf_2_r~q\,
	combout => \core1|to_mem_o.yumi~0_combout\);

-- Location: LCCOMB_X20_Y39_N2
\core1|decode|WideNor25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|decode|WideNor25~0_combout\ = (\core1|instruction_1_r.opcode\(0) & (!\core1|instruction_1_r.opcode\(2) & (\core1|instruction_1_r.opcode\(3) & \core1|instruction_1_r.opcode\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|instruction_1_r.opcode\(0),
	datab => \core1|instruction_1_r.opcode\(2),
	datac => \core1|instruction_1_r.opcode\(3),
	datad => \core1|instruction_1_r.opcode\(4),
	combout => \core1|decode|WideNor25~0_combout\);

-- Location: FF_X20_Y39_N3
\core1|is_byte_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|decode|WideNor25~0_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_byte_op_2_r~q\);

-- Location: LCCOMB_X20_Y39_N4
\core1|is_store_op_2_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|is_store_op_2_r~0_combout\ = (\core1|instruction_1_r.opcode\(1) & (\core1|decode|WideNor2~0_combout\ & !\core1|alu_1|Selector32~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|instruction_1_r.opcode\(1),
	datac => \core1|decode|WideNor2~0_combout\,
	datad => \core1|alu_1|Selector32~3_combout\,
	combout => \core1|is_store_op_2_r~0_combout\);

-- Location: FF_X20_Y39_N5
\core1|is_store_op_2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|is_store_op_2_r~0_combout\,
	ena => \core1|ALT_INV_stall~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|is_store_op_2_r~q\);

-- Location: LCCOMB_X21_Y39_N12
\core1|barrier_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~0_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[0]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector31~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datab => \net_packet_flat_i[0]~input_o\,
	datac => \core1|alu_1|Selector31~27_combout\,
	combout => \core1|barrier_r~0_combout\);

-- Location: LCCOMB_X23_Y39_N12
\core1|barrier_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_n~1_combout\ = (!\core1|alu_1|Selector21~0_combout\) # (!\core1|barrier_n~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|barrier_n~0_combout\,
	datad => \core1|alu_1|Selector21~0_combout\,
	combout => \core1|barrier_n~1_combout\);

-- Location: LCCOMB_X23_Y39_N18
\core1|barrier_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r[1]~1_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ $ (((!\core1|stall~3_combout\ & !\core1|barrier_n~1_combout\)))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \core1|stall~3_combout\,
	datad => \core1|barrier_n~1_combout\,
	combout => \core1|barrier_r[1]~1_combout\);

-- Location: FF_X21_Y39_N13
\core1|barrier_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~0_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(0));

-- Location: LCCOMB_X23_Y39_N2
\core1|barrier_mask_r~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~0_combout\ = (\n_reset~input_o\ & \net_packet_flat_i[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datac => \net_packet_flat_i[0]~input_o\,
	combout => \core1|barrier_mask_r~0_combout\);

-- Location: LCCOMB_X23_Y39_N28
\core1|barrier_mask_r[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r[0]~1_combout\ = (\net_packet_flat_i[52]~input_o\) # (((\core1|state_r\(1) & \core1|state_r\(0))) # (!\net_packet_flat_i[54]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|state_r\(1),
	datab => \core1|state_r\(0),
	datac => \net_packet_flat_i[52]~input_o\,
	datad => \net_packet_flat_i[54]~input_o\,
	combout => \core1|barrier_mask_r[0]~1_combout\);

-- Location: LCCOMB_X23_Y39_N22
\core1|barrier_mask_r[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r[0]~2_combout\ = ((!\core1|barrier_mask_r[0]~1_combout\ & (\core1|Equal4~2_combout\ & !\net_packet_flat_i[53]~input_o\))) # (!\n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \core1|barrier_mask_r[0]~1_combout\,
	datac => \core1|Equal4~2_combout\,
	datad => \net_packet_flat_i[53]~input_o\,
	combout => \core1|barrier_mask_r[0]~2_combout\);

-- Location: FF_X23_Y39_N3
\core1|barrier_mask_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~0_combout\,
	ena => \core1|barrier_mask_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(0));

-- Location: LCCOMB_X23_Y39_N20
\core1|barrier_o[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(0) = (\core1|barrier_r\(0) & \core1|barrier_mask_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|barrier_r\(0),
	datad => \core1|barrier_mask_r\(0),
	combout => \core1|barrier_o\(0));

-- Location: LCCOMB_X23_Y39_N6
\core1|barrier_mask_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~3_combout\ = (\n_reset~input_o\ & \net_packet_flat_i[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datad => \net_packet_flat_i[1]~input_o\,
	combout => \core1|barrier_mask_r~3_combout\);

-- Location: FF_X23_Y39_N7
\core1|barrier_mask_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~3_combout\,
	ena => \core1|barrier_mask_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(1));

-- Location: LCCOMB_X23_Y39_N0
\core1|barrier_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~2_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[1]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector30~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \net_packet_flat_i[1]~input_o\,
	datac => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datad => \core1|alu_1|Selector30~combout\,
	combout => \core1|barrier_r~2_combout\);

-- Location: FF_X23_Y39_N1
\core1|barrier_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~2_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(1));

-- Location: LCCOMB_X25_Y40_N0
\core1|barrier_o[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(1) = (\core1|barrier_mask_r\(1) & \core1|barrier_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \core1|barrier_mask_r\(1),
	datad => \core1|barrier_r\(1),
	combout => \core1|barrier_o\(1));

-- Location: LCCOMB_X23_Y39_N4
\core1|barrier_mask_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_mask_r~4_combout\ = (\net_packet_flat_i[2]~input_o\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \net_packet_flat_i[2]~input_o\,
	datad => \n_reset~input_o\,
	combout => \core1|barrier_mask_r~4_combout\);

-- Location: FF_X23_Y39_N5
\core1|barrier_mask_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_mask_r~4_combout\,
	ena => \core1|barrier_mask_r[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_mask_r\(2));

-- Location: LCCOMB_X21_Y39_N2
\core1|barrier_r~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_r~3_combout\ = (\core1|net_PC_write_cmd_IDLE~0_combout\ & (\net_packet_flat_i[2]~input_o\)) # (!\core1|net_PC_write_cmd_IDLE~0_combout\ & ((\core1|alu_1|Selector29~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|net_PC_write_cmd_IDLE~0_combout\,
	datac => \net_packet_flat_i[2]~input_o\,
	datad => \core1|alu_1|Selector29~combout\,
	combout => \core1|barrier_r~3_combout\);

-- Location: FF_X21_Y39_N3
\core1|barrier_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \core1|barrier_r~3_combout\,
	sclr => \ALT_INV_n_reset~input_o\,
	ena => \core1|barrier_r[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \core1|barrier_r\(2));

-- Location: LCCOMB_X23_Y39_N10
\core1|barrier_o[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|barrier_o\(2) = (\core1|barrier_mask_r\(2) & \core1|barrier_r\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|barrier_mask_r\(2),
	datac => \core1|barrier_r\(2),
	combout => \core1|barrier_o\(2));

-- Location: LCCOMB_X7_Y32_N12
\core1|data_mem_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[0]~0_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(0))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(0),
	datab => \core1|rs_val_2_r\(0),
	datac => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[0]~0_combout\);

-- Location: LCCOMB_X18_Y38_N8
\core1|data_mem_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[1]~1_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(1))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(1),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(1),
	combout => \core1|data_mem_addr[1]~1_combout\);

-- Location: LCCOMB_X8_Y32_N4
\core1|data_mem_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[2]~2_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(2)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(2),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(2),
	combout => \core1|data_mem_addr[2]~2_combout\);

-- Location: LCCOMB_X12_Y42_N0
\core1|data_mem_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[3]~3_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(3)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rs_val_2_r\(3),
	datad => \core1|rd_val_2_r\(3),
	combout => \core1|data_mem_addr[3]~3_combout\);

-- Location: LCCOMB_X10_Y37_N4
\core1|data_mem_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[4]~4_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(4))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(4),
	datab => \core1|rs_val_2_r\(4),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[4]~4_combout\);

-- Location: LCCOMB_X7_Y32_N30
\core1|data_mem_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[5]~5_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(5))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(5),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(5),
	combout => \core1|data_mem_addr[5]~5_combout\);

-- Location: LCCOMB_X10_Y37_N10
\core1|data_mem_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[6]~6_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(6))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(6),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(6),
	combout => \core1|data_mem_addr[6]~6_combout\);

-- Location: LCCOMB_X10_Y37_N24
\core1|data_mem_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[7]~7_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(7)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(7),
	datac => \core1|rd_val_2_r\(7),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[7]~7_combout\);

-- Location: LCCOMB_X7_Y32_N4
\core1|data_mem_addr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[8]~8_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(8)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(8),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(8),
	combout => \core1|data_mem_addr[8]~8_combout\);

-- Location: LCCOMB_X10_Y37_N14
\core1|data_mem_addr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[9]~9_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(9)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(9),
	datac => \core1|rd_val_2_r\(9),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[9]~9_combout\);

-- Location: LCCOMB_X14_Y36_N6
\core1|data_mem_addr[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[10]~10_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(10))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(10),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(10),
	combout => \core1|data_mem_addr[10]~10_combout\);

-- Location: LCCOMB_X1_Y40_N16
\core1|data_mem_addr[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[11]~11_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(11)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(11),
	datac => \core1|rd_val_2_r\(11),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[11]~11_combout\);

-- Location: LCCOMB_X10_Y37_N8
\core1|data_mem_addr[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[12]~12_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(12)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(12),
	datac => \core1|rd_val_2_r\(12),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[12]~12_combout\);

-- Location: LCCOMB_X11_Y30_N28
\core1|data_mem_addr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[13]~13_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(13))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(13),
	datac => \core1|rs_val_2_r\(13),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[13]~13_combout\);

-- Location: LCCOMB_X7_Y33_N24
\core1|data_mem_addr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[14]~14_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(14)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(14),
	datac => \core1|rd_val_2_r\(14),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[14]~14_combout\);

-- Location: LCCOMB_X17_Y37_N28
\core1|data_mem_addr[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[15]~15_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(15)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(15),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(15),
	combout => \core1|data_mem_addr[15]~15_combout\);

-- Location: LCCOMB_X34_Y42_N12
\core1|data_mem_addr[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[16]~16_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(16))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(16),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(16),
	combout => \core1|data_mem_addr[16]~16_combout\);

-- Location: LCCOMB_X17_Y37_N2
\core1|data_mem_addr[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[17]~17_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(17)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rs_val_2_r\(17),
	datad => \core1|rd_val_2_r\(17),
	combout => \core1|data_mem_addr[17]~17_combout\);

-- Location: LCCOMB_X7_Y32_N22
\core1|data_mem_addr[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[18]~18_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(18)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(18),
	datad => \core1|rd_val_2_r\(18),
	combout => \core1|data_mem_addr[18]~18_combout\);

-- Location: LCCOMB_X12_Y42_N2
\core1|data_mem_addr[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[19]~19_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(19))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(19),
	datad => \core1|rs_val_2_r\(19),
	combout => \core1|data_mem_addr[19]~19_combout\);

-- Location: LCCOMB_X7_Y32_N28
\core1|data_mem_addr[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[20]~20_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(20))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rd_val_2_r\(20),
	datad => \core1|rs_val_2_r\(20),
	combout => \core1|data_mem_addr[20]~20_combout\);

-- Location: LCCOMB_X19_Y31_N24
\core1|data_mem_addr[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[21]~21_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(21)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rs_val_2_r\(21),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(21),
	combout => \core1|data_mem_addr[21]~21_combout\);

-- Location: LCCOMB_X7_Y32_N14
\core1|data_mem_addr[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[22]~22_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(22)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(22),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(22),
	combout => \core1|data_mem_addr[22]~22_combout\);

-- Location: LCCOMB_X8_Y32_N6
\core1|data_mem_addr[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[23]~23_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(23))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rd_val_2_r\(23),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(23),
	combout => \core1|data_mem_addr[23]~23_combout\);

-- Location: LCCOMB_X7_Y32_N8
\core1|data_mem_addr[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[24]~24_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(24))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(24),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(24),
	combout => \core1|data_mem_addr[24]~24_combout\);

-- Location: LCCOMB_X11_Y31_N2
\core1|data_mem_addr[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[25]~25_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(25)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|is_store_op_2_r~q\,
	datab => \core1|rs_val_2_r\(25),
	datad => \core1|rd_val_2_r\(25),
	combout => \core1|data_mem_addr[25]~25_combout\);

-- Location: LCCOMB_X18_Y33_N22
\core1|data_mem_addr[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[26]~26_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(26))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(26),
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(26),
	combout => \core1|data_mem_addr[26]~26_combout\);

-- Location: LCCOMB_X18_Y31_N12
\core1|data_mem_addr[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[27]~27_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(27)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(27),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rd_val_2_r\(27),
	combout => \core1|data_mem_addr[27]~27_combout\);

-- Location: LCCOMB_X1_Y31_N16
\core1|data_mem_addr[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[28]~28_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(28)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|is_store_op_2_r~q\,
	datac => \core1|rs_val_2_r\(28),
	datad => \core1|rd_val_2_r\(28),
	combout => \core1|data_mem_addr[28]~28_combout\);

-- Location: LCCOMB_X10_Y37_N26
\core1|data_mem_addr[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[29]~29_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(29))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(29),
	datab => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(29),
	combout => \core1|data_mem_addr[29]~29_combout\);

-- Location: LCCOMB_X8_Y32_N12
\core1|data_mem_addr[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[30]~30_combout\ = (\core1|is_store_op_2_r~q\ & (\core1|rd_val_2_r\(30))) # (!\core1|is_store_op_2_r~q\ & ((\core1|rs_val_2_r\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \core1|rd_val_2_r\(30),
	datac => \core1|is_store_op_2_r~q\,
	datad => \core1|rs_val_2_r\(30),
	combout => \core1|data_mem_addr[30]~30_combout\);

-- Location: LCCOMB_X9_Y33_N28
\core1|data_mem_addr[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \core1|data_mem_addr[31]~31_combout\ = (\core1|is_store_op_2_r~q\ & ((\core1|rd_val_2_r\(31)))) # (!\core1|is_store_op_2_r~q\ & (\core1|rs_val_2_r\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \core1|rs_val_2_r\(31),
	datac => \core1|rd_val_2_r\(31),
	datad => \core1|is_store_op_2_r~q\,
	combout => \core1|data_mem_addr[31]~31_combout\);

ww_net_packet_flat_o(0) <= \net_packet_flat_o[0]~output_o\;

ww_net_packet_flat_o(1) <= \net_packet_flat_o[1]~output_o\;

ww_net_packet_flat_o(2) <= \net_packet_flat_o[2]~output_o\;

ww_net_packet_flat_o(3) <= \net_packet_flat_o[3]~output_o\;

ww_net_packet_flat_o(4) <= \net_packet_flat_o[4]~output_o\;

ww_net_packet_flat_o(5) <= \net_packet_flat_o[5]~output_o\;

ww_net_packet_flat_o(6) <= \net_packet_flat_o[6]~output_o\;

ww_net_packet_flat_o(7) <= \net_packet_flat_o[7]~output_o\;

ww_net_packet_flat_o(8) <= \net_packet_flat_o[8]~output_o\;

ww_net_packet_flat_o(9) <= \net_packet_flat_o[9]~output_o\;

ww_net_packet_flat_o(10) <= \net_packet_flat_o[10]~output_o\;

ww_net_packet_flat_o(11) <= \net_packet_flat_o[11]~output_o\;

ww_net_packet_flat_o(12) <= \net_packet_flat_o[12]~output_o\;

ww_net_packet_flat_o(13) <= \net_packet_flat_o[13]~output_o\;

ww_net_packet_flat_o(14) <= \net_packet_flat_o[14]~output_o\;

ww_net_packet_flat_o(15) <= \net_packet_flat_o[15]~output_o\;

ww_net_packet_flat_o(16) <= \net_packet_flat_o[16]~output_o\;

ww_net_packet_flat_o(17) <= \net_packet_flat_o[17]~output_o\;

ww_net_packet_flat_o(18) <= \net_packet_flat_o[18]~output_o\;

ww_net_packet_flat_o(19) <= \net_packet_flat_o[19]~output_o\;

ww_net_packet_flat_o(20) <= \net_packet_flat_o[20]~output_o\;

ww_net_packet_flat_o(21) <= \net_packet_flat_o[21]~output_o\;

ww_net_packet_flat_o(22) <= \net_packet_flat_o[22]~output_o\;

ww_net_packet_flat_o(23) <= \net_packet_flat_o[23]~output_o\;

ww_net_packet_flat_o(24) <= \net_packet_flat_o[24]~output_o\;

ww_net_packet_flat_o(25) <= \net_packet_flat_o[25]~output_o\;

ww_net_packet_flat_o(26) <= \net_packet_flat_o[26]~output_o\;

ww_net_packet_flat_o(27) <= \net_packet_flat_o[27]~output_o\;

ww_net_packet_flat_o(28) <= \net_packet_flat_o[28]~output_o\;

ww_net_packet_flat_o(29) <= \net_packet_flat_o[29]~output_o\;

ww_net_packet_flat_o(30) <= \net_packet_flat_o[30]~output_o\;

ww_net_packet_flat_o(31) <= \net_packet_flat_o[31]~output_o\;

ww_net_packet_flat_o(32) <= \net_packet_flat_o[32]~output_o\;

ww_net_packet_flat_o(33) <= \net_packet_flat_o[33]~output_o\;

ww_net_packet_flat_o(34) <= \net_packet_flat_o[34]~output_o\;

ww_net_packet_flat_o(35) <= \net_packet_flat_o[35]~output_o\;

ww_net_packet_flat_o(36) <= \net_packet_flat_o[36]~output_o\;

ww_net_packet_flat_o(37) <= \net_packet_flat_o[37]~output_o\;

ww_net_packet_flat_o(38) <= \net_packet_flat_o[38]~output_o\;

ww_net_packet_flat_o(39) <= \net_packet_flat_o[39]~output_o\;

ww_net_packet_flat_o(40) <= \net_packet_flat_o[40]~output_o\;

ww_net_packet_flat_o(41) <= \net_packet_flat_o[41]~output_o\;

ww_net_packet_flat_o(42) <= \net_packet_flat_o[42]~output_o\;

ww_net_packet_flat_o(43) <= \net_packet_flat_o[43]~output_o\;

ww_net_packet_flat_o(44) <= \net_packet_flat_o[44]~output_o\;

ww_net_packet_flat_o(45) <= \net_packet_flat_o[45]~output_o\;

ww_net_packet_flat_o(46) <= \net_packet_flat_o[46]~output_o\;

ww_net_packet_flat_o(47) <= \net_packet_flat_o[47]~output_o\;

ww_net_packet_flat_o(48) <= \net_packet_flat_o[48]~output_o\;

ww_net_packet_flat_o(49) <= \net_packet_flat_o[49]~output_o\;

ww_net_packet_flat_o(50) <= \net_packet_flat_o[50]~output_o\;

ww_net_packet_flat_o(51) <= \net_packet_flat_o[51]~output_o\;

ww_net_packet_flat_o(52) <= \net_packet_flat_o[52]~output_o\;

ww_net_packet_flat_o(53) <= \net_packet_flat_o[53]~output_o\;

ww_net_packet_flat_o(54) <= \net_packet_flat_o[54]~output_o\;

ww_net_packet_flat_o(55) <= \net_packet_flat_o[55]~output_o\;

ww_net_packet_flat_o(56) <= \net_packet_flat_o[56]~output_o\;

ww_net_packet_flat_o(57) <= \net_packet_flat_o[57]~output_o\;

ww_net_packet_flat_o(58) <= \net_packet_flat_o[58]~output_o\;

ww_net_packet_flat_o(59) <= \net_packet_flat_o[59]~output_o\;

ww_net_packet_flat_o(60) <= \net_packet_flat_o[60]~output_o\;

ww_net_packet_flat_o(61) <= \net_packet_flat_o[61]~output_o\;

ww_net_packet_flat_o(62) <= \net_packet_flat_o[62]~output_o\;

ww_net_packet_flat_o(63) <= \net_packet_flat_o[63]~output_o\;

ww_net_packet_flat_o(64) <= \net_packet_flat_o[64]~output_o\;

ww_to_mem_flat_o(0) <= \to_mem_flat_o[0]~output_o\;

ww_to_mem_flat_o(1) <= \to_mem_flat_o[1]~output_o\;

ww_to_mem_flat_o(2) <= \to_mem_flat_o[2]~output_o\;

ww_to_mem_flat_o(3) <= \to_mem_flat_o[3]~output_o\;

ww_to_mem_flat_o(4) <= \to_mem_flat_o[4]~output_o\;

ww_to_mem_flat_o(5) <= \to_mem_flat_o[5]~output_o\;

ww_to_mem_flat_o(6) <= \to_mem_flat_o[6]~output_o\;

ww_to_mem_flat_o(7) <= \to_mem_flat_o[7]~output_o\;

ww_to_mem_flat_o(8) <= \to_mem_flat_o[8]~output_o\;

ww_to_mem_flat_o(9) <= \to_mem_flat_o[9]~output_o\;

ww_to_mem_flat_o(10) <= \to_mem_flat_o[10]~output_o\;

ww_to_mem_flat_o(11) <= \to_mem_flat_o[11]~output_o\;

ww_to_mem_flat_o(12) <= \to_mem_flat_o[12]~output_o\;

ww_to_mem_flat_o(13) <= \to_mem_flat_o[13]~output_o\;

ww_to_mem_flat_o(14) <= \to_mem_flat_o[14]~output_o\;

ww_to_mem_flat_o(15) <= \to_mem_flat_o[15]~output_o\;

ww_to_mem_flat_o(16) <= \to_mem_flat_o[16]~output_o\;

ww_to_mem_flat_o(17) <= \to_mem_flat_o[17]~output_o\;

ww_to_mem_flat_o(18) <= \to_mem_flat_o[18]~output_o\;

ww_to_mem_flat_o(19) <= \to_mem_flat_o[19]~output_o\;

ww_to_mem_flat_o(20) <= \to_mem_flat_o[20]~output_o\;

ww_to_mem_flat_o(21) <= \to_mem_flat_o[21]~output_o\;

ww_to_mem_flat_o(22) <= \to_mem_flat_o[22]~output_o\;

ww_to_mem_flat_o(23) <= \to_mem_flat_o[23]~output_o\;

ww_to_mem_flat_o(24) <= \to_mem_flat_o[24]~output_o\;

ww_to_mem_flat_o(25) <= \to_mem_flat_o[25]~output_o\;

ww_to_mem_flat_o(26) <= \to_mem_flat_o[26]~output_o\;

ww_to_mem_flat_o(27) <= \to_mem_flat_o[27]~output_o\;

ww_to_mem_flat_o(28) <= \to_mem_flat_o[28]~output_o\;

ww_to_mem_flat_o(29) <= \to_mem_flat_o[29]~output_o\;

ww_to_mem_flat_o(30) <= \to_mem_flat_o[30]~output_o\;

ww_to_mem_flat_o(31) <= \to_mem_flat_o[31]~output_o\;

ww_to_mem_flat_o(32) <= \to_mem_flat_o[32]~output_o\;

ww_to_mem_flat_o(33) <= \to_mem_flat_o[33]~output_o\;

ww_to_mem_flat_o(34) <= \to_mem_flat_o[34]~output_o\;

ww_to_mem_flat_o(35) <= \to_mem_flat_o[35]~output_o\;

ww_barrier_o(0) <= \barrier_o[0]~output_o\;

ww_barrier_o(1) <= \barrier_o[1]~output_o\;

ww_barrier_o(2) <= \barrier_o[2]~output_o\;

ww_exception_o <= \exception_o~output_o\;

ww_debug_flat_o(0) <= \debug_flat_o[0]~output_o\;

ww_debug_flat_o(1) <= \debug_flat_o[1]~output_o\;

ww_debug_flat_o(2) <= \debug_flat_o[2]~output_o\;

ww_debug_flat_o(3) <= \debug_flat_o[3]~output_o\;

ww_debug_flat_o(4) <= \debug_flat_o[4]~output_o\;

ww_debug_flat_o(5) <= \debug_flat_o[5]~output_o\;

ww_debug_flat_o(6) <= \debug_flat_o[6]~output_o\;

ww_debug_flat_o(7) <= \debug_flat_o[7]~output_o\;

ww_debug_flat_o(8) <= \debug_flat_o[8]~output_o\;

ww_debug_flat_o(9) <= \debug_flat_o[9]~output_o\;

ww_debug_flat_o(10) <= \debug_flat_o[10]~output_o\;

ww_debug_flat_o(11) <= \debug_flat_o[11]~output_o\;

ww_debug_flat_o(12) <= \debug_flat_o[12]~output_o\;

ww_debug_flat_o(13) <= \debug_flat_o[13]~output_o\;

ww_debug_flat_o(14) <= \debug_flat_o[14]~output_o\;

ww_debug_flat_o(15) <= \debug_flat_o[15]~output_o\;

ww_debug_flat_o(16) <= \debug_flat_o[16]~output_o\;

ww_debug_flat_o(17) <= \debug_flat_o[17]~output_o\;

ww_debug_flat_o(18) <= \debug_flat_o[18]~output_o\;

ww_debug_flat_o(19) <= \debug_flat_o[19]~output_o\;

ww_debug_flat_o(20) <= \debug_flat_o[20]~output_o\;

ww_debug_flat_o(21) <= \debug_flat_o[21]~output_o\;

ww_debug_flat_o(22) <= \debug_flat_o[22]~output_o\;

ww_debug_flat_o(23) <= \debug_flat_o[23]~output_o\;

ww_debug_flat_o(24) <= \debug_flat_o[24]~output_o\;

ww_debug_flat_o(25) <= \debug_flat_o[25]~output_o\;

ww_debug_flat_o(26) <= \debug_flat_o[26]~output_o\;

ww_debug_flat_o(27) <= \debug_flat_o[27]~output_o\;

ww_debug_flat_o(28) <= \debug_flat_o[28]~output_o\;

ww_debug_flat_o(29) <= \debug_flat_o[29]~output_o\;

ww_debug_flat_o(30) <= \debug_flat_o[30]~output_o\;

ww_debug_flat_o(31) <= \debug_flat_o[31]~output_o\;

ww_debug_flat_o(32) <= \debug_flat_o[32]~output_o\;

ww_debug_flat_o(33) <= \debug_flat_o[33]~output_o\;

ww_data_mem_addr(0) <= \data_mem_addr[0]~output_o\;

ww_data_mem_addr(1) <= \data_mem_addr[1]~output_o\;

ww_data_mem_addr(2) <= \data_mem_addr[2]~output_o\;

ww_data_mem_addr(3) <= \data_mem_addr[3]~output_o\;

ww_data_mem_addr(4) <= \data_mem_addr[4]~output_o\;

ww_data_mem_addr(5) <= \data_mem_addr[5]~output_o\;

ww_data_mem_addr(6) <= \data_mem_addr[6]~output_o\;

ww_data_mem_addr(7) <= \data_mem_addr[7]~output_o\;

ww_data_mem_addr(8) <= \data_mem_addr[8]~output_o\;

ww_data_mem_addr(9) <= \data_mem_addr[9]~output_o\;

ww_data_mem_addr(10) <= \data_mem_addr[10]~output_o\;

ww_data_mem_addr(11) <= \data_mem_addr[11]~output_o\;

ww_data_mem_addr(12) <= \data_mem_addr[12]~output_o\;

ww_data_mem_addr(13) <= \data_mem_addr[13]~output_o\;

ww_data_mem_addr(14) <= \data_mem_addr[14]~output_o\;

ww_data_mem_addr(15) <= \data_mem_addr[15]~output_o\;

ww_data_mem_addr(16) <= \data_mem_addr[16]~output_o\;

ww_data_mem_addr(17) <= \data_mem_addr[17]~output_o\;

ww_data_mem_addr(18) <= \data_mem_addr[18]~output_o\;

ww_data_mem_addr(19) <= \data_mem_addr[19]~output_o\;

ww_data_mem_addr(20) <= \data_mem_addr[20]~output_o\;

ww_data_mem_addr(21) <= \data_mem_addr[21]~output_o\;

ww_data_mem_addr(22) <= \data_mem_addr[22]~output_o\;

ww_data_mem_addr(23) <= \data_mem_addr[23]~output_o\;

ww_data_mem_addr(24) <= \data_mem_addr[24]~output_o\;

ww_data_mem_addr(25) <= \data_mem_addr[25]~output_o\;

ww_data_mem_addr(26) <= \data_mem_addr[26]~output_o\;

ww_data_mem_addr(27) <= \data_mem_addr[27]~output_o\;

ww_data_mem_addr(28) <= \data_mem_addr[28]~output_o\;

ww_data_mem_addr(29) <= \data_mem_addr[29]~output_o\;

ww_data_mem_addr(30) <= \data_mem_addr[30]~output_o\;

ww_data_mem_addr(31) <= \data_mem_addr[31]~output_o\;
END structure;


