#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557_cache {
	// RAM Box: {[1, 1035], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558_cache {
	// RAM Box: {[0, 1034], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_ld314_merged1296[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[1 + 2gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 517 }
    // { gp_in0_1_buf8_ld314_merged1296[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[2gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 517 }
    // { gp_in0_1_buf8_ld318_merged1298[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[4 + 2gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 511 }
    // { gp_in0_1_buf8_ld318_merged1298[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + 2gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 511 }
    // { gp_in0_1_buf8_ld322_merged1314[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[4 + 2gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 511 }
    // { gp_in0_1_buf8_ld322_merged1314[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + 2gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 511 }
  // # of banks: 6
  gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557_cache gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557;
  gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558_cache gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558;
  gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553_cache gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553;
  gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554_cache gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554;
  gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549_cache gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549;
  gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550_cache gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550;
};



inline void gp_in0_1_buf8_gp_in0_110_merged1392_559_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged1392_559, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557.push(gp_in0_1_buf8_gp_in0_110_merged1392_559);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554.push(gp_in0_1_buf8_gp_in0_110_merged1392_559);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550.push(gp_in0_1_buf8_gp_in0_110_merged1392_559);
}

inline void gp_in0_1_buf8_gp_in0_110_merged1392_560_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged1392_560, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558.push(gp_in0_1_buf8_gp_in0_110_merged1392_560);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553.push(gp_in0_1_buf8_gp_in0_110_merged1392_560);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549.push(gp_in0_1_buf8_gp_in0_110_merged1392_560);
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557 read pattern: { gp_in0_1_buf8_ld314_merged1296[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[1 + 2gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 517 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged1296[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1392_559 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1392_559;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558 read pattern: { gp_in0_1_buf8_ld314_merged1296[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[2gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 517 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged1296[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1392_560 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1392_560;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553 read pattern: { gp_in0_1_buf8_ld318_merged1298[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[4 + 2gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 511 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged1298[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 28] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1392_560 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1392_560;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554 read pattern: { gp_in0_1_buf8_ld318_merged1298[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + 2gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 511 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged1298[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 28] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1392_559 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged1392_559;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549 read pattern: { gp_in0_1_buf8_ld322_merged1314[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[4 + 2gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 511 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged1314[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 22] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1392_560 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_560_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1392_560;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550 read pattern: { gp_in0_1_buf8_ld322_merged1314[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + 2gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 511 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged1314[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 22] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1392_559 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1392_559_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged1392_559;
  return 0;
}

// # of bundles = 4
// gp_in0_110_merged1392_write
//	gp_in0_1_buf8_gp_in0_110_merged1392_559
//	gp_in0_1_buf8_gp_in0_110_merged1392_560
inline void gp_in0_1_buf8_gp_in0_110_merged1392_write_bundle_write(hw_uint<64>& gp_in0_110_merged1392_write, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged1392_559_res = gp_in0_110_merged1392_write.extract<0, 31>();
	gp_in0_1_buf8_gp_in0_110_merged1392_559_write(gp_in0_1_buf8_gp_in0_110_merged1392_559_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged1392_560_res = gp_in0_110_merged1392_write.extract<32, 63>();
	gp_in0_1_buf8_gp_in0_110_merged1392_560_write(gp_in0_1_buf8_gp_in0_110_merged1392_560_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
}

// gp_in0_1_buf8_ld314_merged1296_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558
inline hw_uint<64> gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_557_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_558_res);
	return result;
}

// gp_in0_1_buf8_ld318_merged1298_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554
inline hw_uint<64> gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_553_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_554_res);
	return result;
}

// gp_in0_1_buf8_ld322_merged1314_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550
inline hw_uint<64> gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_549_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_550_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3_cache {
	// RAM Box: {[1, 1031], [0, 1026]}
	// Capacity: 1038
	// # of read delays: 4
  // 0, 1, 519, 1037
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 517> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 517> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_518() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_519() {
		return f4;
	}

	inline hw_uint<32>  peek_1036() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1037() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6_cache {
	// RAM Box: {[0, 1032], [0, 1026]}
	// Capacity: 1038
	// # of read delays: 6
  // 0, 1, 518, 519, 1036, 1037
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 516> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 516> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_517() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_518() {
		return f4;
	}

	inline hw_uint<32>  peek_519() {
		return f6;
	}

	inline hw_uint<32>  peek_1035() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1036() {
		return f8;
	}

	inline hw_uint<32>  peek_1037() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 516
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 516 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 516
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 516 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_cache {
  // Reader addrs...
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
    // { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // # of banks: 2
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6;
};



inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.peek_0();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.peek_519();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3.peek_519();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.peek_518();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.peek_1037();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_merged_banks_3.peek_1037();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518 read pattern: { gp_in0_218_merged297_sm650_0772[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 515 }
  // Read schedule : { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_merged_banks_6.peek_1036();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_1313_ld482_merged1346_write
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544
inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_write_bundle_write(hw_uint<64>& gp_in0_1_buf8_to_gp_1313_ld482_merged1346_write, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_res = gp_in0_1_buf8_to_gp_1313_ld482_merged1346_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_543_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_res = gp_in0_1_buf8_to_gp_1313_ld482_merged1346_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_544_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
}

// gp_in0_218_merged297_sm650_0772_read
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518
inline hw_uint<288> gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_read_bundle_read(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518

	hw_uint<288> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<0, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_510_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<32, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_511_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<64, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_512_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<96, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_513_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<128, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_514_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<160, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_515_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<192, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_516_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<224, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_517_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<256, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_518_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_cache {
  // Reader addrs...
    // { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // # of banks: 4
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35;
};



inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32 read pattern: { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1306[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 510 - us_gp_in0_1_buf850 >= 0) ? ((511 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33 read pattern: { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1306[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 510 - us_gp_in0_1_buf850 >= 0) ? ((511 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34 read pattern: { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1306[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 510 - us_gp_in0_1_buf850 >= 0) ? ((511 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35 read pattern: { us_gp_in0_1_buf850_merged1394[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 2us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 511 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1306[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 510 - us_gp_in0_1_buf850 >= 0) ? ((511 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_22317_ld486_merged1306_write
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540
inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_write_bundle_write(hw_uint<64>& gp_in0_1_buf8_to_gp_22317_ld486_merged1306_write, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_res = gp_in0_1_buf8_to_gp_22317_ld486_merged1306_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_539_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_res = gp_in0_1_buf8_to_gp_22317_ld486_merged1306_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_540_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
}

// us_gp_in0_1_buf850_merged1394_read
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35
inline hw_uint<128> gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_read_bundle_read(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_32_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_33_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_34_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_35_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_cache {
  // Reader addrs...
    // { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[4 + 2lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
    // { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + 2lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
  // # of banks: 2
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237;
};



inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235 read pattern: { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[4 + 2lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
  // Read schedule : { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1328[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237 read pattern: { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + 2lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
  // Read schedule : { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1328[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_7321_ld490_merged1328_write
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536
inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_write_bundle_write(hw_uint<64>& gp_in0_1_buf8_to_gp_7321_ld490_merged1328_write, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_res = gp_in0_1_buf8_to_gp_7321_ld490_merged1328_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_535_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_res = gp_in0_1_buf8_to_gp_7321_ld490_merged1328_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_536_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
}

// lp_in0_146_merged1402_read
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237
inline hw_uint<64> gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_read_bundle_read(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_235_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_237_res);
	return result;
}

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[3 + 4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
    // { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2 + 4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
    // { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
    // { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
  // # of banks: 4
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534;
};



inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531 read pattern: { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[3 + 4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1300[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 52] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532 read pattern: { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2 + 4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1300[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 52] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533 read pattern: { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1300[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 52] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534 read pattern: { gp_in0_1_buf8_us48_ld326_merged1300[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[4gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 511 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1300[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 52] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_ld326_merged1300_read
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534
inline hw_uint<128> gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_read_bundle_read(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_531_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_532_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_533_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_534_res);
	return result;
}

// us_gp_in0_1_buf850_merged1394_write
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31
inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_write_bundle_write(hw_uint<128>& us_gp_in0_1_buf850_merged1394_write, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_res = us_gp_in0_1_buf850_merged1394_write.extract<0, 31>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_28_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_res = us_gp_in0_1_buf850_merged1394_write.extract<32, 63>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_29_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_res = us_gp_in0_1_buf850_merged1394_write.extract<64, 95>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_30_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_res = us_gp_in0_1_buf850_merged1394_write.extract<96, 127>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_31_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
}

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_cache {
  // Reader addrs...
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[3 + 4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2 + 4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // # of banks: 4
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265;
};



inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[3 + 4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 57] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2 + 4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 57] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 57] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[4lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 57] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522
inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write_bundle_write(hw_uint<128>& gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write.extract<0, 31>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_519_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write.extract<32, 63>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_520_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write.extract<64, 95>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_521_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write.extract<96, 127>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_522_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
}

// lp_in0_054_merged1397_read
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265
inline hw_uint<128> gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_259_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_261_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_263_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_265_res);
	return result;
}

struct gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332_cache {
	// RAM Box: {[0, 515], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_cache {
  // Reader addrs...
    // { load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 515 }
    // { load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 511 }
    // { load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 511 }
  // # of banks: 3
  gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332_cache gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332;
  gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330_cache gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330;
  gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328_cache gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328;
};



inline void gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332.push(gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330.push(gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328.push(gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509);
}

inline hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332 read pattern: { load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 515 }
  // Read schedule : { load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 44] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330 read pattern: { load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 511 }
  // Read schedule : { load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328 read pattern: { load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 511 }
  // Read schedule : { load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 46] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509;
  return 0;
}

// # of bundles = 4
// gp_in0_218_merged297_sm650_0772_write
//	gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509
inline void gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_write_bundle_write(hw_uint<32>& gp_in0_218_merged297_sm650_0772_write, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_res = gp_in0_218_merged297_sm650_0772_write.extract<0, 31>();
	gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_write(gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_509_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
}

// load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_read
//	gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332
inline hw_uint<32> gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332_res = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_332_res);
	return result;
}

// load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_read
//	gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330
inline hw_uint<32> gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330_res = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_330_res);
	return result;
}

// load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_read
//	gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328
inline hw_uint<32> gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328_res = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_328_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 1035
	// # of read delays: 9
  // 0, 1, 2, 516, 517, 518, 1032, 1033, 1034
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 513> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 513> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_515() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_516() {
		return f6;
	}

	inline hw_uint<32>  peek_517() {
		return f8;
	}

	inline hw_uint<32>  peek_518() {
		return f10;
	}

	inline hw_uint<32>  peek_1031() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_1032() {
		return f12;
	}

	inline hw_uint<32>  peek_1033() {
		return f14;
	}

	inline hw_uint<32>  peek_1034() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 513
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 513 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 513
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 513 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_cache {
  // Reader addrs...
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // # of banks: 1
  gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9_cache gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9;
};



inline void gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.push(gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_2();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_0();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_518();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_517();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_516();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_1034();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_1033();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500 read pattern: { gp_in0_326_merged309_sm760_01026[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_merged_banks_9.peek_1032();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337;
  return 0;
}

// # of bundles = 2
// gp_in0_326_merged309_sm760_01026_read
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500
inline hw_uint<288> gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_read_bundle_read(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500

	hw_uint<288> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<0, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_492_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<32, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_493_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<64, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_494_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<96, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_495_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<128, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_496_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<160, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_497_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<192, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_498_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<224, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_499_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<256, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_500_res);
	return result;
}

// load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_write
//	gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337
inline void gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_write, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_res = load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_write(gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_337_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
}

struct gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_cache {
  // Reader addrs...
    // { us_gp_in0_2_buf1642_merged1399[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 511 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged1399[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 511 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // # of banks: 2
  gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26_cache gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26;
  gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27_cache gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27;
};



inline void gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26.push(gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27.push(gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26 read pattern: { us_gp_in0_2_buf1642_merged1399[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 511 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged1399[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 56] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 510 - us_gp_in0_2_buf1642 >= 0) ? ((511 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27 read pattern: { us_gp_in0_2_buf1642_merged1399[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 511 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged1399[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 56] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 510 - us_gp_in0_2_buf1642 >= 0) ? ((511 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_write
//	gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335
inline void gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_write, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_res = load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_write(gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_335_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
}

// us_gp_in0_2_buf1642_merged1399_read
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27
inline hw_uint<64> gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_read_bundle_read(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_26_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_27_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_cache {
  // Reader addrs...
    // { diff39_sm761_01028[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // # of banks: 1
  gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583_cache gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583;
};



inline void gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583.push(gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583 read pattern: { diff39_sm761_01028[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // Read schedule : { diff39_sm761_01028[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 47] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333;
  return 0;
}

// # of bundles = 2
// diff39_sm761_01028_read
//	gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583
inline hw_uint<32> gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_read_bundle_read(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583_res = gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_583_res);
	return result;
}

// load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_write
//	gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333
inline void gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_write, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_res = load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_write(gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_333_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
}

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_cache {
  // Reader addrs...
    // { gp_in0_2_buf16_us40_ld342_merged1316[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[1 + 2gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 511 }
    // { gp_in0_2_buf16_us40_ld342_merged1316[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[2gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 511 }
  // # of banks: 2
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508;
};



inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507 read pattern: { gp_in0_2_buf16_us40_ld342_merged1316[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[1 + 2gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 511 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged1316[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in0_2_buf1642_merged1399[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508 read pattern: { gp_in0_2_buf16_us40_ld342_merged1316[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[2gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 511 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged1316[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in0_2_buf1642_merged1399[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_us40_ld342_merged1316_read
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508
inline hw_uint<64> gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_read_bundle_read(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_507_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_508_res);
	return result;
}

// us_gp_in0_2_buf1642_merged1399_write
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25
inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_write_bundle_write(hw_uint<64>& us_gp_in0_2_buf1642_merged1399_write, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_res = us_gp_in0_2_buf1642_merged1399_write.extract<0, 31>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_24_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_res = us_gp_in0_2_buf1642_merged1399_write.extract<32, 63>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_25_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
}

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_cache {
  // Reader addrs...
    // { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[1 + 2lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
    // { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[2lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
  // # of banks: 2
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238;
};



inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236 read pattern: { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[1 + 2lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
  // Read schedule : { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238 read pattern: { lp_in0_146_merged1402[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[2lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 511 }
  // Read schedule : { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_write
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502
inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_write_bundle_write(hw_uint<64>& gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_write, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_write.extract<0, 31>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_501_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_write.extract<32, 63>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_502_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
}

// lp_in0_146_merged1402_read
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238
inline hw_uint<64> gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_236_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_238_res);
	return result;
}

struct gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_cache {
  // Reader addrs...
    // { load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 255 }
    // { load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 255 }
  // # of banks: 2
  gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322_cache gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322;
  gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320_cache gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320;
};



inline void gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_write(hw_uint<32> & gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322.push(gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320.push(gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491);
}

inline hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322 read pattern: { load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 255 }
  // Read schedule : { load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320 read pattern: { load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 255 }
  // Read schedule : { load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 62] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491;
  return 0;
}

// # of bundles = 3
// gp_in0_326_merged309_sm760_01026_write
//	gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491
inline void gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_write_bundle_write(hw_uint<32>& gp_in0_326_merged309_sm760_01026_write, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_res = gp_in0_326_merged309_sm760_01026_write.extract<0, 31>();
	gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_write(gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_491_res, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, dynamic_address);
}

// load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_read
//	gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322
inline hw_uint<32> gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322_res = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_322_res);
	return result;
}

// load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_read
//	gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320
inline hw_uint<32> gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320_res = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_320_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf513_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // # of banks: 1
  gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91_cache gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91;
};



inline void gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91.push(gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91_select(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 68] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325 = gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_write
//	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325
inline void gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_write, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_res = load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_write(gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_325_res, gp_in0_3_buf24_FIFO_buf513, root, gp_in0_3_buf24_to_gp_15345_ld515, gp_in0_3_buf24_to_gp_15345_ld514, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_read
//	gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91
inline hw_uint<32> gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_read_bundle_read(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91_res = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91_select(gp_in0_3_buf24_FIFO_buf513, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_91_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_to_gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 257
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_cache {
  // Reader addrs...
    // { us35_sm754_0916[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[o0, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 511 and -1 + us_gp_in0_3_buf2434 <= 2o0 <= us_gp_in0_3_buf2434 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // # of banks: 1
  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_to_gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39_cache gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_to_gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39;
};



inline void gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_to_gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39.push(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39 read pattern: { us35_sm754_0916[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[o0, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 511 and -1 + us_gp_in0_3_buf2434 <= 2o0 <= us_gp_in0_3_buf2434 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us35_sm754_0916[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 69] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_to_gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 509 - us_gp_in0_3_buf2434 >= 0) ? ((255 - floord(2*us_gp_in0_3_buf2434, 4))) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_write
//	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323
inline void gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_write, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_res = load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_write(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_323_res, gp_in0_3_buf24_FIFO_buf517, root, gp_in0_3_buf24_to_gp_24349_ld519, gp_in0_3_buf24_to_gp_24349_ld518, dynamic_address);
}

// us35_sm754_0916_read
//	gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39
inline hw_uint<32> gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_read_bundle_read(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39_res = gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_39_res);
	return result;
}

struct gp_in0_3_buf24_us32_us35_sm754_0916_38_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_cache {
  // Reader addrs...
    // { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 511 }
  // # of banks: 1
  gp_in0_3_buf24_us32_us35_sm754_0916_38_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316_cache gp_in0_3_buf24_us32_us35_sm754_0916_38_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316;
};



inline void gp_in0_3_buf24_us32_us35_sm754_0916_38_write(hw_uint<32> & gp_in0_3_buf24_us32_us35_sm754_0916_38, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us35_sm754_0916_38_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316.push(gp_in0_3_buf24_us32_us35_sm754_0916_38);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316 read pattern: { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 511 }
  // Read schedule : { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { us35_sm754_0916[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_3_buf24_us32_us35_sm754_0916_38 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us35_sm754_0916_38_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us35_sm754_0916_38;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_read
//	gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316
inline hw_uint<32> gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_read_bundle_read(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316_res = gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_316_res);
	return result;
}

// us35_sm754_0916_write
//	gp_in0_3_buf24_us32_us35_sm754_0916_38
inline void gp_in0_3_buf24_us32_us35_sm754_0916_write_bundle_write(hw_uint<32>& us35_sm754_0916_write, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_us35_sm754_0916_38_res = us35_sm754_0916_write.extract<0, 31>();
	gp_in0_3_buf24_us32_us35_sm754_0916_38_write(gp_in0_3_buf24_us32_us35_sm754_0916_38_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
}

struct gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_cache {
  // Reader addrs...
    // { diff39_sm761_01028[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // # of banks: 1
  gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584_cache gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584;
};



inline void gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584.push(gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584 read pattern: { diff39_sm761_01028[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // Read schedule : { diff39_sm761_01028[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 83] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317;
  return 0;
}

// # of bundles = 2
// diff39_sm761_01028_read
//	gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584
inline hw_uint<32> gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584_res = gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_584_res);
	return result;
}

// load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_write
//	gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317
inline void gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_write, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_res = load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_write.extract<0, 31>();
	gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_write(gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_317_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
}

struct gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461_cache {
	// RAM Box: {[1, 1035], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462_cache {
	// RAM Box: {[0, 1034], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_ld358_merged1292[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[4 + 2gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 511 }
    // { gp_in1_1_buf56_ld358_merged1292[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + 2gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 511 }
    // { gp_in1_1_buf56_ld362_merged1294[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[4 + 2gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 511 }
    // { gp_in1_1_buf56_ld362_merged1294[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + 2gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 511 }
    // { gp_in1_1_buf56_ld366_merged1318[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[1 + 2gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 517 }
    // { gp_in1_1_buf56_ld366_merged1318[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[2gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 517 }
  // # of banks: 6
  gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469_cache gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469;
  gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470_cache gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470;
  gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465_cache gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465;
  gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466_cache gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466;
  gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461_cache gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461;
  gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462_cache gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462;
};



inline void gp_in1_1_buf56_gp_in1_158_merged1389_471_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged1389_471, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470.push(gp_in1_1_buf56_gp_in1_158_merged1389_471);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466.push(gp_in1_1_buf56_gp_in1_158_merged1389_471);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461.push(gp_in1_1_buf56_gp_in1_158_merged1389_471);
}

inline void gp_in1_1_buf56_gp_in1_158_merged1389_472_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged1389_472, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469.push(gp_in1_1_buf56_gp_in1_158_merged1389_472);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465.push(gp_in1_1_buf56_gp_in1_158_merged1389_472);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462.push(gp_in1_1_buf56_gp_in1_158_merged1389_472);
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469 read pattern: { gp_in1_1_buf56_ld358_merged1292[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[4 + 2gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 511 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged1292[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 5] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1389_472 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1389_472;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470 read pattern: { gp_in1_1_buf56_ld358_merged1292[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + 2gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 511 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged1292[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 5] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1389_471 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged1389_471;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465 read pattern: { gp_in1_1_buf56_ld362_merged1294[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[4 + 2gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 511 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged1294[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1389_472 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1389_472;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466 read pattern: { gp_in1_1_buf56_ld362_merged1294[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + 2gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 511 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged1294[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1389_471 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged1389_471;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461 read pattern: { gp_in1_1_buf56_ld366_merged1318[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[1 + 2gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 517 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged1318[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 9] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1389_471 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_471_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1389_471;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462 read pattern: { gp_in1_1_buf56_ld366_merged1318[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[2gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 517 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged1318[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 9] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1389_472 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1389_472_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1389_472;
  return 0;
}

// # of bundles = 4
// gp_in1_158_merged1389_write
//	gp_in1_1_buf56_gp_in1_158_merged1389_471
//	gp_in1_1_buf56_gp_in1_158_merged1389_472
inline void gp_in1_1_buf56_gp_in1_158_merged1389_write_bundle_write(hw_uint<64>& gp_in1_158_merged1389_write, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged1389_471_res = gp_in1_158_merged1389_write.extract<0, 31>();
	gp_in1_1_buf56_gp_in1_158_merged1389_471_write(gp_in1_1_buf56_gp_in1_158_merged1389_471_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged1389_472_res = gp_in1_158_merged1389_write.extract<32, 63>();
	gp_in1_1_buf56_gp_in1_158_merged1389_472_write(gp_in1_1_buf56_gp_in1_158_merged1389_472_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
}

// gp_in1_1_buf56_ld358_merged1292_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470
inline hw_uint<64> gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_469_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_470_res);
	return result;
}

// gp_in1_1_buf56_ld362_merged1294_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466
inline hw_uint<64> gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_465_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_466_res);
	return result;
}

// gp_in1_1_buf56_ld366_merged1318_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462
inline hw_uint<64> gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_461_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_462_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_cache {
  // Reader addrs...
    // { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[4 + 2lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
    // { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + 2lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
  // # of banks: 2
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195;
};



inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193 read pattern: { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[4 + 2lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
  // Read schedule : { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged1330[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 10] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195 read pattern: { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + 2lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
  // Read schedule : { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged1330[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 10] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_10357_ld526_merged1330_write
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456
inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_write_bundle_write(hw_uint<64>& gp_in1_1_buf56_to_gp_10357_ld526_merged1330_write, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_res = gp_in1_1_buf56_to_gp_10357_ld526_merged1330_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_455_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_res = gp_in1_1_buf56_to_gp_10357_ld526_merged1330_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_456_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
}

// lp_in1_194_merged1266_read
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195
inline hw_uint<64> gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_read_bundle_read(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_193_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_195_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21_cache {
	// RAM Box: {[4, 1026], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23_cache {
	// RAM Box: {[3, 1025], [3, 1026]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_cache {
  // Reader addrs...
    // { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // # of banks: 4
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23;
};



inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20 read pattern: { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1358[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 510 - us_gp_in1_1_buf5698 >= 0) ? ((511 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21 read pattern: { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1358[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 510 - us_gp_in1_1_buf5698 >= 0) ? ((511 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22 read pattern: { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1358[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 510 - us_gp_in1_1_buf5698 >= 0) ? ((511 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23 read pattern: { us_gp_in1_1_buf5698_merged1268[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 2us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 511 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1358[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 510 - us_gp_in1_1_buf5698 >= 0) ? ((511 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_25361_ld530_merged1358_write
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452
inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_write_bundle_write(hw_uint<64>& gp_in1_1_buf56_to_gp_25361_ld530_merged1358_write, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_res = gp_in1_1_buf56_to_gp_25361_ld530_merged1358_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_451_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_res = gp_in1_1_buf56_to_gp_25361_ld530_merged1358_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_452_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
}

// us_gp_in1_1_buf5698_merged1268_read
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23
inline hw_uint<128> gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_read_bundle_read(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_20_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_21_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_22_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_23_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3_cache {
	// RAM Box: {[1, 1031], [0, 1026]}
	// Capacity: 1038
	// # of read delays: 4
  // 0, 1, 519, 1037
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 517> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 517> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_518() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_519() {
		return f4;
	}

	inline hw_uint<32>  peek_1036() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1037() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6_cache {
	// RAM Box: {[0, 1032], [0, 1026]}
	// Capacity: 1038
	// # of read delays: 6
  // 0, 1, 518, 519, 1036, 1037
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 516> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 516> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_517() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_518() {
		return f4;
	}

	inline hw_uint<32>  peek_519() {
		return f6;
	}

	inline hw_uint<32>  peek_1035() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1036() {
		return f8;
	}

	inline hw_uint<32>  peek_1037() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 516
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 516 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 516
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 516 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_cache {
  // Reader addrs...
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
    // { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // # of banks: 2
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6;
};



inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.peek_0();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.peek_519();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3.peek_519();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.peek_518();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.peek_1037();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_merged_banks_3.peek_1037();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430 read pattern: { gp_in1_266_merged312_sm762_01030[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 515 }
  // Read schedule : { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_merged_banks_6.peek_1036();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_4365_ld534_merged1360_write
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448
inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_write_bundle_write(hw_uint<64>& gp_in1_1_buf56_to_gp_4365_ld534_merged1360_write, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_res = gp_in1_1_buf56_to_gp_4365_ld534_merged1360_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_447_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_res = gp_in1_1_buf56_to_gp_4365_ld534_merged1360_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_448_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
}

// gp_in1_266_merged312_sm762_01030_read
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430
inline hw_uint<288> gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_read_bundle_read(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430

	hw_uint<288> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<0, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_422_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<32, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_423_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<64, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_424_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<96, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_425_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<128, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_426_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<160, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_427_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<192, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_428_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<224, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_429_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<256, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_430_res);
	return result;
}

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[3 + 4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
    // { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2 + 4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
    // { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
    // { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
  // # of banks: 4
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446;
};



inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443 read pattern: { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[3 + 4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1320[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444 read pattern: { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2 + 4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1320[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445 read pattern: { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1320[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446 read pattern: { gp_in1_1_buf56_us96_ld370_merged1320[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[4gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 511 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1320[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_ld370_merged1320_read
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446
inline hw_uint<128> gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_read_bundle_read(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_443_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_444_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_445_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_446_res);
	return result;
}

// us_gp_in1_1_buf5698_merged1268_write
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19
inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_write_bundle_write(hw_uint<128>& us_gp_in1_1_buf5698_merged1268_write, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_res = us_gp_in1_1_buf5698_merged1268_write.extract<0, 31>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_16_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_res = us_gp_in1_1_buf5698_merged1268_write.extract<32, 63>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_17_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_res = us_gp_in1_1_buf5698_merged1268_write.extract<64, 95>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_18_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_res = us_gp_in1_1_buf5698_merged1268_write.extract<96, 127>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_19_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
}

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_cache {
  // Reader addrs...
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[3 + 4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2 + 4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // # of banks: 4
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223;
};



inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[3 + 4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2 + 4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[4lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434
inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write_bundle_write(hw_uint<128>& gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write.extract<0, 31>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_431_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write.extract<32, 63>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_432_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write.extract<64, 95>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_433_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write.extract<96, 127>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_434_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
}

// lp_in1_0102_merged1271_read
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223
inline hw_uint<128> gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_217_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_219_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_221_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_223_res);
	return result;
}

struct gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304_cache {
	// RAM Box: {[0, 515], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_cache {
  // Reader addrs...
    // { load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 511 }
    // { load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 511 }
    // { load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 515 }
  // # of banks: 3
  gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308_cache gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308;
  gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306_cache gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306;
  gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304_cache gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304;
};



inline void gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308.push(gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306.push(gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304.push(gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421);
}

inline hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308 read pattern: { load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 511 }
  // Read schedule : { load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146[d0 = 0, d1, d2] -> [0, 10 + 4d1, 4 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308.peek(/* one reader or all rams */ 1);
  return value_gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306 read pattern: { load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 511 }
  // Read schedule : { load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304 read pattern: { load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 515 }
  // Read schedule : { load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  // Write schedule: { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421;
  return 0;
}

// # of bundles = 4
// gp_in1_266_merged312_sm762_01030_write
//	gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421
inline void gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_write_bundle_write(hw_uint<32>& gp_in1_266_merged312_sm762_01030_write, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_res = gp_in1_266_merged312_sm762_01030_write.extract<0, 31>();
	gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_write(gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_421_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
}

// load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_read
//	gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308
inline hw_uint<32> gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308_res = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_308_res);
	return result;
}

// load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_read
//	gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306
inline hw_uint<32> gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306_res = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_306_res);
	return result;
}

// load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_read
//	gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304
inline hw_uint<32> gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304_res = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_304_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_cache {
  // Reader addrs...
    // { diff87_sm654_0872[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // # of banks: 1
  gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580_cache gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580;
};



inline void gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580.push(gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580 read pattern: { diff87_sm654_0872[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // Read schedule : { diff87_sm654_0872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 74] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034[d0 = 0, d1, d2] -> [0, 10 + 4d1, 4 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580.peek(/* one reader or all rams */ (510 - lp_in1_286 >= 0 && 510 - lp_in1_285 >= 0) ? (512) : (-511 + lp_in1_286 == 0 && 510 - lp_in1_285 >= 0) ? (512) : (-511 + lp_in1_285 == 0 && 510 - lp_in1_286 >= 0) ? ((511 - lp_in1_286)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313;
  return 0;
}

// # of bundles = 2
// diff87_sm654_0872_read
//	gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580
inline hw_uint<32> gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_read_bundle_read(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580_res = gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_580_res);
	return result;
}

// load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_write
//	gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313
inline void gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_write, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_res = load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_write(gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_313_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
}

struct gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_cache {
  // Reader addrs...
    // { us_gp_in1_2_buf6490_merged1263[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 511 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged1263[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 511 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // # of banks: 2
  gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14_cache gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14;
  gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15_cache gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15;
};



inline void gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14.push(gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15.push(gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14 read pattern: { us_gp_in1_2_buf6490_merged1263[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 511 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged1263[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 27] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 510 - us_gp_in1_2_buf6490 >= 0) ? ((511 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15 read pattern: { us_gp_in1_2_buf6490_merged1263[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 511 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged1263[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 27] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 510 - us_gp_in1_2_buf6490 >= 0) ? ((511 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_write
//	gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311
inline void gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_write, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_res = load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_write(gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_311_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
}

// us_gp_in1_2_buf6490_merged1263_read
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15
inline hw_uint<64> gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_read_bundle_read(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_14_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_15_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 1035
	// # of read delays: 9
  // 0, 1, 2, 516, 517, 518, 1032, 1033, 1034
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 513> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 513> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_515() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_516() {
		return f6;
	}

	inline hw_uint<32>  peek_517() {
		return f8;
	}

	inline hw_uint<32>  peek_518() {
		return f10;
	}

	inline hw_uint<32>  peek_1031() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_1032() {
		return f12;
	}

	inline hw_uint<32>  peek_1033() {
		return f14;
	}

	inline hw_uint<32>  peek_1034() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 513
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 513 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 513
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 513 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_cache {
  // Reader addrs...
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // # of banks: 1
  gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9_cache gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9;
};



inline void gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.push(gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_2();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_0();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_518();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_517();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_516();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_1034();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_1033();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412 read pattern: { gp_in1_374_merged300_sm652_0782[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_merged_banks_9.peek_1032();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309;
  return 0;
}

// # of bundles = 2
// gp_in1_374_merged300_sm652_0782_read
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412
inline hw_uint<288> gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_read_bundle_read(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412

	hw_uint<288> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<0, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_404_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<32, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_405_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<64, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_406_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<96, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_407_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<128, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_408_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<160, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_409_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<192, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_410_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<224, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_411_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<256, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_412_res);
	return result;
}

// load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_write
//	gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309
inline void gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_write, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_res = load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_write(gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_309_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
}

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_cache {
  // Reader addrs...
    // { gp_in1_2_buf64_us88_ld386_merged1322[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[1 + 2gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 511 }
    // { gp_in1_2_buf64_us88_ld386_merged1322[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[2gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 511 }
  // # of banks: 2
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420;
};



inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419 read pattern: { gp_in1_2_buf64_us88_ld386_merged1322[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[1 + 2gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 511 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged1322[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 35] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in1_2_buf6490_merged1263[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420 read pattern: { gp_in1_2_buf64_us88_ld386_merged1322[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[2gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 511 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged1322[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 35] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { us_gp_in1_2_buf6490_merged1263[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_us88_ld386_merged1322_read
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420
inline hw_uint<64> gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_read_bundle_read(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_419_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_420_res);
	return result;
}

// us_gp_in1_2_buf6490_merged1263_write
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13
inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_write_bundle_write(hw_uint<64>& us_gp_in1_2_buf6490_merged1263_write, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_res = us_gp_in1_2_buf6490_merged1263_write.extract<0, 31>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_12_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_res = us_gp_in1_2_buf6490_merged1263_write.extract<32, 63>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_13_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
}

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_cache {
  // Reader addrs...
    // { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[1 + 2lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
    // { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[2lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
  // # of banks: 2
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196;
};



inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194 read pattern: { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[1 + 2lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
  // Read schedule : { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 39] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196 read pattern: { lp_in1_194_merged1266[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[2lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 511 }
  // Read schedule : { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 39] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_write
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414
inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_write_bundle_write(hw_uint<64>& gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_write, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_write.extract<0, 31>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_413_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_write.extract<32, 63>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_414_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
}

// lp_in1_194_merged1266_read
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196
inline hw_uint<64> gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_194_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_196_res);
	return result;
}

struct gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_cache {
  // Reader addrs...
    // { load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 255 }
    // { load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 255 }
  // # of banks: 2
  gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298_cache gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298;
  gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296_cache gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296;
};



inline void gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_write(hw_uint<32> & gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298.push(gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296.push(gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403);
}

inline hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298 read pattern: { load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 255 }
  // Read schedule : { load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296 read pattern: { load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 255 }
  // Read schedule : { load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403;
  return 0;
}

// # of bundles = 3
// gp_in1_374_merged300_sm652_0782_write
//	gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403
inline void gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_write_bundle_write(hw_uint<32>& gp_in1_374_merged300_sm652_0782_write, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_res = gp_in1_374_merged300_sm652_0782_write.extract<0, 31>();
	gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_write(gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_403_res, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, dynamic_address);
}

// load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_read
//	gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298
inline hw_uint<32> gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298_res = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_298_res);
	return result;
}

// load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_read
//	gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296
inline hw_uint<32> gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296_res = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_296_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf557_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // # of banks: 1
  gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92_cache gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92;
};



inline void gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92.push(gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92_select(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 55] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301 = gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_write
//	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301
inline void gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_write, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_res = load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_write(gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_301_res, gp_in1_3_buf72_FIFO_buf557, root, gp_in1_3_buf72_to_gp_15389_ld559, gp_in1_3_buf72_to_gp_15389_ld558, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_read
//	gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92
inline hw_uint<32> gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_read_bundle_read(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92_res = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92_select(gp_in1_3_buf72_FIFO_buf557, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_92_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_to_gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 257
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_cache {
  // Reader addrs...
    // { us83_sm653_0870[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[o0, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 511 and -1 + us_gp_in1_3_buf7282 <= 2o0 <= us_gp_in1_3_buf7282 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // # of banks: 1
  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_to_gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37_cache gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_to_gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37;
};



inline void gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_to_gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37.push(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37 read pattern: { us83_sm653_0870[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[o0, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 511 and -1 + us_gp_in1_3_buf7282 <= 2o0 <= us_gp_in1_3_buf7282 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us83_sm653_0870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 53] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_to_gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 509 - us_gp_in1_3_buf7282 >= 0) ? ((255 - floord(2*us_gp_in1_3_buf7282, 4))) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_write
//	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299
inline void gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_write, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_res = load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_write(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_299_res, gp_in1_3_buf72_FIFO_buf561, root, gp_in1_3_buf72_to_gp_27393_ld563, gp_in1_3_buf72_to_gp_27393_ld562, dynamic_address);
}

// us83_sm653_0870_read
//	gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37
inline hw_uint<32> gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_read_bundle_read(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37_res = gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_37_res);
	return result;
}

struct gp_in1_3_buf72_us80_us83_sm653_0870_36_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_cache {
  // Reader addrs...
    // { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 511 }
  // # of banks: 1
  gp_in1_3_buf72_us80_us83_sm653_0870_36_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292_cache gp_in1_3_buf72_us80_us83_sm653_0870_36_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292;
};



inline void gp_in1_3_buf72_us80_us83_sm653_0870_36_write(hw_uint<32> & gp_in1_3_buf72_us80_us83_sm653_0870_36, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us83_sm653_0870_36_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292.push(gp_in1_3_buf72_us80_us83_sm653_0870_36);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292 read pattern: { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 511 }
  // Read schedule : { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 64] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { us83_sm653_0870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_3_buf72_us80_us83_sm653_0870_36 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us83_sm653_0870_36_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us83_sm653_0870_36;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_read
//	gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292
inline hw_uint<32> gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_read_bundle_read(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292_res = gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_292_res);
	return result;
}

// us83_sm653_0870_write
//	gp_in1_3_buf72_us80_us83_sm653_0870_36
inline void gp_in1_3_buf72_us80_us83_sm653_0870_write_bundle_write(hw_uint<32>& us83_sm653_0870_write, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_us83_sm653_0870_36_res = us83_sm653_0870_write.extract<0, 31>();
	gp_in1_3_buf72_us80_us83_sm653_0870_36_write(gp_in1_3_buf72_us80_us83_sm653_0870_36_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
}

struct gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_cache {
  // Reader addrs...
    // { diff87_sm654_0872[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // # of banks: 1
  gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581_cache gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581;
};



inline void gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581.push(gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581 read pattern: { diff87_sm654_0872[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // Read schedule : { diff87_sm654_0872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 74] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293;
  return 0;
}

// # of bundles = 2
// diff87_sm654_0872_read
//	gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581
inline hw_uint<32> gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581_res = gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_581_res);
	return result;
}

// load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_write
//	gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293
inline void gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_write, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_res = load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_write.extract<0, 31>();
	gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_write(gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_293_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
}

struct in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld402_merged1334_399_cache {
	// RAM Box: {[3, 2075], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld402_merged1334_400_cache {
	// RAM Box: {[2, 2074], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld402_merged1334_401_cache {
	// RAM Box: {[1, 2073], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld402_merged1334_402_cache {
	// RAM Box: {[0, 2072], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld406_merged1324_391_cache {
	// RAM Box: {[10, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld406_merged1324_392_cache {
	// RAM Box: {[9, 2053], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld406_merged1324_393_cache {
	// RAM Box: {[8, 2052], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld406_merged1324_394_cache {
	// RAM Box: {[7, 2051], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  // Reader addrs...
    // { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[3 + 4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
    // { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[2 + 4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
    // { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[1 + 4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
    // { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
    // { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[10 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
    // { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[9 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
    // { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[8 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
    // { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[7 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
  // # of banks: 8
  in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld402_merged1334_399_cache in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld402_merged1334_399;
  in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld402_merged1334_400_cache in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld402_merged1334_400;
  in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld402_merged1334_401_cache in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld402_merged1334_401;
  in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld402_merged1334_402_cache in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld402_merged1334_402;
  in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld406_merged1324_391_cache in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld406_merged1324_391;
  in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld406_merged1324_392_cache in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld406_merged1324_392;
  in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld406_merged1324_393_cache in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld406_merged1324_393;
  in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld406_merged1324_394_cache in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld406_merged1324_394;
};



inline void in0_pw_math_in0_oc02_merged1261_82_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1261_82, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld402_merged1334_399.push(in0_pw_math_in0_oc02_merged1261_82);
  in0.in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld406_merged1324_394.push(in0_pw_math_in0_oc02_merged1261_82);
}

inline void in0_pw_math_in0_oc02_merged1261_83_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1261_83, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld402_merged1334_400.push(in0_pw_math_in0_oc02_merged1261_83);
  in0.in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld406_merged1324_391.push(in0_pw_math_in0_oc02_merged1261_83);
}

inline void in0_pw_math_in0_oc02_merged1261_84_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1261_84, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld402_merged1334_401.push(in0_pw_math_in0_oc02_merged1261_84);
  in0.in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld406_merged1324_392.push(in0_pw_math_in0_oc02_merged1261_84);
}

inline void in0_pw_math_in0_oc02_merged1261_85_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1261_85, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld402_merged1334_402.push(in0_pw_math_in0_oc02_merged1261_85);
  in0.in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld406_merged1324_393.push(in0_pw_math_in0_oc02_merged1261_85);
}

inline hw_uint<32>  in0_in0_ld402_merged1334_399_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1334_399 read pattern: { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[3 + 4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
  // Read schedule : { in0_ld402_merged1334[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_82 = in0.in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld402_merged1334_399.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_82;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1334_400_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1334_400 read pattern: { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[2 + 4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
  // Read schedule : { in0_ld402_merged1334[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_83 = in0.in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld402_merged1334_400.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_83;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1334_401_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1334_401 read pattern: { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[1 + 4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
  // Read schedule : { in0_ld402_merged1334[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_84 = in0.in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld402_merged1334_401.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_84;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1334_402_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1334_402 read pattern: { in0_ld402_merged1334[root = 0, in0_ld403, in0_ld402] -> in0[4in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 518 }
  // Read schedule : { in0_ld402_merged1334[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_85 = in0.in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld402_merged1334_402.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_85;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1324_391_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1324_391 read pattern: { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[10 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
  // Read schedule : { in0_ld406_merged1324[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_83 = in0.in0_pw_math_in0_oc02_merged1261_83_to_in0_in0_ld406_merged1324_391.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_83;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1324_392_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1324_392 read pattern: { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[9 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
  // Read schedule : { in0_ld406_merged1324[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_84 = in0.in0_pw_math_in0_oc02_merged1261_84_to_in0_in0_ld406_merged1324_392.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_84;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1324_393_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1324_393 read pattern: { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[8 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
  // Read schedule : { in0_ld406_merged1324[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_85 = in0.in0_pw_math_in0_oc02_merged1261_85_to_in0_in0_ld406_merged1324_393.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1261_85;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1324_394_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1324_394 read pattern: { in0_ld406_merged1324[root = 0, in0_ld407, in0_ld406] -> in0[7 + 4in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 511 }
  // Read schedule : { in0_ld406_merged1324[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_pw_math_in0_oc02_merged1261_82 = in0.in0_pw_math_in0_oc02_merged1261_82_to_in0_in0_ld406_merged1324_394.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged1261_82;
  return 0;
}

// # of bundles = 3
// in0_ld402_merged1334_read
//	in0_in0_ld402_merged1334_399
//	in0_in0_ld402_merged1334_400
//	in0_in0_ld402_merged1334_401
//	in0_in0_ld402_merged1334_402
inline hw_uint<128> in0_in0_ld402_merged1334_read_bundle_read(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
  // # of ports in bundle: 4
    // in0_in0_ld402_merged1334_399
    // in0_in0_ld402_merged1334_400
    // in0_in0_ld402_merged1334_401
    // in0_in0_ld402_merged1334_402

	hw_uint<128> result;
	hw_uint<32>  in0_in0_ld402_merged1334_399_res = in0_in0_ld402_merged1334_399_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<0, 128>(result, in0_in0_ld402_merged1334_399_res);
	hw_uint<32>  in0_in0_ld402_merged1334_400_res = in0_in0_ld402_merged1334_400_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<32, 128>(result, in0_in0_ld402_merged1334_400_res);
	hw_uint<32>  in0_in0_ld402_merged1334_401_res = in0_in0_ld402_merged1334_401_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<64, 128>(result, in0_in0_ld402_merged1334_401_res);
	hw_uint<32>  in0_in0_ld402_merged1334_402_res = in0_in0_ld402_merged1334_402_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<96, 128>(result, in0_in0_ld402_merged1334_402_res);
	return result;
}

// in0_ld406_merged1324_read
//	in0_in0_ld406_merged1324_391
//	in0_in0_ld406_merged1324_392
//	in0_in0_ld406_merged1324_393
//	in0_in0_ld406_merged1324_394
inline hw_uint<128> in0_in0_ld406_merged1324_read_bundle_read(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
  // # of ports in bundle: 4
    // in0_in0_ld406_merged1324_391
    // in0_in0_ld406_merged1324_392
    // in0_in0_ld406_merged1324_393
    // in0_in0_ld406_merged1324_394

	hw_uint<128> result;
	hw_uint<32>  in0_in0_ld406_merged1324_391_res = in0_in0_ld406_merged1324_391_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<0, 128>(result, in0_in0_ld406_merged1324_391_res);
	hw_uint<32>  in0_in0_ld406_merged1324_392_res = in0_in0_ld406_merged1324_392_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<32, 128>(result, in0_in0_ld406_merged1324_392_res);
	hw_uint<32>  in0_in0_ld406_merged1324_393_res = in0_in0_ld406_merged1324_393_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<64, 128>(result, in0_in0_ld406_merged1324_393_res);
	hw_uint<32>  in0_in0_ld406_merged1324_394_res = in0_in0_ld406_merged1324_394_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<96, 128>(result, in0_in0_ld406_merged1324_394_res);
	return result;
}

// pw_math_in0_oc02_merged1261_write
//	in0_pw_math_in0_oc02_merged1261_82
//	in0_pw_math_in0_oc02_merged1261_83
//	in0_pw_math_in0_oc02_merged1261_84
//	in0_pw_math_in0_oc02_merged1261_85
inline void in0_pw_math_in0_oc02_merged1261_write_bundle_write(hw_uint<128>& pw_math_in0_oc02_merged1261_write, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
	hw_uint<32>  in0_pw_math_in0_oc02_merged1261_82_res = pw_math_in0_oc02_merged1261_write.extract<0, 31>();
	in0_pw_math_in0_oc02_merged1261_82_write(in0_pw_math_in0_oc02_merged1261_82_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1261_83_res = pw_math_in0_oc02_merged1261_write.extract<32, 63>();
	in0_pw_math_in0_oc02_merged1261_83_write(in0_pw_math_in0_oc02_merged1261_83_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1261_84_res = pw_math_in0_oc02_merged1261_write.extract<64, 95>();
	in0_pw_math_in0_oc02_merged1261_84_write(in0_pw_math_in0_oc02_merged1261_84_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1261_85_res = pw_math_in0_oc02_merged1261_write.extract<96, 127>();
	in0_pw_math_in0_oc02_merged1261_85_write(in0_pw_math_in0_oc02_merged1261_85_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
}

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3_cache {
	// RAM Box: {[3, 2071], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 4
  // 0, 1, 520, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 518> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 518> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_520() {
		return f4;
	}

	inline hw_uint<32>  peek_1038() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1039() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6_cache {
	// RAM Box: {[2, 2070], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 4
  // 0, 1, 520, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 518> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 518> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_520() {
		return f4;
	}

	inline hw_uint<32>  peek_1038() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1039() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3_cache {
	// RAM Box: {[1, 2069], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 4
  // 0, 1, 520, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 518> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 518> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_520() {
		return f4;
	}

	inline hw_uint<32>  peek_1038() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1039() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6_cache {
	// RAM Box: {[0, 2072], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 6
  // 0, 1, 519, 520, 1038, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 517> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 517> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_518() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_519() {
		return f4;
	}

	inline hw_uint<32>  peek_520() {
		return f6;
	}

	inline hw_uint<32>  peek_1037() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1038() {
		return f8;
	}

	inline hw_uint<32>  peek_1039() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_cache {
  // Reader addrs...
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
    // { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // # of banks: 4
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6;
};



inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382);
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_561_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_561 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_562_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_562 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_563_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_563 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.peek_0();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_564_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_564 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.peek_520();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_565_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_565 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3.peek_520();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_566_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_566 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.peek_519();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_567_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_567 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.peek_1039();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_568_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_568 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_merged_banks_3.peek_1039();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_569_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_569 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.peek_1038();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_570_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_570 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_571_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_571 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_572_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_572 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_573_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_573 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.peek_520();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_574_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_574 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3.peek_520();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_575_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_575 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.peek_520();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_576_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_576 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_merged_banks_6.peek_1039();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_577_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_577 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_merged_banks_3.peek_1039();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_578_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1392_578 read pattern: { gp_in0_110_merged1392[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 4gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 517 }
  // Read schedule : { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_merged_banks_6.peek_1039();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380;
  return 0;
}

// # of bundles = 2
// gp_in0_110_merged1392_read
//	in0_FIFO_buf569_gp_in0_110_merged1392_561
//	in0_FIFO_buf569_gp_in0_110_merged1392_562
//	in0_FIFO_buf569_gp_in0_110_merged1392_563
//	in0_FIFO_buf569_gp_in0_110_merged1392_564
//	in0_FIFO_buf569_gp_in0_110_merged1392_565
//	in0_FIFO_buf569_gp_in0_110_merged1392_566
//	in0_FIFO_buf569_gp_in0_110_merged1392_567
//	in0_FIFO_buf569_gp_in0_110_merged1392_568
//	in0_FIFO_buf569_gp_in0_110_merged1392_569
//	in0_FIFO_buf569_gp_in0_110_merged1392_570
//	in0_FIFO_buf569_gp_in0_110_merged1392_571
//	in0_FIFO_buf569_gp_in0_110_merged1392_572
//	in0_FIFO_buf569_gp_in0_110_merged1392_573
//	in0_FIFO_buf569_gp_in0_110_merged1392_574
//	in0_FIFO_buf569_gp_in0_110_merged1392_575
//	in0_FIFO_buf569_gp_in0_110_merged1392_576
//	in0_FIFO_buf569_gp_in0_110_merged1392_577
//	in0_FIFO_buf569_gp_in0_110_merged1392_578
inline hw_uint<576> in0_FIFO_buf569_gp_in0_110_merged1392_read_bundle_read(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  // # of ports in bundle: 18
    // in0_FIFO_buf569_gp_in0_110_merged1392_561
    // in0_FIFO_buf569_gp_in0_110_merged1392_562
    // in0_FIFO_buf569_gp_in0_110_merged1392_563
    // in0_FIFO_buf569_gp_in0_110_merged1392_564
    // in0_FIFO_buf569_gp_in0_110_merged1392_565
    // in0_FIFO_buf569_gp_in0_110_merged1392_566
    // in0_FIFO_buf569_gp_in0_110_merged1392_567
    // in0_FIFO_buf569_gp_in0_110_merged1392_568
    // in0_FIFO_buf569_gp_in0_110_merged1392_569
    // in0_FIFO_buf569_gp_in0_110_merged1392_570
    // in0_FIFO_buf569_gp_in0_110_merged1392_571
    // in0_FIFO_buf569_gp_in0_110_merged1392_572
    // in0_FIFO_buf569_gp_in0_110_merged1392_573
    // in0_FIFO_buf569_gp_in0_110_merged1392_574
    // in0_FIFO_buf569_gp_in0_110_merged1392_575
    // in0_FIFO_buf569_gp_in0_110_merged1392_576
    // in0_FIFO_buf569_gp_in0_110_merged1392_577
    // in0_FIFO_buf569_gp_in0_110_merged1392_578

	hw_uint<576> result;
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_561_res = in0_FIFO_buf569_gp_in0_110_merged1392_561_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<0, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_561_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_562_res = in0_FIFO_buf569_gp_in0_110_merged1392_562_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<32, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_562_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_563_res = in0_FIFO_buf569_gp_in0_110_merged1392_563_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<64, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_563_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_564_res = in0_FIFO_buf569_gp_in0_110_merged1392_564_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<96, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_564_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_565_res = in0_FIFO_buf569_gp_in0_110_merged1392_565_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<128, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_565_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_566_res = in0_FIFO_buf569_gp_in0_110_merged1392_566_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<160, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_566_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_567_res = in0_FIFO_buf569_gp_in0_110_merged1392_567_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<192, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_567_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_568_res = in0_FIFO_buf569_gp_in0_110_merged1392_568_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<224, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_568_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_569_res = in0_FIFO_buf569_gp_in0_110_merged1392_569_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<256, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_569_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_570_res = in0_FIFO_buf569_gp_in0_110_merged1392_570_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<288, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_570_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_571_res = in0_FIFO_buf569_gp_in0_110_merged1392_571_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<320, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_571_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_572_res = in0_FIFO_buf569_gp_in0_110_merged1392_572_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<352, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_572_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_573_res = in0_FIFO_buf569_gp_in0_110_merged1392_573_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<384, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_573_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_574_res = in0_FIFO_buf569_gp_in0_110_merged1392_574_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<416, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_574_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_575_res = in0_FIFO_buf569_gp_in0_110_merged1392_575_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<448, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_575_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_576_res = in0_FIFO_buf569_gp_in0_110_merged1392_576_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<480, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_576_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_577_res = in0_FIFO_buf569_gp_in0_110_merged1392_577_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<512, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_577_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1392_578_res = in0_FIFO_buf569_gp_in0_110_merged1392_578_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<544, 576>(result, in0_FIFO_buf569_gp_in0_110_merged1392_578_res);
	return result;
}

// in0_to_gp_0401_ld570_merged1378_write
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382
inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_write_bundle_write(hw_uint<128>& in0_to_gp_0401_ld570_merged1378_write, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_res = in0_to_gp_0401_ld570_merged1378_write.extract<0, 31>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_379_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_res = in0_to_gp_0401_ld570_merged1378_write.extract<32, 63>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_380_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_res = in0_to_gp_0401_ld570_merged1378_write.extract<64, 95>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_381_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_res = in0_to_gp_0401_ld570_merged1378_write.extract<96, 127>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_382_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
}

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_to_in0_FIFO_buf573_lp_in0_054_merged1397_260_cache {
	// RAM Box: {[10, 2054], [7, 2054]}
	// Capacity: 514
	// # of read delays: 514
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513
	fifo<hw_uint<32> , 514> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(513 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_to_in0_FIFO_buf573_lp_in0_054_merged1397_262_cache {
	// RAM Box: {[9, 2053], [7, 2054]}
	// Capacity: 514
	// # of read delays: 514
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513
	fifo<hw_uint<32> , 514> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(513 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_to_in0_FIFO_buf573_lp_in0_054_merged1397_264_cache {
	// RAM Box: {[8, 2052], [7, 2054]}
	// Capacity: 514
	// # of read delays: 514
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513
	fifo<hw_uint<32> , 514> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(513 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_to_in0_FIFO_buf573_lp_in0_054_merged1397_266_cache {
	// RAM Box: {[7, 2051], [7, 2054]}
	// Capacity: 514
	// # of read delays: 514
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513
	fifo<hw_uint<32> , 514> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(513 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_cache {
  // Reader addrs...
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[10 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[9 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
    // { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // # of banks: 4
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_to_in0_FIFO_buf573_lp_in0_054_merged1397_260_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_to_in0_FIFO_buf573_lp_in0_054_merged1397_260;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_to_in0_FIFO_buf573_lp_in0_054_merged1397_262_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_to_in0_FIFO_buf573_lp_in0_054_merged1397_262;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_to_in0_FIFO_buf573_lp_in0_054_merged1397_264_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_to_in0_FIFO_buf573_lp_in0_054_merged1397_264;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_to_in0_FIFO_buf573_lp_in0_054_merged1397_266_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_to_in0_FIFO_buf573_lp_in0_054_merged1397_266;
};



inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_to_in0_FIFO_buf573_lp_in0_054_merged1397_260.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_to_in0_FIFO_buf573_lp_in0_054_merged1397_262.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_to_in0_FIFO_buf573_lp_in0_054_merged1397_264.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_to_in0_FIFO_buf573_lp_in0_054_merged1397_266.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374);
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_260_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1397_260 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[10 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1366[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 11] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_to_in0_FIFO_buf573_lp_in0_054_merged1397_260.peek(/* one reader or all rams */ (510 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (513) : (-511 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (512) : (-2047 + lp_in0_053 == 0 && 510 - lp_in0_054 >= 0) ? ((511 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_262_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1397_262 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[9 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1366[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 11] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_to_in0_FIFO_buf573_lp_in0_054_merged1397_262.peek(/* one reader or all rams */ (510 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (513) : (-511 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (512) : (-2047 + lp_in0_053 == 0 && 510 - lp_in0_054 >= 0) ? ((511 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_264_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1397_264 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1366[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 11] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_to_in0_FIFO_buf573_lp_in0_054_merged1397_264.peek(/* one reader or all rams */ (510 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (513) : (-511 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (512) : (-2047 + lp_in0_053 == 0 && 510 - lp_in0_054 >= 0) ? ((511 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_266_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1397_266 read pattern: { lp_in0_054_merged1397[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 4lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 511 }
  // Read schedule : { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1366[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 11] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_to_in0_FIFO_buf573_lp_in0_054_merged1397_266.peek(/* one reader or all rams */ (510 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (513) : (-511 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (512) : (-2047 + lp_in0_053 == 0 && 510 - lp_in0_054 >= 0) ? ((511 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374;
  return 0;
}

// # of bundles = 2
// in0_to_gp_6405_ld574_merged1366_write
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374
inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_write_bundle_write(hw_uint<128>& in0_to_gp_6405_ld574_merged1366_write, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_res = in0_to_gp_6405_ld574_merged1366_write.extract<0, 31>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_371_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_res = in0_to_gp_6405_ld574_merged1366_write.extract<32, 63>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_372_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_res = in0_to_gp_6405_ld574_merged1366_write.extract<64, 95>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_373_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_res = in0_to_gp_6405_ld574_merged1366_write.extract<96, 127>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_374_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
}

// lp_in0_054_merged1397_read
//	in0_FIFO_buf573_lp_in0_054_merged1397_260
//	in0_FIFO_buf573_lp_in0_054_merged1397_262
//	in0_FIFO_buf573_lp_in0_054_merged1397_264
//	in0_FIFO_buf573_lp_in0_054_merged1397_266
inline hw_uint<128> in0_FIFO_buf573_lp_in0_054_merged1397_read_bundle_read(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 4
    // in0_FIFO_buf573_lp_in0_054_merged1397_260
    // in0_FIFO_buf573_lp_in0_054_merged1397_262
    // in0_FIFO_buf573_lp_in0_054_merged1397_264
    // in0_FIFO_buf573_lp_in0_054_merged1397_266

	hw_uint<128> result;
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_260_res = in0_FIFO_buf573_lp_in0_054_merged1397_260_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 128>(result, in0_FIFO_buf573_lp_in0_054_merged1397_260_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_262_res = in0_FIFO_buf573_lp_in0_054_merged1397_262_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 128>(result, in0_FIFO_buf573_lp_in0_054_merged1397_262_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_264_res = in0_FIFO_buf573_lp_in0_054_merged1397_264_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 128>(result, in0_FIFO_buf573_lp_in0_054_merged1397_264_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1397_266_res = in0_FIFO_buf573_lp_in0_054_merged1397_266_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 128>(result, in0_FIFO_buf573_lp_in0_054_merged1397_266_res);
	return result;
}

struct in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld410_merged1336_367_cache {
	// RAM Box: {[3, 2075], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld410_merged1336_368_cache {
	// RAM Box: {[2, 2074], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld410_merged1336_369_cache {
	// RAM Box: {[1, 2073], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld410_merged1336_370_cache {
	// RAM Box: {[0, 2072], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld414_merged1338_359_cache {
	// RAM Box: {[10, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld414_merged1338_360_cache {
	// RAM Box: {[9, 2053], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld414_merged1338_361_cache {
	// RAM Box: {[8, 2052], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld414_merged1338_362_cache {
	// RAM Box: {[7, 2051], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  // Reader addrs...
    // { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[3 + 4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
    // { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[2 + 4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
    // { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[1 + 4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
    // { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
    // { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[10 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
    // { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[9 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
    // { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[8 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
    // { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[7 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
  // # of banks: 8
  in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld410_merged1336_367_cache in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld410_merged1336_367;
  in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld410_merged1336_368_cache in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld410_merged1336_368;
  in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld410_merged1336_369_cache in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld410_merged1336_369;
  in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld410_merged1336_370_cache in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld410_merged1336_370;
  in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld414_merged1338_359_cache in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld414_merged1338_359;
  in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld414_merged1338_360_cache in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld414_merged1338_360;
  in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld414_merged1338_361_cache in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld414_merged1338_361;
  in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld414_merged1338_362_cache in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld414_merged1338_362;
};



inline void in1_pw_math_in1_oc46_merged1258_74_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1258_74, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld410_merged1336_367.push(in1_pw_math_in1_oc46_merged1258_74);
  in1.in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld414_merged1338_362.push(in1_pw_math_in1_oc46_merged1258_74);
}

inline void in1_pw_math_in1_oc46_merged1258_75_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1258_75, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld410_merged1336_368.push(in1_pw_math_in1_oc46_merged1258_75);
  in1.in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld414_merged1338_359.push(in1_pw_math_in1_oc46_merged1258_75);
}

inline void in1_pw_math_in1_oc46_merged1258_76_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1258_76, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld410_merged1336_369.push(in1_pw_math_in1_oc46_merged1258_76);
  in1.in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld414_merged1338_360.push(in1_pw_math_in1_oc46_merged1258_76);
}

inline void in1_pw_math_in1_oc46_merged1258_77_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1258_77, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld410_merged1336_370.push(in1_pw_math_in1_oc46_merged1258_77);
  in1.in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld414_merged1338_361.push(in1_pw_math_in1_oc46_merged1258_77);
}

inline hw_uint<32>  in1_in1_ld410_merged1336_367_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1336_367 read pattern: { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[3 + 4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
  // Read schedule : { in1_ld410_merged1336[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_74 = in1.in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld410_merged1336_367.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_74;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1336_368_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1336_368 read pattern: { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[2 + 4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
  // Read schedule : { in1_ld410_merged1336[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_75 = in1.in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld410_merged1336_368.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_75;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1336_369_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1336_369 read pattern: { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[1 + 4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
  // Read schedule : { in1_ld410_merged1336[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_76 = in1.in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld410_merged1336_369.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_76;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1336_370_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1336_370 read pattern: { in1_ld410_merged1336[root = 0, in1_ld411, in1_ld410] -> in1[4in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 518 }
  // Read schedule : { in1_ld410_merged1336[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_77 = in1.in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld410_merged1336_370.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_77;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1338_359_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1338_359 read pattern: { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[10 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
  // Read schedule : { in1_ld414_merged1338[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_75 = in1.in1_pw_math_in1_oc46_merged1258_75_to_in1_in1_ld414_merged1338_359.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_75;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1338_360_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1338_360 read pattern: { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[9 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
  // Read schedule : { in1_ld414_merged1338[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_76 = in1.in1_pw_math_in1_oc46_merged1258_76_to_in1_in1_ld414_merged1338_360.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_76;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1338_361_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1338_361 read pattern: { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[8 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
  // Read schedule : { in1_ld414_merged1338[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_77 = in1.in1_pw_math_in1_oc46_merged1258_77_to_in1_in1_ld414_merged1338_361.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1258_77;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1338_362_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1338_362 read pattern: { in1_ld414_merged1338[root = 0, in1_ld415, in1_ld414] -> in1[7 + 4in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 511 }
  // Read schedule : { in1_ld414_merged1338[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_pw_math_in1_oc46_merged1258_74 = in1.in1_pw_math_in1_oc46_merged1258_74_to_in1_in1_ld414_merged1338_362.peek(/* one reader or all rams */ 1);
  return value_in1_pw_math_in1_oc46_merged1258_74;
  return 0;
}

// # of bundles = 3
// in1_ld410_merged1336_read
//	in1_in1_ld410_merged1336_367
//	in1_in1_ld410_merged1336_368
//	in1_in1_ld410_merged1336_369
//	in1_in1_ld410_merged1336_370
inline hw_uint<128> in1_in1_ld410_merged1336_read_bundle_read(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
  // # of ports in bundle: 4
    // in1_in1_ld410_merged1336_367
    // in1_in1_ld410_merged1336_368
    // in1_in1_ld410_merged1336_369
    // in1_in1_ld410_merged1336_370

	hw_uint<128> result;
	hw_uint<32>  in1_in1_ld410_merged1336_367_res = in1_in1_ld410_merged1336_367_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<0, 128>(result, in1_in1_ld410_merged1336_367_res);
	hw_uint<32>  in1_in1_ld410_merged1336_368_res = in1_in1_ld410_merged1336_368_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<32, 128>(result, in1_in1_ld410_merged1336_368_res);
	hw_uint<32>  in1_in1_ld410_merged1336_369_res = in1_in1_ld410_merged1336_369_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<64, 128>(result, in1_in1_ld410_merged1336_369_res);
	hw_uint<32>  in1_in1_ld410_merged1336_370_res = in1_in1_ld410_merged1336_370_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<96, 128>(result, in1_in1_ld410_merged1336_370_res);
	return result;
}

// in1_ld414_merged1338_read
//	in1_in1_ld414_merged1338_359
//	in1_in1_ld414_merged1338_360
//	in1_in1_ld414_merged1338_361
//	in1_in1_ld414_merged1338_362
inline hw_uint<128> in1_in1_ld414_merged1338_read_bundle_read(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
  // # of ports in bundle: 4
    // in1_in1_ld414_merged1338_359
    // in1_in1_ld414_merged1338_360
    // in1_in1_ld414_merged1338_361
    // in1_in1_ld414_merged1338_362

	hw_uint<128> result;
	hw_uint<32>  in1_in1_ld414_merged1338_359_res = in1_in1_ld414_merged1338_359_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<0, 128>(result, in1_in1_ld414_merged1338_359_res);
	hw_uint<32>  in1_in1_ld414_merged1338_360_res = in1_in1_ld414_merged1338_360_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<32, 128>(result, in1_in1_ld414_merged1338_360_res);
	hw_uint<32>  in1_in1_ld414_merged1338_361_res = in1_in1_ld414_merged1338_361_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<64, 128>(result, in1_in1_ld414_merged1338_361_res);
	hw_uint<32>  in1_in1_ld414_merged1338_362_res = in1_in1_ld414_merged1338_362_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<96, 128>(result, in1_in1_ld414_merged1338_362_res);
	return result;
}

// pw_math_in1_oc46_merged1258_write
//	in1_pw_math_in1_oc46_merged1258_74
//	in1_pw_math_in1_oc46_merged1258_75
//	in1_pw_math_in1_oc46_merged1258_76
//	in1_pw_math_in1_oc46_merged1258_77
inline void in1_pw_math_in1_oc46_merged1258_write_bundle_write(hw_uint<128>& pw_math_in1_oc46_merged1258_write, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
	hw_uint<32>  in1_pw_math_in1_oc46_merged1258_74_res = pw_math_in1_oc46_merged1258_write.extract<0, 31>();
	in1_pw_math_in1_oc46_merged1258_74_write(in1_pw_math_in1_oc46_merged1258_74_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1258_75_res = pw_math_in1_oc46_merged1258_write.extract<32, 63>();
	in1_pw_math_in1_oc46_merged1258_75_write(in1_pw_math_in1_oc46_merged1258_75_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1258_76_res = pw_math_in1_oc46_merged1258_write.extract<64, 95>();
	in1_pw_math_in1_oc46_merged1258_76_write(in1_pw_math_in1_oc46_merged1258_76_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1258_77_res = pw_math_in1_oc46_merged1258_write.extract<96, 127>();
	in1_pw_math_in1_oc46_merged1258_77_write(in1_pw_math_in1_oc46_merged1258_77_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
}

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3_cache {
	// RAM Box: {[3, 2071], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 4
  // 0, 1, 520, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 518> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 518> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_520() {
		return f4;
	}

	inline hw_uint<32>  peek_1038() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1039() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6_cache {
	// RAM Box: {[2, 2070], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 4
  // 0, 1, 520, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 518> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 518> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_520() {
		return f4;
	}

	inline hw_uint<32>  peek_1038() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1039() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3_cache {
	// RAM Box: {[1, 2069], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 4
  // 0, 1, 520, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 518> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 518> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_520() {
		return f4;
	}

	inline hw_uint<32>  peek_1038() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1039() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 518
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 518 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6_cache {
	// RAM Box: {[0, 2072], [0, 2054]}
	// Capacity: 1040
	// # of read delays: 6
  // 0, 1, 519, 520, 1038, 1039
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 517> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 517> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_518() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_519() {
		return f4;
	}

	inline hw_uint<32>  peek_520() {
		return f6;
	}

	inline hw_uint<32>  peek_1037() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1038() {
		return f8;
	}

	inline hw_uint<32>  peek_1039() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 517
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 517 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_cache {
  // Reader addrs...
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
    // { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // # of banks: 4
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6;
};



inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350);
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_473_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_473 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_474_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_474 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_475_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_475 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.peek_0();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_476_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_476 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.peek_520();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_477_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_477 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3.peek_520();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_478_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_478 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.peek_519();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_479_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_479 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.peek_1039();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_480_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_480 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_merged_banks_3.peek_1039();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_481_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_481 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.peek_1038();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_482_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_482 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_483_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_483 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_484_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_484 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_485_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_485 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.peek_520();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_486_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_486 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3.peek_520();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_487_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_487 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.peek_520();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_488_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_488 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_merged_banks_6.peek_1039();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_489_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_489 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_merged_banks_3.peek_1039();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_490_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1389_490 read pattern: { gp_in1_158_merged1389[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 4gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 517 }
  // Read schedule : { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_merged_banks_6.peek_1039();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348;
  return 0;
}

// # of bundles = 2
// gp_in1_158_merged1389_read
//	in1_FIFO_buf577_gp_in1_158_merged1389_473
//	in1_FIFO_buf577_gp_in1_158_merged1389_474
//	in1_FIFO_buf577_gp_in1_158_merged1389_475
//	in1_FIFO_buf577_gp_in1_158_merged1389_476
//	in1_FIFO_buf577_gp_in1_158_merged1389_477
//	in1_FIFO_buf577_gp_in1_158_merged1389_478
//	in1_FIFO_buf577_gp_in1_158_merged1389_479
//	in1_FIFO_buf577_gp_in1_158_merged1389_480
//	in1_FIFO_buf577_gp_in1_158_merged1389_481
//	in1_FIFO_buf577_gp_in1_158_merged1389_482
//	in1_FIFO_buf577_gp_in1_158_merged1389_483
//	in1_FIFO_buf577_gp_in1_158_merged1389_484
//	in1_FIFO_buf577_gp_in1_158_merged1389_485
//	in1_FIFO_buf577_gp_in1_158_merged1389_486
//	in1_FIFO_buf577_gp_in1_158_merged1389_487
//	in1_FIFO_buf577_gp_in1_158_merged1389_488
//	in1_FIFO_buf577_gp_in1_158_merged1389_489
//	in1_FIFO_buf577_gp_in1_158_merged1389_490
inline hw_uint<576> in1_FIFO_buf577_gp_in1_158_merged1389_read_bundle_read(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  // # of ports in bundle: 18
    // in1_FIFO_buf577_gp_in1_158_merged1389_473
    // in1_FIFO_buf577_gp_in1_158_merged1389_474
    // in1_FIFO_buf577_gp_in1_158_merged1389_475
    // in1_FIFO_buf577_gp_in1_158_merged1389_476
    // in1_FIFO_buf577_gp_in1_158_merged1389_477
    // in1_FIFO_buf577_gp_in1_158_merged1389_478
    // in1_FIFO_buf577_gp_in1_158_merged1389_479
    // in1_FIFO_buf577_gp_in1_158_merged1389_480
    // in1_FIFO_buf577_gp_in1_158_merged1389_481
    // in1_FIFO_buf577_gp_in1_158_merged1389_482
    // in1_FIFO_buf577_gp_in1_158_merged1389_483
    // in1_FIFO_buf577_gp_in1_158_merged1389_484
    // in1_FIFO_buf577_gp_in1_158_merged1389_485
    // in1_FIFO_buf577_gp_in1_158_merged1389_486
    // in1_FIFO_buf577_gp_in1_158_merged1389_487
    // in1_FIFO_buf577_gp_in1_158_merged1389_488
    // in1_FIFO_buf577_gp_in1_158_merged1389_489
    // in1_FIFO_buf577_gp_in1_158_merged1389_490

	hw_uint<576> result;
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_473_res = in1_FIFO_buf577_gp_in1_158_merged1389_473_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<0, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_473_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_474_res = in1_FIFO_buf577_gp_in1_158_merged1389_474_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<32, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_474_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_475_res = in1_FIFO_buf577_gp_in1_158_merged1389_475_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<64, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_475_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_476_res = in1_FIFO_buf577_gp_in1_158_merged1389_476_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<96, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_476_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_477_res = in1_FIFO_buf577_gp_in1_158_merged1389_477_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<128, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_477_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_478_res = in1_FIFO_buf577_gp_in1_158_merged1389_478_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<160, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_478_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_479_res = in1_FIFO_buf577_gp_in1_158_merged1389_479_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<192, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_479_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_480_res = in1_FIFO_buf577_gp_in1_158_merged1389_480_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<224, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_480_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_481_res = in1_FIFO_buf577_gp_in1_158_merged1389_481_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<256, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_481_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_482_res = in1_FIFO_buf577_gp_in1_158_merged1389_482_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<288, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_482_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_483_res = in1_FIFO_buf577_gp_in1_158_merged1389_483_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<320, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_483_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_484_res = in1_FIFO_buf577_gp_in1_158_merged1389_484_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<352, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_484_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_485_res = in1_FIFO_buf577_gp_in1_158_merged1389_485_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<384, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_485_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_486_res = in1_FIFO_buf577_gp_in1_158_merged1389_486_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<416, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_486_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_487_res = in1_FIFO_buf577_gp_in1_158_merged1389_487_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<448, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_487_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_488_res = in1_FIFO_buf577_gp_in1_158_merged1389_488_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<480, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_488_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_489_res = in1_FIFO_buf577_gp_in1_158_merged1389_489_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<512, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_489_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1389_490_res = in1_FIFO_buf577_gp_in1_158_merged1389_490_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<544, 576>(result, in1_FIFO_buf577_gp_in1_158_merged1389_490_res);
	return result;
}

// in1_to_gp_3409_ld578_merged1370_write
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350
inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_write_bundle_write(hw_uint<128>& in1_to_gp_3409_ld578_merged1370_write, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_res = in1_to_gp_3409_ld578_merged1370_write.extract<0, 31>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_347_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_res = in1_to_gp_3409_ld578_merged1370_write.extract<32, 63>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_348_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_res = in1_to_gp_3409_ld578_merged1370_write.extract<64, 95>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_349_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_res = in1_to_gp_3409_ld578_merged1370_write.extract<96, 127>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_350_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
}

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_to_in1_FIFO_buf581_lp_in1_0102_merged1271_218_cache {
	// RAM Box: {[10, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_to_in1_FIFO_buf581_lp_in1_0102_merged1271_220_cache {
	// RAM Box: {[9, 2053], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_to_in1_FIFO_buf581_lp_in1_0102_merged1271_222_cache {
	// RAM Box: {[8, 2052], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_to_in1_FIFO_buf581_lp_in1_0102_merged1271_224_cache {
	// RAM Box: {[7, 2051], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_cache {
  // Reader addrs...
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[10 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[9 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
    // { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // # of banks: 4
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_to_in1_FIFO_buf581_lp_in1_0102_merged1271_218_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_to_in1_FIFO_buf581_lp_in1_0102_merged1271_218;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_to_in1_FIFO_buf581_lp_in1_0102_merged1271_220_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_to_in1_FIFO_buf581_lp_in1_0102_merged1271_220;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_to_in1_FIFO_buf581_lp_in1_0102_merged1271_222_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_to_in1_FIFO_buf581_lp_in1_0102_merged1271_222;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_to_in1_FIFO_buf581_lp_in1_0102_merged1271_224_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_to_in1_FIFO_buf581_lp_in1_0102_merged1271_224;
};



inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_to_in1_FIFO_buf581_lp_in1_0102_merged1271_218.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_to_in1_FIFO_buf581_lp_in1_0102_merged1271_220.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_to_in1_FIFO_buf581_lp_in1_0102_merged1271_222.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_to_in1_FIFO_buf581_lp_in1_0102_merged1271_224.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342);
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_218_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1271_218 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[10 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1372[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_to_in1_FIFO_buf581_lp_in1_0102_merged1271_218.peek(/* one reader or all rams */ 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_220_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1271_220 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[9 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1372[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_to_in1_FIFO_buf581_lp_in1_0102_merged1271_220.peek(/* one reader or all rams */ 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_222_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1271_222 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1372[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_to_in1_FIFO_buf581_lp_in1_0102_merged1271_222.peek(/* one reader or all rams */ 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_224_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1271_224 read pattern: { lp_in1_0102_merged1271[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 4lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 511 }
  // Read schedule : { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1372[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_to_in1_FIFO_buf581_lp_in1_0102_merged1271_224.peek(/* one reader or all rams */ 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342;
  return 0;
}

// # of bundles = 2
// in1_to_gp_9413_ld582_merged1372_write
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342
inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_write_bundle_write(hw_uint<128>& in1_to_gp_9413_ld582_merged1372_write, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_res = in1_to_gp_9413_ld582_merged1372_write.extract<0, 31>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_339_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_res = in1_to_gp_9413_ld582_merged1372_write.extract<32, 63>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_340_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_res = in1_to_gp_9413_ld582_merged1372_write.extract<64, 95>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_341_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_res = in1_to_gp_9413_ld582_merged1372_write.extract<96, 127>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_342_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
}

// lp_in1_0102_merged1271_read
//	in1_FIFO_buf581_lp_in1_0102_merged1271_218
//	in1_FIFO_buf581_lp_in1_0102_merged1271_220
//	in1_FIFO_buf581_lp_in1_0102_merged1271_222
//	in1_FIFO_buf581_lp_in1_0102_merged1271_224
inline hw_uint<128> in1_FIFO_buf581_lp_in1_0102_merged1271_read_bundle_read(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 4
    // in1_FIFO_buf581_lp_in1_0102_merged1271_218
    // in1_FIFO_buf581_lp_in1_0102_merged1271_220
    // in1_FIFO_buf581_lp_in1_0102_merged1271_222
    // in1_FIFO_buf581_lp_in1_0102_merged1271_224

	hw_uint<128> result;
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_218_res = in1_FIFO_buf581_lp_in1_0102_merged1271_218_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 128>(result, in1_FIFO_buf581_lp_in1_0102_merged1271_218_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_220_res = in1_FIFO_buf581_lp_in1_0102_merged1271_220_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 128>(result, in1_FIFO_buf581_lp_in1_0102_merged1271_220_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_222_res = in1_FIFO_buf581_lp_in1_0102_merged1271_222_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 128>(result, in1_FIFO_buf581_lp_in1_0102_merged1271_222_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1271_224_res = in1_FIFO_buf581_lp_in1_0102_merged1271_224_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 128>(result, in1_FIFO_buf581_lp_in1_0102_merged1271_224_res);
	return result;
}

struct lp_in0_0_buf52_lp_in0_054_merged1397_255_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1397_256_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1397_257_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1397_258_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_cache {
  // Reader addrs...
    // { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[3 + 4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
    // { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2 + 4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
    // { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
    // { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
  // # of banks: 4
  lp_in0_0_buf52_lp_in0_054_merged1397_255_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251_cache lp_in0_0_buf52_lp_in0_054_merged1397_255_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251;
  lp_in0_0_buf52_lp_in0_054_merged1397_256_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252_cache lp_in0_0_buf52_lp_in0_054_merged1397_256_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252;
  lp_in0_0_buf52_lp_in0_054_merged1397_257_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253_cache lp_in0_0_buf52_lp_in0_054_merged1397_257_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253;
  lp_in0_0_buf52_lp_in0_054_merged1397_258_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254_cache lp_in0_0_buf52_lp_in0_054_merged1397_258_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254;
};



inline void lp_in0_0_buf52_lp_in0_054_merged1397_255_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1397_255, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_255_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251.push(lp_in0_0_buf52_lp_in0_054_merged1397_255);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1397_256_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1397_256, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_256_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252.push(lp_in0_0_buf52_lp_in0_054_merged1397_256);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1397_257_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1397_257, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_257_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253.push(lp_in0_0_buf52_lp_in0_054_merged1397_257);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1397_258_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1397_258, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_258_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254.push(lp_in0_0_buf52_lp_in0_054_merged1397_258);
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251 read pattern: { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[3 + 4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1302[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 63] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1397_255 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_255_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1397_255;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252 read pattern: { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2 + 4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1302[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 63] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1397_256 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_256_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1397_256;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253 read pattern: { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1302[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 63] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1397_257 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_257_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1397_257;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254 read pattern: { lp_in0_0_buf52_ld418_merged1302[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[4lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 511 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1302[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 63] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1397_258 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1397_258_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1397_258;
  return 0;
}

// # of bundles = 2
// lp_in0_054_merged1397_write
//	lp_in0_0_buf52_lp_in0_054_merged1397_255
//	lp_in0_0_buf52_lp_in0_054_merged1397_256
//	lp_in0_0_buf52_lp_in0_054_merged1397_257
//	lp_in0_0_buf52_lp_in0_054_merged1397_258
inline void lp_in0_0_buf52_lp_in0_054_merged1397_write_bundle_write(hw_uint<128>& lp_in0_054_merged1397_write, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1397_255_res = lp_in0_054_merged1397_write.extract<0, 31>();
	lp_in0_0_buf52_lp_in0_054_merged1397_255_write(lp_in0_0_buf52_lp_in0_054_merged1397_255_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1397_256_res = lp_in0_054_merged1397_write.extract<32, 63>();
	lp_in0_0_buf52_lp_in0_054_merged1397_256_write(lp_in0_0_buf52_lp_in0_054_merged1397_256_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1397_257_res = lp_in0_054_merged1397_write.extract<64, 95>();
	lp_in0_0_buf52_lp_in0_054_merged1397_257_write(lp_in0_0_buf52_lp_in0_054_merged1397_257_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1397_258_res = lp_in0_054_merged1397_write.extract<96, 127>();
	lp_in0_0_buf52_lp_in0_054_merged1397_258_write(lp_in0_0_buf52_lp_in0_054_merged1397_258_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
}

// lp_in0_0_buf52_ld418_merged1302_read
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254
inline hw_uint<128> lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_read_bundle_read(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254

	hw_uint<128> result;
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<0, 128>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_251_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<32, 128>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_252_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<64, 128>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_253_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<96, 128>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_254_res);
	return result;
}

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[3 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // # of banks: 4
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72;
};



inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242);
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[3 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1368[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 65] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1368[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 65] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1368[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 65] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1368[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 65] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242;
  return 0;
}

// # of bundles = 2
// lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242
inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write_bundle_write(hw_uint<128>& lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write.extract<0, 31>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_239_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write.extract<32, 63>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_240_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write.extract<64, 95>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_241_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write.extract<96, 127>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_242_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_read
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72
inline hw_uint<128> lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_read_bundle_read(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72

	hw_uint<128> result;
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 128>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_66_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 128>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_68_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 128>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_70_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 128>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_72_res);
	return result;
}

struct lp_in0_1_buf44_lp_in0_146_merged1402_233_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged1402_234_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_cache {
  // Reader addrs...
    // { lp_in0_1_buf44_ld422_merged1312[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[1 + 2lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 511 }
    // { lp_in0_1_buf44_ld422_merged1312[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[2lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 511 }
  // # of banks: 2
  lp_in0_1_buf44_lp_in0_146_merged1402_233_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231_cache lp_in0_1_buf44_lp_in0_146_merged1402_233_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231;
  lp_in0_1_buf44_lp_in0_146_merged1402_234_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232_cache lp_in0_1_buf44_lp_in0_146_merged1402_234_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232;
};



inline void lp_in0_1_buf44_lp_in0_146_merged1402_233_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged1402_233, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1402_233_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231.push(lp_in0_1_buf44_lp_in0_146_merged1402_233);
}

inline void lp_in0_1_buf44_lp_in0_146_merged1402_234_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged1402_234, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1402_234_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232.push(lp_in0_1_buf44_lp_in0_146_merged1402_234);
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231 read pattern: { lp_in0_1_buf44_ld422_merged1312[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[1 + 2lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 511 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged1312[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged1402_233 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1402_233_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged1402_233;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232 read pattern: { lp_in0_1_buf44_ld422_merged1312[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[2lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 511 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged1312[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged1402_234 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1402_234_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged1402_234;
  return 0;
}

// # of bundles = 2
// lp_in0_146_merged1402_write
//	lp_in0_1_buf44_lp_in0_146_merged1402_233
//	lp_in0_1_buf44_lp_in0_146_merged1402_234
inline void lp_in0_1_buf44_lp_in0_146_merged1402_write_bundle_write(hw_uint<64>& lp_in0_146_merged1402_write, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged1402_233_res = lp_in0_146_merged1402_write.extract<0, 31>();
	lp_in0_1_buf44_lp_in0_146_merged1402_233_write(lp_in0_1_buf44_lp_in0_146_merged1402_233_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged1402_234_res = lp_in0_146_merged1402_write.extract<32, 63>();
	lp_in0_1_buf44_lp_in0_146_merged1402_234_write(lp_in0_1_buf44_lp_in0_146_merged1402_234_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
}

// lp_in0_1_buf44_ld422_merged1312_read
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232
inline hw_uint<64> lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_read_bundle_read(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232

	hw_uint<64> result;
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<0, 64>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_231_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<32, 64>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_232_res);
	return result;
}

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[1 + 2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
  // # of banks: 2
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60;
};



inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226);
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[1 + 2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged1374[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 92] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged1374[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 92] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226;
  return 0;
}

// # of bundles = 2
// lp_in0_1_buf44_to_gp_19421_ld590_merged1374_write
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226
inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_write_bundle_write(hw_uint<64>& lp_in0_1_buf44_to_gp_19421_ld590_merged1374_write, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_res = lp_in0_1_buf44_to_gp_19421_ld590_merged1374_write.extract<0, 31>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_225_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_res = lp_in0_1_buf44_to_gp_19421_ld590_merged1374_write.extract<32, 63>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_226_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_read
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60
inline hw_uint<64> lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_read_bundle_read(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60

	hw_uint<64> result;
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 64>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_58_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 64>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_60_res);
	return result;
}

struct lp_in0_2_buf36_diff39_sm761_01028_582_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_cache {
  // Reader addrs...
    // { load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 511 }
  // # of banks: 1
  lp_in0_2_buf36_diff39_sm761_01028_582_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288_cache lp_in0_2_buf36_diff39_sm761_01028_582_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288;
};



inline void lp_in0_2_buf36_diff39_sm761_01028_582_write(hw_uint<32> & lp_in0_2_buf36_diff39_sm761_01028_582, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_diff39_sm761_01028_582_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288.push(lp_in0_2_buf36_diff39_sm761_01028_582);
}

inline hw_uint<32>  lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288 read pattern: { load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 511 }
  // Read schedule : { load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { diff39_sm761_01028[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in0_2_buf36_diff39_sm761_01028_582 = lp_in0_2_buf36.lp_in0_2_buf36_diff39_sm761_01028_582_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_diff39_sm761_01028_582;
  return 0;
}

// # of bundles = 2
// diff39_sm761_01028_write
//	lp_in0_2_buf36_diff39_sm761_01028_582
inline void lp_in0_2_buf36_diff39_sm761_01028_write_bundle_write(hw_uint<32>& diff39_sm761_01028_write, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_diff39_sm761_01028_582_res = diff39_sm761_01028_write.extract<0, 31>();
	lp_in0_2_buf36_diff39_sm761_01028_582_write(lp_in0_2_buf36_diff39_sm761_01028_582_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
}

// load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_read
//	lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288
inline hw_uint<32> lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_read_bundle_read(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288

	hw_uint<32> result;
	hw_uint<32>  lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288_res = lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<0, 32>(result, lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_288_res);
	return result;
}

struct lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // # of banks: 1
  lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54_cache lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54;
};



inline void lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54.push(lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289);
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289;
  return 0;
}

// # of bundles = 2
// load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_write
//	lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289
inline void lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_write_bundle_write(hw_uint<32>& load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_write, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_res = load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_write.extract<0, 31>();
	lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_write(lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_289_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_read
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54
inline hw_uint<32> lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_read_bundle_read(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54

	hw_uint<32> result;
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 32>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_54_res);
	return result;
}

struct lp_in1_0_buf100_lp_in1_0102_merged1271_213_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1271_214_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1271_215_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1271_216_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_cache {
  // Reader addrs...
    // { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[3 + 4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
    // { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2 + 4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
    // { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
    // { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
  // # of banks: 4
  lp_in1_0_buf100_lp_in1_0102_merged1271_213_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209_cache lp_in1_0_buf100_lp_in1_0102_merged1271_213_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209;
  lp_in1_0_buf100_lp_in1_0102_merged1271_214_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210_cache lp_in1_0_buf100_lp_in1_0102_merged1271_214_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210;
  lp_in1_0_buf100_lp_in1_0102_merged1271_215_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211_cache lp_in1_0_buf100_lp_in1_0102_merged1271_215_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211;
  lp_in1_0_buf100_lp_in1_0102_merged1271_216_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212_cache lp_in1_0_buf100_lp_in1_0102_merged1271_216_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212;
};



inline void lp_in1_0_buf100_lp_in1_0102_merged1271_213_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1271_213, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_213_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209.push(lp_in1_0_buf100_lp_in1_0102_merged1271_213);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1271_214_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1271_214, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_214_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210.push(lp_in1_0_buf100_lp_in1_0102_merged1271_214);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1271_215_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1271_215, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_215_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211.push(lp_in1_0_buf100_lp_in1_0102_merged1271_215);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1271_216_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1271_216, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_216_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212.push(lp_in1_0_buf100_lp_in1_0102_merged1271_216);
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209 read pattern: { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[3 + 4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1340[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1271_213 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_213_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1271_213;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210 read pattern: { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2 + 4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1340[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1271_214 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_214_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1271_214;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211 read pattern: { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1340[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1271_215 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_215_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1271_215;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212 read pattern: { lp_in1_0_buf100_ld430_merged1340[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[4lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 511 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1340[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1271_216 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1271_216_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1271_216;
  return 0;
}

// # of bundles = 2
// lp_in1_0102_merged1271_write
//	lp_in1_0_buf100_lp_in1_0102_merged1271_213
//	lp_in1_0_buf100_lp_in1_0102_merged1271_214
//	lp_in1_0_buf100_lp_in1_0102_merged1271_215
//	lp_in1_0_buf100_lp_in1_0102_merged1271_216
inline void lp_in1_0_buf100_lp_in1_0102_merged1271_write_bundle_write(hw_uint<128>& lp_in1_0102_merged1271_write, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1271_213_res = lp_in1_0102_merged1271_write.extract<0, 31>();
	lp_in1_0_buf100_lp_in1_0102_merged1271_213_write(lp_in1_0_buf100_lp_in1_0102_merged1271_213_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1271_214_res = lp_in1_0102_merged1271_write.extract<32, 63>();
	lp_in1_0_buf100_lp_in1_0102_merged1271_214_write(lp_in1_0_buf100_lp_in1_0102_merged1271_214_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1271_215_res = lp_in1_0102_merged1271_write.extract<64, 95>();
	lp_in1_0_buf100_lp_in1_0102_merged1271_215_write(lp_in1_0_buf100_lp_in1_0102_merged1271_215_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1271_216_res = lp_in1_0102_merged1271_write.extract<96, 127>();
	lp_in1_0_buf100_lp_in1_0102_merged1271_216_write(lp_in1_0_buf100_lp_in1_0102_merged1271_216_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
}

// lp_in1_0_buf100_ld430_merged1340_read
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212
inline hw_uint<128> lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_read_bundle_read(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212

	hw_uint<128> result;
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<0, 128>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_209_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<32, 128>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_210_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<64, 128>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_211_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<96, 128>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_212_res);
	return result;
}

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[3 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // # of banks: 4
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73;
};



inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200);
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[3 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1354[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1354[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1354[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[4pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 511 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1354[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200;
  return 0;
}

// # of bundles = 2
// lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200
inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write_bundle_write(hw_uint<128>& lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write.extract<0, 31>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_197_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write.extract<32, 63>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_198_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write.extract<64, 95>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_199_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write.extract<96, 127>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_200_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_read
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73
inline hw_uint<128> lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_read_bundle_read(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73

	hw_uint<128> result;
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 128>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_67_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 128>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_69_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 128>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_71_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 128>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_73_res);
	return result;
}

struct lp_in1_1_buf92_lp_in1_194_merged1266_191_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged1266_192_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_cache {
  // Reader addrs...
    // { lp_in1_1_buf92_ld434_merged1326[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[1 + 2lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 511 }
    // { lp_in1_1_buf92_ld434_merged1326[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[2lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 511 }
  // # of banks: 2
  lp_in1_1_buf92_lp_in1_194_merged1266_191_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189_cache lp_in1_1_buf92_lp_in1_194_merged1266_191_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189;
  lp_in1_1_buf92_lp_in1_194_merged1266_192_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190_cache lp_in1_1_buf92_lp_in1_194_merged1266_192_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190;
};



inline void lp_in1_1_buf92_lp_in1_194_merged1266_191_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged1266_191, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1266_191_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189.push(lp_in1_1_buf92_lp_in1_194_merged1266_191);
}

inline void lp_in1_1_buf92_lp_in1_194_merged1266_192_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged1266_192, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1266_192_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190.push(lp_in1_1_buf92_lp_in1_194_merged1266_192);
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189 read pattern: { lp_in1_1_buf92_ld434_merged1326[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[1 + 2lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 511 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged1326[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged1266_191 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1266_191_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged1266_191;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190 read pattern: { lp_in1_1_buf92_ld434_merged1326[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[2lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 511 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged1326[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged1266_192 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1266_192_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged1266_192;
  return 0;
}

// # of bundles = 2
// lp_in1_194_merged1266_write
//	lp_in1_1_buf92_lp_in1_194_merged1266_191
//	lp_in1_1_buf92_lp_in1_194_merged1266_192
inline void lp_in1_1_buf92_lp_in1_194_merged1266_write_bundle_write(hw_uint<64>& lp_in1_194_merged1266_write, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged1266_191_res = lp_in1_194_merged1266_write.extract<0, 31>();
	lp_in1_1_buf92_lp_in1_194_merged1266_191_write(lp_in1_1_buf92_lp_in1_194_merged1266_191_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged1266_192_res = lp_in1_194_merged1266_write.extract<32, 63>();
	lp_in1_1_buf92_lp_in1_194_merged1266_192_write(lp_in1_1_buf92_lp_in1_194_merged1266_192_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
}

// lp_in1_1_buf92_ld434_merged1326_read
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190
inline hw_uint<64> lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_read_bundle_read(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190

	hw_uint<64> result;
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<0, 64>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_189_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<32, 64>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_190_res);
	return result;
}

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[1 + 2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
  // # of banks: 2
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61;
};



inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184);
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[1 + 2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1380[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[2pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 511 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1380[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184;
  return 0;
}

// # of bundles = 2
// lp_in1_1_buf92_to_gp_19433_ld602_merged1380_write
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184
inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_write_bundle_write(hw_uint<64>& lp_in1_1_buf92_to_gp_19433_ld602_merged1380_write, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_res = lp_in1_1_buf92_to_gp_19433_ld602_merged1380_write.extract<0, 31>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_183_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_res = lp_in1_1_buf92_to_gp_19433_ld602_merged1380_write.extract<32, 63>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_184_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_read
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61
inline hw_uint<64> lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_read_bundle_read(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61

	hw_uint<64> result;
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 64>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_59_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 64>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_61_res);
	return result;
}

struct lp_in1_2_buf84_diff87_sm654_0872_579_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_cache {
  // Reader addrs...
    // { load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 511 }
  // # of banks: 1
  lp_in1_2_buf84_diff87_sm654_0872_579_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284_cache lp_in1_2_buf84_diff87_sm654_0872_579_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284;
};



inline void lp_in1_2_buf84_diff87_sm654_0872_579_write(hw_uint<32> & lp_in1_2_buf84_diff87_sm654_0872_579, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_diff87_sm654_0872_579_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284.push(lp_in1_2_buf84_diff87_sm654_0872_579);
}

inline hw_uint<32>  lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284 read pattern: { load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 511 }
  // Read schedule : { load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 82] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { diff87_sm654_0872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 74] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in1_2_buf84_diff87_sm654_0872_579 = lp_in1_2_buf84.lp_in1_2_buf84_diff87_sm654_0872_579_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_diff87_sm654_0872_579;
  return 0;
}

// # of bundles = 2
// diff87_sm654_0872_write
//	lp_in1_2_buf84_diff87_sm654_0872_579
inline void lp_in1_2_buf84_diff87_sm654_0872_write_bundle_write(hw_uint<32>& diff87_sm654_0872_write, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_diff87_sm654_0872_579_res = diff87_sm654_0872_write.extract<0, 31>();
	lp_in1_2_buf84_diff87_sm654_0872_579_write(lp_in1_2_buf84_diff87_sm654_0872_579_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
}

// load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_read
//	lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284
inline hw_uint<32> lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_read_bundle_read(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284

	hw_uint<32> result;
	hw_uint<32>  lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284_res = lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<0, 32>(result, lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_284_res);
	return result;
}

struct lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // # of banks: 1
  lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55_cache lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55;
};



inline void lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55.push(lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285);
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285;
  return 0;
}

// # of bundles = 2
// load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_write
//	lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285
inline void lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_write_bundle_write(hw_uint<32>& load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_write, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_res = load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_write.extract<0, 31>();
	lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_write(lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_285_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_read
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55
inline hw_uint<32> lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_read_bundle_read(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55

	hw_uint<32> result;
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 32>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_55_res);
	return result;
}

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_to_merged_0_merged_0_ld442_merged1352_179_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_to_merged_0_merged_0_ld442_merged1352_180_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_to_merged_0_merged_0_ld442_merged1352_181_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_to_merged_0_merged_0_ld442_merged1352_182_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_cache {
  // Reader addrs...
    // { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[3 + 4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
    // { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2 + 4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
    // { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
    // { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
  // # of banks: 4
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_to_merged_0_merged_0_ld442_merged1352_179_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_to_merged_0_merged_0_ld442_merged1352_179;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_to_merged_0_merged_0_ld442_merged1352_180_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_to_merged_0_merged_0_ld442_merged1352_180;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_to_merged_0_merged_0_ld442_merged1352_181_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_to_merged_0_merged_0_ld442_merged1352_181;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_to_merged_0_merged_0_ld442_merged1352_182_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_to_merged_0_merged_0_ld442_merged1352_182;
};



inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_to_merged_0_merged_0_ld442_merged1352_179.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_to_merged_0_merged_0_ld442_merged1352_180.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_to_merged_0_merged_0_ld442_merged1352_181.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_to_merged_0_merged_0_ld442_merged1352_182.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65);
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1352_179_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1352_179 read pattern: { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[3 + 4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
  // Read schedule : { merged_0_ld442_merged1352[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 71] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_to_merged_0_merged_0_ld442_merged1352_179.peek(/* one reader or all rams */ (510 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1352_180_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1352_180 read pattern: { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2 + 4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
  // Read schedule : { merged_0_ld442_merged1352[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 71] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_to_merged_0_merged_0_ld442_merged1352_180.peek(/* one reader or all rams */ (510 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1352_181_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1352_181 read pattern: { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
  // Read schedule : { merged_0_ld442_merged1352[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 71] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_to_merged_0_merged_0_ld442_merged1352_181.peek(/* one reader or all rams */ (510 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1352_182_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1352_182 read pattern: { merged_0_ld442_merged1352[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[4merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 511 }
  // Read schedule : { merged_0_ld442_merged1352[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 71] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_to_merged_0_merged_0_ld442_merged1352_182.peek(/* one reader or all rams */ (510 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65;
  return 0;
}

// # of bundles = 2
// merged_0_ld442_merged1352_read
//	merged_0_merged_0_ld442_merged1352_179
//	merged_0_merged_0_ld442_merged1352_180
//	merged_0_merged_0_ld442_merged1352_181
//	merged_0_merged_0_ld442_merged1352_182
inline hw_uint<128> merged_0_merged_0_ld442_merged1352_read_bundle_read(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_0_merged_0_ld442_merged1352_179
    // merged_0_merged_0_ld442_merged1352_180
    // merged_0_merged_0_ld442_merged1352_181
    // merged_0_merged_0_ld442_merged1352_182

	hw_uint<128> result;
	hw_uint<32>  merged_0_merged_0_ld442_merged1352_179_res = merged_0_merged_0_ld442_merged1352_179_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<0, 128>(result, merged_0_merged_0_ld442_merged1352_179_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1352_180_res = merged_0_merged_0_ld442_merged1352_180_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<32, 128>(result, merged_0_merged_0_ld442_merged1352_180_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1352_181_res = merged_0_merged_0_ld442_merged1352_181_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<64, 128>(result, merged_0_merged_0_ld442_merged1352_181_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1352_182_res = merged_0_merged_0_ld442_merged1352_182_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<96, 128>(result, merged_0_merged_0_ld442_merged1352_182_res);
	return result;
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65
inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write_bundle_write(hw_uint<128>& pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write.extract<0, 31>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_62_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write.extract<32, 63>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_63_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write.extract<64, 95>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_64_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write.extract<96, 127>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_65_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
}

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 3073
	// # of read delays: 3073
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072
	fifo<hw_uint<32> , 3073> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(3072 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 3073
	// # of read delays: 3073
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072
	fifo<hw_uint<32> , 3073> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(3072 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 3073
	// # of read delays: 3073
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072
	fifo<hw_uint<32> , 3073> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(3072 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 3073
	// # of read delays: 3073
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072
	fifo<hw_uint<32> , 3073> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(3072 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[3 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // # of banks: 4
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173;
};



inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142);
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[3 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1384[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167.peek(/* one reader or all rams */ (-511 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (2560) : (510 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-511 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((1048064 - 512 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((511 - merged_0_reconstruct_lp138140)) : (-511 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((3071 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? (((1048575 - 512 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1384[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169.peek(/* one reader or all rams */ (-511 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (2560) : (510 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-511 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((1048064 - 512 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((511 - merged_0_reconstruct_lp138140)) : (-511 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((3071 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? (((1048575 - 512 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1384[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171.peek(/* one reader or all rams */ (-511 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (2560) : (510 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-511 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((1048064 - 512 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((511 - merged_0_reconstruct_lp138140)) : (-511 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((3071 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? (((1048575 - 512 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1384[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173.peek(/* one reader or all rams */ (-511 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (2560) : (510 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-511 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((1048064 - 512 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((511 - merged_0_reconstruct_lp138140)) : (-511 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (3072) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? ((3071 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 510 - merged_0_reconstruct_lp138140 >= 0) ? (((1048575 - 512 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1287_read
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173
inline hw_uint<128> merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_read_bundle_read(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173

	hw_uint<128> result;
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 128>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_167_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 128>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_169_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 128>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_171_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 128>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_173_res);
	return result;
}

// merged_0_to_gp_12441_ld610_merged1384_write
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142
inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_write_bundle_write(hw_uint<128>& merged_0_to_gp_12441_ld610_merged1384_write, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_res = merged_0_to_gp_12441_ld610_merged1384_write.extract<0, 31>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_139_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_res = merged_0_to_gp_12441_ld610_merged1384_write.extract<32, 63>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_140_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_res = merged_0_to_gp_12441_ld610_merged1384_write.extract<64, 95>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_141_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_res = merged_0_to_gp_12441_ld610_merged1384_write.extract<96, 127>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_142_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
}

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[3 + 4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2 + 4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
  // # of banks: 4
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162;
};



inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[3 + 4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1304[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2 + 4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1304[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1304[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1304[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[4merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1304[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1287_write
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166
inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_write_bundle_write(hw_uint<128>& merged_0_reconstruct_lp138140_merged1287_write, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_res = merged_0_reconstruct_lp138140_merged1287_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_163_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_res = merged_0_reconstruct_lp138140_merged1287_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_164_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_res = merged_0_reconstruct_lp138140_merged1287_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_165_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_res = merged_0_reconstruct_lp138140_merged1287_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_166_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
}

// merged_0_reconstruct_lp138_buf141_ld446_merged1304_read
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162
inline hw_uint<128> merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_read_bundle_read(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162

	hw_uint<128> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<0, 128>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_159_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<32, 128>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_160_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<64, 128>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_161_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<96, 128>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_162_res);
	return result;
}

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache {
  // Reader addrs...
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[3 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
  // # of banks: 4
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52;
};



inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[3 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150
inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write_bundle_write(hw_uint<128>& merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_147_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_148_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_149_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_150_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
}

// pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_read
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52
inline hw_uint<128> merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52

	hw_uint<128> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<0, 128>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_49_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<32, 128>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_50_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<64, 128>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_51_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<96, 128>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_52_res);
	return result;
}

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_to_merged_1_merged_1_ld450_merged1342_137_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1026
	// # of read delays: 1026
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025
	fifo<hw_uint<32> , 1026> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1025 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_to_merged_1_merged_1_ld450_merged1342_138_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1026
	// # of read delays: 1026
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025
	fifo<hw_uint<32> , 1026> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1025 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_cache {
  // Reader addrs...
    // { merged_1_ld450_merged1342[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[1 + 2merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 511 }
    // { merged_1_ld450_merged1342[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[2merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 511 }
  // # of banks: 2
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_to_merged_1_merged_1_ld450_merged1342_137_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_to_merged_1_merged_1_ld450_merged1342_137;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_to_merged_1_merged_1_ld450_merged1342_138_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_to_merged_1_merged_1_ld450_merged1342_138;
};



inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_to_merged_1_merged_1_ld450_merged1342_137.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_to_merged_1_merged_1_ld450_merged1342_138.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57);
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged1342_137_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged1342_137 read pattern: { merged_1_ld450_merged1342[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[1 + 2merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 511 }
  // Read schedule : { merged_1_ld450_merged1342[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_to_merged_1_merged_1_ld450_merged1342_137.peek(/* one reader or all rams */ (-511 + merged_1_ld450 == 0 && -1022 + merged_1_ld451 == 0) ? (512) : (510 - merged_1_ld450 >= 0 && 1021 - merged_1_ld451 >= 0) ? (1025) : (-1023 + merged_1_ld451 == 0 && 510 - merged_1_ld450 >= 0) ? ((511 - merged_1_ld450)) : (-511 + merged_1_ld450 == 0 && 1021 - merged_1_ld451 >= 0) ? (1024) : (-1022 + merged_1_ld451 == 0 && 510 - merged_1_ld450 >= 0) ? ((1023 - merged_1_ld450)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged1342_138_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged1342_138 read pattern: { merged_1_ld450_merged1342[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[2merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 511 }
  // Read schedule : { merged_1_ld450_merged1342[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_to_merged_1_merged_1_ld450_merged1342_138.peek(/* one reader or all rams */ (-511 + merged_1_ld450 == 0 && -1022 + merged_1_ld451 == 0) ? (512) : (510 - merged_1_ld450 >= 0 && 1021 - merged_1_ld451 >= 0) ? (1025) : (-1023 + merged_1_ld451 == 0 && 510 - merged_1_ld450 >= 0) ? ((511 - merged_1_ld450)) : (-511 + merged_1_ld450 == 0 && 1021 - merged_1_ld451 >= 0) ? (1024) : (-1022 + merged_1_ld451 == 0 && 510 - merged_1_ld450 >= 0) ? ((1023 - merged_1_ld450)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57;
  return 0;
}

// # of bundles = 2
// merged_1_ld450_merged1342_read
//	merged_1_merged_1_ld450_merged1342_137
//	merged_1_merged_1_ld450_merged1342_138
inline hw_uint<64> merged_1_merged_1_ld450_merged1342_read_bundle_read(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_1_merged_1_ld450_merged1342_137
    // merged_1_merged_1_ld450_merged1342_138

	hw_uint<64> result;
	hw_uint<32>  merged_1_merged_1_ld450_merged1342_137_res = merged_1_merged_1_ld450_merged1342_137_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<0, 64>(result, merged_1_merged_1_ld450_merged1342_137_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged1342_138_res = merged_1_merged_1_ld450_merged1342_138_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<32, 64>(result, merged_1_merged_1_ld450_merged1342_138_res);
	return result;
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_write
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57
inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_write_bundle_write(hw_uint<64>& pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_write, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_write.extract<0, 31>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_56_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_write.extract<32, 63>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_57_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
}

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[1 + 2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
    // { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
  // # of banks: 2
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133;
};



inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102);
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131 read pattern: { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[1 + 2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged1376[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 98] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133 read pattern: { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged1376[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 98] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged1282_read
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133
inline hw_uint<64> merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_read_bundle_read(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133

	hw_uint<64> result;
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 64>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_131_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 64>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_133_res);
	return result;
}

// merged_1_to_gp_13449_ld618_merged1376_write
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102
inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_write_bundle_write(hw_uint<64>& merged_1_to_gp_13449_ld618_merged1376_write, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_res = merged_1_to_gp_13449_ld618_merged1376_write.extract<0, 31>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_101_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_res = merged_1_to_gp_13449_ld618_merged1376_write.extract<32, 63>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_102_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_ld454_merged1344[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[1 + 2merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 511 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged1344[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[2merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 511 }
  // # of banks: 2
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128;
};



inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged1344[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[1 + 2merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged1344[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged1344[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[2merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged1344[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged1282_write
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130
inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_write_bundle_write(hw_uint<64>& merged_1_reconstruct_lp129131_merged1282_write, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_res = merged_1_reconstruct_lp129131_merged1282_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_129_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_res = merged_1_reconstruct_lp129131_merged1282_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_130_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
}

// merged_1_reconstruct_lp129_buf132_ld454_merged1344_read
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128
inline hw_uint<64> merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_read_bundle_read(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128

	hw_uint<64> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<0, 64>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_127_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<32, 64>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_128_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache {
  // Reader addrs...
    // { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // # of banks: 4
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9;
};



inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 510 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((511 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 510 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((511 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 510 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((511 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1284[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 2us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 511 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 510 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((511 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_write
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122
inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_write_bundle_write(hw_uint<64>& merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_write, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_121_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_122_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
}

// us_merged_1_reconstruct_lp129_buf132144_merged1284_read
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11
inline hw_uint<128> merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11

	hw_uint<128> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<0, 128>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_8_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<32, 128>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_9_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<64, 128>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_10_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<96, 128>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_11_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[3 + 4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2 + 4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
  // # of banks: 4
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120;
};



inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[3 + 4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2 + 4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[4merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_read
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120
inline hw_uint<128> merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120

	hw_uint<128> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<0, 128>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_117_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<32, 128>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_118_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<64, 128>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_119_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<96, 128>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_120_res);
	return result;
}

// us_merged_1_reconstruct_lp129_buf132144_merged1284_write
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7
inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_write_bundle_write(hw_uint<128>& us_merged_1_reconstruct_lp129_buf132144_merged1284_write, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_res = us_merged_1_reconstruct_lp129_buf132144_merged1284_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_4_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_res = us_merged_1_reconstruct_lp129_buf132144_merged1284_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_5_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_res = us_merged_1_reconstruct_lp129_buf132144_merged1284_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_6_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_res = us_merged_1_reconstruct_lp129_buf132144_merged1284_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_7_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168_cache {
	// RAM Box: {[3, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170_cache {
	// RAM Box: {[2, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172_cache {
	// RAM Box: {[1, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174_cache {
	// RAM Box: {[0, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[3 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
    // { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // # of banks: 4
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174;
};



inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[3 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174 read pattern: { merged_0_reconstruct_lp138140_merged1287[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[4merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 511 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1287_read
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174
inline hw_uint<128> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174

	hw_uint<128> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 128>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_168_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 128>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_170_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 128>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_172_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 128>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_174_res);
	return result;
}

// merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108
inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write_bundle_write(hw_uint<128>& merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_105_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_106_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_107_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_108_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
}

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_to_merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_cache {
  // Reader addrs...
    // { load_to_merged_2_to_gp_14461464_sm684_01112[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 511 }
  // # of banks: 1
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_to_merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_to_merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276;
};



inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_to_merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53);
}

inline hw_uint<32>  merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276 read pattern: { load_to_merged_2_to_gp_14461464_sm684_01112[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 511 }
  // Read schedule : { load_to_merged_2_to_gp_14461464_sm684_01112[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_to_merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_to_gp_14461464_sm684_01112_read
//	merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276
inline hw_uint<32> merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_read_bundle_read(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276

	hw_uint<32> result;
	hw_uint<32>  merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276_res = merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<0, 32>(result, merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_276_res);
	return result;
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_write
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53
inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_write_bundle_write(hw_uint<32>& pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_write, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_write.extract<0, 31>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_53_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
}

struct merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_to_merged_2_FIFO_buf629_rc128_sm664_0800_43_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_cache {
  // Reader addrs...
    // { rc128_sm664_0800[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // # of banks: 1
  merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_to_merged_2_FIFO_buf629_rc128_sm664_0800_43_cache merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_to_merged_2_FIFO_buf629_rc128_sm664_0800_43;
};



inline void merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_write(hw_uint<32> & merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_to_merged_2_FIFO_buf629_rc128_sm664_0800_43.push(merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281);
}

inline hw_uint<32>  merged_2_FIFO_buf629_rc128_sm664_0800_43_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_rc128_sm664_0800_43 read pattern: { rc128_sm664_0800[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // Read schedule : { rc128_sm664_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_2_FIFO_buf629632_sm748_0784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_to_merged_2_FIFO_buf629_rc128_sm664_0800_43.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_FIFO_buf629632_sm748_0784_write
//	merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281
inline void merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_write_bundle_write(hw_uint<32>& load_to_merged_2_FIFO_buf629632_sm748_0784_write, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
	hw_uint<32>  merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_res = load_to_merged_2_FIFO_buf629632_sm748_0784_write.extract<0, 31>();
	merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_write(merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_281_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
}

// rc128_sm664_0800_read
//	merged_2_FIFO_buf629_rc128_sm664_0800_43
inline hw_uint<32> merged_2_FIFO_buf629_rc128_sm664_0800_read_bundle_read(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_FIFO_buf629_rc128_sm664_0800_43

	hw_uint<32> result;
	hw_uint<32>  merged_2_FIFO_buf629_rc128_sm664_0800_43_res = merged_2_FIFO_buf629_rc128_sm664_0800_43_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 32>(result, merged_2_FIFO_buf629_rc128_sm664_0800_43_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_cache {
  // Reader addrs...
    // { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 511 }
  // # of banks: 1
  merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278_cache merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278;
};



inline void merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278.push(merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278 read pattern: { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 511 }
  // Read schedule : { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { rc128_sm664_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_read
//	merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278
inline hw_uint<32> merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_read_bundle_read(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278

	hw_uint<32> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278_res = merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<0, 32>(result, merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_278_res);
	return result;
}

// rc128_sm664_0800_write
//	merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42
inline void merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_write_bundle_write(hw_uint<32>& rc128_sm664_0800_write, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_res = rc128_sm664_0800_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_write(merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_42_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 512
	// # of read delays: 512
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache {
  // Reader addrs...
    // { us_merged_2_reconstruct_lp120_buf123135_merged1279[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 511 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged1279[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 511 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // # of banks: 2
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3;
};



inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged1279[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 511 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged1279[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 510 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((511 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged1279[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 511 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged1279[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 510 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((511 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_write
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279
inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_write_bundle_write(hw_uint<32>& load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_write, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_res = load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_279_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
}

// us_merged_2_reconstruct_lp120_buf123135_merged1279_read
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3
inline hw_uint<64> merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3

	hw_uint<64> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<0, 64>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_2_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<32, 64>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_3_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[2merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 511 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[1 + 2merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 511 }
  // # of banks: 2
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99;
};



inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[2merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 511 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged1279[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[1 + 2merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 511 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged1279[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_read
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100
inline hw_uint<64> merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100

	hw_uint<64> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<0, 64>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_99_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<32, 64>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_100_res);
	return result;
}

// us_merged_2_reconstruct_lp120_buf123135_merged1279_write
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1
inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_write_bundle_write(hw_uint<64>& us_merged_2_reconstruct_lp120_buf123135_merged1279_write, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_res = us_merged_2_reconstruct_lp120_buf123135_merged1279_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_0_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_res = us_merged_2_reconstruct_lp120_buf123135_merged1279_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_1_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132_cache {
	// RAM Box: {[1, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134_cache {
	// RAM Box: {[0, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[1 + 2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
    // { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
  // # of banks: 2
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134;
};



inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132 read pattern: { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[1 + 2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134 read pattern: { merged_1_reconstruct_lp129131_merged1282[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[2merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 511 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged1282_read
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134
inline hw_uint<64> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134

	hw_uint<64> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 64>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_132_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 64>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_134_res);
	return result;
}

// merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_write
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94
inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_write_bundle_write(hw_uint<64>& merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_write, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_93_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_94_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
}

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_to_merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_cache {
  // Reader addrs...
    // { load_to_merged_3_to_gp_30473476_sm692_01142[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 255 }
  // # of banks: 1
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_to_merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_to_merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272;
};



inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_write(hw_uint<32> & merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_to_merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90);
}

inline hw_uint<32>  merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272_select(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272 read pattern: { load_to_merged_3_to_gp_30473476_sm692_01142[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 255 }
  // Read schedule : { load_to_merged_3_to_gp_30473476_sm692_01142[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 75] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_to_merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272.peek(/* one reader or all rams */ 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_to_gp_30473476_sm692_01142_read
//	merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272
inline hw_uint<32> merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_read_bundle_read(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272

	hw_uint<32> result;
	hw_uint<32>  merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272_res = merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272_select(merged_3, root, merged_3_ld475, merged_3_ld474, dynamic_address);
	set_at<0, 32>(result, merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_272_res);
	return result;
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_write
//	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90
inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_write_bundle_write(hw_uint<32>& pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_write, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
	hw_uint<32>  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_res = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_write.extract<0, 31>();
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_write(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_90_res, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
}

struct merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_to_merged_3_FIFO_buf641_us127_sm663_0798_41_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 257
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_cache {
  // Reader addrs...
    // { us127_sm663_0798[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[o0, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 511 and -1 + us_merged_3126 <= 2o0 <= us_merged_3126 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // # of banks: 1
  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_to_merged_3_FIFO_buf641_us127_sm663_0798_41_cache merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_to_merged_3_FIFO_buf641_us127_sm663_0798_41;
};



inline void merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_write(hw_uint<32> & merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_to_merged_3_FIFO_buf641_us127_sm663_0798_41.push(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273);
}

inline hw_uint<32>  merged_3_FIFO_buf641_us127_sm663_0798_41_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us127_sm663_0798_41 read pattern: { us127_sm663_0798[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[o0, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 511 and -1 + us_merged_3126 <= 2o0 <= us_merged_3126 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us127_sm663_0798[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_3_FIFO_buf641644_sm747_01014[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 79] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_to_merged_3_FIFO_buf641_us127_sm663_0798_41.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 509 - us_merged_3126 >= 0) ? ((255 - floord(2*us_merged_3126, 4))) : 0);
  return value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_FIFO_buf641644_sm747_01014_write
//	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273
inline void merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_write_bundle_write(hw_uint<32>& load_to_merged_3_FIFO_buf641644_sm747_01014_write, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
	hw_uint<32>  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_res = load_to_merged_3_FIFO_buf641644_sm747_01014_write.extract<0, 31>();
	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_write(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_273_res, merged_3_FIFO_buf641, root, merged_3_to_gp_30473_ld643, merged_3_to_gp_30473_ld642, dynamic_address);
}

// us127_sm663_0798_read
//	merged_3_FIFO_buf641_us127_sm663_0798_41
inline hw_uint<32> merged_3_FIFO_buf641_us127_sm663_0798_read_bundle_read(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_FIFO_buf641_us127_sm663_0798_41

	hw_uint<32> result;
	hw_uint<32>  merged_3_FIFO_buf641_us127_sm663_0798_41_res = merged_3_FIFO_buf641_us127_sm663_0798_41_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<0, 32>(result, merged_3_FIFO_buf641_us127_sm663_0798_41_res);
	return result;
}

struct merged_3_us124_us127_sm663_0798_40_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_cache {
  // Reader addrs...
    // { load_to_merged_3_us124_to_gp_14477480_sm751_01016[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 511 }
  // # of banks: 1
  merged_3_us124_us127_sm663_0798_40_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268_cache merged_3_us124_us127_sm663_0798_40_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268;
};



inline void merged_3_us124_us127_sm663_0798_40_write(hw_uint<32> & merged_3_us124_us127_sm663_0798_40, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us127_sm663_0798_40_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268.push(merged_3_us124_us127_sm663_0798_40);
}

inline hw_uint<32>  merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268 read pattern: { load_to_merged_3_us124_to_gp_14477480_sm751_01016[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 511 }
  // Read schedule : { load_to_merged_3_us124_to_gp_14477480_sm751_01016[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { us127_sm663_0798[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_3_us124_us127_sm663_0798_40 = merged_3_us124.merged_3_us124_us127_sm663_0798_40_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us127_sm663_0798_40;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_us124_to_gp_14477480_sm751_01016_read
//	merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268
inline hw_uint<32> merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_read_bundle_read(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268

	hw_uint<32> result;
	hw_uint<32>  merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268_res = merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<0, 32>(result, merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_268_res);
	return result;
}

// us127_sm663_0798_write
//	merged_3_us124_us127_sm663_0798_40
inline void merged_3_us124_us127_sm663_0798_write_bundle_write(hw_uint<32>& us127_sm663_0798_write, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
	hw_uint<32>  merged_3_us124_us127_sm663_0798_40_res = us127_sm663_0798_write.extract<0, 31>();
	merged_3_us124_us127_sm663_0798_40_write(merged_3_us124_us127_sm663_0798_40_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
}

struct merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_to_merged_3_us124_FIFO_buf645_rc128_sm664_0800_44_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_cache {
  // Reader addrs...
    // { rc128_sm664_0800[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // # of banks: 1
  merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_to_merged_3_us124_FIFO_buf645_rc128_sm664_0800_44_cache merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_to_merged_3_us124_FIFO_buf645_rc128_sm664_0800_44;
};



inline void merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_write(hw_uint<32> & merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_to_merged_3_us124_FIFO_buf645_rc128_sm664_0800_44.push(merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269);
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_rc128_sm664_0800_44_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_rc128_sm664_0800_44 read pattern: { rc128_sm664_0800[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // Read schedule : { rc128_sm664_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_3_us124_FIFO_buf645648_sm740_0984[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_to_merged_3_us124_FIFO_buf645_rc128_sm664_0800_44.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_us124_FIFO_buf645648_sm740_0984_write
//	merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269
inline void merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_write_bundle_write(hw_uint<32>& load_to_merged_3_us124_FIFO_buf645648_sm740_0984_write, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
	hw_uint<32>  merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_res = load_to_merged_3_us124_FIFO_buf645648_sm740_0984_write.extract<0, 31>();
	merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_write(merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_269_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
}

// rc128_sm664_0800_read
//	merged_3_us124_FIFO_buf645_rc128_sm664_0800_44
inline hw_uint<32> merged_3_us124_FIFO_buf645_rc128_sm664_0800_read_bundle_read(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_us124_FIFO_buf645_rc128_sm664_0800_44

	hw_uint<32> result;
	hw_uint<32>  merged_3_us124_FIFO_buf645_rc128_sm664_0800_44_res = merged_3_us124_FIFO_buf645_rc128_sm664_0800_44_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 32>(result, merged_3_us124_FIFO_buf645_rc128_sm664_0800_44_res);
	return result;
}

// Operation logic
inline void gp_in0_1_buf8_ld322_merged1314(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_to_gp_7321, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_2_m_gp_in0_1_buf8_ld322__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1314_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld322_cu1313(gp_in0_1_buf8__lp__lp_2_m_gp_in0_1_buf8_ld322__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value);
	// Produce: gp_in0_1_buf8_to_gp_7321
	gp_in0_1_buf8_to_gp_7321.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld318_merged1298(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_to_gp_22317, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_2_m_gp_in0_1_buf8_ld318__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1298_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld318_cu1297(gp_in0_1_buf8__lp__lp_2_m_gp_in0_1_buf8_ld318__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value);
	// Produce: gp_in0_1_buf8_to_gp_22317
	gp_in0_1_buf8_to_gp_22317.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_110_merged1392(in0_FIFO_buf569_cache& in0_FIFO_buf569, gp_in0_1_buf8_cache& gp_in0_1_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_FIFO_buf569
	auto in0_FIFO_buf569_2_m__lp__lp_2_m_gp_in0_110__p__1_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value = in0_FIFO_buf569_gp_in0_110_merged1392_read_bundle_read(in0_FIFO_buf569/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_110_cu1390(in0_FIFO_buf569_2_m__lp__lp_2_m_gp_in0_110__p__1_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in0_1_buf8
	gp_in0_1_buf8_gp_in0_110_merged1392_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld314_merged1296(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_to_gp_1313, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp_2_m_gp_in0_1_buf8_ld314__p__1_rp__c____gp_in0_1_buf8_ld315_value = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1296_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld314_cu1295(gp_in0_1_buf8__lp_2_m_gp_in0_1_buf8_ld314__p__1_rp__c____gp_in0_1_buf8_ld315_value);
	// Produce: gp_in0_1_buf8_to_gp_1313
	gp_in0_1_buf8_to_gp_1313.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_to_gp_0401_ld570_merged1378(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in0_to_gp_0401, in0_FIFO_buf569_cache& in0_FIFO_buf569, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_0401
	auto in0_to_gp_0401__lp_4_m_in0_to_gp_0401_ld570__p__3_rp__c____in0_to_gp_0401_ld571_value = in0_to_gp_0401.read();
	auto compute_result = in0_to_gp_0401_ld570_cu1377(in0_to_gp_0401__lp_4_m_in0_to_gp_0401_ld570__p__3_rp__c____in0_to_gp_0401_ld571_value);
	// Produce: in0_FIFO_buf569
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1378_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf569, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */in0_to_gp_0401, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_to_gp_7321) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_cache gp_in0_1_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf569_cache in0_FIFO_buf569;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_1_buf8_ld322_merged1314[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 22] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; gp_in0_1_buf8_ld318_merged1298[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 28] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518; gp_in0_1_buf8_ld314_merged1296[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 517; gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
//   { gp_in0_1_buf8_ld322_merged1314[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 22] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in0_1_buf8_ld322_merged1314(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld318_merged1298[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 28] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in0_1_buf8_ld318_merged1298(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { in0_to_gp_0401_ld570_merged1378[d0 = 0, d1, d2] -> [0, d1, d2, 14] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
// Condition for in0_to_gp_0401_ld570_merged1378(((((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld314_merged1296[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
// Condition for gp_in0_1_buf8_ld314_merged1296(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { gp_in0_110_merged1392[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 18] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
// Condition for gp_in0_110_merged1392(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 14] : 0 <= i1 <= 2054 and 0 <= i2 <= 518; [0, i1, i2, 29] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 518; [0, i1, i2, 28] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 3 <= i2 <= 514; [0, i1, i2, 22] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 3 <= i2 <= 514; [0, i1, i2, 18] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 518 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 518; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in0_to_gp_0401_ld570_merged1378(in0_to_gp_0401 /* buf name */, in0_FIFO_buf569, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_110_merged1392(in0_FIFO_buf569 /* buf name */, gp_in0_1_buf8, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld322_merged1314(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_7321, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld318_merged1298(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_22317, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld314_merged1296(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_1313, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp_1_m_gp_in0_2_buf16_ld330__p__0_rp__c____gp_in0_2_buf16_ld331_value = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_to_gp_2329
	gp_in0_2_buf16_to_gp_2329.write(gp_in0_2_buf16__lp_1_m_gp_in0_2_buf16_ld330__p__0_rp__c____gp_in0_2_buf16_ld331_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_to_gp_1313_ld482_merged1346(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_1313
	auto gp_in0_1_buf8_to_gp_1313__lp_2_m_gp_in0_1_buf8_to_gp_1313_ld482__p__1_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value = gp_in0_1_buf8_to_gp_1313.read();
	auto compute_result = gp_in0_1_buf8_to_gp_1313_ld482_cu1345(gp_in0_1_buf8_to_gp_1313__lp_2_m_gp_in0_1_buf8_to_gp_1313_ld482__p__1_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value);
	// Produce: gp_in0_1_buf8_FIFO_buf481
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1346_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf481, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld334__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_to_gp_23333
	gp_in0_2_buf16_to_gp_23333.write(gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld334__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_8337, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld338__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_to_gp_8337
	gp_in0_2_buf16_to_gp_8337.write(gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld338__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_218_merged297_sm650_0772(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, gp_in0_2_buf16_cache& gp_in0_2_buf16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf481
	auto gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_1_m_gp_in0_218__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm650_0772_read_bundle_read(gp_in0_1_buf8_FIFO_buf481/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_218_cu295(gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_1_m_gp_in0_218__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in0_2_buf16
	gp_in0_2_buf16_gp_in0_218_merged297_sm650_0772_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_8337) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf481_cache gp_in0_1_buf8_FIFO_buf481;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_cache gp_in0_2_buf16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 46] : 0 <= d1 <= 511 and 0 <= d2 <= 511; gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515; gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517; load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 44] : 0 <= d1 <= 512 and 0 <= d2 <= 515; load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 46] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-46 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_218_merged297_sm650_0772[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
// Condition for gp_in0_218_merged297_sm650_0772(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-37 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_1313_ld482_merged1346[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 30] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
// Condition for gp_in0_1_buf8_to_gp_1313_ld482_merged1346(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 44] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
// Condition for load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-44 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-45 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 514 and 45 <= i3 <= 46; [0, i1, i2, 44] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 517; [0, i1, i2, 37] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 517; [0, i1, i2, 30] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 518 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 518; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_1313_ld482_merged1346(gp_in0_1_buf8_to_gp_1313 /* buf name */, gp_in0_1_buf8_FIFO_buf481, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 517 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))) {
	          gp_in0_218_merged297_sm650_0772(gp_in0_1_buf8_FIFO_buf481 /* buf name */, gp_in0_2_buf16, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 517 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_to_gp_2329332_sm758_01022(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_2329, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_to_gp_23333336_sm698_01042(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_23333, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_to_gp_8337340_sm697_01040(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_8337, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in1_1_buf92_ld434_merged1326(lp_in1_1_buf92_cache& lp_in1_1_buf92, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in1_1_buf92_to_gp_19433, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92
	auto lp_in1_1_buf92__lp_2_m_lp_in1_1_buf92_ld434__p__1_rp__c____lp_in1_1_buf92_ld435_value = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1326_read_bundle_read(lp_in1_1_buf92/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_1_buf92_ld434_cu1325(lp_in1_1_buf92__lp_2_m_lp_in1_1_buf92_ld434__p__1_rp__c____lp_in1_1_buf92_ld435_value);
	// Produce: lp_in1_1_buf92_to_gp_19433
	lp_in1_1_buf92_to_gp_19433.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_us88_to_gp_10385, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88_to_gp_10385
	auto gp_in1_2_buf64_us88_to_gp_10385__lp_2_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__1_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value = gp_in1_2_buf64_us88_to_gp_10385.read();
	auto compute_result = gp_in1_2_buf64_us88_to_gp_10385_ld554_cu1363(gp_in1_2_buf64_us88_to_gp_10385__lp_2_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__1_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value);
	// Produce: gp_in1_2_buf64_us88_FIFO_buf553
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88_FIFO_buf553, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_to_gp_10357_ld526_merged1330(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_10357
	auto gp_in1_1_buf56_to_gp_10357__lp__lp_2_m_gp_in1_1_buf56_to_gp_10357_ld526__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value = gp_in1_1_buf56_to_gp_10357.read();
	auto compute_result = gp_in1_1_buf56_to_gp_10357_ld526_cu1329(gp_in1_1_buf56_to_gp_10357__lp__lp_2_m_gp_in1_1_buf56_to_gp_10357_ld526__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value);
	// Produce: gp_in1_1_buf56_FIFO_buf525
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1330_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf525, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_194_merged1266(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, lp_in1_1_buf92_cache& lp_in1_1_buf92, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf525
	auto gp_in1_1_buf56_FIFO_buf525__lp_2_m_lp_in1_194__p__1_rp__p_3_c_____lp_in1_193_p_3_value = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1266_read_bundle_read(gp_in1_1_buf56_FIFO_buf525/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_2_buf64_us88_FIFO_buf553
	auto gp_in1_2_buf64_us88_FIFO_buf553__lp_2_m_lp_in1_194__p__1_rp__p_0_c_____lp_in1_193_p_0_value = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1266_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_194_cu1264(gp_in1_1_buf56_FIFO_buf525__lp_2_m_lp_in1_194__p__1_rp__p_3_c_____lp_in1_193_p_3_value, gp_in1_2_buf64_us88_FIFO_buf553__lp_2_m_lp_in1_194__p__1_rp__p_0_c_____lp_in1_193_p_0_value);
	// Produce: lp_in1_1_buf92
	lp_in1_1_buf92_lp_in1_194_merged1266_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_us88_to_gp_10385, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in1_1_buf92_to_gp_19433) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf525_cache gp_in1_1_buf56_FIFO_buf525;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_FIFO_buf553_cache gp_in1_2_buf64_us88_FIFO_buf553;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_cache lp_in1_1_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 39] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; lp_in1_1_buf92_ld434_merged1326[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; gp_in1_1_buf56_to_gp_10357_ld526_merged1330[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 10] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 39] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-39 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { lp_in1_1_buf92_ld434_merged1326[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for lp_in1_1_buf92_ld434_merged1326(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-49 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_10357_ld526_merged1330[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 10] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in1_1_buf56_to_gp_10357_ld526_merged1330(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { lp_in1_194_merged1266[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for lp_in1_194_merged1266(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-43 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 49] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 43] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 39] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 10] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_10357_ld526_merged1330(gp_in1_1_buf56_to_gp_10357 /* buf name */, gp_in1_1_buf56_FIFO_buf525, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1364(gp_in1_2_buf64_us88_to_gp_10385 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_194_merged1266(gp_in1_1_buf56_FIFO_buf525 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553 /* buf name */, lp_in1_1_buf92, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_1_buf92_ld434_merged1326(lp_in1_1_buf92 /* buf name */, lp_in1_1_buf92_to_gp_19433, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80_to_gp_11397
	auto gp_in1_3_buf72_us80_to_gp_11397__lp_1_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__0_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value = gp_in1_3_buf72_us80_to_gp_11397.read();
	// Produce: gp_in1_3_buf72_us80_FIFO_buf565
	gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938_write_bundle_write(/* arg names */gp_in1_3_buf72_us80_to_gp_11397__lp_1_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__0_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value, gp_in1_3_buf72_us80_FIFO_buf565, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_11373
	auto gp_in1_2_buf64_to_gp_11373__lp__lp_1_m_gp_in1_2_buf64_to_gp_11373_ld542__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value = gp_in1_2_buf64_to_gp_11373.read();
	// Produce: gp_in1_2_buf64_FIFO_buf541
	gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034_write_bundle_write(/* arg names */gp_in1_2_buf64_to_gp_11373__lp__lp_1_m_gp_in1_2_buf64_to_gp_11373_ld542__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value, gp_in1_2_buf64_FIFO_buf541, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void diff87_sm654_0872(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, lp_in1_2_buf84_cache& lp_in1_2_buf84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf541
	auto gp_in1_2_buf64_FIFO_buf541__lp_1_m_lp_in1_286__p__0_rp__p_1_c_____lp_in1_285_p_1_value = gp_in1_2_buf64_FIFO_buf541_diff87_sm654_0872_read_bundle_read(gp_in1_2_buf64_FIFO_buf541/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_us80_FIFO_buf565
	auto gp_in1_3_buf72_us80_FIFO_buf565__lp_1_m_lp_in1_286__p__0_rp__p_0_c_____lp_in1_285_p_0_value = gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm654_0872_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_diff_float_32(gp_in1_2_buf64_FIFO_buf541__lp_1_m_lp_in1_286__p__0_rp__p_1_c_____lp_in1_285_p_1_value, gp_in1_3_buf72_us80_FIFO_buf565__lp_1_m_lp_in1_286__p__0_rp__p_0_c_____lp_in1_285_p_0_value);
	// Produce: lp_in1_2_buf84
	lp_in1_2_buf84_diff87_sm654_0872_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846(lp_in1_2_buf84_cache& lp_in1_2_buf84, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in1_2_buf84_to_gp_20437, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84
	auto lp_in1_2_buf84__lp_1_m_lp_in1_2_buf84_ld438__p__0_rp__c____lp_in1_2_buf84_ld439_value = lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846_read_bundle_read(lp_in1_2_buf84/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: lp_in1_2_buf84_to_gp_20437
	lp_in1_2_buf84_to_gp_20437.write(lp_in1_2_buf84__lp_1_m_lp_in1_2_buf84_ld438__p__0_rp__c____lp_in1_2_buf84_ld439_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in1_2_buf84_to_gp_20437) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf541_cache gp_in1_2_buf64_FIFO_buf541;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_FIFO_buf565_cache gp_in1_3_buf72_us80_FIFO_buf565;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_cache lp_in1_2_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034[d0 = 0, d1, d2] -> [0, 10 + 4d1, 4 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 511; diff87_sm654_0872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 74] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 82] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034[d0 = 0, d1, d2] -> [0, 10 + 4d1, 4 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-34 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { diff87_sm654_0872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 74] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for diff87_sm654_0872(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-74 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-66 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 82] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-82 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 82] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 74] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 66] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 34] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 <= 2054 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 <= 2054 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((2054 + -1*i1)) >= 0)))) {
	          load_to_gp_in1_2_buf64_FIFO_buf541544_sm695_01034(gp_in1_2_buf64_to_gp_11373 /* buf name */, gp_in1_2_buf64_FIFO_buf541, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm734_0938(gp_in1_3_buf72_us80_to_gp_11397 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          diff87_sm654_0872(gp_in1_2_buf64_FIFO_buf541 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565 /* buf name */, lp_in1_2_buf84, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          load_to_lp_in1_2_buf84_to_gp_20437440_sm674_0846(lp_in1_2_buf84 /* buf name */, lp_in1_2_buf84_to_gp_20437, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_0_to_gp_12441_ld610_merged1384(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_0_to_gp_12441, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_to_gp_12441
	auto merged_0_to_gp_12441__lp_4_m_merged_0_to_gp_12441_ld610__p__3_rp__c____merged_0_to_gp_12441_ld611_value = merged_0_to_gp_12441.read();
	auto compute_result = merged_0_to_gp_12441_ld610_cu1383(merged_0_to_gp_12441__lp_4_m_merged_0_to_gp_12441_ld610__p__3_rp__c____merged_0_to_gp_12441_ld611_value);
	// Produce: merged_0_FIFO_buf609
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1384_write_bundle_write(/* arg names */compute_result, merged_0_FIFO_buf609, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138_buf141_ld446_merged1304(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_0_reconstruct_lp138_buf141_to_gp_21445, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141
	auto merged_0_reconstruct_lp138_buf141__lp_4_m_merged_0_reconstruct_lp138_buf141_ld446__p__3_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1304_read_bundle_read(merged_0_reconstruct_lp138_buf141/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138_buf141_ld446_cu1303(merged_0_reconstruct_lp138_buf141__lp_4_m_merged_0_reconstruct_lp138_buf141_ld446__p__3_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value);
	// Produce: merged_0_reconstruct_lp138_buf141_to_gp_21445
	merged_0_reconstruct_lp138_buf141_to_gp_21445.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138140_merged1287(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_FIFO_buf609
	auto merged_0_FIFO_buf609__lp_4_m_merged_0_reconstruct_lp138140__p__3_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1287_read_bundle_read(merged_0_FIFO_buf609/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	auto merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_4_m_merged_0_reconstruct_lp138140__p__3_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1287_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138140_cu1285(merged_0_FIFO_buf609__lp_4_m_merged_0_reconstruct_lp138140__p__3_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_4_m_merged_0_reconstruct_lp138140__p__3_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value);
	// Produce: merged_0_reconstruct_lp138_buf141
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1287_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	auto merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_4_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__3_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_cu1385(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_4_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__3_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_0_to_gp_12441, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_0_reconstruct_lp138_buf141_to_gp_21445) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_FIFO_buf609_cache merged_0_FIFO_buf609;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_cache merged_0_reconstruct_lp138_buf141;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_0_to_gp_12441_ld610_merged1384[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_0_reconstruct_lp138_buf141_ld446_merged1304[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
//   { merged_0_to_gp_12441_ld610_merged1384[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_0_to_gp_12441_ld610_merged1384(((((-76 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_ld446_merged1304[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_0_reconstruct_lp138_buf141_ld446_merged1304(((((-112 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386(((((-110 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138140_merged1287[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_0_reconstruct_lp138140_merged1287(((((-111 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 4 <= i2 <= 515 and 110 <= i3 <= 112; [0, i1, i2, 76] : 8 <= i1 <= 2055 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2061; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2055 }
	        // { [i0, i1, i2] : i1 <= 2055 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	        if ((((((2055 + -1*i1)) >= 0)))) {
	          merged_0_to_gp_12441_ld610_merged1384(merged_0_to_gp_12441 /* buf name */, merged_0_FIFO_buf609, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1386(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138140_merged1287(merged_0_FIFO_buf609 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625 /* buf name */, merged_0_reconstruct_lp138_buf141, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138_buf141_ld446_merged1304(merged_0_reconstruct_lp138_buf141 /* buf name */, merged_0_reconstruct_lp138_buf141_to_gp_21445, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_1_reconstruct_lp129_buf132_ld454_merged1344(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_1_reconstruct_lp129_buf132_to_gp_28453, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132
	auto merged_1_reconstruct_lp129_buf132__lp_2_m_merged_1_reconstruct_lp129_buf132_ld454__p__1_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1344_read_bundle_read(merged_1_reconstruct_lp129_buf132/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_ld454_cu1343(merged_1_reconstruct_lp129_buf132__lp_2_m_merged_1_reconstruct_lp129_buf132_ld454__p__1_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value);
	// Produce: merged_1_reconstruct_lp129_buf132_to_gp_28453
	merged_1_reconstruct_lp129_buf132_to_gp_28453.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_to_gp_13449_ld618_merged1376(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_1_to_gp_13449, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_to_gp_13449
	auto merged_1_to_gp_13449__lp_2_m_merged_1_to_gp_13449_ld618__p__1_rp__c____merged_1_to_gp_13449_ld619_value = merged_1_to_gp_13449.read();
	auto compute_result = merged_1_to_gp_13449_ld618_cu1375(merged_1_to_gp_13449__lp_2_m_merged_1_to_gp_13449_ld618__p__1_rp__c____merged_1_to_gp_13449_ld619_value);
	// Produce: merged_1_FIFO_buf617
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1376_write_bundle_write(/* arg names */compute_result, merged_1_FIFO_buf617, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	auto merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_2_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__1_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.read();
	auto compute_result = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_cu1349(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_2_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__1_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129131_merged1282(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_FIFO_buf617
	auto merged_1_FIFO_buf617__lp_2_m_merged_1_reconstruct_lp129131__p__1_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1282_read_bundle_read(merged_1_FIFO_buf617/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	auto merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_2_m_merged_1_reconstruct_lp129131__p__1_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1282_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129131_cu1280(merged_1_FIFO_buf617__lp_2_m_merged_1_reconstruct_lp129131__p__1_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_2_m_merged_1_reconstruct_lp129131__p__1_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1282_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_1_to_gp_13449, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_1_reconstruct_lp129_buf132_to_gp_28453) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_FIFO_buf617_cache merged_1_FIFO_buf617;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_cache merged_1_reconstruct_lp129_buf132;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_1_reconstruct_lp129_buf132_ld454_merged1344[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; merged_1_to_gp_13449_ld618_merged1376[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 98] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { merged_1_reconstruct_lp129_buf132_ld454_merged1344[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_1_reconstruct_lp129_buf132_ld454_merged1344(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-106 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_1_to_gp_13449_ld618_merged1376[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 98] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_1_to_gp_13449_ld618_merged1376(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-98 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-104 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129131_merged1282[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_1_reconstruct_lp129131_merged1282(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-105 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 4 <= i2 <= 515 and 104 <= i3 <= 106; [0, i1, i2, 98] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_to_gp_13449_ld618_merged1376(merged_1_to_gp_13449 /* buf name */, merged_1_FIFO_buf617, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1350(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129131_merged1282(merged_1_FIFO_buf617 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637 /* buf name */, merged_1_reconstruct_lp129_buf132, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129_buf132_ld454_merged1344(merged_1_reconstruct_lp129_buf132 /* buf name */, merged_1_reconstruct_lp129_buf132_to_gp_28453, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123
	auto merged_2_reconstruct_lp120_buf123__lp_1_m_merged_2_reconstruct_lp120_buf123_ld466__p__0_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value = merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120_read_bundle_read(merged_2_reconstruct_lp120_buf123/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_2_reconstruct_lp120_buf123_to_gp_29465
	merged_2_reconstruct_lp120_buf123_to_gp_29465.write(merged_2_reconstruct_lp120_buf123__lp_1_m_merged_2_reconstruct_lp120_buf123_ld466__p__0_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_3_us124_FIFO_buf645648_sm740_0984(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_us124_to_gp_14477, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124_to_gp_14477
	auto merged_3_us124_to_gp_14477__lp_1_m_merged_3_us124_to_gp_14477_ld646__p__0_rp__c____merged_3_us124_to_gp_14477_ld647_value = merged_3_us124_to_gp_14477.read();
	// Produce: merged_3_us124_FIFO_buf645
	merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm740_0984_write_bundle_write(/* arg names */merged_3_us124_to_gp_14477__lp_1_m_merged_3_us124_to_gp_14477_ld646__p__0_rp__c____merged_3_us124_to_gp_14477_ld647_value, merged_3_us124_FIFO_buf645, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_2_FIFO_buf629632_sm748_0784(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_to_gp_14461, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_to_gp_14461
	auto merged_2_to_gp_14461__lp_1_m_merged_2_to_gp_14461_ld630__p__0_rp__c____merged_2_to_gp_14461_ld631_value = merged_2_to_gp_14461.read();
	// Produce: merged_2_FIFO_buf629
	merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm748_0784_write_bundle_write(/* arg names */merged_2_to_gp_14461__lp_1_m_merged_2_to_gp_14461_ld630__p__0_rp__c____merged_2_to_gp_14461_ld631_value, merged_2_FIFO_buf629, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void rc128_sm664_0800(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_FIFO_buf629
	auto merged_2_FIFO_buf629__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_2_FIFO_buf629_rc128_sm664_0800_read_bundle_read(merged_2_FIFO_buf629/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_3_us124_FIFO_buf645
	auto merged_3_us124_FIFO_buf645__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_3_us124_FIFO_buf645_rc128_sm664_0800_read_bundle_read(merged_3_us124_FIFO_buf645/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_add_float_32(merged_2_FIFO_buf629__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value, merged_3_us124_FIFO_buf645__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123
	merged_2_reconstruct_lp120_buf123_rc128_sm664_0800_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_to_gp_14461, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_us124_to_gp_14477, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_FIFO_buf629_cache merged_2_FIFO_buf629;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_cache merged_2_reconstruct_lp120_buf123;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_FIFO_buf645_cache merged_3_us124_FIFO_buf645;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_merged_3_us124_FIFO_buf645648_sm740_0984[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_2_FIFO_buf629632_sm748_0784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 511; rc128_sm664_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_merged_3_us124_FIFO_buf645648_sm740_0984[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_3_us124_FIFO_buf645648_sm740_0984(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-89 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_merged_2_FIFO_buf629632_sm748_0784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_FIFO_buf629632_sm748_0784(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-97 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-100 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { rc128_sm664_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for rc128_sm664_0800(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-99 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 and 99 <= i3 <= 100; [0, i1, i2, 97] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 89] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_3_us124_FIFO_buf645648_sm740_0984(merged_3_us124_to_gp_14477 /* buf name */, merged_3_us124_FIFO_buf645, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_FIFO_buf629632_sm748_0784(merged_2_to_gp_14461 /* buf name */, merged_2_FIFO_buf629, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          rc128_sm664_0800(merged_2_FIFO_buf629 /* buf name */, merged_3_us124_FIFO_buf645 /* buf name */, merged_2_reconstruct_lp120_buf123, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm687_01120(merged_2_reconstruct_lp120_buf123 /* buf name */, merged_2_reconstruct_lp120_buf123_to_gp_29465, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, merged_3_cache& merged_3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf513
	auto gp_in0_3_buf24_FIFO_buf513__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_read_bundle_read(gp_in0_3_buf24_FIFO_buf513/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_FIFO_buf557
	auto gp_in1_3_buf72_FIFO_buf557__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_read_bundle_read(gp_in1_3_buf72_FIFO_buf557/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(gp_in0_3_buf24_FIFO_buf513__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value, gp_in1_3_buf72_FIFO_buf557__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value);
	// Produce: merged_3
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796_write_bundle_write(/* arg names */compute_result, merged_3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_3_to_gp_30473476_sm692_01142(merged_3_cache& merged_3, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_to_gp_30473, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3
	auto merged_3__lp_1_m_merged_3_ld474__p__0_rp__c____merged_3_ld475_value = merged_3_load_to_merged_3_to_gp_30473476_sm692_01142_read_bundle_read(merged_3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_to_gp_30473
	merged_3_to_gp_30473.write(merged_3__lp_1_m_merged_3_ld474__p__0_rp__c____merged_3_ld475_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_15389
	auto gp_in1_3_buf72_to_gp_15389__lp_1_m_gp_in1_3_buf72_to_gp_15389_ld558__p__0_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value = gp_in1_3_buf72_to_gp_15389.read();
	// Produce: gp_in1_3_buf72_FIFO_buf557
	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222_write_bundle_write(/* arg names */gp_in1_3_buf72_to_gp_15389__lp_1_m_gp_in1_3_buf72_to_gp_15389_ld558__p__0_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value, gp_in1_3_buf72_FIFO_buf557, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_15345
	auto gp_in0_3_buf24_to_gp_15345__lp_1_m_gp_in0_3_buf24_to_gp_15345_ld514__p__0_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value = gp_in0_3_buf24_to_gp_15345.read();
	// Produce: gp_in0_3_buf24_FIFO_buf513
	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032_write_bundle_write(/* arg names */gp_in0_3_buf24_to_gp_15345__lp_1_m_gp_in0_3_buf24_to_gp_15345_ld514__p__0_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value, gp_in0_3_buf24_FIFO_buf513, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_to_gp_30473) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf513_cache gp_in0_3_buf24_FIFO_buf513;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf557_cache gp_in1_3_buf72_FIFO_buf557;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_cache merged_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 55] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_merged_3_to_gp_30473476_sm692_01142[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 75] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 68] : 0 <= d1 <= 255 and 0 <= d2 <= 255; pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 55] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-55 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_merged_3_to_gp_30473476_sm692_01142[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 75] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_merged_3_to_gp_30473476_sm692_01142(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-75 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 68] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-68 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-72 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 75] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 72] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 68] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 55] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2054; i1++) {
	    for (int i2 = 4; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in1_3_buf72_FIFO_buf557560_sm723_01222(gp_in1_3_buf72_to_gp_15389 /* buf name */, gp_in1_3_buf72_FIFO_buf557, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in0_3_buf24_FIFO_buf513516_sm694_01032(gp_in0_3_buf24_to_gp_15345 /* buf name */, gp_in0_3_buf24_FIFO_buf513, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm662_0796(gp_in0_3_buf24_FIFO_buf513 /* buf name */, gp_in1_3_buf72_FIFO_buf557 /* buf name */, merged_3, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_merged_3_to_gp_30473476_sm692_01142(merged_3 /* buf name */, merged_3_to_gp_30473, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_in0_oc02_merged1261(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in0_oc, in0_cache& in0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc__lp__lp_4_m_pw_math_in0_oc02__p__3_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value = in0_oc.read();
	auto compute_result = pw_math_in0_oc02_cu1259(in0_oc__lp__lp_4_m_pw_math_in0_oc02__p__3_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value);
	// Produce: in0
	in0_pw_math_in0_oc02_merged1261_write_bundle_write(/* arg names */compute_result, in0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_ld406_merged1324(in0_cache& in0, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in0_to_gp_6405, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp__lp_4_m_in0_ld406__p__3_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value = in0_in0_ld406_merged1324_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld406_cu1323(in0__lp__lp_4_m_in0_ld406__p__3_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value);
	// Produce: in0_to_gp_6405
	in0_to_gp_6405.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_ld402_merged1334(in0_cache& in0, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in0_to_gp_0401, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp_4_m_in0_ld402__p__3_rp__c____in0_ld403_value = in0_in0_ld402_merged1334_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld402_cu1333(in0__lp_4_m_in0_ld402__p__3_rp__c____in0_ld403_value);
	// Produce: in0_to_gp_0401
	in0_to_gp_0401.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */in0_oc, HWStream<hw_uint<128> >& /* get_args num ports = 4 */in0_to_gp_0401, HWStream<hw_uint<128> >& /* get_args num ports = 4 */in0_to_gp_6405) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_ld402_merged1334[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 518; pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518; in0_ld406_merged1324[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
//   { in0_ld402_merged1334[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
// Condition for in0_ld402_merged1334(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { pw_math_in0_oc02_merged1261[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
// Condition for pw_math_in0_oc02_merged1261(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { in0_ld406_merged1324[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for in0_ld406_merged1324(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((513 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 8] : 7 <= i1 <= 2054 and 2 <= i2 <= 513; [0, i1, i2, 6] : 0 <= i1 <= 2054 and 0 <= i2 <= 518; [0, i1, i2, 1] : 0 <= i1 <= 2054 and 0 <= i2 <= 518 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 518; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_in0_oc02_merged1261(in0_oc /* buf name */, in0, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in0_ld402_merged1334(in0 /* buf name */, in0_to_gp_0401, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and 2 <= i2 <= 513 }
	        // { [i0, i1, i2] : i1 >= 7 and 2 <= i2 <= 513 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 513 - i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((513 + -1*i2)) >= 0)))) {
	          in0_ld406_merged1324(in0 /* buf name */, in0_to_gp_6405, 0, ((-7 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in1_ld410_merged1336(in1_cache& in1, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in1_to_gp_3409, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp_4_m_in1_ld410__p__3_rp__c____in1_ld411_value = in1_in1_ld410_merged1336_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld410_cu1335(in1__lp_4_m_in1_ld410__p__3_rp__c____in1_ld411_value);
	// Produce: in1_to_gp_3409
	in1_to_gp_3409.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_in1_oc46_merged1258(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in1_oc, in1_cache& in1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc__lp__lp_4_m_pw_math_in1_oc46__p__3_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value = in1_oc.read();
	auto compute_result = pw_math_in1_oc46_cu1256(in1_oc__lp__lp_4_m_pw_math_in1_oc46__p__3_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value);
	// Produce: in1
	in1_pw_math_in1_oc46_merged1258_write_bundle_write(/* arg names */compute_result, in1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_ld414_merged1338(in1_cache& in1, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in1_to_gp_9413, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp__lp_4_m_in1_ld414__p__3_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value = in1_in1_ld414_merged1338_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld414_cu1337(in1__lp__lp_4_m_in1_ld414__p__3_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value);
	// Produce: in1_to_gp_9413
	in1_to_gp_9413.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */in1_oc, HWStream<hw_uint<128> >& /* get_args num ports = 4 */in1_to_gp_3409, HWStream<hw_uint<128> >& /* get_args num ports = 4 */in1_to_gp_9413) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in1_ld410_merged1336[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 518; in1_ld414_merged1338[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
//   { in1_ld410_merged1336[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
// Condition for in1_ld410_merged1336(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { in1_ld414_merged1338[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 7] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for in1_ld414_merged1338(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((513 + -1*i2)) >= 0)))
//   { pw_math_in1_oc46_merged1258[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
// Condition for pw_math_in1_oc46_merged1258(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 7] : 7 <= i1 <= 2054 and 2 <= i2 <= 513; [0, i1, i2, 2] : 0 <= i1 <= 2054 and 0 <= i2 <= 518; [0, i1, i2, 0] : 0 <= i1 <= 2054 and 0 <= i2 <= 518 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 518; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_in1_oc46_merged1258(in1_oc /* buf name */, in1, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_ld410_merged1336(in1 /* buf name */, in1_to_gp_3409, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and 2 <= i2 <= 513 }
	        // { [i0, i1, i2] : i1 >= 7 and 2 <= i2 <= 513 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 513 - i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((513 + -1*i2)) >= 0)))) {
	          in1_ld414_merged1338(in1 /* buf name */, in1_to_gp_9413, 0, ((-7 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_0_buf52_to_gp_18417_ld586_merged1368(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in0_0_buf52_to_gp_18417, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_to_gp_18417
	auto lp_in0_0_buf52_to_gp_18417__lp_4_m_lp_in0_0_buf52_to_gp_18417_ld586__p__3_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value = lp_in0_0_buf52_to_gp_18417.read();
	auto compute_result = lp_in0_0_buf52_to_gp_18417_ld586_cu1367(lp_in0_0_buf52_to_gp_18417__lp_4_m_lp_in0_0_buf52_to_gp_18417_ld586__p__3_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value);
	// Produce: lp_in0_0_buf52_FIFO_buf585
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1368_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52_FIFO_buf585, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0_buf100_to_gp_18429_ld598_merged1354(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in1_0_buf100_to_gp_18429, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100_to_gp_18429
	auto lp_in1_0_buf100_to_gp_18429__lp_4_m_lp_in1_0_buf100_to_gp_18429_ld598__p__3_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value = lp_in1_0_buf100_to_gp_18429.read();
	auto compute_result = lp_in1_0_buf100_to_gp_18429_ld598_cu1353(lp_in1_0_buf100_to_gp_18429__lp_4_m_lp_in1_0_buf100_to_gp_18429_ld598__p__3_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value);
	// Produce: lp_in1_0_buf100_FIFO_buf597
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1354_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100_FIFO_buf597, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, merged_0_cache& merged_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_FIFO_buf585
	auto lp_in0_0_buf52_FIFO_buf585__lp_4_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__3_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_read_bundle_read(lp_in0_0_buf52_FIFO_buf585/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_0_buf100_FIFO_buf597
	auto lp_in1_0_buf100_FIFO_buf597__lp_4_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__3_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_read_bundle_read(lp_in1_0_buf100_FIFO_buf597/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_cu1272(lp_in0_0_buf52_FIFO_buf585__lp_4_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__3_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value, lp_in1_0_buf100_FIFO_buf597__lp_4_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__3_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value);
	// Produce: merged_0
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274_write_bundle_write(/* arg names */compute_result, merged_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_ld442_merged1352(merged_0_cache& merged_0, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_0_to_gp_12441, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0
	auto merged_0__lp_4_m_merged_0_ld442__p__3_rp__c____merged_0_ld443_value = merged_0_merged_0_ld442_merged1352_read_bundle_read(merged_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_ld442_cu1351(merged_0__lp_4_m_merged_0_ld442__p__3_rp__c____merged_0_ld443_value);
	// Produce: merged_0_to_gp_12441
	merged_0_to_gp_12441.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in0_0_buf52_to_gp_18417, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in1_0_buf100_to_gp_18429, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_0_to_gp_12441) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_FIFO_buf585_cache lp_in0_0_buf52_FIFO_buf585;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_FIFO_buf597_cache lp_in1_0_buf100_FIFO_buf597;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_cache merged_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_0_ld442_merged1352[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 71] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; lp_in1_0_buf100_to_gp_18429_ld598_merged1354[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; lp_in0_0_buf52_to_gp_18417_ld586_merged1368[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 65] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
//   { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 70] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274(((((-70 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { merged_0_ld442_merged1352[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 71] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_0_ld442_merged1352(((((-71 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_to_gp_18429_ld598_merged1354[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for lp_in1_0_buf100_to_gp_18429_ld598_merged1354(((((-42 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { lp_in0_0_buf52_to_gp_18417_ld586_merged1368[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 65] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for lp_in0_0_buf52_to_gp_18417_ld586_merged1368(((((-65 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 8 <= i1 <= 2055 and i3 >= -444 + i2 and 70 <= i3 <= 71 and i3 <= 67 + i2; [0, i1, i2, 65] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 42] : 8 <= i1 <= 2055 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 3; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 514 }
	        // { [i0, i1, i2] : i2 <= 514 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((514 + -1*i2)) >= 0)))) {
	          lp_in1_0_buf100_to_gp_18429_ld598_merged1354(lp_in1_0_buf100_to_gp_18429 /* buf name */, lp_in1_0_buf100_FIFO_buf597, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 514 }
	        // { [i0, i1, i2] : i2 <= 514 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((514 + -1*i2)) >= 0)))) {
	          lp_in0_0_buf52_to_gp_18417_ld586_merged1368(lp_in0_0_buf52_to_gp_18417 /* buf name */, lp_in0_0_buf52_FIFO_buf585, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 514 }
	        // { [i0, i1, i2] : i2 <= 514 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((514 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1274(lp_in0_0_buf52_FIFO_buf585 /* buf name */, lp_in1_0_buf100_FIFO_buf597 /* buf name */, merged_0, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 4 }
	        // { [i0, i1, i2] : i2 >= 4 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-4 + 1*i2)) >= 0)))) {
	          merged_0_ld442_merged1352(merged_0 /* buf name */, merged_0_to_gp_12441, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_1_buf44_to_gp_19421_ld590_merged1374(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in0_1_buf44_to_gp_19421, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_to_gp_19421
	auto lp_in0_1_buf44_to_gp_19421__lp_2_m_lp_in0_1_buf44_to_gp_19421_ld590__p__1_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value = lp_in0_1_buf44_to_gp_19421.read();
	auto compute_result = lp_in0_1_buf44_to_gp_19421_ld590_cu1373(lp_in0_1_buf44_to_gp_19421__lp_2_m_lp_in0_1_buf44_to_gp_19421_ld590__p__1_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value);
	// Produce: lp_in0_1_buf44_FIFO_buf589
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1374_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44_FIFO_buf589, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_1_buf92_to_gp_19433_ld602_merged1380(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in1_1_buf92_to_gp_19433, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92_to_gp_19433
	auto lp_in1_1_buf92_to_gp_19433__lp_2_m_lp_in1_1_buf92_to_gp_19433_ld602__p__1_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value = lp_in1_1_buf92_to_gp_19433.read();
	auto compute_result = lp_in1_1_buf92_to_gp_19433_ld602_cu1379(lp_in1_1_buf92_to_gp_19433__lp_2_m_lp_in1_1_buf92_to_gp_19433_ld602__p__1_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value);
	// Produce: lp_in1_1_buf92_FIFO_buf601
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1380_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92_FIFO_buf601, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, merged_1_cache& merged_1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_FIFO_buf589
	auto lp_in0_1_buf44_FIFO_buf589__lp_2_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__1_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_read_bundle_read(lp_in0_1_buf44_FIFO_buf589/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_1_buf92_FIFO_buf601
	auto lp_in1_1_buf92_FIFO_buf601__lp_2_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__1_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_read_bundle_read(lp_in1_1_buf92_FIFO_buf601/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_cu1275(lp_in0_1_buf44_FIFO_buf589__lp_2_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__1_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value, lp_in1_1_buf92_FIFO_buf601__lp_2_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__1_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value);
	// Produce: merged_1
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277_write_bundle_write(/* arg names */compute_result, merged_1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_ld450_merged1342(merged_1_cache& merged_1, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_1_to_gp_13449, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1
	auto merged_1__lp_2_m_merged_1_ld450__p__1_rp__c____merged_1_ld451_value = merged_1_merged_1_ld450_merged1342_read_bundle_read(merged_1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_ld450_cu1341(merged_1__lp_2_m_merged_1_ld450__p__1_rp__c____merged_1_ld451_value);
	// Produce: merged_1_to_gp_13449
	merged_1_to_gp_13449.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in0_1_buf44_to_gp_19421, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in1_1_buf92_to_gp_19433, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_1_to_gp_13449) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_FIFO_buf589_cache lp_in0_1_buf44_FIFO_buf589;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_FIFO_buf601_cache lp_in1_1_buf92_FIFO_buf601;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_cache merged_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1380[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; merged_1_ld450_merged1342[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; lp_in0_1_buf44_to_gp_19421_ld590_merged1374[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 92] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { lp_in1_1_buf92_to_gp_19433_ld602_merged1380[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 60] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for lp_in1_1_buf92_to_gp_19433_ld602_merged1380(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-60 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { merged_1_ld450_merged1342[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_1_ld450_merged1342(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-96 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { lp_in0_1_buf44_to_gp_19421_ld590_merged1374[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 92] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for lp_in0_1_buf44_to_gp_19421_ld590_merged1374(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-92 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 95] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-95 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 96] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 4 <= i2 <= 515; [0, i1, i2, 95] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 92] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 60] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2060; i1++) {
	    for (int i2 = 3; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 and i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 and i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          lp_in1_1_buf92_to_gp_19433_ld602_merged1380(lp_in1_1_buf92_to_gp_19433 /* buf name */, lp_in1_1_buf92_FIFO_buf601, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 and i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 and i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          lp_in0_1_buf44_to_gp_19421_ld590_merged1374(lp_in0_1_buf44_to_gp_19421 /* buf name */, lp_in0_1_buf44_FIFO_buf589, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 and i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 and i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1277(lp_in0_1_buf44_FIFO_buf589 /* buf name */, lp_in1_1_buf92_FIFO_buf601 /* buf name */, merged_1, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 and i2 >= 4 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 and i2 >= 4 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          merged_1_ld450_merged1342(merged_1 /* buf name */, merged_1_to_gp_13449, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_2329
	auto gp_in0_2_buf16_to_gp_2329__lp_1_m_gp_in0_2_buf16_to_gp_2329_ld498__p__0_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value = gp_in0_2_buf16_to_gp_2329.read();
	// Produce: gp_in0_2_buf16_FIFO_buf497
	gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232_write_bundle_write(/* arg names */gp_in0_2_buf16_to_gp_2329__lp_1_m_gp_in0_2_buf16_to_gp_2329_ld498__p__0_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value, gp_in0_2_buf16_FIFO_buf497, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_326_merged309_sm760_01026(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, gp_in0_3_buf24_cache& gp_in0_3_buf24, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf497
	auto gp_in0_2_buf16_FIFO_buf497_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged309_sm760_01026_read_bundle_read(gp_in0_2_buf16_FIFO_buf497/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_326_cu307(gp_in0_2_buf16_FIFO_buf497_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value);
	// Produce: gp_in0_3_buf24
	gp_in0_3_buf24_gp_in0_326_merged309_sm760_01026_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld350__p__0_rp__c____gp_in0_3_buf24_ld351_value = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_to_gp_24349
	gp_in0_3_buf24_to_gp_24349.write(gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld350__p__0_rp__c____gp_in0_3_buf24_ld351_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld346__p__0_rp__c____gp_in0_3_buf24_ld347_value = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_to_gp_15345
	gp_in0_3_buf24_to_gp_15345.write(gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld346__p__0_rp__c____gp_in0_3_buf24_ld347_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_24349) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf497_cache gp_in0_2_buf16_FIFO_buf497;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_cache gp_in0_3_buf24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 62] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
//   { load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 62] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-62 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_326_merged309_sm760_01026[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 58] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in0_326_merged309_sm760_01026(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-58 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-61 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 51] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
// Condition for load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-51 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514 and 61 <= i3 <= 62; [0, i1, i2, 58] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 51] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 517 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 2; i2 <= 517; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_2_buf16_FIFO_buf497500_sm725_01232(gp_in0_2_buf16_to_gp_2329 /* buf name */, gp_in0_2_buf16_FIFO_buf497, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          gp_in0_326_merged309_sm760_01026(gp_in0_2_buf16_FIFO_buf497 /* buf name */, gp_in0_3_buf24, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_to_gp_15345348_sm700_01048(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_15345, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_to_gp_24349352_sm759_01024(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_24349, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in0_2_buf36_to_gp_20425, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_to_gp_20425
	auto lp_in0_2_buf36_to_gp_20425__lp_1_m_lp_in0_2_buf36_to_gp_20425_ld594__p__0_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value = lp_in0_2_buf36_to_gp_20425.read();
	// Produce: lp_in0_2_buf36_FIFO_buf593
	lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002_write_bundle_write(/* arg names */lp_in0_2_buf36_to_gp_20425__lp_1_m_lp_in0_2_buf36_to_gp_20425_ld594__p__0_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value, lp_in0_2_buf36_FIFO_buf593, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in1_2_buf84_to_gp_20437, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84_to_gp_20437
	auto lp_in1_2_buf84_to_gp_20437__lp_1_m_lp_in1_2_buf84_to_gp_20437_ld606__p__0_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value = lp_in1_2_buf84_to_gp_20437.read();
	// Produce: lp_in1_2_buf84_FIFO_buf605
	lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004_write_bundle_write(/* arg names */lp_in1_2_buf84_to_gp_20437__lp_1_m_lp_in1_2_buf84_to_gp_20437_ld606__p__0_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value, lp_in1_2_buf84_FIFO_buf605, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_2_to_gp_14461464_sm684_01112(merged_2_cache& merged_2, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_to_gp_14461, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2
	auto merged_2__lp_1_m_merged_2_ld462__p__0_rp__c____merged_2_ld463_value = merged_2_load_to_merged_2_to_gp_14461464_sm684_01112_read_bundle_read(merged_2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_2_to_gp_14461
	merged_2_to_gp_14461.write(merged_2__lp_1_m_merged_2_ld462__p__0_rp__c____merged_2_ld463_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, merged_2_cache& merged_2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_FIFO_buf593
	auto lp_in0_2_buf36_FIFO_buf593__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_read_bundle_read(lp_in0_2_buf36_FIFO_buf593/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_2_buf84_FIFO_buf605
	auto lp_in1_2_buf84_FIFO_buf605__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_read_bundle_read(lp_in1_2_buf84_FIFO_buf605/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(lp_in0_2_buf36_FIFO_buf593__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value, lp_in1_2_buf84_FIFO_buf605__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value);
	// Produce: merged_2
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910_write_bundle_write(/* arg names */compute_result, merged_2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in0_2_buf36_to_gp_20425, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in1_2_buf84_to_gp_20437, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_to_gp_14461) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_FIFO_buf593_cache lp_in0_2_buf36_FIFO_buf593;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_FIFO_buf605_cache lp_in1_2_buf84_FIFO_buf605;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_cache merged_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 511; pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_2_to_gp_14461464_sm684_01112[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 86] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-86 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-91 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-93 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_merged_2_to_gp_14461464_sm684_01112[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_to_gp_14461464_sm684_01112(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-94 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 and 93 <= i3 <= 94; [0, i1, i2, 91] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 86] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_lp_in1_2_buf84_FIFO_buf605608_sm745_01004(lp_in1_2_buf84_to_gp_20437 /* buf name */, lp_in1_2_buf84_FIFO_buf605, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_lp_in0_2_buf36_FIFO_buf593596_sm744_01002(lp_in0_2_buf36_to_gp_20425 /* buf name */, lp_in0_2_buf36_FIFO_buf593, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm661_0910(lp_in0_2_buf36_FIFO_buf593 /* buf name */, lp_in1_2_buf84_FIFO_buf605 /* buf name */, merged_2, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_to_gp_14461464_sm684_01112(merged_2 /* buf name */, merged_2_to_gp_14461, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */out, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	auto merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_4_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__3_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_merged_0_reconstruct_lp138_buf141147149_cu1288(merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_4_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__3_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_0_reconstruct_lp138_buf141_to_gp_21445, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_to_gp_21445
	auto merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_4_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__3_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value = merged_0_reconstruct_lp138_buf141_to_gp_21445.read();
	auto compute_result = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_cu1355(merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_4_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__3_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value);
	// Produce: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141_FIFO_buf613, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_0_reconstruct_lp138_buf141_to_gp_21445, HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
//   { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290(((((-114 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356(((((-113 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 4 <= i2 <= 515 and 113 <= i3 <= 114 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1356(merged_0_reconstruct_lp138_buf141_to_gp_21445 /* buf name */, merged_0_reconstruct_lp138_buf141_FIFO_buf613, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290(merged_0_reconstruct_lp138_buf141_FIFO_buf613 /* buf name */, out, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_to_gp_22317_ld486_merged1306(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_22317
	auto gp_in0_1_buf8_to_gp_22317__lp__lp_2_m_gp_in0_1_buf8_to_gp_22317_ld486__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value = gp_in0_1_buf8_to_gp_22317.read();
	auto compute_result = gp_in0_1_buf8_to_gp_22317_ld486_cu1305(gp_in0_1_buf8_to_gp_22317__lp__lp_2_m_gp_in0_1_buf8_to_gp_22317_ld486__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value);
	// Produce: gp_in0_1_buf8_FIFO_buf485
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1306_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf485, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_1_buf850_merged1394(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf485
	auto gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_4_m_us_gp_in0_1_buf850__p__3_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1394_read_bundle_read(gp_in0_1_buf8_FIFO_buf485/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_1_buf850_cu1393(gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_4_m_us_gp_in0_1_buf850__p__3_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value);
	// Produce: gp_in0_1_buf8_us48
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1394_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_us48_ld326_merged1300(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_us48_to_gp_6325, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48
	auto gp_in0_1_buf8_us48__lp_4_m_gp_in0_1_buf8_us48_ld326__p__3_rp__c____gp_in0_1_buf8_us48_ld327_value = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1300_read_bundle_read(gp_in0_1_buf8_us48/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_us48_ld326_cu1299(gp_in0_1_buf8_us48__lp_4_m_gp_in0_1_buf8_us48_ld326__p__3_rp__c____gp_in0_1_buf8_us48_ld327_value);
	// Produce: gp_in0_1_buf8_us48_to_gp_6325
	gp_in0_1_buf8_us48_to_gp_6325.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_us48_to_gp_6325) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf485_cache gp_in0_1_buf8_FIFO_buf485;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_cache gp_in0_1_buf8_us48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_1_buf8_us48_ld326_merged1300[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 52] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; gp_in0_1_buf8_to_gp_22317_ld486_merged1306[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { gp_in0_1_buf8_us48_ld326_merged1300[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 52] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for gp_in0_1_buf8_us48_ld326_merged1300(((((-52 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { us_gp_in0_1_buf850_merged1394[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for us_gp_in0_1_buf850_merged1394(((((-40 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_22317_ld486_merged1306[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in0_1_buf8_to_gp_22317_ld486_merged1306(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-33 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 52] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 40] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 33] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_22317_ld486_merged1306(gp_in0_1_buf8_to_gp_22317 /* buf name */, gp_in0_1_buf8_FIFO_buf485, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in0_1_buf850_merged1394(gp_in0_1_buf8_FIFO_buf485 /* buf name */, gp_in0_1_buf8_us48, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in0_1_buf8_us48_ld326_merged1300(gp_in0_1_buf8_us48 /* buf name */, gp_in0_1_buf8_us48_to_gp_6325, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_2_buf16_us40_ld342_merged1316(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_us40_to_gp_7341, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40
	auto gp_in0_2_buf16_us40__lp_2_m_gp_in0_2_buf16_us40_ld342__p__1_rp__c____gp_in0_2_buf16_us40_ld343_value = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1316_read_bundle_read(gp_in0_2_buf16_us40/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_us40_ld342_cu1315(gp_in0_2_buf16_us40__lp_2_m_gp_in0_2_buf16_us40_ld342__p__1_rp__c____gp_in0_2_buf16_us40_ld343_value);
	// Produce: gp_in0_2_buf16_us40_to_gp_7341
	gp_in0_2_buf16_us40_to_gp_7341.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_23333
	auto gp_in0_2_buf16_to_gp_23333__lp__lp_1_m_gp_in0_2_buf16_to_gp_23333_ld502__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value = gp_in0_2_buf16_to_gp_23333.read();
	// Produce: gp_in0_2_buf16_FIFO_buf501
	gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114_write_bundle_write(/* arg names */gp_in0_2_buf16_to_gp_23333__lp__lp_1_m_gp_in0_2_buf16_to_gp_23333_ld502__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value, gp_in0_2_buf16_FIFO_buf501, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_2_buf1642_merged1399(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf501
	auto gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_2_m_us_gp_in0_2_buf1642__p__1_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1399_read_bundle_read(gp_in0_2_buf16_FIFO_buf501/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_2_buf1642_cu1398(gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_2_m_us_gp_in0_2_buf1642__p__1_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value);
	// Produce: gp_in0_2_buf16_us40
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1399_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_us40_to_gp_7341) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf501_cache gp_in0_2_buf16_FIFO_buf501;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_cache gp_in0_2_buf16_us40;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 56] : 0 <= d1 <= 511 and 0 <= d2 <= 511; us_gp_in0_2_buf1642_merged1399[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; gp_in0_2_buf16_us40_ld342_merged1316[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 56] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-56 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { us_gp_in0_2_buf1642_merged1399[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for us_gp_in0_2_buf1642_merged1399(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-67 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_us40_ld342_merged1316[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 73] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in0_2_buf16_us40_ld342_merged1316(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-73 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 73] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 67] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 56] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_2_buf16_FIFO_buf501504_sm685_01114(gp_in0_2_buf16_to_gp_23333 /* buf name */, gp_in0_2_buf16_FIFO_buf501, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_gp_in0_2_buf1642_merged1399(gp_in0_2_buf16_FIFO_buf501 /* buf name */, gp_in0_2_buf16_us40, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_2_buf16_us40_ld342_merged1316(gp_in0_2_buf16_us40 /* buf name */, gp_in0_2_buf16_us40_to_gp_7341, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us35_sm754_0916(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf517
	auto gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_1_m_us_gp_in0_3_buf2434__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value = gp_in0_3_buf24_FIFO_buf517_us35_sm754_0916_read_bundle_read(gp_in0_3_buf24_FIFO_buf517/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_us32
	gp_in0_3_buf24_us32_us35_sm754_0916_write_bundle_write(/* arg names */gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_1_m_us_gp_in0_3_buf2434__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value, gp_in0_3_buf24_us32, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32
	auto gp_in0_3_buf24_us32__lp_1_m_gp_in0_3_buf24_us32_ld354__p__0_rp__c____gp_in0_3_buf24_us32_ld355_value = gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856_read_bundle_read(gp_in0_3_buf24_us32/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_us32_to_gp_8353
	gp_in0_3_buf24_us32_to_gp_8353.write(gp_in0_3_buf24_us32__lp_1_m_gp_in0_3_buf24_us32_ld354__p__0_rp__c____gp_in0_3_buf24_us32_ld355_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_24349
	auto gp_in0_3_buf24_to_gp_24349__lp_1_m_gp_in0_3_buf24_to_gp_24349_ld518__p__0_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value = gp_in0_3_buf24_to_gp_24349.read();
	// Produce: gp_in0_3_buf24_FIFO_buf517
	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234_write_bundle_write(/* arg names */gp_in0_3_buf24_to_gp_24349__lp_1_m_gp_in0_3_buf24_to_gp_24349_ld518__p__0_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value, gp_in0_3_buf24_FIFO_buf517, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf517_cache gp_in0_3_buf24_FIFO_buf517;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_cache gp_in0_3_buf24_us32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 69] : 0 <= d1 <= 255 and 0 <= d2 <= 255; us35_sm754_0916[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 69] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-69 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { us35_sm754_0916[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for us35_sm754_0916(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-77 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-80 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 69] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 80] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 77] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in0_3_buf24_FIFO_buf517520_sm726_01234(gp_in0_3_buf24_to_gp_24349 /* buf name */, gp_in0_3_buf24_FIFO_buf517, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us35_sm754_0916(gp_in0_3_buf24_FIFO_buf517 /* buf name */, gp_in0_3_buf24_us32, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm677_0856(gp_in0_3_buf24_us32 /* buf name */, gp_in0_3_buf24_us32_to_gp_8353, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_to_gp_25361_ld530_merged1358(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_25361
	auto gp_in1_1_buf56_to_gp_25361__lp__lp_2_m_gp_in1_1_buf56_to_gp_25361_ld530__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value = gp_in1_1_buf56_to_gp_25361.read();
	auto compute_result = gp_in1_1_buf56_to_gp_25361_ld530_cu1357(gp_in1_1_buf56_to_gp_25361__lp__lp_2_m_gp_in1_1_buf56_to_gp_25361_ld530__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value);
	// Produce: gp_in1_1_buf56_FIFO_buf529
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1358_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf529, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_1_buf5698_merged1268(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf529
	auto gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_4_m_us_gp_in1_1_buf5698__p__3_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1268_read_bundle_read(gp_in1_1_buf56_FIFO_buf529/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_1_buf5698_cu1267(gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_4_m_us_gp_in1_1_buf5698__p__3_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value);
	// Produce: gp_in1_1_buf56_us96
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1268_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_us96_ld370_merged1320(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_us96_to_gp_9369, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96
	auto gp_in1_1_buf56_us96__lp_4_m_gp_in1_1_buf56_us96_ld370__p__3_rp__c____gp_in1_1_buf56_us96_ld371_value = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1320_read_bundle_read(gp_in1_1_buf56_us96/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_us96_ld370_cu1319(gp_in1_1_buf56_us96__lp_4_m_gp_in1_1_buf56_us96_ld370__p__3_rp__c____gp_in1_1_buf56_us96_ld371_value);
	// Produce: gp_in1_1_buf56_us96_to_gp_9369
	gp_in1_1_buf56_us96_to_gp_9369.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_us96_to_gp_9369) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf529_cache gp_in1_1_buf56_FIFO_buf529;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_cache gp_in1_1_buf56_us96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_us96_ld370_merged1320[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; gp_in1_1_buf56_to_gp_25361_ld530_merged1358[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { gp_in1_1_buf56_us96_ld370_merged1320[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for gp_in1_1_buf56_us96_ld370_merged1320(((((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { us_gp_in1_1_buf5698_merged1268[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for us_gp_in1_1_buf5698_merged1268(((((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_25361_ld530_merged1358[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in1_1_buf56_to_gp_25361_ld530_merged1358(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 2055 and 3 <= i2 <= 514 and i3 <= 17 and floor((i1)/2) >= 4 and 2*floor((i1)/2) >= 16 + i1 - i3; [0, i1, i2, 20] : 8 <= i1 <= 2055 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_25361_ld530_merged1358(gp_in1_1_buf56_to_gp_25361 /* buf name */, gp_in1_1_buf56_FIFO_buf529, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in1_1_buf5698_merged1268(gp_in1_1_buf56_FIFO_buf529 /* buf name */, gp_in1_1_buf56_us96, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in1_1_buf56_us96_ld370_merged1320(gp_in1_1_buf56_us96 /* buf name */, gp_in1_1_buf56_us96_to_gp_9369, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_2_buf64_us88_ld386_merged1322(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_us88_to_gp_10385, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88
	auto gp_in1_2_buf64_us88__lp_2_m_gp_in1_2_buf64_us88_ld386__p__1_rp__c____gp_in1_2_buf64_us88_ld387_value = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1322_read_bundle_read(gp_in1_2_buf64_us88/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_us88_ld386_cu1321(gp_in1_2_buf64_us88__lp_2_m_gp_in1_2_buf64_us88_ld386__p__1_rp__c____gp_in1_2_buf64_us88_ld387_value);
	// Produce: gp_in1_2_buf64_us88_to_gp_10385
	gp_in1_2_buf64_us88_to_gp_10385.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_26377
	auto gp_in1_2_buf64_to_gp_26377__lp__lp_1_m_gp_in1_2_buf64_to_gp_26377_ld546__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value = gp_in1_2_buf64_to_gp_26377.read();
	// Produce: gp_in1_2_buf64_FIFO_buf545
	gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252_write_bundle_write(/* arg names */gp_in1_2_buf64_to_gp_26377__lp__lp_1_m_gp_in1_2_buf64_to_gp_26377_ld546__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value, gp_in1_2_buf64_FIFO_buf545, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_2_buf6490_merged1263(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf545
	auto gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_2_m_us_gp_in1_2_buf6490__p__1_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1263_read_bundle_read(gp_in1_2_buf64_FIFO_buf545/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_2_buf6490_cu1262(gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_2_m_us_gp_in1_2_buf6490__p__1_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value);
	// Produce: gp_in1_2_buf64_us88
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1263_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_us88_to_gp_10385) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf545_cache gp_in1_2_buf64_FIFO_buf545;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_cache gp_in1_2_buf64_us88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_gp_in1_2_buf6490_merged1263[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 27] : 0 <= d1 <= 511 and 0 <= d2 <= 511; gp_in1_2_buf64_us88_ld386_merged1322[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 35] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { us_gp_in1_2_buf6490_merged1263[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for us_gp_in1_2_buf6490_merged1263(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-31 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 27] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_us88_ld386_merged1322[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 35] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in1_2_buf64_us88_ld386_merged1322(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-35 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 35] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 31] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 27] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in1_2_buf64_FIFO_buf545548_sm730_01252(gp_in1_2_buf64_to_gp_26377 /* buf name */, gp_in1_2_buf64_FIFO_buf545, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_gp_in1_2_buf6490_merged1263(gp_in1_2_buf64_FIFO_buf545 /* buf name */, gp_in1_2_buf64_us88, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_2_buf64_us88_ld386_merged1322(gp_in1_2_buf64_us88 /* buf name */, gp_in1_2_buf64_us88_to_gp_10385, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us83_sm653_0870(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_FIFO_buf561
	auto gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_1_m_us_gp_in1_3_buf7282__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value = gp_in1_3_buf72_FIFO_buf561_us83_sm653_0870_read_bundle_read(gp_in1_3_buf72_FIFO_buf561/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_us80
	gp_in1_3_buf72_us80_us83_sm653_0870_write_bundle_write(/* arg names */gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_1_m_us_gp_in1_3_buf7282__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value, gp_in1_3_buf72_us80, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_27393
	auto gp_in1_3_buf72_to_gp_27393__lp_1_m_gp_in1_3_buf72_to_gp_27393_ld562__p__0_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value = gp_in1_3_buf72_to_gp_27393.read();
	// Produce: gp_in1_3_buf72_FIFO_buf561
	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844_write_bundle_write(/* arg names */gp_in1_3_buf72_to_gp_27393__lp_1_m_gp_in1_3_buf72_to_gp_27393_ld562__p__0_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value, gp_in1_3_buf72_FIFO_buf561, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80
	auto gp_in1_3_buf72_us80__lp_1_m_gp_in1_3_buf72_us80_ld398__p__0_rp__c____gp_in1_3_buf72_us80_ld399_value = gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054_read_bundle_read(gp_in1_3_buf72_us80/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_us80_to_gp_11397
	gp_in1_3_buf72_us80_to_gp_11397.write(gp_in1_3_buf72_us80__lp_1_m_gp_in1_3_buf72_us80_ld398__p__0_rp__c____gp_in1_3_buf72_us80_ld399_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf561_cache gp_in1_3_buf72_FIFO_buf561;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_cache gp_in1_3_buf72_us80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us83_sm653_0870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 64] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 53] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { us83_sm653_0870[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for us83_sm653_0870(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-54 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 64] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-64 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 53] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-53 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 53] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 64] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 54] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in1_3_buf72_FIFO_buf561564_sm673_0844(gp_in1_3_buf72_to_gp_27393 /* buf name */, gp_in1_3_buf72_FIFO_buf561, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us83_sm653_0870(gp_in1_3_buf72_FIFO_buf561 /* buf name */, gp_in1_3_buf72_us80, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm702_01054(gp_in1_3_buf72_us80 /* buf name */, gp_in1_3_buf72_us80_to_gp_11397, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us_merged_1_reconstruct_lp129_buf132144_merged1284(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	auto merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_4_m_us_merged_1_reconstruct_lp129_buf132144__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1284_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_1_reconstruct_lp129_buf132144_cu1283(merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_4_m_us_merged_1_reconstruct_lp129_buf132144__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1284_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142
	auto merged_1_reconstruct_lp129_buf132_us142__lp_4_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__3_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_ld458_cu1347(merged_1_reconstruct_lp129_buf132_us142__lp_4_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__3_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_to_gp_28453
	auto merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_2_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__1_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value = merged_1_reconstruct_lp129_buf132_to_gp_28453.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_cu1381(merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_2_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__1_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value);
	// Produce: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_FIFO_buf621, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_1_reconstruct_lp129_buf132_to_gp_28453, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_cache merged_1_reconstruct_lp129_buf132_us142;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { us_merged_1_reconstruct_lp129_buf132144_merged1284[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for us_merged_1_reconstruct_lp129_buf132144_merged1284(((((-108 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348[d0 = 0, d1, d2] -> [0, 14 + d1, 4 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348(((((-109 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-107 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 4 <= i2 <= 515 and i3 <= 109 and 2*floor((i1)/2) >= 107 + i1 - i3 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1382(merged_1_reconstruct_lp129_buf132_to_gp_28453 /* buf name */, merged_1_reconstruct_lp129_buf132_FIFO_buf621, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_merged_1_reconstruct_lp129_buf132144_merged1284(merged_1_reconstruct_lp129_buf132_FIFO_buf621 /* buf name */, merged_1_reconstruct_lp129_buf132_us142, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_1_reconstruct_lp129_buf132_us142_ld458_merged1348(merged_1_reconstruct_lp129_buf132_us142 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, 0, ((-14 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us_merged_2_reconstruct_lp120_buf123135_merged1279(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	auto merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_2_m_us_merged_2_reconstruct_lp120_buf123135__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1279_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_2_reconstruct_lp120_buf123135_cu1278(merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_2_m_us_merged_2_reconstruct_lp120_buf123135__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1279_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_to_gp_29465
	auto merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_1_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__0_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value = merged_2_reconstruct_lp120_buf123_to_gp_29465.read();
	// Produce: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786_write_bundle_write(/* arg names */merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_1_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__0_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value, merged_2_reconstruct_lp120_buf123_FIFO_buf633, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133
	auto merged_2_reconstruct_lp120_buf123_us133__lp_2_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__1_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120_buf123_us133_ld470_cu1307(merged_2_reconstruct_lp120_buf123_us133__lp_2_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__1_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_cache merged_2_reconstruct_lp120_buf123_us133;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511; merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; us_merged_2_reconstruct_lp120_buf123135_merged1279[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-101 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-103 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { us_merged_2_reconstruct_lp120_buf123135_merged1279[d0 = 0, d1, d2] -> [0, 14 + 2d1, 4 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for us_merged_2_reconstruct_lp120_buf123135_merged1279(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-102 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 4 <= i2 <= 515 and 102 <= i3 <= 103; [0, i1, i2, 101] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm749_0786(merged_2_reconstruct_lp120_buf123_to_gp_29465 /* buf name */, merged_2_reconstruct_lp120_buf123_FIFO_buf633, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_merged_2_reconstruct_lp120_buf123135_merged1279(merged_2_reconstruct_lp120_buf123_FIFO_buf633 /* buf name */, merged_2_reconstruct_lp120_buf123_us133, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_us133_ld470_merged1308(merged_2_reconstruct_lp120_buf123_us133 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_ld366_merged1318(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_to_gp_4365, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp_2_m_gp_in1_1_buf56_ld366__p__1_rp__c____gp_in1_1_buf56_ld367_value = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1318_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld366_cu1317(gp_in1_1_buf56__lp_2_m_gp_in1_1_buf56_ld366__p__1_rp__c____gp_in1_1_buf56_ld367_value);
	// Produce: gp_in1_1_buf56_to_gp_4365
	gp_in1_1_buf56_to_gp_4365.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld362_merged1294(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_to_gp_25361, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_2_m_gp_in1_1_buf56_ld362__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1294_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld362_cu1293(gp_in1_1_buf56__lp__lp_2_m_gp_in1_1_buf56_ld362__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value);
	// Produce: gp_in1_1_buf56_to_gp_25361
	gp_in1_1_buf56_to_gp_25361.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld358_merged1292(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_to_gp_10357, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_2_m_gp_in1_1_buf56_ld358__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1292_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld358_cu1291(gp_in1_1_buf56__lp__lp_2_m_gp_in1_1_buf56_ld358__p__1_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value);
	// Produce: gp_in1_1_buf56_to_gp_10357
	gp_in1_1_buf56_to_gp_10357.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_158_merged1389(in1_FIFO_buf577_cache& in1_FIFO_buf577, gp_in1_1_buf56_cache& gp_in1_1_buf56, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_FIFO_buf577
	auto in1_FIFO_buf577_2_m__lp__lp_2_m_gp_in1_158__p__1_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value = in1_FIFO_buf577_gp_in1_158_merged1389_read_bundle_read(in1_FIFO_buf577/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_158_cu1387(in1_FIFO_buf577_2_m__lp__lp_2_m_gp_in1_158__p__1_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in1_1_buf56
	gp_in1_1_buf56_gp_in1_158_merged1389_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_to_gp_3409_ld578_merged1370(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in1_to_gp_3409, in1_FIFO_buf577_cache& in1_FIFO_buf577, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_3409
	auto in1_to_gp_3409__lp_4_m_in1_to_gp_3409_ld578__p__3_rp__c____in1_to_gp_3409_ld579_value = in1_to_gp_3409.read();
	auto compute_result = in1_to_gp_3409_ld578_cu1369(in1_to_gp_3409__lp_4_m_in1_to_gp_3409_ld578__p__3_rp__c____in1_to_gp_3409_ld579_value);
	// Produce: in1_FIFO_buf577
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1370_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf577, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */in1_to_gp_3409, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_to_gp_4365) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_cache gp_in1_1_buf56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf577_cache in1_FIFO_buf577;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_ld358_merged1292[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 5] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517; gp_in1_1_buf56_ld366_merged1318[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 9] : 0 <= d1 <= 1026 and 0 <= d2 <= 517; in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518; gp_in1_1_buf56_ld362_merged1294[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { gp_in1_1_buf56_ld358_merged1292[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 5] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in1_1_buf56_ld358_merged1292(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in1_158_merged1389[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 4] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
// Condition for gp_in1_158_merged1389(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_ld366_merged1318[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 9] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
// Condition for gp_in1_1_buf56_ld366_merged1318(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { in1_to_gp_3409_ld578_merged1370[d0 = 0, d1, d2] -> [0, d1, d2, 3] : 0 <= d1 <= 2054 and 0 <= d2 <= 518 }
// Condition for in1_to_gp_3409_ld578_merged1370(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_ld362_merged1294[d0 = 0, d1, d2] -> [0, 8 + 2d1, 3 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in1_1_buf56_ld362_merged1294(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 3] : 0 <= i1 <= 2054 and 0 <= i2 <= 518; [0, i1, i2, 13] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 3 <= i2 <= 514; [0, i1, i2, 9] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 518; [0, i1, i2, 5] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 3 <= i2 <= 514; [0, i1, i2, 4] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 518 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 518; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_to_gp_3409_ld578_merged1370(in1_to_gp_3409 /* buf name */, in1_FIFO_buf577, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_158_merged1389(in1_FIFO_buf577 /* buf name */, gp_in1_1_buf56, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld358_merged1292(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_10357, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld366_merged1318(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_4365, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld362_merged1294(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_25361, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_3_FIFO_buf641644_sm747_01014(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_to_gp_30473, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_to_gp_30473
	auto merged_3_to_gp_30473__lp_1_m_merged_3_to_gp_30473_ld642__p__0_rp__c____merged_3_to_gp_30473_ld643_value = merged_3_to_gp_30473.read();
	// Produce: merged_3_FIFO_buf641
	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm747_01014_write_bundle_write(/* arg names */merged_3_to_gp_30473__lp_1_m_merged_3_to_gp_30473_ld642__p__0_rp__c____merged_3_to_gp_30473_ld643_value, merged_3_FIFO_buf641, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us127_sm663_0798(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, merged_3_us124_cache& merged_3_us124, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_FIFO_buf641
	auto merged_3_FIFO_buf641_floor_lp__lp_1_m_us_merged_3126__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value = merged_3_FIFO_buf641_us127_sm663_0798_read_bundle_read(merged_3_FIFO_buf641/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_us124
	merged_3_us124_us127_sm663_0798_write_bundle_write(/* arg names */merged_3_FIFO_buf641_floor_lp__lp_1_m_us_merged_3126__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value, merged_3_us124, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_3_us124_to_gp_14477480_sm751_01016(merged_3_us124_cache& merged_3_us124, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_us124_to_gp_14477, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124
	auto merged_3_us124__lp_1_m_merged_3_us124_ld478__p__0_rp__c____merged_3_us124_ld479_value = merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm751_01016_read_bundle_read(merged_3_us124/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_us124_to_gp_14477
	merged_3_us124_to_gp_14477.write(merged_3_us124__lp_1_m_merged_3_us124_ld478__p__0_rp__c____merged_3_us124_ld479_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_to_gp_30473, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_us124_to_gp_14477) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_3_FIFO_buf641_cache merged_3_FIFO_buf641;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_cache merged_3_us124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us127_sm663_0798[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_3_FIFO_buf641644_sm747_01014[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 79] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_merged_3_us124_to_gp_14477480_sm751_01016[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { us127_sm663_0798[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for us127_sm663_0798(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-81 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_merged_3_FIFO_buf641644_sm747_01014[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 79] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_merged_3_FIFO_buf641644_sm747_01014(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-79 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_merged_3_us124_to_gp_14477480_sm751_01016[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_3_us124_to_gp_14477480_sm751_01016(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-84 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 79] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 84] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 81] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_merged_3_FIFO_buf641644_sm747_01014(merged_3_to_gp_30473 /* buf name */, merged_3_FIFO_buf641, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us127_sm663_0798(merged_3_FIFO_buf641 /* buf name */, merged_3_us124, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_3_us124_to_gp_14477480_sm751_01016(merged_3_us124 /* buf name */, merged_3_us124_to_gp_14477, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_to_gp_4365_ld534_merged1360(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_to_gp_4365, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_4365
	auto gp_in1_1_buf56_to_gp_4365__lp_2_m_gp_in1_1_buf56_to_gp_4365_ld534__p__1_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value = gp_in1_1_buf56_to_gp_4365.read();
	auto compute_result = gp_in1_1_buf56_to_gp_4365_ld534_cu1359(gp_in1_1_buf56_to_gp_4365__lp_2_m_gp_in1_1_buf56_to_gp_4365_ld534__p__1_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value);
	// Produce: gp_in1_1_buf56_FIFO_buf533
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1360_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf533, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_266_merged312_sm762_01030(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, gp_in1_2_buf64_cache& gp_in1_2_buf64, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf533
	auto gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_1_m_gp_in1_266__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged312_sm762_01030_read_bundle_read(gp_in1_1_buf56_FIFO_buf533/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_266_cu310(gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_1_m_gp_in1_266__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in1_2_buf64
	gp_in1_2_buf64_gp_in1_266_merged312_sm762_01030_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_5381, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp_1_m_gp_in1_2_buf64_ld382__p__0_rp__c____gp_in1_2_buf64_ld383_value = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_to_gp_5381
	gp_in1_2_buf64_to_gp_5381.write(gp_in1_2_buf64__lp_1_m_gp_in1_2_buf64_ld382__p__0_rp__c____gp_in1_2_buf64_ld383_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld378__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_to_gp_26377
	gp_in1_2_buf64_to_gp_26377.write(gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld378__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld374__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_to_gp_11373
	gp_in1_2_buf64_to_gp_11373.write(gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld374__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_to_gp_4365, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_5381) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf533_cache gp_in1_1_buf56_FIFO_buf533;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_cache gp_in1_2_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515; load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 515; load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146[d0 = 0, d1, d2] -> [0, 10 + 4d1, 4 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 511; gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517; load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { gp_in1_266_merged312_sm762_01030[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
// Condition for gp_in1_266_merged312_sm762_01030(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
// Condition for load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146[d0 = 0, d1, d2] -> [0, 10 + 4d1, 4 + d2, 23] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_4365_ld534_merged1360[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 517 }
// Condition for gp_in1_1_buf56_to_gp_4365_ld534_merged1360(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((518 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 26] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 517; [0, i1, i2, 25] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 514; [0, i1, i2, 23] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 4 <= i2 <= 515; [0, i1, i2, 19] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 517; [0, i1, i2, 15] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 518 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 518; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_4365_ld534_merged1360(gp_in1_1_buf56_to_gp_4365 /* buf name */, gp_in1_1_buf56_FIFO_buf533, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 517 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))) {
	          gp_in1_266_merged312_sm762_01030(gp_in1_1_buf56_FIFO_buf533 /* buf name */, gp_in1_2_buf64, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 4 <= i2 <= 515 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 4 <= i2 <= 515 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 515 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_to_gp_11373376_sm710_01146(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_11373, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 514 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_to_gp_26377380_sm680_01128(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_26377, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 517 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 517 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_to_gp_5381384_sm679_01126(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_5381, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld394__p__0_rp__c____gp_in1_3_buf72_ld395_value = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_to_gp_27393
	gp_in1_3_buf72_to_gp_27393.write(gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld394__p__0_rp__c____gp_in1_3_buf72_ld395_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld390__p__0_rp__c____gp_in1_3_buf72_ld391_value = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_to_gp_15389
	gp_in1_3_buf72_to_gp_15389.write(gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld390__p__0_rp__c____gp_in1_3_buf72_ld391_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_5381, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_5381
	auto gp_in1_2_buf64_to_gp_5381__lp_1_m_gp_in1_2_buf64_to_gp_5381_ld550__p__0_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value = gp_in1_2_buf64_to_gp_5381.read();
	// Produce: gp_in1_2_buf64_FIFO_buf549
	gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254_write_bundle_write(/* arg names */gp_in1_2_buf64_to_gp_5381__lp_1_m_gp_in1_2_buf64_to_gp_5381_ld550__p__0_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value, gp_in1_2_buf64_FIFO_buf549, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_374_merged300_sm652_0782(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, gp_in1_3_buf72_cache& gp_in1_3_buf72, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf549
	auto gp_in1_2_buf64_FIFO_buf549_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm652_0782_read_bundle_read(gp_in1_2_buf64_FIFO_buf549/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_374_cu298(gp_in1_2_buf64_FIFO_buf549_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value);
	// Produce: gp_in1_3_buf72
	gp_in1_3_buf72_gp_in1_374_merged300_sm652_0782_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_5381, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_27393) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf549_cache gp_in1_2_buf64_FIFO_buf549;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_cache gp_in1_3_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515; gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-50 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-48 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 515 }
// Condition for load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-38 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((517 + -1*i2)) >= 0)))
//   { gp_in1_374_merged300_sm652_0782[d0 = 0, d1, d2] -> [0, 14 + 8d1, 4 + 2d2, 41] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in1_374_merged300_sm652_0782(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-41 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 50] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 48] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 41] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and 14 <= i1 <= 2054 and 4 <= i2 <= 514; [0, i1, i2, 38] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 517 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 2; i2 <= 517; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in1_2_buf64_FIFO_buf549552_sm731_01254(gp_in1_2_buf64_to_gp_5381 /* buf name */, gp_in1_2_buf64_FIFO_buf549, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          gp_in1_374_merged300_sm652_0782(gp_in1_2_buf64_FIFO_buf549 /* buf name */, gp_in1_3_buf72, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_to_gp_15389392_sm711_01148(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_15389, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (i2) mod 2 = 0 and i1 >= 14 and 4 <= i2 <= 514 }
	          // { [i0, i1, i2] : -i2 + 2*floor((i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 514 - i2 >= 0 }
	        if ((((((-1*i2 + (2*(((1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_to_gp_27393396_sm681_01130(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_27393, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_054_merged1397(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, in0_FIFO_buf573_cache& in0_FIFO_buf573, lp_in0_0_buf52_cache& lp_in0_0_buf52, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_FIFO_buf493
	auto gp_in0_1_buf8_us48_FIFO_buf493__lp_4_m_lp_in0_054__p__3_rp__p_0_c_____lp_in0_053_p_0_value = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1397_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in0_FIFO_buf573
	auto in0_FIFO_buf573__lp_4_m_lp_in0_054__p__3_rp__p_7_c_____lp_in0_053_p_7_value = in0_FIFO_buf573_lp_in0_054_merged1397_read_bundle_read(in0_FIFO_buf573/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_054_cu1395(gp_in0_1_buf8_us48_FIFO_buf493__lp_4_m_lp_in0_054__p__3_rp__p_0_c_____lp_in0_053_p_0_value, in0_FIFO_buf573__lp_4_m_lp_in0_054__p__3_rp__p_7_c_____lp_in0_053_p_7_value);
	// Produce: lp_in0_0_buf52
	lp_in0_0_buf52_lp_in0_054_merged1397_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_to_gp_6405_ld574_merged1366(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in0_to_gp_6405, in0_FIFO_buf573_cache& in0_FIFO_buf573, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_6405
	auto in0_to_gp_6405__lp__lp_4_m_in0_to_gp_6405_ld574__p__3_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value = in0_to_gp_6405.read();
	auto compute_result = in0_to_gp_6405_ld574_cu1365(in0_to_gp_6405__lp__lp_4_m_in0_to_gp_6405_ld574__p__3_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value);
	// Produce: in0_FIFO_buf573
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1366_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf573, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_0_buf52_ld418_merged1302(lp_in0_0_buf52_cache& lp_in0_0_buf52, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in0_0_buf52_to_gp_18417, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52
	auto lp_in0_0_buf52__lp_4_m_lp_in0_0_buf52_ld418__p__3_rp__c____lp_in0_0_buf52_ld419_value = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1302_read_bundle_read(lp_in0_0_buf52/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_0_buf52_ld418_cu1301(lp_in0_0_buf52__lp_4_m_lp_in0_0_buf52_ld418__p__3_rp__c____lp_in0_0_buf52_ld419_value);
	// Produce: lp_in0_0_buf52_to_gp_18417
	lp_in0_0_buf52_to_gp_18417.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_us48_to_gp_6325, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_to_gp_6325
	auto gp_in0_1_buf8_us48_to_gp_6325__lp_4_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__3_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value = gp_in0_1_buf8_us48_to_gp_6325.read();
	auto compute_result = gp_in0_1_buf8_us48_to_gp_6325_ld494_cu1331(gp_in0_1_buf8_us48_to_gp_6325__lp_4_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__3_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value);
	// Produce: gp_in0_1_buf8_us48_FIFO_buf493
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48_FIFO_buf493, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_us48_to_gp_6325, HWStream<hw_uint<128> >& /* get_args num ports = 4 */in0_to_gp_6405, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in0_0_buf52_to_gp_18417) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_FIFO_buf493_cache gp_in0_1_buf8_us48_FIFO_buf493;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf573_cache in0_FIFO_buf573;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_cache lp_in0_0_buf52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_0_buf52_ld418_merged1302[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 63] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; in0_to_gp_6405_ld574_merged1366[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 11] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 57] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
//   { lp_in0_0_buf52_ld418_merged1302[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 63] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for lp_in0_0_buf52_ld418_merged1302(((((-63 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { lp_in0_054_merged1397[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for lp_in0_054_merged1397(((((-59 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { in0_to_gp_6405_ld574_merged1366[d0 = 0, d1, d2] -> [0, 7 + d1, 2 + d2, 11] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for in0_to_gp_6405_ld574_merged1366(((((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((513 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 57] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332(((((-57 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 63] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 59] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 57] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 11] : 7 <= i1 <= 2054 and 2 <= i2 <= 513 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 7; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 and i2 <= 513 }
	        // { [i0, i1, i2] : i1 <= 2054 and i2 <= 513 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : 513 - i2 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0) && (((513 + -1*i2)) >= 0)))) {
	          in0_to_gp_6405_ld574_merged1366(in0_to_gp_6405 /* buf name */, in0_FIFO_buf573, 0, ((-7 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 3 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1332(gp_in0_1_buf8_us48_to_gp_6325 /* buf name */, gp_in0_1_buf8_us48_FIFO_buf493, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 3 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          lp_in0_054_merged1397(gp_in0_1_buf8_us48_FIFO_buf493 /* buf name */, in0_FIFO_buf573 /* buf name */, lp_in0_0_buf52, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 3 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          lp_in0_0_buf52_ld418_merged1302(lp_in0_0_buf52 /* buf name */, lp_in0_0_buf52_to_gp_18417, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_to_gp_7321_ld490_merged1328(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_to_gp_7321, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_7321
	auto gp_in0_1_buf8_to_gp_7321__lp__lp_2_m_gp_in0_1_buf8_to_gp_7321_ld490__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value = gp_in0_1_buf8_to_gp_7321.read();
	auto compute_result = gp_in0_1_buf8_to_gp_7321_ld490_cu1327(gp_in0_1_buf8_to_gp_7321__lp__lp_2_m_gp_in0_1_buf8_to_gp_7321_ld490__p__1_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value);
	// Produce: gp_in0_1_buf8_FIFO_buf489
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1328_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf489, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_1_buf44_ld422_merged1312(lp_in0_1_buf44_cache& lp_in0_1_buf44, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in0_1_buf44_to_gp_19421, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44
	auto lp_in0_1_buf44__lp_2_m_lp_in0_1_buf44_ld422__p__1_rp__c____lp_in0_1_buf44_ld423_value = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1312_read_bundle_read(lp_in0_1_buf44/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_1_buf44_ld422_cu1311(lp_in0_1_buf44__lp_2_m_lp_in0_1_buf44_ld422__p__1_rp__c____lp_in0_1_buf44_ld423_value);
	// Produce: lp_in0_1_buf44_to_gp_19421
	lp_in0_1_buf44_to_gp_19421.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_146_merged1402(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, lp_in0_1_buf44_cache& lp_in0_1_buf44, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf489
	auto gp_in0_1_buf8_FIFO_buf489__lp_2_m_lp_in0_146__p__1_rp__p_3_c_____lp_in0_145_p_3_value = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1402_read_bundle_read(gp_in0_1_buf8_FIFO_buf489/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_2_buf16_us40_FIFO_buf509
	auto gp_in0_2_buf16_us40_FIFO_buf509__lp_2_m_lp_in0_146__p__1_rp__p_0_c_____lp_in0_145_p_0_value = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1402_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_146_cu1400(gp_in0_1_buf8_FIFO_buf489__lp_2_m_lp_in0_146__p__1_rp__p_3_c_____lp_in0_145_p_3_value, gp_in0_2_buf16_us40_FIFO_buf509__lp_2_m_lp_in0_146__p__1_rp__p_0_c_____lp_in0_145_p_0_value);
	// Produce: lp_in0_1_buf44
	lp_in0_1_buf44_lp_in0_146_merged1402_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_us40_to_gp_7341, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40_to_gp_7341
	auto gp_in0_2_buf16_us40_to_gp_7341__lp_2_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__1_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value = gp_in0_2_buf16_us40_to_gp_7341.read();
	auto compute_result = gp_in0_2_buf16_us40_to_gp_7341_ld510_cu1309(gp_in0_2_buf16_us40_to_gp_7341__lp_2_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__1_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value);
	// Produce: gp_in0_2_buf16_us40_FIFO_buf509
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40_FIFO_buf509, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_to_gp_7321, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_us40_to_gp_7341, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in0_1_buf44_to_gp_19421) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf489_cache gp_in0_1_buf8_FIFO_buf489;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_FIFO_buf509_cache gp_in0_2_buf16_us40_FIFO_buf509;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_cache lp_in0_1_buf44;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; gp_in0_1_buf8_to_gp_7321_ld490_merged1328[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 511; lp_in0_1_buf44_ld422_merged1312[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
//   { lp_in0_146_merged1402[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 85] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for lp_in0_146_merged1402(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-85 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_7321_ld490_merged1328[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in0_1_buf8_to_gp_7321_ld490_merged1328(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-32 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-78 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { lp_in0_1_buf44_ld422_merged1312[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 511 }
// Condition for lp_in0_1_buf44_ld422_merged1312(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-90 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 90] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 85] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 78] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514; [0, i1, i2, 32] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_7321_ld490_merged1328(gp_in0_1_buf8_to_gp_7321 /* buf name */, gp_in0_1_buf8_FIFO_buf489, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1310(gp_in0_2_buf16_us40_to_gp_7341 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in0_146_merged1402(gp_in0_1_buf8_FIFO_buf489 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509 /* buf name */, lp_in0_1_buf44, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in0_1_buf44_ld422_merged1312(lp_in0_1_buf44 /* buf name */, lp_in0_1_buf44_to_gp_19421, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_8337, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_8337
	auto gp_in0_2_buf16_to_gp_8337__lp__lp_1_m_gp_in0_2_buf16_to_gp_8337_ld506__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value = gp_in0_2_buf16_to_gp_8337.read();
	// Produce: gp_in0_2_buf16_FIFO_buf505
	gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842_write_bundle_write(/* arg names */gp_in0_2_buf16_to_gp_8337__lp__lp_1_m_gp_in0_2_buf16_to_gp_8337_ld506__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value, gp_in0_2_buf16_FIFO_buf505, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140(lp_in0_2_buf36_cache& lp_in0_2_buf36, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in0_2_buf36_to_gp_20425, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36
	auto lp_in0_2_buf36__lp_1_m_lp_in0_2_buf36_ld426__p__0_rp__c____lp_in0_2_buf36_ld427_value = lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140_read_bundle_read(lp_in0_2_buf36/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: lp_in0_2_buf36_to_gp_20425
	lp_in0_2_buf36_to_gp_20425.write(lp_in0_2_buf36__lp_1_m_lp_in0_2_buf36_ld426__p__0_rp__c____lp_in0_2_buf36_ld427_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32_to_gp_8353
	auto gp_in0_3_buf24_us32_to_gp_8353__lp_1_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__0_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value = gp_in0_3_buf24_us32_to_gp_8353.read();
	// Produce: gp_in0_3_buf24_us32_FIFO_buf521
	gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144_write_bundle_write(/* arg names */gp_in0_3_buf24_us32_to_gp_8353__lp_1_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__0_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value, gp_in0_3_buf24_us32_FIFO_buf521, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void diff39_sm761_01028(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, lp_in0_2_buf36_cache& lp_in0_2_buf36, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf505
	auto gp_in0_2_buf16_FIFO_buf505__lp_1_m_lp_in0_238__p__0_rp__p_1_c_____lp_in0_237_p_1_value = gp_in0_2_buf16_FIFO_buf505_diff39_sm761_01028_read_bundle_read(gp_in0_2_buf16_FIFO_buf505/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_3_buf24_us32_FIFO_buf521
	auto gp_in0_3_buf24_us32_FIFO_buf521__lp_1_m_lp_in0_238__p__0_rp__p_0_c_____lp_in0_237_p_0_value = gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm761_01028_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_diff_float_32(gp_in0_2_buf16_FIFO_buf505__lp_1_m_lp_in0_238__p__0_rp__p_1_c_____lp_in0_237_p_1_value, gp_in0_3_buf24_us32_FIFO_buf521__lp_1_m_lp_in0_238__p__0_rp__p_0_c_____lp_in0_237_p_0_value);
	// Produce: lp_in0_2_buf36
	lp_in0_2_buf36_diff39_sm761_01028_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_8337, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in0_2_buf36_to_gp_20425) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf505_cache gp_in0_2_buf16_FIFO_buf505;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_FIFO_buf521_cache gp_in0_3_buf24_us32_FIFO_buf521;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_cache lp_in0_2_buf36;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { diff39_sm761_01028[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 83] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 47] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { diff39_sm761_01028[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for diff39_sm761_01028(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-87 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 83] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-83 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 47] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-47 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))
//   { load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140[d0 = 0, d1, d2] -> [0, 14 + 4d1, 4 + d2, 88] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-88 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((515 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 and 87 <= i3 <= 88; [0, i1, i2, 83] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515; [0, i1, i2, 47] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 4 <= i2 <= 515 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 4; i2 <= 515; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_2_buf16_FIFO_buf505508_sm672_0842(gp_in0_2_buf16_to_gp_8337 /* buf name */, gp_in0_2_buf16_FIFO_buf505, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm693_01144(gp_in0_3_buf24_us32_to_gp_8353 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          diff39_sm761_01028(gp_in0_2_buf16_FIFO_buf505 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521 /* buf name */, lp_in0_2_buf36, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_lp_in0_2_buf36_to_gp_20425428_sm691_01140(lp_in0_2_buf36 /* buf name */, lp_in0_2_buf36_to_gp_20425, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in1_0_buf100_ld430_merged1340(lp_in1_0_buf100_cache& lp_in1_0_buf100, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in1_0_buf100_to_gp_18429, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100
	auto lp_in1_0_buf100__lp_4_m_lp_in1_0_buf100_ld430__p__3_rp__c____lp_in1_0_buf100_ld431_value = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1340_read_bundle_read(lp_in1_0_buf100/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0_buf100_ld430_cu1339(lp_in1_0_buf100__lp_4_m_lp_in1_0_buf100_ld430__p__3_rp__c____lp_in1_0_buf100_ld431_value);
	// Produce: lp_in1_0_buf100_to_gp_18429
	lp_in1_0_buf100_to_gp_18429.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_us96_to_gp_9369, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_to_gp_9369
	auto gp_in1_1_buf56_us96_to_gp_9369__lp_4_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__3_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value = gp_in1_1_buf56_us96_to_gp_9369.read();
	auto compute_result = gp_in1_1_buf56_us96_to_gp_9369_ld538_cu1361(gp_in1_1_buf56_us96_to_gp_9369__lp_4_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__3_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value);
	// Produce: gp_in1_1_buf56_us96_FIFO_buf537
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96_FIFO_buf537, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_to_gp_9413_ld582_merged1372(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */in1_to_gp_9413, in1_FIFO_buf581_cache& in1_FIFO_buf581, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_9413
	auto in1_to_gp_9413__lp__lp_4_m_in1_to_gp_9413_ld582__p__3_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value = in1_to_gp_9413.read();
	auto compute_result = in1_to_gp_9413_ld582_cu1371(in1_to_gp_9413__lp__lp_4_m_in1_to_gp_9413_ld582__p__3_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value);
	// Produce: in1_FIFO_buf581
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1372_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf581, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0102_merged1271(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, in1_FIFO_buf581_cache& in1_FIFO_buf581, lp_in1_0_buf100_cache& lp_in1_0_buf100, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_FIFO_buf537
	auto gp_in1_1_buf56_us96_FIFO_buf537__lp_4_m_lp_in1_0102__p__3_rp__p_0_c_____lp_in1_0101_p_0_value = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1271_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1_FIFO_buf581
	auto in1_FIFO_buf581__lp_4_m_lp_in1_0102__p__3_rp__p_7_c_____lp_in1_0101_p_7_value = in1_FIFO_buf581_lp_in1_0102_merged1271_read_bundle_read(in1_FIFO_buf581/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0102_cu1269(gp_in1_1_buf56_us96_FIFO_buf537__lp_4_m_lp_in1_0102__p__3_rp__p_0_c_____lp_in1_0101_p_0_value, in1_FIFO_buf581__lp_4_m_lp_in1_0102__p__3_rp__p_7_c_____lp_in1_0101_p_7_value);
	// Produce: lp_in1_0_buf100
	lp_in1_0_buf100_lp_in1_0102_merged1271_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_us96_to_gp_9369, HWStream<hw_uint<128> >& /* get_args num ports = 4 */in1_to_gp_9413, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in1_0_buf100_to_gp_18429) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_FIFO_buf537_cache gp_in1_1_buf56_us96_FIFO_buf537;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf581_cache in1_FIFO_buf581;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_cache lp_in1_0_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_0_buf100_ld430_merged1340[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; in1_to_gp_9413_ld582_merged1372[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511; gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
//   { lp_in1_0_buf100_ld430_merged1340[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 36] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for lp_in1_0_buf100_ld430_merged1340(((((-36 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { in1_to_gp_9413_ld582_merged1372[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for in1_to_gp_9413_ld582_merged1372(((((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { lp_in1_0102_merged1271[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 24] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for lp_in1_0102_merged1271(((((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 511 }
// Condition for gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362(((((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((514 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 36] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 24] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 21] : 8 <= i1 <= 2055 and 3 <= i2 <= 514; [0, i1, i2, 12] : 8 <= i1 <= 2055 and 3 <= i2 <= 514 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 3; i2 <= 514; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_to_gp_9413_ld582_merged1372(in1_to_gp_9413 /* buf name */, in1_FIFO_buf581, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1362(gp_in1_1_buf56_us96_to_gp_9369 /* buf name */, gp_in1_1_buf56_us96_FIFO_buf537, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          lp_in1_0102_merged1271(gp_in1_1_buf56_us96_FIFO_buf537 /* buf name */, in1_FIFO_buf581 /* buf name */, lp_in1_0_buf100, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          lp_in1_0_buf100_ld430_merged1340(lp_in1_0_buf100 /* buf name */, lp_in1_0_buf100_to_gp_18429, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void two_in_blnd_d_4(HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */in0_oc, HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */in1_oc, HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("two_in_blnd_d_4_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<128> > in0_to_gp_0401;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_0401.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_1_buf8_to_gp_1313;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_1313.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_1_buf8_to_gp_22317;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_22317.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_1_buf8_to_gp_7321;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_7321.values depth=1012
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_to_gp_2329;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_2329.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_to_gp_23333;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_23333.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_to_gp_8337;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_8337.values depth=1013
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_1_buf56_to_gp_10357;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_10357.values depth=1012
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_2_buf64_us88_to_gp_10385;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_us88_to_gp_10385.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > lp_in1_1_buf92_to_gp_19433;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_1_buf92_to_gp_19433.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_to_gp_11373;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_11373.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_us80_to_gp_11397;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_us80_to_gp_11397.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > lp_in1_2_buf84_to_gp_20437;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_2_buf84_to_gp_20437.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_0_to_gp_12441;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_to_gp_12441.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_1_reconstruct_lp129_buf132_us142_to_gp_12457;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_0_reconstruct_lp138_buf141_to_gp_21445;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_reconstruct_lp138_buf141_to_gp_21445.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_1_to_gp_13449;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_to_gp_13449.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_2_reconstruct_lp120_buf123_us133_to_gp_13469;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_1_reconstruct_lp129_buf132_to_gp_28453;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_to_gp_28453.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_2_to_gp_14461;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_to_gp_14461.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_3_us124_to_gp_14477;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_us124_to_gp_14477.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_2_reconstruct_lp120_buf123_to_gp_29465;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_to_gp_29465.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_to_gp_15345;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_15345.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_to_gp_15389;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_15389.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_3_to_gp_30473;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_to_gp_30473.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > in0_to_gp_6405;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_6405.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > in1_to_gp_3409;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_3409.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > in1_to_gp_9413;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_9413.values depth=1013
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > lp_in0_0_buf52_to_gp_18417;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_0_buf52_to_gp_18417.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > lp_in1_0_buf100_to_gp_18429;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_0_buf100_to_gp_18429.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > lp_in0_1_buf44_to_gp_19421;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_1_buf44_to_gp_19421.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_to_gp_24349;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_24349.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > lp_in0_2_buf36_to_gp_20425;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_2_buf36_to_gp_20425.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_1_buf8_us48_to_gp_6325;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_us48_to_gp_6325.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_2_buf16_us40_to_gp_7341;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_us40_to_gp_7341.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_us32_to_gp_8353;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_us32_to_gp_8353.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_1_buf56_to_gp_25361;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_25361.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_1_buf56_us96_to_gp_9369;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_us96_to_gp_9369.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_to_gp_26377;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_26377.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_to_gp_27393;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_27393.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_1_buf56_to_gp_4365;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_4365.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_to_gp_5381;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_5381.values depth=500
#endif //__VIVADO_SYNTH__


  Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(in0_oc, in0_to_gp_0401, in0_to_gp_6405);
  Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(in1_oc, in1_to_gp_3409, in1_to_gp_9413);
  Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(in1_to_gp_3409, gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_to_gp_4365);
  Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(gp_in1_1_buf56_to_gp_4365, gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_to_gp_5381);
  Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(gp_in1_2_buf64_to_gp_5381, gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_to_gp_27393);
  Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(in0_to_gp_0401, gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_to_gp_7321);
  Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(gp_in0_1_buf8_to_gp_1313, gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_to_gp_8337);
  Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(gp_in0_2_buf16_to_gp_2329, gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_to_gp_24349);
  Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_us48_to_gp_6325);
  Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_us40_to_gp_7341);
  Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_us32_to_gp_8353);
  Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_us96_to_gp_9369);
  Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_us88_to_gp_10385);
  Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_us80_to_gp_11397);
  Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(gp_in0_1_buf8_us48_to_gp_6325, in0_to_gp_6405, lp_in0_0_buf52_to_gp_18417);
  Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(gp_in0_1_buf8_to_gp_7321, gp_in0_2_buf16_us40_to_gp_7341, lp_in0_1_buf44_to_gp_19421);
  Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(gp_in0_2_buf16_to_gp_8337, gp_in0_3_buf24_us32_to_gp_8353, lp_in0_2_buf36_to_gp_20425);
  Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(gp_in1_1_buf56_us96_to_gp_9369, in1_to_gp_9413, lp_in1_0_buf100_to_gp_18429);
  Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(gp_in1_1_buf56_to_gp_10357, gp_in1_2_buf64_us88_to_gp_10385, lp_in1_1_buf92_to_gp_19433);
  Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(gp_in1_2_buf64_to_gp_11373, gp_in1_3_buf72_us80_to_gp_11397, lp_in1_2_buf84_to_gp_20437);
  Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(gp_in0_3_buf24_to_gp_15345, gp_in1_3_buf72_to_gp_15389, merged_3_to_gp_30473);
  Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(lp_in0_0_buf52_to_gp_18417, lp_in1_0_buf100_to_gp_18429, merged_0_to_gp_12441);
  Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(lp_in0_1_buf44_to_gp_19421, lp_in1_1_buf92_to_gp_19433, merged_1_to_gp_13449);
  Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(lp_in0_2_buf36_to_gp_20425, lp_in1_2_buf84_to_gp_20437, merged_2_to_gp_14461);
  Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(merged_3_to_gp_30473, merged_3_us124_to_gp_14477);
  Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(merged_2_to_gp_14461, merged_3_us124_to_gp_14477, merged_2_reconstruct_lp120_buf123_to_gp_29465);
  Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469);
  Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(merged_1_to_gp_13449, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_1_reconstruct_lp129_buf132_to_gp_28453);
  Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457);
  Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(merged_0_to_gp_12441, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_0_reconstruct_lp138_buf141_to_gp_21445);
  Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(merged_0_reconstruct_lp138_buf141_to_gp_21445, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void two_in_blnd_d_4_wrapper(HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */in0_oc, HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */in1_oc, HWStream<hw_uint<128> >& /* no bundle get_args num ports = 4 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    two_in_blnd_d_4(in0_oc, in1_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in0_oc02_merged1261[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[3 + 4pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 518; pw_math_in0_oc02_merged1261[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[2 + 4pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 518; pw_math_in0_oc02_merged1261[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[1 + 4pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 518; pw_math_in0_oc02_merged1261[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[4pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 518 }
const int pw_math_in0_oc02_merged1261_read_pipe0_num_transfers = 1066545;
  // { pw_math_in1_oc46_merged1258[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[3 + 4pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 518; pw_math_in1_oc46_merged1258[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[2 + 4pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 518; pw_math_in1_oc46_merged1258[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[1 + 4pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 518; pw_math_in1_oc46_merged1258[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[4pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 518 }
const int pw_math_in1_oc46_merged1258_read_pipe0_num_transfers = 1066545;
  // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[3 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[2 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[1 + 4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[4pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 511 }
const int pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0_num_transfers = 1048576;


extern "C" {

void two_in_blnd_d_4_accel(hw_uint<128>* pw_math_in0_oc02_merged1261_read_pipe0, hw_uint<128>* pw_math_in1_oc46_merged1258_read_pipe0, hw_uint<128>* pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in0_oc02_merged1261_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_in1_oc46_merged1258_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0 offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = pw_math_in0_oc02_merged1261_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_in1_oc46_merged1258_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<128> > pw_math_in0_oc02_merged1261_read_pipe0_channel;
  static HWStream<hw_uint<128> > pw_math_in1_oc46_merged1258_read_pipe0_channel;
  static HWStream<hw_uint<128> > pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0_channel;

  burst_read<128>(pw_math_in0_oc02_merged1261_read_pipe0, pw_math_in0_oc02_merged1261_read_pipe0_channel, pw_math_in0_oc02_merged1261_read_pipe0_num_transfers*size);
  burst_read<128>(pw_math_in1_oc46_merged1258_read_pipe0, pw_math_in1_oc46_merged1258_read_pipe0_channel, pw_math_in1_oc46_merged1258_read_pipe0_num_transfers*size);

  two_in_blnd_d_4_wrapper(pw_math_in0_oc02_merged1261_read_pipe0_channel, pw_math_in1_oc46_merged1258_read_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0_channel, size);

  burst_write<128>(pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0_num_transfers*size);
}

}
extern "C" {

void two_in_blnd_d_4_rdai(HWStream<hw_uint<128> >& pw_math_in0_oc02_merged1261_read_pipe0, HWStream<hw_uint<128> >& pw_math_in1_oc46_merged1258_read_pipe0, HWStream<hw_uint<128> >&  pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in0_oc02_merged1261_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_in1_oc46_merged1258_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  two_in_blnd_d_4(pw_math_in0_oc02_merged1261_read_pipe0, pw_math_in1_oc46_merged1258_read_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1290_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

