[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenerateInterface/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/GenerateInterface/top.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/GenerateInterface/top.sv".
AST_DEBUG_BEGIN
Count: 424
LIB: work
FILE: ${SURELOG_DIR}/tests/GenerateInterface/top.sv
n<> u<423> t<Top_level_rule> c<1> l<1:1> el<44:1>
  n<> u<1> t<Null_rule> p<423> s<422> l<1:1>
  n<> u<422> t<Source_text> p<423> c<125> l<1:1> el<43:10>
    n<> u<125> t<Description> p<422> c<124> s<142> l<1:1> el<13:13>
      n<> u<124> t<Interface_declaration> p<125> c<18> l<1:1> el<13:13>
        n<> u<18> t<Interface_ansi_header> p<124> c<2> s<46> l<1:1> el<1:36>
          n<> u<2> t<INTERFACE> p<18> s<4> l<1:1> el<1:10>
          n<abc_if> u<4> t<Interface_identifier> p<18> c<3> s<17> l<1:11> el<1:17>
            n<abc_if> u<3> t<STRING_CONST> p<4> l<1:11> el<1:17>
          n<> u<17> t<Parameter_port_list> p<18> c<16> l<1:18> el<1:35>
            n<> u<16> t<Parameter_port_declaration> p<17> c<6> l<1:20> el<1:34>
              n<> u<6> t<Data_type> p<16> c<5> s<15> l<1:20> el<1:23>
                n<> u<5> t<IntegerAtomType_Int> p<6> l<1:20> el<1:23>
              n<> u<15> t<List_of_param_assignments> p<16> c<14> l<1:24> el<1:34>
                n<> u<14> t<Param_assignment> p<15> c<7> l<1:24> el<1:34>
                  n<NO_Input> u<7> t<STRING_CONST> p<14> s<13> l<1:24> el<1:32>
                  n<> u<13> t<Constant_param_expression> p<14> c<12> l<1:33> el<1:34>
                    n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<1:33> el<1:34>
                      n<> u<11> t<Constant_expression> p<12> c<10> l<1:33> el<1:34>
                        n<> u<10> t<Constant_primary> p<11> c<9> l<1:33> el<1:34>
                          n<> u<9> t<Primary_literal> p<10> c<8> l<1:33> el<1:34>
                            n<3> u<8> t<INT_CONST> p<9> l<1:33> el<1:34>
        n<> u<46> t<Non_port_interface_item> p<124> c<45> s<74> l<3:3> el<3:32>
          n<> u<45> t<Interface_or_generate_item> p<46> c<44> l<3:3> el<3:32>
            n<> u<44> t<Module_common_item> p<45> c<43> l<3:3> el<3:32>
              n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<3:3> el<3:32>
                n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<3:3> el<3:32>
                  n<> u<41> t<Data_declaration> p<42> c<40> l<3:3> el<3:32>
                    n<> u<40> t<Variable_declaration> p<41> c<36> l<3:3> el<3:32>
                      n<> u<36> t<Data_type> p<40> c<19> s<39> l<3:3> el<3:25>
                        n<> u<19> t<IntVec_TypeLogic> p<36> s<35> l<3:3> el<3:8>
                        n<> u<35> t<Packed_dimension> p<36> c<34> l<3:9> el<3:25>
                          n<> u<34> t<Constant_range> p<35> c<29> l<3:10> el<3:23>
                            n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<3:10> el<3:20>
                              n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<3:10> el<3:18>
                                n<> u<22> t<Constant_primary> p<23> c<21> l<3:10> el<3:18>
                                  n<> u<21> t<Primary_literal> p<22> c<20> l<3:10> el<3:18>
                                    n<NO_Input> u<20> t<STRING_CONST> p<21> l<3:10> el<3:18>
                              n<> u<28> t<BinOp_Minus> p<29> s<27> l<3:18> el<3:19>
                              n<> u<27> t<Constant_expression> p<29> c<26> l<3:19> el<3:20>
                                n<> u<26> t<Constant_primary> p<27> c<25> l<3:19> el<3:20>
                                  n<> u<25> t<Primary_literal> p<26> c<24> l<3:19> el<3:20>
                                    n<1> u<24> t<INT_CONST> p<25> l<3:19> el<3:20>
                            n<> u<33> t<Constant_expression> p<34> c<32> l<3:22> el<3:23>
                              n<> u<32> t<Constant_primary> p<33> c<31> l<3:22> el<3:23>
                                n<> u<31> t<Primary_literal> p<32> c<30> l<3:22> el<3:23>
                                  n<0> u<30> t<INT_CONST> p<31> l<3:22> el<3:23>
                      n<> u<39> t<List_of_variable_decl_assignments> p<40> c<38> l<3:26> el<3:31>
                        n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<3:26> el<3:31>
                          n<xyz_o> u<37> t<STRING_CONST> p<38> l<3:26> el<3:31>
        n<> u<74> t<Non_port_interface_item> p<124> c<73> s<122> l<4:3> el<4:32>
          n<> u<73> t<Interface_or_generate_item> p<74> c<72> l<4:3> el<4:32>
            n<> u<72> t<Module_common_item> p<73> c<71> l<4:3> el<4:32>
              n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<4:3> el<4:32>
                n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<4:3> el<4:32>
                  n<> u<69> t<Data_declaration> p<70> c<68> l<4:3> el<4:32>
                    n<> u<68> t<Variable_declaration> p<69> c<64> l<4:3> el<4:32>
                      n<> u<64> t<Data_type> p<68> c<47> s<67> l<4:3> el<4:25>
                        n<> u<47> t<IntVec_TypeLogic> p<64> s<63> l<4:3> el<4:8>
                        n<> u<63> t<Packed_dimension> p<64> c<62> l<4:9> el<4:25>
                          n<> u<62> t<Constant_range> p<63> c<57> l<4:10> el<4:23>
                            n<> u<57> t<Constant_expression> p<62> c<51> s<61> l<4:10> el<4:20>
                              n<> u<51> t<Constant_expression> p<57> c<50> s<56> l<4:10> el<4:18>
                                n<> u<50> t<Constant_primary> p<51> c<49> l<4:10> el<4:18>
                                  n<> u<49> t<Primary_literal> p<50> c<48> l<4:10> el<4:18>
                                    n<NO_Input> u<48> t<STRING_CONST> p<49> l<4:10> el<4:18>
                              n<> u<56> t<BinOp_Minus> p<57> s<55> l<4:18> el<4:19>
                              n<> u<55> t<Constant_expression> p<57> c<54> l<4:19> el<4:20>
                                n<> u<54> t<Constant_primary> p<55> c<53> l<4:19> el<4:20>
                                  n<> u<53> t<Primary_literal> p<54> c<52> l<4:19> el<4:20>
                                    n<1> u<52> t<INT_CONST> p<53> l<4:19> el<4:20>
                            n<> u<61> t<Constant_expression> p<62> c<60> l<4:22> el<4:23>
                              n<> u<60> t<Constant_primary> p<61> c<59> l<4:22> el<4:23>
                                n<> u<59> t<Primary_literal> p<60> c<58> l<4:22> el<4:23>
                                  n<0> u<58> t<INT_CONST> p<59> l<4:22> el<4:23>
                      n<> u<67> t<List_of_variable_decl_assignments> p<68> c<66> l<4:26> el<4:31>
                        n<> u<66> t<Variable_decl_assignment> p<67> c<65> l<4:26> el<4:31>
                          n<clk_i> u<65> t<STRING_CONST> p<66> l<4:26> el<4:31>
        n<> u<122> t<Non_port_interface_item> p<124> c<121> s<123> l<6:4> el<10:15>
          n<> u<121> t<Interface_or_generate_item> p<122> c<120> l<6:4> el<10:15>
            n<> u<120> t<Module_common_item> p<121> c<119> l<6:4> el<10:15>
              n<> u<119> t<Loop_generate_construct> p<120> c<80> l<6:4> el<10:15>
                n<> u<80> t<Genvar_initialization> p<119> c<75> s<90> l<6:8> el<6:18>
                  n<i> u<75> t<STRING_CONST> p<80> s<79> l<6:15> el<6:16>
                  n<> u<79> t<Constant_expression> p<80> c<78> l<6:17> el<6:18>
                    n<> u<78> t<Constant_primary> p<79> c<77> l<6:17> el<6:18>
                      n<> u<77> t<Primary_literal> p<78> c<76> l<6:17> el<6:18>
                        n<0> u<76> t<INT_CONST> p<77> l<6:17> el<6:18>
                n<> u<90> t<Constant_expression> p<119> c<84> s<93> l<6:19> el<6:29>
                  n<> u<84> t<Constant_expression> p<90> c<83> s<89> l<6:19> el<6:20>
                    n<> u<83> t<Constant_primary> p<84> c<82> l<6:19> el<6:20>
                      n<> u<82> t<Primary_literal> p<83> c<81> l<6:19> el<6:20>
                        n<i> u<81> t<STRING_CONST> p<82> l<6:19> el<6:20>
                  n<> u<89> t<BinOp_Less> p<90> s<88> l<6:20> el<6:21>
                  n<> u<88> t<Constant_expression> p<90> c<87> l<6:21> el<6:29>
                    n<> u<87> t<Constant_primary> p<88> c<86> l<6:21> el<6:29>
                      n<> u<86> t<Primary_literal> p<87> c<85> l<6:21> el<6:29>
                        n<NO_Input> u<85> t<STRING_CONST> p<86> l<6:21> el<6:29>
                n<> u<93> t<Genvar_iteration> p<119> c<91> s<118> l<6:30> el<6:33>
                  n<i> u<91> t<STRING_CONST> p<93> s<92> l<6:30> el<6:31>
                  n<> u<92> t<IncDec_PlusPlus> p<93> l<6:31> el<6:33>
                n<> u<118> t<Generate_item> p<119> c<117> l<6:34> el<10:15>
                  n<> u<117> t<Generate_begin_end_block> p<118> c<94> l<6:34> el<10:15>
                    n<block> u<94> t<STRING_CONST> p<117> s<114> l<6:42> el<6:47>
                    n<> u<114> t<Generate_item> p<117> c<113> s<116> l<7:7> el<9:15>
                      n<> u<113> t<Module_or_generate_item> p<114> c<112> l<7:7> el<9:15>
                        n<> u<112> t<Module_common_item> p<113> c<111> l<7:7> el<9:15>
                          n<> u<111> t<Module_or_generate_item_declaration> p<112> c<110> l<7:7> el<9:15>
                            n<> u<110> t<Clocking_declaration> p<111> c<95> l<7:7> el<9:15>
                              n<abc_cb> u<95> t<STRING_CONST> p<110> s<108> l<7:16> el<7:22>
                              n<> u<108> t<Clocking_event> p<110> c<107> s<109> l<7:23> el<7:42>
                                n<> u<107> t<Event_expression> p<108> c<96> l<7:25> el<7:41>
                                  n<> u<96> t<Edge_Posedge> p<107> s<106> l<7:25> el<7:32>
                                  n<> u<106> t<Expression> p<107> c<105> l<7:33> el<7:41>
                                    n<> u<105> t<Primary> p<106> c<104> l<7:33> el<7:41>
                                      n<> u<104> t<Complex_func_call> p<105> c<97> l<7:33> el<7:41>
                                        n<clk_i> u<97> t<STRING_CONST> p<104> s<103> l<7:33> el<7:38>
                                        n<> u<103> t<Select> p<104> c<102> l<7:38> el<7:41>
                                          n<> u<102> t<Bit_select> p<103> c<101> l<7:38> el<7:41>
                                            n<> u<101> t<Expression> p<102> c<100> l<7:39> el<7:40>
                                              n<> u<100> t<Primary> p<101> c<99> l<7:39> el<7:40>
                                                n<> u<99> t<Primary_literal> p<100> c<98> l<7:39> el<7:40>
                                                  n<i> u<98> t<STRING_CONST> p<99> l<7:39> el<7:40>
                              n<> u<109> t<ENDCLOCKING> p<110> l<9:4> el<9:15>
                    n<> u<116> t<END> p<117> s<115> l<10:4> el<10:7>
                    n<block> u<115> t<STRING_CONST> p<117> l<10:10> el<10:15>
        n<> u<123> t<ENDINTERFACE> p<124> l<13:1> el<13:13>
    n<> u<142> t<Description> p<422> c<141> s<283> l<16:1> el<19:10>
      n<> u<141> t<Module_declaration> p<142> c<129> l<16:1> el<19:10>
        n<> u<129> t<Module_nonansi_header> p<141> c<126> s<139> l<16:1> el<16:15>
          n<module> u<126> t<Module_keyword> p<129> s<127> l<16:1> el<16:7>
          n<top> u<127> t<STRING_CONST> p<129> s<128> l<16:8> el<16:11>
          n<> u<128> t<List_of_ports> p<129> l<16:12> el<16:14>
        n<> u<139> t<Module_item> p<141> c<138> s<140> l<17:3> el<17:17>
          n<> u<138> t<Non_port_module_item> p<139> c<137> l<17:3> el<17:17>
            n<> u<137> t<Module_or_generate_item> p<138> c<136> l<17:3> el<17:17>
              n<> u<136> t<Module_instantiation> p<137> c<130> l<17:3> el<17:17>
                n<abc_if> u<130> t<STRING_CONST> p<136> s<135> l<17:3> el<17:9>
                n<> u<135> t<Hierarchical_instance> p<136> c<132> l<17:10> el<17:16>
                  n<> u<132> t<Name_of_instance> p<135> c<131> s<134> l<17:10> el<17:14>
                    n<intf> u<131> t<STRING_CONST> p<132> l<17:10> el<17:14>
                  n<> u<134> t<List_of_port_connections> p<135> c<133> l<17:15> el<17:15>
                    n<> u<133> t<Ordered_port_connection> p<134> l<17:15> el<17:15>
        n<> u<140> t<ENDMODULE> p<141> l<19:1> el<19:10>
    n<> u<283> t<Description> p<422> c<282> s<421> l<22:1> el<32:13>
      n<> u<282> t<Interface_declaration> p<283> c<184> l<22:1> el<32:13>
        n<> u<184> t<Interface_ansi_header> p<282> c<143> s<212> l<22:1> el<24:3>
          n<> u<143> t<INTERFACE> p<184> s<145> l<22:1> el<22:10>
          n<pins_if> u<145> t<Interface_identifier> p<184> c<144> s<160> l<22:11> el<22:18>
            n<pins_if> u<144> t<STRING_CONST> p<145> l<22:11> el<22:18>
          n<> u<160> t<Parameter_port_list> p<184> c<159> s<183> l<22:19> el<22:47>
            n<> u<159> t<Parameter_port_declaration> p<160> c<158> l<22:22> el<22:45>
              n<> u<158> t<Parameter_declaration> p<159> c<148> l<22:22> el<22:45>
                n<> u<148> t<Data_type_or_implicit> p<158> c<147> s<157> l<22:32> el<22:35>
                  n<> u<147> t<Data_type> p<148> c<146> l<22:32> el<22:35>
                    n<> u<146> t<IntegerAtomType_Int> p<147> l<22:32> el<22:35>
                n<> u<157> t<List_of_param_assignments> p<158> c<156> l<22:36> el<22:45>
                  n<> u<156> t<Param_assignment> p<157> c<149> l<22:36> el<22:45>
                    n<Width> u<149> t<STRING_CONST> p<156> s<155> l<22:36> el<22:41>
                    n<> u<155> t<Constant_param_expression> p<156> c<154> l<22:44> el<22:45>
                      n<> u<154> t<Constant_mintypmax_expression> p<155> c<153> l<22:44> el<22:45>
                        n<> u<153> t<Constant_expression> p<154> c<152> l<22:44> el<22:45>
                          n<> u<152> t<Constant_primary> p<153> c<151> l<22:44> el<22:45>
                            n<> u<151> t<Primary_literal> p<152> c<150> l<22:44> el<22:45>
                              n<1> u<150> t<INT_CONST> p<151> l<22:44> el<22:45>
          n<> u<183> t<List_of_port_declarations> p<184> c<182> l<22:48> el<24:2>
            n<> u<182> t<Ansi_port_declaration> p<183> c<180> l<23:3> el<23:25>
              n<> u<180> t<Net_port_header> p<182> c<161> s<181> l<23:3> el<23:20>
                n<> u<161> t<PortDir_Inout> p<180> s<179> l<23:3> el<23:8>
                n<> u<179> t<Net_port_type> p<180> c<178> l<23:9> el<23:20>
                  n<> u<178> t<Data_type_or_implicit> p<179> c<177> l<23:9> el<23:20>
                    n<> u<177> t<Packed_dimension> p<178> c<176> l<23:9> el<23:20>
                      n<> u<176> t<Constant_range> p<177> c<171> l<23:10> el<23:19>
                        n<> u<171> t<Constant_expression> p<176> c<165> s<175> l<23:10> el<23:17>
                          n<> u<165> t<Constant_expression> p<171> c<164> s<170> l<23:10> el<23:15>
                            n<> u<164> t<Constant_primary> p<165> c<163> l<23:10> el<23:15>
                              n<> u<163> t<Primary_literal> p<164> c<162> l<23:10> el<23:15>
                                n<Width> u<162> t<STRING_CONST> p<163> l<23:10> el<23:15>
                          n<> u<170> t<BinOp_Minus> p<171> s<169> l<23:15> el<23:16>
                          n<> u<169> t<Constant_expression> p<171> c<168> l<23:16> el<23:17>
                            n<> u<168> t<Constant_primary> p<169> c<167> l<23:16> el<23:17>
                              n<> u<167> t<Primary_literal> p<168> c<166> l<23:16> el<23:17>
                                n<1> u<166> t<INT_CONST> p<167> l<23:16> el<23:17>
                        n<> u<175> t<Constant_expression> p<176> c<174> l<23:18> el<23:19>
                          n<> u<174> t<Constant_primary> p<175> c<173> l<23:18> el<23:19>
                            n<> u<173> t<Primary_literal> p<174> c<172> l<23:18> el<23:19>
                              n<0> u<172> t<INT_CONST> p<173> l<23:18> el<23:19>
              n<pins> u<181> t<STRING_CONST> p<182> l<23:21> el<23:25>
        n<> u<212> t<Non_port_interface_item> p<282> c<211> s<280> l<25:3> el<25:28>
          n<> u<211> t<Interface_or_generate_item> p<212> c<210> l<25:3> el<25:28>
            n<> u<210> t<Module_common_item> p<211> c<209> l<25:3> el<25:28>
              n<> u<209> t<Module_or_generate_item_declaration> p<210> c<208> l<25:3> el<25:28>
                n<> u<208> t<Package_or_generate_item_declaration> p<209> c<207> l<25:3> el<25:28>
                  n<> u<207> t<Data_declaration> p<208> c<206> l<25:3> el<25:28>
                    n<> u<206> t<Variable_declaration> p<207> c<202> l<25:3> el<25:28>
                      n<> u<202> t<Data_type> p<206> c<185> s<205> l<25:3> el<25:20>
                        n<> u<185> t<IntVec_TypeLogic> p<202> s<201> l<25:3> el<25:8>
                        n<> u<201> t<Packed_dimension> p<202> c<200> l<25:9> el<25:20>
                          n<> u<200> t<Constant_range> p<201> c<195> l<25:10> el<25:19>
                            n<> u<195> t<Constant_expression> p<200> c<189> s<199> l<25:10> el<25:17>
                              n<> u<189> t<Constant_expression> p<195> c<188> s<194> l<25:10> el<25:15>
                                n<> u<188> t<Constant_primary> p<189> c<187> l<25:10> el<25:15>
                                  n<> u<187> t<Primary_literal> p<188> c<186> l<25:10> el<25:15>
                                    n<Width> u<186> t<STRING_CONST> p<187> l<25:10> el<25:15>
                              n<> u<194> t<BinOp_Minus> p<195> s<193> l<25:15> el<25:16>
                              n<> u<193> t<Constant_expression> p<195> c<192> l<25:16> el<25:17>
                                n<> u<192> t<Constant_primary> p<193> c<191> l<25:16> el<25:17>
                                  n<> u<191> t<Primary_literal> p<192> c<190> l<25:16> el<25:17>
                                    n<1> u<190> t<INT_CONST> p<191> l<25:16> el<25:17>
                            n<> u<199> t<Constant_expression> p<200> c<198> l<25:18> el<25:19>
                              n<> u<198> t<Constant_primary> p<199> c<197> l<25:18> el<25:19>
                                n<> u<197> t<Primary_literal> p<198> c<196> l<25:18> el<25:19>
                                  n<0> u<196> t<INT_CONST> p<197> l<25:18> el<25:19>
                      n<> u<205> t<List_of_variable_decl_assignments> p<206> c<204> l<25:21> el<25:27>
                        n<> u<204> t<Variable_decl_assignment> p<205> c<203> l<25:21> el<25:27>
                          n<pins_o> u<203> t<STRING_CONST> p<204> l<25:21> el<25:27>
        n<> u<280> t<Non_port_interface_item> p<282> c<279> s<281> l<27:3> el<31:14>
          n<> u<279> t<Generated_interface_instantiation> p<280> c<277> l<27:3> el<31:14>
            n<> u<277> t<Generate_interface_item> p<279> c<276> s<278> l<28:5> el<30:8>
              n<> u<276> t<Generate_interface_loop_statement> p<277> c<218> l<28:5> el<30:8>
                n<> u<218> t<Genvar_decl_assignment> p<276> c<213> s<228> l<28:10> el<28:22>
                  n<i> u<213> t<STRING_CONST> p<218> s<217> l<28:17> el<28:18>
                  n<> u<217> t<Constant_expression> p<218> c<216> l<28:21> el<28:22>
                    n<> u<216> t<Constant_primary> p<217> c<215> l<28:21> el<28:22>
                      n<> u<215> t<Primary_literal> p<216> c<214> l<28:21> el<28:22>
                        n<0> u<214> t<INT_CONST> p<215> l<28:21> el<28:22>
                n<> u<228> t<Constant_expression> p<276> c<222> s<231> l<28:24> el<28:33>
                  n<> u<222> t<Constant_expression> p<228> c<221> s<227> l<28:24> el<28:25>
                    n<> u<221> t<Constant_primary> p<222> c<220> l<28:24> el<28:25>
                      n<> u<220> t<Primary_literal> p<221> c<219> l<28:24> el<28:25>
                        n<i> u<219> t<STRING_CONST> p<220> l<28:24> el<28:25>
                  n<> u<227> t<BinOp_Less> p<228> s<226> l<28:26> el<28:27>
                  n<> u<226> t<Constant_expression> p<228> c<225> l<28:28> el<28:33>
                    n<> u<225> t<Constant_primary> p<226> c<224> l<28:28> el<28:33>
                      n<> u<224> t<Primary_literal> p<225> c<223> l<28:28> el<28:33>
                        n<Width> u<223> t<STRING_CONST> p<224> l<28:28> el<28:33>
                n<> u<231> t<Genvar_assignment> p<276> c<229> s<275> l<28:35> el<28:38>
                  n<i> u<229> t<STRING_CONST> p<231> s<230> l<28:35> el<28:36>
                  n<> u<230> t<IncDec_PlusPlus> p<231> l<28:36> el<28:38>
                n<> u<275> t<Generate_interface_named_block> p<276> c<232> l<28:40> el<30:8>
                  n<each_pin_intf> u<232> t<STRING_CONST> p<275> s<273> l<28:48> el<28:61>
                  n<> u<273> t<Generate_interface_item> p<275> c<272> s<274> l<29:7> el<29:54>
                    n<> u<272> t<Interface_or_generate_item> p<273> c<271> l<29:7> el<29:54>
                      n<> u<271> t<Module_common_item> p<272> c<270> l<29:7> el<29:54>
                        n<> u<270> t<Continuous_assign> p<271> c<269> l<29:7> el<29:54>
                          n<> u<269> t<List_of_net_assignments> p<270> c<268> l<29:14> el<29:53>
                            n<> u<268> t<Net_assignment> p<269> c<241> l<29:14> el<29:53>
                              n<> u<241> t<Net_lvalue> p<268> c<234> s<267> l<29:14> el<29:21>
                                n<> u<234> t<Ps_or_hierarchical_identifier> p<241> c<233> s<240> l<29:14> el<29:18>
                                  n<pins> u<233> t<STRING_CONST> p<234> l<29:14> el<29:18>
                                n<> u<240> t<Constant_select> p<241> c<239> l<29:18> el<29:21>
                                  n<> u<239> t<Constant_bit_select> p<240> c<238> l<29:18> el<29:21>
                                    n<> u<238> t<Constant_expression> p<239> c<237> l<29:19> el<29:20>
                                      n<> u<237> t<Constant_primary> p<238> c<236> l<29:19> el<29:20>
                                        n<> u<236> t<Primary_literal> p<237> c<235> l<29:19> el<29:20>
                                          n<i> u<235> t<STRING_CONST> p<236> l<29:19> el<29:20>
                              n<> u<267> t<Expression> p<268> c<251> l<29:24> el<29:53>
                                n<> u<251> t<Expression> p<267> c<250> s<266> l<29:24> el<29:34>
                                  n<> u<250> t<Primary> p<251> c<249> l<29:24> el<29:34>
                                    n<> u<249> t<Complex_func_call> p<250> c<242> l<29:24> el<29:34>
                                      n<pins_oe> u<242> t<STRING_CONST> p<249> s<248> l<29:24> el<29:31>
                                      n<> u<248> t<Select> p<249> c<247> l<29:31> el<29:34>
                                        n<> u<247> t<Bit_select> p<248> c<246> l<29:31> el<29:34>
                                          n<> u<246> t<Expression> p<247> c<245> l<29:32> el<29:33>
                                            n<> u<245> t<Primary> p<246> c<244> l<29:32> el<29:33>
                                              n<> u<244> t<Primary_literal> p<245> c<243> l<29:32> el<29:33>
                                                n<i> u<243> t<STRING_CONST> p<244> l<29:32> el<29:33>
                                n<> u<266> t<QMARK> p<267> s<261> l<29:35> el<29:36>
                                n<> u<261> t<Expression> p<267> c<260> s<265> l<29:37> el<29:46>
                                  n<> u<260> t<Primary> p<261> c<259> l<29:37> el<29:46>
                                    n<> u<259> t<Complex_func_call> p<260> c<252> l<29:37> el<29:46>
                                      n<pins_o> u<252> t<STRING_CONST> p<259> s<258> l<29:37> el<29:43>
                                      n<> u<258> t<Select> p<259> c<257> l<29:43> el<29:46>
                                        n<> u<257> t<Bit_select> p<258> c<256> l<29:43> el<29:46>
                                          n<> u<256> t<Expression> p<257> c<255> l<29:44> el<29:45>
                                            n<> u<255> t<Primary> p<256> c<254> l<29:44> el<29:45>
                                              n<> u<254> t<Primary_literal> p<255> c<253> l<29:44> el<29:45>
                                                n<i> u<253> t<STRING_CONST> p<254> l<29:44> el<29:45>
                                n<> u<265> t<Expression> p<267> c<264> l<29:49> el<29:53>
                                  n<> u<264> t<Primary> p<265> c<263> l<29:49> el<29:53>
                                    n<> u<263> t<Primary_literal> p<264> c<262> l<29:49> el<29:53>
                                      n<1'bz> u<262> t<INT_CONST> p<263> l<29:49> el<29:53>
                  n<> u<274> t<END> p<275> l<30:5> el<30:8>
            n<> u<278> t<ENDGENERATE> p<279> l<31:3> el<31:14>
        n<> u<281> t<ENDINTERFACE> p<282> l<32:1> el<32:13>
    n<> u<421> t<Description> p<422> c<420> l<34:1> el<43:10>
      n<> u<420> t<Module_declaration> p<421> c<324> l<34:1> el<43:10>
        n<> u<324> t<Module_ansi_header> p<420> c<284> s<347> l<34:1> el<34:67>
          n<module> u<284> t<Module_keyword> p<324> s<285> l<34:1> el<34:7>
          n<top2> u<285> t<STRING_CONST> p<324> s<300> l<34:8> el<34:12>
          n<> u<300> t<Parameter_port_list> p<324> c<299> s<323> l<34:13> el<34:41>
            n<> u<299> t<Parameter_port_declaration> p<300> c<298> l<34:16> el<34:39>
              n<> u<298> t<Parameter_declaration> p<299> c<288> l<34:16> el<34:39>
                n<> u<288> t<Data_type_or_implicit> p<298> c<287> s<297> l<34:26> el<34:29>
                  n<> u<287> t<Data_type> p<288> c<286> l<34:26> el<34:29>
                    n<> u<286> t<IntegerAtomType_Int> p<287> l<34:26> el<34:29>
                n<> u<297> t<List_of_param_assignments> p<298> c<296> l<34:30> el<34:39>
                  n<> u<296> t<Param_assignment> p<297> c<289> l<34:30> el<34:39>
                    n<Width> u<289> t<STRING_CONST> p<296> s<295> l<34:30> el<34:35>
                    n<> u<295> t<Constant_param_expression> p<296> c<294> l<34:38> el<34:39>
                      n<> u<294> t<Constant_mintypmax_expression> p<295> c<293> l<34:38> el<34:39>
                        n<> u<293> t<Constant_expression> p<294> c<292> l<34:38> el<34:39>
                          n<> u<292> t<Constant_primary> p<293> c<291> l<34:38> el<34:39>
                            n<> u<291> t<Primary_literal> p<292> c<290> l<34:38> el<34:39>
                              n<2> u<290> t<INT_CONST> p<291> l<34:38> el<34:39>
          n<> u<323> t<List_of_port_declarations> p<324> c<322> l<34:42> el<34:66>
            n<> u<322> t<Ansi_port_declaration> p<323> c<320> l<34:43> el<34:65>
              n<> u<320> t<Net_port_header> p<322> c<301> s<321> l<34:43> el<34:60>
                n<> u<301> t<PortDir_Inout> p<320> s<319> l<34:43> el<34:48>
                n<> u<319> t<Net_port_type> p<320> c<318> l<34:49> el<34:60>
                  n<> u<318> t<Data_type_or_implicit> p<319> c<317> l<34:49> el<34:60>
                    n<> u<317> t<Packed_dimension> p<318> c<316> l<34:49> el<34:60>
                      n<> u<316> t<Constant_range> p<317> c<311> l<34:50> el<34:59>
                        n<> u<311> t<Constant_expression> p<316> c<305> s<315> l<34:50> el<34:57>
                          n<> u<305> t<Constant_expression> p<311> c<304> s<310> l<34:50> el<34:55>
                            n<> u<304> t<Constant_primary> p<305> c<303> l<34:50> el<34:55>
                              n<> u<303> t<Primary_literal> p<304> c<302> l<34:50> el<34:55>
                                n<Width> u<302> t<STRING_CONST> p<303> l<34:50> el<34:55>
                          n<> u<310> t<BinOp_Minus> p<311> s<309> l<34:55> el<34:56>
                          n<> u<309> t<Constant_expression> p<311> c<308> l<34:56> el<34:57>
                            n<> u<308> t<Constant_primary> p<309> c<307> l<34:56> el<34:57>
                              n<> u<307> t<Primary_literal> p<308> c<306> l<34:56> el<34:57>
                                n<1> u<306> t<INT_CONST> p<307> l<34:56> el<34:57>
                        n<> u<315> t<Constant_expression> p<316> c<314> l<34:58> el<34:59>
                          n<> u<314> t<Constant_primary> p<315> c<313> l<34:58> el<34:59>
                            n<> u<313> t<Primary_literal> p<314> c<312> l<34:58> el<34:59>
                              n<0> u<312> t<INT_CONST> p<313> l<34:58> el<34:59>
              n<pins> u<321> t<STRING_CONST> p<322> l<34:61> el<34:65>
        n<> u<347> t<Non_port_module_item> p<420> c<346> s<418> l<35:1> el<35:39>
          n<> u<346> t<Module_or_generate_item> p<347> c<345> l<35:1> el<35:39>
            n<> u<345> t<Module_instantiation> p<346> c<325> l<35:1> el<35:39>
              n<pins_if> u<325> t<STRING_CONST> p<345> s<335> l<35:1> el<35:8>
              n<> u<335> t<Parameter_value_assignment> p<345> c<334> s<344> l<35:9> el<35:25>
                n<> u<334> t<List_of_parameter_assignments> p<335> c<333> l<35:11> el<35:24>
                  n<> u<333> t<Named_parameter_assignment> p<334> c<326> l<35:11> el<35:24>
                    n<Width> u<326> t<STRING_CONST> p<333> s<332> l<35:12> el<35:17>
                    n<> u<332> t<Param_expression> p<333> c<331> l<35:18> el<35:23>
                      n<> u<331> t<Mintypmax_expression> p<332> c<330> l<35:18> el<35:23>
                        n<> u<330> t<Expression> p<331> c<329> l<35:18> el<35:23>
                          n<> u<329> t<Primary> p<330> c<328> l<35:18> el<35:23>
                            n<> u<328> t<Primary_literal> p<329> c<327> l<35:18> el<35:23>
                              n<Width> u<327> t<STRING_CONST> p<328> l<35:18> el<35:23>
              n<> u<344> t<Hierarchical_instance> p<345> c<337> l<35:26> el<35:38>
                n<> u<337> t<Name_of_instance> p<344> c<336> s<343> l<35:26> el<35:30>
                  n<intf> u<336> t<STRING_CONST> p<337> l<35:26> el<35:30>
                n<> u<343> t<List_of_port_connections> p<344> c<342> l<35:33> el<35:37>
                  n<> u<342> t<Ordered_port_connection> p<343> c<341> l<35:33> el<35:37>
                    n<> u<341> t<Expression> p<342> c<340> l<35:33> el<35:37>
                      n<> u<340> t<Primary> p<341> c<339> l<35:33> el<35:37>
                        n<> u<339> t<Primary_literal> p<340> c<338> l<35:33> el<35:37>
                          n<pins> u<338> t<STRING_CONST> p<339> l<35:33> el<35:37>
        n<> u<418> t<Non_port_module_item> p<420> c<417> s<419> l<37:3> el<41:14>
          n<> u<417> t<Generate_region> p<418> c<415> l<37:3> el<41:14>
            n<> u<415> t<Generate_item> p<417> c<414> s<416> l<38:5> el<40:8>
              n<> u<414> t<Module_or_generate_item> p<415> c<413> l<38:5> el<40:8>
                n<> u<413> t<Module_common_item> p<414> c<412> l<38:5> el<40:8>
                  n<> u<412> t<Loop_generate_construct> p<413> c<353> l<38:5> el<40:8>
                    n<> u<353> t<Genvar_initialization> p<412> c<348> s<363> l<38:10> el<38:22>
                      n<i> u<348> t<STRING_CONST> p<353> s<352> l<38:17> el<38:18>
                      n<> u<352> t<Constant_expression> p<353> c<351> l<38:21> el<38:22>
                        n<> u<351> t<Constant_primary> p<352> c<350> l<38:21> el<38:22>
                          n<> u<350> t<Primary_literal> p<351> c<349> l<38:21> el<38:22>
                            n<0> u<349> t<INT_CONST> p<350> l<38:21> el<38:22>
                    n<> u<363> t<Constant_expression> p<412> c<357> s<366> l<38:24> el<38:33>
                      n<> u<357> t<Constant_expression> p<363> c<356> s<362> l<38:24> el<38:25>
                        n<> u<356> t<Constant_primary> p<357> c<355> l<38:24> el<38:25>
                          n<> u<355> t<Primary_literal> p<356> c<354> l<38:24> el<38:25>
                            n<i> u<354> t<STRING_CONST> p<355> l<38:24> el<38:25>
                      n<> u<362> t<BinOp_Less> p<363> s<361> l<38:26> el<38:27>
                      n<> u<361> t<Constant_expression> p<363> c<360> l<38:28> el<38:33>
                        n<> u<360> t<Constant_primary> p<361> c<359> l<38:28> el<38:33>
                          n<> u<359> t<Primary_literal> p<360> c<358> l<38:28> el<38:33>
                            n<Width> u<358> t<STRING_CONST> p<359> l<38:28> el<38:33>
                    n<> u<366> t<Genvar_iteration> p<412> c<364> s<411> l<38:35> el<38:38>
                      n<i> u<364> t<STRING_CONST> p<366> s<365> l<38:35> el<38:36>
                      n<> u<365> t<IncDec_PlusPlus> p<366> l<38:36> el<38:38>
                    n<> u<411> t<Generate_item> p<412> c<410> l<38:40> el<40:8>
                      n<> u<410> t<Generate_begin_end_block> p<411> c<367> l<38:40> el<40:8>
                        n<each_pin> u<367> t<STRING_CONST> p<410> s<408> l<38:48> el<38:56>
                        n<> u<408> t<Generate_item> p<410> c<407> s<409> l<39:7> el<39:54>
                          n<> u<407> t<Module_or_generate_item> p<408> c<406> l<39:7> el<39:54>
                            n<> u<406> t<Module_common_item> p<407> c<405> l<39:7> el<39:54>
                              n<> u<405> t<Continuous_assign> p<406> c<404> l<39:7> el<39:54>
                                n<> u<404> t<List_of_net_assignments> p<405> c<403> l<39:14> el<39:53>
                                  n<> u<403> t<Net_assignment> p<404> c<376> l<39:14> el<39:53>
                                    n<> u<376> t<Net_lvalue> p<403> c<369> s<402> l<39:14> el<39:21>
                                      n<> u<369> t<Ps_or_hierarchical_identifier> p<376> c<368> s<375> l<39:14> el<39:18>
                                        n<pins> u<368> t<STRING_CONST> p<369> l<39:14> el<39:18>
                                      n<> u<375> t<Constant_select> p<376> c<374> l<39:18> el<39:21>
                                        n<> u<374> t<Constant_bit_select> p<375> c<373> l<39:18> el<39:21>
                                          n<> u<373> t<Constant_expression> p<374> c<372> l<39:19> el<39:20>
                                            n<> u<372> t<Constant_primary> p<373> c<371> l<39:19> el<39:20>
                                              n<> u<371> t<Primary_literal> p<372> c<370> l<39:19> el<39:20>
                                                n<i> u<370> t<STRING_CONST> p<371> l<39:19> el<39:20>
                                    n<> u<402> t<Expression> p<403> c<386> l<39:24> el<39:53>
                                      n<> u<386> t<Expression> p<402> c<385> s<401> l<39:24> el<39:34>
                                        n<> u<385> t<Primary> p<386> c<384> l<39:24> el<39:34>
                                          n<> u<384> t<Complex_func_call> p<385> c<377> l<39:24> el<39:34>
                                            n<pins_oe> u<377> t<STRING_CONST> p<384> s<383> l<39:24> el<39:31>
                                            n<> u<383> t<Select> p<384> c<382> l<39:31> el<39:34>
                                              n<> u<382> t<Bit_select> p<383> c<381> l<39:31> el<39:34>
                                                n<> u<381> t<Expression> p<382> c<380> l<39:32> el<39:33>
                                                  n<> u<380> t<Primary> p<381> c<379> l<39:32> el<39:33>
                                                    n<> u<379> t<Primary_literal> p<380> c<378> l<39:32> el<39:33>
                                                      n<i> u<378> t<STRING_CONST> p<379> l<39:32> el<39:33>
                                      n<> u<401> t<QMARK> p<402> s<396> l<39:35> el<39:36>
                                      n<> u<396> t<Expression> p<402> c<395> s<400> l<39:37> el<39:46>
                                        n<> u<395> t<Primary> p<396> c<394> l<39:37> el<39:46>
                                          n<> u<394> t<Complex_func_call> p<395> c<387> l<39:37> el<39:46>
                                            n<pins_o> u<387> t<STRING_CONST> p<394> s<393> l<39:37> el<39:43>
                                            n<> u<393> t<Select> p<394> c<392> l<39:43> el<39:46>
                                              n<> u<392> t<Bit_select> p<393> c<391> l<39:43> el<39:46>
                                                n<> u<391> t<Expression> p<392> c<390> l<39:44> el<39:45>
                                                  n<> u<390> t<Primary> p<391> c<389> l<39:44> el<39:45>
                                                    n<> u<389> t<Primary_literal> p<390> c<388> l<39:44> el<39:45>
                                                      n<i> u<388> t<STRING_CONST> p<389> l<39:44> el<39:45>
                                      n<> u<400> t<Expression> p<402> c<399> l<39:49> el<39:53>
                                        n<> u<399> t<Primary> p<400> c<398> l<39:49> el<39:53>
                                          n<> u<398> t<Primary_literal> p<399> c<397> l<39:49> el<39:53>
                                            n<1'bz> u<397> t<INT_CONST> p<398> l<39:49> el<39:53>
                        n<> u<409> t<END> p<410> l<40:5> el<40:8>
            n<> u<416> t<ENDGENERATE> p<417> l<41:3> el<41:14>
        n<> u<419> t<ENDMODULE> p<420> l<43:1> el<43:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:1:1: No timescale set for "abc_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:16:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:22:1: No timescale set for "pins_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:1: No timescale set for "top2".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:1:1: Compile interface "work@abc_if".
[INF:CP0304] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:22:1: Compile interface "work@pins_if".
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:16:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:1: Compile module "work@top2".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:23: Implicit port type (wire) for "pins".
[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateInterface/top.sv:34:61: Implicit port type (wire) for "pins".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             3
Begin                                                  4
BitSelect                                              3
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              42
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
GenFor                                                 3
GenRegion                                              1
IODecl                                                11
IntTypespec                                           12
Interface                                              2
LogicNet                                               6
LogicTypespec                                          7
LogicVar                                               3
Module                                                 2
ModuleTypespec                                         2
Operation                                             22
Package                                                1
ParamAssign                                            3
Parameter                                              3
Port                                                   3
Range                                                 15
RefModule                                              2
RefObj                                                29
RefTypespec                                           21
RefVar                                                 3
Task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateInterface/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: (state), line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: (state), line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiImportTypespec:
    \_EnumTypespec: (state), line:32:13, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateInterface/builtin.sv, line:55:3, endln:69:11
|vpiAllInterfaces:
\_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@abc_if
  |vpiVariables:
  \_LogicVar: (work@abc_if.xyz_o), line:3:26, endln:3:31
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@abc_if.xyz_o), line:3:3, endln:3:25
      |vpiParent:
      \_LogicVar: (work@abc_if.xyz_o), line:3:26, endln:3:31
      |vpiFullName:work@abc_if.xyz_o
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:25
    |vpiName:xyz_o
    |vpiFullName:work@abc_if.xyz_o
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@abc_if.clk_i), line:4:26, endln:4:31
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@abc_if.clk_i), line:4:3, endln:4:25
      |vpiParent:
      \_LogicVar: (work@abc_if.clk_i), line:4:26, endln:4:31
      |vpiFullName:work@abc_if.clk_i
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:25
    |vpiName:clk_i
    |vpiFullName:work@abc_if.clk_i
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@abc_if.xyz_o), line:3:26, endln:3:31
  |vpiReg:
  \_LogicVar: (work@abc_if.clk_i), line:4:26, endln:4:31
  |vpiParameter:
  \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |UINT:3
    |vpiTypespec:
    \_RefTypespec: (work@abc_if.NO_Input), line:1:20, endln:1:23
      |vpiParent:
      \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
      |vpiFullName:work@abc_if.NO_Input
      |vpiActual:
      \_IntTypespec: , line:1:20, endln:1:23
    |vpiName:NO_Input
    |vpiFullName:work@abc_if.NO_Input
  |vpiParamAssign:
  \_ParamAssign: , line:1:24, endln:1:34
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiRhs:
    \_Constant: , line:1:33, endln:1:34
      |vpiParent:
      \_ParamAssign: , line:1:24, endln:1:34
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
  |vpiInternalScope:
  \_GenFor: (work@abc_if), line:6:4, endln:10:15
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiFullName:work@abc_if
    |vpiVariables:
    \_RefVar: (work@abc_if.i), line:6:15, endln:6:16
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiName:i
      |vpiFullName:work@abc_if.i
    |vpiInternalScope:
    \_Begin: (work@abc_if.block), line:6:34, endln:10:15
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiName:block
      |vpiFullName:work@abc_if.block
    |vpiImportTypespec:
    \_RefVar: (work@abc_if.i), line:6:15, endln:6:16
    |vpiImportTypespec:
    \_LogicNet: (work@abc_if.i), line:6:19, endln:6:20
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiName:i
      |vpiFullName:work@abc_if.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@abc_if.i), line:6:30, endln:6:31
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiName:i
      |vpiFullName:work@abc_if.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:6:8, endln:6:18
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiRhs:
      \_Constant: , line:6:17, endln:6:18
        |vpiParent:
        \_Assignment: , line:6:8, endln:6:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@abc_if.i), line:6:15, endln:6:16
    |vpiCondition:
    \_Operation: , line:6:19, endln:6:29
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@abc_if.i), line:6:19, endln:6:20
        |vpiParent:
        \_Operation: , line:6:19, endln:6:29
        |vpiName:i
        |vpiFullName:work@abc_if.i
        |vpiActual:
        \_LogicNet: (work@abc_if.i), line:6:19, endln:6:20
      |vpiOperand:
      \_RefObj: (work@abc_if.NO_Input), line:6:21, endln:6:29
        |vpiParent:
        \_Operation: , line:6:19, endln:6:29
        |vpiName:NO_Input
        |vpiFullName:work@abc_if.NO_Input
        |vpiActual:
        \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
    |vpiForIncStmt:
    \_Operation: , line:6:30, endln:6:33
      |vpiParent:
      \_GenFor: (work@abc_if), line:6:4, endln:10:15
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@abc_if.i), line:6:30, endln:6:31
        |vpiParent:
        \_Operation: , line:6:30, endln:6:33
        |vpiName:i
        |vpiFullName:work@abc_if.i
        |vpiActual:
        \_LogicNet: (work@abc_if.i), line:6:30, endln:6:31
    |vpiStmt:
    \_Begin: (work@abc_if.block), line:6:34, endln:10:15
  |vpiTypedef:
  \_IntTypespec: , line:1:20, endln:1:23
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:25
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiRange:
    \_Range: , line:3:9, endln:3:25
      |vpiParent:
      \_LogicTypespec: , line:3:3, endln:3:25
      |vpiLeftRange:
      \_Operation: , line:3:10, endln:3:20
        |vpiParent:
        \_Range: , line:3:9, endln:3:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@abc_if.NO_Input), line:3:10, endln:3:18
          |vpiParent:
          \_Operation: , line:3:10, endln:3:20
          |vpiName:NO_Input
          |vpiFullName:work@abc_if.NO_Input
          |vpiActual:
          \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
        |vpiOperand:
        \_Constant: , line:3:19, endln:3:20
          |vpiParent:
          \_Operation: , line:3:10, endln:3:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:22, endln:3:23
        |vpiParent:
        \_Range: , line:3:9, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:25
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiRange:
    \_Range: , line:4:9, endln:4:25
      |vpiParent:
      \_LogicTypespec: , line:4:3, endln:4:25
      |vpiLeftRange:
      \_Operation: , line:4:10, endln:4:20
        |vpiParent:
        \_Range: , line:4:9, endln:4:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@abc_if.NO_Input), line:4:10, endln:4:18
          |vpiParent:
          \_Operation: , line:4:10, endln:4:20
          |vpiName:NO_Input
          |vpiFullName:work@abc_if.NO_Input
          |vpiActual:
          \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
        |vpiOperand:
        \_Constant: , line:4:19, endln:4:20
          |vpiParent:
          \_Operation: , line:4:10, endln:4:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:22, endln:4:23
        |vpiParent:
        \_Range: , line:4:9, endln:4:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:25
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiRange:
    \_Range: , line:3:9, endln:3:25
      |vpiParent:
      \_LogicTypespec: , line:3:3, endln:3:25
      |vpiLeftRange:
      \_Operation: , line:3:10, endln:3:20
        |vpiParent:
        \_Range: , line:3:9, endln:3:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@abc_if.NO_Input), line:3:10, endln:3:18
          |vpiParent:
          \_Operation: , line:3:10, endln:3:20
          |vpiName:NO_Input
          |vpiFullName:work@abc_if.NO_Input
          |vpiActual:
          \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
        |vpiOperand:
        \_Constant: , line:3:19, endln:3:20
          |vpiParent:
          \_Operation: , line:3:10, endln:3:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:22, endln:3:23
        |vpiParent:
        \_Range: , line:3:9, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:25
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiRange:
    \_Range: , line:4:9, endln:4:25
      |vpiParent:
      \_LogicTypespec: , line:4:3, endln:4:25
      |vpiLeftRange:
      \_Operation: , line:4:10, endln:4:20
        |vpiParent:
        \_Range: , line:4:9, endln:4:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@abc_if.NO_Input), line:4:10, endln:4:18
          |vpiParent:
          \_Operation: , line:4:10, endln:4:20
          |vpiName:NO_Input
          |vpiFullName:work@abc_if.NO_Input
          |vpiActual:
          \_Parameter: (work@abc_if.NO_Input), line:1:24, endln:1:34
        |vpiOperand:
        \_Constant: , line:4:19, endln:4:20
          |vpiParent:
          \_Operation: , line:4:10, endln:4:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:22, endln:4:23
        |vpiParent:
        \_Range: , line:4:9, endln:4:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:1:20, endln:1:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:25
  |vpiImportTypespec:
  \_LogicVar: (work@abc_if.xyz_o), line:3:26, endln:3:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:25
  |vpiImportTypespec:
  \_LogicVar: (work@abc_if.clk_i), line:4:26, endln:4:31
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:25
  |vpiImportTypespec:
  \_LogicNet: (work@abc_if.xyz_o), line:3:26, endln:3:31
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@abc_if.xyz_o), line:3:3, endln:3:25
      |vpiParent:
      \_LogicNet: (work@abc_if.xyz_o), line:3:26, endln:3:31
      |vpiFullName:work@abc_if.xyz_o
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:25
    |vpiName:xyz_o
    |vpiFullName:work@abc_if.xyz_o
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:25
  |vpiImportTypespec:
  \_LogicNet: (work@abc_if.clk_i), line:4:26, endln:4:31
    |vpiParent:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@abc_if.clk_i), line:4:3, endln:4:25
      |vpiParent:
      \_LogicNet: (work@abc_if.clk_i), line:4:26, endln:4:31
      |vpiFullName:work@abc_if.clk_i
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:25
    |vpiName:clk_i
    |vpiFullName:work@abc_if.clk_i
    |vpiNetType:36
  |vpiDefName:work@abc_if
  |vpiNet:
  \_LogicNet: (work@abc_if.xyz_o), line:3:26, endln:3:31
  |vpiNet:
  \_LogicNet: (work@abc_if.clk_i), line:4:26, endln:4:31
|vpiAllInterfaces:
\_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@pins_if
  |vpiVariables:
  \_LogicVar: (work@pins_if.pins_o), line:25:21, endln:25:27
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiTypespec:
    \_RefTypespec: (work@pins_if.pins_o), line:25:3, endln:25:20
      |vpiParent:
      \_LogicVar: (work@pins_if.pins_o), line:25:21, endln:25:27
      |vpiFullName:work@pins_if.pins_o
      |vpiActual:
      \_LogicTypespec: , line:25:3, endln:25:20
    |vpiName:pins_o
    |vpiFullName:work@pins_if.pins_o
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@pins_if.pins_o), line:25:21, endln:25:27
  |vpiParameter:
  \_Parameter: (work@pins_if.Width), line:22:36, endln:22:45
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@pins_if.Width), line:22:32, endln:22:35
      |vpiParent:
      \_Parameter: (work@pins_if.Width), line:22:36, endln:22:45
      |vpiFullName:work@pins_if.Width
      |vpiActual:
      \_IntTypespec: , line:22:32, endln:22:35
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@pins_if.Width
  |vpiParamAssign:
  \_ParamAssign: , line:22:36, endln:22:45
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiRhs:
    \_Constant: , line:22:44, endln:22:45
      |vpiParent:
      \_ParamAssign: , line:22:36, endln:22:45
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@pins_if.Width), line:22:36, endln:22:45
  |vpiInternalScope:
  \_GenFor: (work@pins_if), line:28:5, endln:30:8
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiFullName:work@pins_if
    |vpiVariables:
    \_RefVar: (work@pins_if.i), line:28:17, endln:28:18
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiName:i
      |vpiFullName:work@pins_if.i
    |vpiInternalScope:
    \_Begin: (work@pins_if), line:28:40, endln:30:8
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiFullName:work@pins_if
    |vpiImportTypespec:
    \_RefVar: (work@pins_if.i), line:28:17, endln:28:18
    |vpiImportTypespec:
    \_LogicNet: (work@pins_if.i), line:28:24, endln:28:25
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiName:i
      |vpiFullName:work@pins_if.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@pins_if.i), line:28:35, endln:28:36
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiName:i
      |vpiFullName:work@pins_if.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:28:10, endln:28:22
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiRhs:
      \_Constant: , line:28:21, endln:28:22
        |vpiParent:
        \_Assignment: , line:28:10, endln:28:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@pins_if.i), line:28:17, endln:28:18
    |vpiCondition:
    \_Operation: , line:28:24, endln:28:33
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@pins_if.i), line:28:24, endln:28:25
        |vpiParent:
        \_Operation: , line:28:24, endln:28:33
        |vpiName:i
        |vpiFullName:work@pins_if.i
        |vpiActual:
        \_LogicNet: (work@pins_if.i), line:28:24, endln:28:25
      |vpiOperand:
      \_RefObj: (work@pins_if.Width), line:28:28, endln:28:33
        |vpiParent:
        \_Operation: , line:28:24, endln:28:33
        |vpiName:Width
        |vpiFullName:work@pins_if.Width
        |vpiActual:
        \_Parameter: (work@pins_if.Width), line:22:36, endln:22:45
    |vpiForIncStmt:
    \_Operation: , line:28:35, endln:28:38
      |vpiParent:
      \_GenFor: (work@pins_if), line:28:5, endln:30:8
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@pins_if.i), line:28:35, endln:28:36
        |vpiParent:
        \_Operation: , line:28:35, endln:28:38
        |vpiName:i
        |vpiFullName:work@pins_if.i
        |vpiActual:
        \_LogicNet: (work@pins_if.i), line:28:35, endln:28:36
    |vpiStmt:
    \_Begin: (work@pins_if), line:28:40, endln:30:8
  |vpiTypedef:
  \_IntTypespec: , line:22:32, endln:22:35
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:25:3, endln:25:20
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiRange:
    \_Range: , line:25:9, endln:25:20
      |vpiParent:
      \_LogicTypespec: , line:25:3, endln:25:20
      |vpiLeftRange:
      \_Operation: , line:25:10, endln:25:17
        |vpiParent:
        \_Range: , line:25:9, endln:25:20
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@pins_if.Width), line:25:10, endln:25:15
          |vpiParent:
          \_Operation: , line:25:10, endln:25:17
          |vpiName:Width
          |vpiFullName:work@pins_if.Width
          |vpiActual:
          \_Parameter: (work@pins_if.Width), line:22:36, endln:22:45
        |vpiOperand:
        \_Constant: , line:25:16, endln:25:17
          |vpiParent:
          \_Operation: , line:25:10, endln:25:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:25:18, endln:25:19
        |vpiParent:
        \_Range: , line:25:9, endln:25:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:25:3, endln:25:20
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiRange:
    \_Range: , line:25:9, endln:25:20
      |vpiParent:
      \_LogicTypespec: , line:25:3, endln:25:20
      |vpiLeftRange:
      \_Operation: , line:25:10, endln:25:17
        |vpiParent:
        \_Range: , line:25:9, endln:25:20
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@pins_if.Width), line:25:10, endln:25:15
          |vpiParent:
          \_Operation: , line:25:10, endln:25:17
          |vpiName:Width
          |vpiFullName:work@pins_if.Width
          |vpiActual:
          \_Parameter: (work@pins_if.Width), line:22:36, endln:22:45
        |vpiOperand:
        \_Constant: , line:25:16, endln:25:17
          |vpiParent:
          \_Operation: , line:25:10, endln:25:17
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:25:18, endln:25:19
        |vpiParent:
        \_Range: , line:25:9, endln:25:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:22:32, endln:22:35
  |vpiImportTypespec:
  \_LogicNet: (work@pins_if.pins), line:23:21, endln:23:25
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiName:pins
    |vpiFullName:work@pins_if.pins
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:3, endln:25:20
  |vpiImportTypespec:
  \_LogicVar: (work@pins_if.pins_o), line:25:21, endln:25:27
  |vpiImportTypespec:
  \_LogicNet: (work@pins_if.pins), line:23:21, endln:23:25
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiName:pins
    |vpiFullName:work@pins_if.pins
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:3, endln:25:20
  |vpiImportTypespec:
  \_LogicNet: (work@pins_if.pins_o), line:25:21, endln:25:27
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiTypespec:
    \_RefTypespec: (work@pins_if.pins_o), line:25:3, endln:25:20
      |vpiParent:
      \_LogicNet: (work@pins_if.pins_o), line:25:21, endln:25:27
      |vpiFullName:work@pins_if.pins_o
      |vpiActual:
      \_LogicTypespec: , line:25:3, endln:25:20
    |vpiName:pins_o
    |vpiFullName:work@pins_if.pins_o
    |vpiNetType:36
  |vpiDefName:work@pins_if
  |vpiNet:
  \_LogicNet: (work@pins_if.pins), line:23:21, endln:23:25
  |vpiNet:
  \_LogicNet: (work@pins_if.pins), line:23:21, endln:23:25
  |vpiNet:
  \_LogicNet: (work@pins_if.pins_o), line:25:21, endln:25:27
  |vpiPort:
  \_Port: (pins), line:23:21, endln:23:25
    |vpiParent:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiName:pins
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@pins_if.pins.pins), line:23:21, endln:23:25
      |vpiParent:
      \_Port: (pins), line:23:21, endln:23:25
      |vpiName:pins
      |vpiFullName:work@pins_if.pins.pins
      |vpiActual:
      \_LogicNet: (work@pins_if.pins), line:23:21, endln:23:25
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (abc_if), line:17:3, endln:17:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
    |vpiName:abc_if
  |vpiImportTypespec:
  \_ModuleTypespec: (abc_if), line:17:3, endln:17:9
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@abc_if (intf), line:17:3, endln:17:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:16:1, endln:19:10
    |vpiName:intf
    |vpiDefName:work@abc_if
    |vpiActual:
    \_Interface: work@abc_if (work@abc_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:1:1, endln:13:13
|vpiAllModules:
\_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top2
  |vpiParameter:
  \_Parameter: (work@top2.Width), line:34:30, endln:34:39
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@top2.Width), line:34:26, endln:34:29
      |vpiParent:
      \_Parameter: (work@top2.Width), line:34:30, endln:34:39
      |vpiFullName:work@top2.Width
      |vpiActual:
      \_IntTypespec: , line:34:26, endln:34:29
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@top2.Width
  |vpiParamAssign:
  \_ParamAssign: , line:34:30, endln:34:39
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiRhs:
    \_Constant: , line:34:38, endln:34:39
      |vpiParent:
      \_ParamAssign: , line:34:30, endln:34:39
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top2.Width), line:34:30, endln:34:39
  |vpiInternalScope:
  \_GenRegion: (work@top2), line:37:3, endln:41:14
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiFullName:work@top2
    |vpiInternalScope:
    \_Begin: (work@top2), line:38:5, endln:40:8
      |vpiParent:
      \_GenRegion: (work@top2), line:37:3, endln:41:14
      |vpiFullName:work@top2
      |vpiInternalScope:
      \_GenFor: (work@top2), line:38:5, endln:40:8
        |vpiParent:
        \_Begin: (work@top2), line:38:5, endln:40:8
        |vpiFullName:work@top2
        |vpiVariables:
        \_RefVar: (work@top2.i), line:38:17, endln:38:18
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiName:i
          |vpiFullName:work@top2.i
        |vpiInternalScope:
        \_Begin: (work@top2.each_pin), line:38:40, endln:40:8
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiName:each_pin
          |vpiFullName:work@top2.each_pin
          |vpiImportTypespec:
          \_LogicNet: (work@top2.each_pin.pins_oe), line:39:31, endln:39:34
            |vpiParent:
            \_Begin: (work@top2.each_pin), line:38:40, endln:40:8
            |vpiName:pins_oe
            |vpiFullName:work@top2.each_pin.pins_oe
            |vpiNetType:1
          |vpiImportTypespec:
          \_LogicNet: (work@top2.each_pin.i), line:39:32, endln:39:33
            |vpiParent:
            \_Begin: (work@top2.each_pin), line:38:40, endln:40:8
            |vpiName:i
            |vpiFullName:work@top2.each_pin.i
            |vpiNetType:1
          |vpiImportTypespec:
          \_LogicNet: (work@top2.each_pin.pins_o), line:39:43, endln:39:46
            |vpiParent:
            \_Begin: (work@top2.each_pin), line:38:40, endln:40:8
            |vpiName:pins_o
            |vpiFullName:work@top2.each_pin.pins_o
            |vpiNetType:1
          |vpiStmt:
          \_ContAssign: , line:39:14, endln:39:53
            |vpiParent:
            \_Begin: (work@top2.each_pin), line:38:40, endln:40:8
            |vpiRhs:
            \_Operation: , line:39:24, endln:39:53
              |vpiParent:
              \_ContAssign: , line:39:14, endln:39:53
              |vpiOpType:32
              |vpiOperand:
              \_BitSelect: (work@top2.each_pin.pins_oe), line:39:31, endln:39:34
                |vpiParent:
                \_Operation: , line:39:24, endln:39:53
                |vpiName:pins_oe
                |vpiFullName:work@top2.each_pin.pins_oe
                |vpiActual:
                \_LogicNet: (work@top2.each_pin.pins_oe), line:39:31, endln:39:34
                |vpiIndex:
                \_RefObj: (work@top2.each_pin.i), line:39:32, endln:39:33
                  |vpiParent:
                  \_BitSelect: (work@top2.each_pin.pins_oe), line:39:31, endln:39:34
                  |vpiName:i
                  |vpiFullName:work@top2.each_pin.i
                  |vpiActual:
                  \_LogicNet: (work@top2.each_pin.i), line:39:32, endln:39:33
              |vpiOperand:
              \_BitSelect: (work@top2.each_pin.pins_o), line:39:43, endln:39:46
                |vpiParent:
                \_Operation: , line:39:24, endln:39:53
                |vpiName:pins_o
                |vpiFullName:work@top2.each_pin.pins_o
                |vpiActual:
                \_LogicNet: (work@top2.each_pin.pins_o), line:39:43, endln:39:46
                |vpiIndex:
                \_RefObj: (work@top2.each_pin.i), line:39:44, endln:39:45
                  |vpiParent:
                  \_BitSelect: (work@top2.each_pin.pins_o), line:39:43, endln:39:46
                  |vpiName:i
                  |vpiFullName:work@top2.each_pin.i
                  |vpiActual:
                  \_LogicNet: (work@top2.each_pin.i), line:39:32, endln:39:33
              |vpiOperand:
              \_Constant: , line:39:49, endln:39:53
                |vpiParent:
                \_Operation: , line:39:24, endln:39:53
                |vpiDecompile:1'bz
                |vpiSize:1
                |BIN:z
                |vpiConstType:3
            |vpiLhs:
            \_BitSelect: (work@top2.each_pin.pins), line:39:18, endln:39:21
              |vpiParent:
              \_ContAssign: , line:39:14, endln:39:53
              |vpiName:pins
              |vpiFullName:work@top2.each_pin.pins
              |vpiActual:
              \_LogicNet: (work@top2.pins), line:34:61, endln:34:65
              |vpiIndex:
              \_RefObj: (work@top2.each_pin.i), line:39:19, endln:39:20
                |vpiParent:
                \_BitSelect: (work@top2.each_pin.pins), line:39:18, endln:39:21
                |vpiName:i
                |vpiFullName:work@top2.each_pin.i
                |vpiActual:
                \_LogicNet: (work@top2.each_pin.i), line:39:32, endln:39:33
        |vpiImportTypespec:
        \_RefVar: (work@top2.i), line:38:17, endln:38:18
        |vpiImportTypespec:
        \_LogicNet: (work@top2.i), line:38:24, endln:38:25
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiName:i
          |vpiFullName:work@top2.i
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@top2.i), line:38:35, endln:38:36
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiName:i
          |vpiFullName:work@top2.i
          |vpiNetType:1
        |vpiForInitStmt:
        \_Assignment: , line:38:10, endln:38:22
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiRhs:
          \_Constant: , line:38:21, endln:38:22
            |vpiParent:
            \_Assignment: , line:38:10, endln:38:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@top2.i), line:38:17, endln:38:18
        |vpiCondition:
        \_Operation: , line:38:24, endln:38:33
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@top2.i), line:38:24, endln:38:25
            |vpiParent:
            \_Operation: , line:38:24, endln:38:33
            |vpiName:i
            |vpiFullName:work@top2.i
            |vpiActual:
            \_LogicNet: (work@top2.i), line:38:24, endln:38:25
          |vpiOperand:
          \_RefObj: (work@top2.Width), line:38:28, endln:38:33
            |vpiParent:
            \_Operation: , line:38:24, endln:38:33
            |vpiName:Width
            |vpiFullName:work@top2.Width
            |vpiActual:
            \_Parameter: (work@top2.Width), line:34:30, endln:34:39
        |vpiForIncStmt:
        \_Operation: , line:38:35, endln:38:38
          |vpiParent:
          \_GenFor: (work@top2), line:38:5, endln:40:8
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@top2.i), line:38:35, endln:38:36
            |vpiParent:
            \_Operation: , line:38:35, endln:38:38
            |vpiName:i
            |vpiFullName:work@top2.i
            |vpiActual:
            \_LogicNet: (work@top2.i), line:38:35, endln:38:36
        |vpiStmt:
        \_Begin: (work@top2.each_pin), line:38:40, endln:40:8
      |vpiStmt:
      \_GenFor: (work@top2), line:38:5, endln:40:8
    |vpiStmt:
    \_Begin: (work@top2), line:38:5, endln:40:8
  |vpiTypedef:
  \_IntTypespec: , line:34:26, endln:34:29
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiSigned:1
  |vpiTypedef:
  \_ModuleTypespec: (pins_if), line:35:1, endln:35:8
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:pins_if
  |vpiImportTypespec:
  \_IntTypespec: , line:34:26, endln:34:29
  |vpiImportTypespec:
  \_ModuleTypespec: (pins_if), line:35:1, endln:35:8
  |vpiImportTypespec:
  \_LogicNet: (work@top2.pins), line:34:61, endln:34:65
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:pins
    |vpiFullName:work@top2.pins
  |vpiDefName:work@top2
  |vpiNet:
  \_LogicNet: (work@top2.pins), line:34:61, endln:34:65
  |vpiPort:
  \_Port: (pins), line:34:61, endln:34:65
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:pins
    |vpiDirection:3
  |vpiRefModule:
  \_RefModule: work@pins_if (intf), line:35:1, endln:35:8
    |vpiParent:
    \_Module: work@top2 (work@top2), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:34:1, endln:43:10
    |vpiName:intf
    |vpiDefName:work@pins_if
    |vpiActual:
    \_Interface: work@pins_if (work@pins_if), file:${SURELOG_DIR}/tests/GenerateInterface/top.sv, line:22:1, endln:32:13
    |vpiPort:
    \_Port: (pins), line:35:33, endln:35:37
      |vpiParent:
      \_RefModule: work@pins_if (intf), line:35:1, endln:35:8
      |vpiName:pins
      |vpiHighConn:
      \_RefObj: (work@top2.intf.pins.pins), line:35:33, endln:35:37
        |vpiParent:
        \_Port: (pins), line:35:33, endln:35:37
        |vpiName:pins
        |vpiFullName:work@top2.intf.pins.pins
        |vpiActual:
        \_LogicNet: (work@top2.pins), line:34:61, endln:34:65
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 2
