{"vcs1":{"timestamp_begin":1735209817.866374553, "rt":1.77, "ut":0.69, "st":0.27}}
{"vcselab":{"timestamp_begin":1735209819.720513033, "rt":0.97, "ut":0.30, "st":0.20}}
{"link":{"timestamp_begin":1735209820.772793753, "rt":0.39, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735209817.147223356}
{"VCS_COMP_START_TIME": 1735209817.147223356}
{"VCS_COMP_END_TIME": 1735209823.083049937}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331892}}
{"stitch_vcselab": {"peak_mem": 223360}}
