$date
	Thu Oct  6 09:34:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 5 $ x [4:0] $end
$var reg 5 % y [4:0] $end
$scope module qu $end
$var wire 1 # eq $end
$var wire 1 " gt $end
$var wire 5 & i [4:0] $end
$var wire 1 ! lt $end
$var wire 5 ' x [4:0] $end
$var wire 5 ( y [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11101 (
b10001 '
b10011 &
b11101 %
b10001 $
0#
0"
1!
$end
#20
b11001 &
b11110 %
b11110 (
b11000 $
b11000 '
#40
b11101 &
b10111 %
b10111 (
b10101 $
b10101 '
#60
b101 &
b11010 %
b11010 (
b0 $
b0 '
#80
