{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491529974519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491529974534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 21:52:54 2017 " "Processing started: Thu Apr 06 21:52:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491529974534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529974534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529974534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491529976562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-synchronizer_arch " "Found design unit 1: synchronizer-synchronizer_arch" {  } { { "../lab4_src/lab4_hdl_src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987139 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../lab4_src/lab4_hdl_src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_on_external_bus-peripheral_on_external_bus_arch " "Found design unit 1: peripheral_on_external_bus-peripheral_on_external_bus_arch" {  } { { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987139 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_on_external_bus " "Found entity 1: peripheral_on_external_bus" {  } { { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4-lab4_arch " "Found design unit 1: lab4-lab4_arch" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987155 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/hexdisplaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/hexdisplaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDisplayDriver-hexDisplayDriver_arch " "Found design unit 1: hexDisplayDriver-hexDisplayDriver_arch" {  } { { "../lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987155 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDisplayDriver " "Found entity 1: hexDisplayDriver" {  } { { "../lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/hexDisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "../lab4_src/lab4_hdl_src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987170 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../lab4_src/lab4_hdl_src/debounce.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/embedded-systems-design-i/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_dac_interface-codec_dac_interface_arch " "Found design unit 1: codec_dac_interface-codec_dac_interface_arch" {  } { { "../lab4_src/lab4_hdl_src/codec_dac_interface.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987170 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_dac_interface " "Found entity 1: codec_dac_interface" {  } { { "../lab4_src/lab4_hdl_src/codec_dac_interface.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/codec_dac_interface.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wave_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_ram-SYN " "Found design unit 1: wave_ram-SYN" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987170 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_ram " "Found entity 1: wave_ram" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987186 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987186 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987202 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987264 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987326 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987342 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987358 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491529987358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987358 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_to_external_bus_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_to_external_bus_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_to_external_bus_bridge_0 " "Found entity 1: nios_system_to_external_bus_bridge_0" {  } { { "nios_system/synthesis/submodules/nios_system_to_external_bus_bridge_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_to_external_bus_bridge_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid_qsys_0 " "Found entity 1: nios_system_sysid_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0 " "Found entity 1: nios_system_nios2_gen2_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_gen2_0_cpu " "Found entity 21: nios_system_nios2_gen2_0_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987514 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987514 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987514 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987514 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_iic_data_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_iic_data_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iic_data_bit " "Found entity 1: nios_system_iic_data_bit" {  } { { "nios_system/synthesis/submodules/nios_system_iic_data_bit.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_iic_data_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_iic_clock_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_iic_clock_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_iic_clock_bit " "Found entity 1: nios_system_iic_clock_bit" {  } { { "nios_system/synthesis/submodules/nios_system_iic_clock_bit.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_iic_clock_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529987529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491529987716 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR lab4.vhd(28) " "VHDL Signal Declaration warning at lab4.vhd(28): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA lab4.vhd(29) " "VHDL Signal Declaration warning at lab4.vhd(29): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N lab4.vhd(30) " "VHDL Signal Declaration warning at lab4.vhd(30): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE lab4.vhd(31) " "VHDL Signal Declaration warning at lab4.vhd(31): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK lab4.vhd(32) " "VHDL Signal Declaration warning at lab4.vhd(32): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N lab4.vhd(33) " "VHDL Signal Declaration warning at lab4.vhd(33): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM lab4.vhd(35) " "VHDL Signal Declaration warning at lab4.vhd(35): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N lab4.vhd(36) " "VHDL Signal Declaration warning at lab4.vhd(36): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM lab4.vhd(37) " "VHDL Signal Declaration warning at lab4.vhd(37): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N lab4.vhd(38) " "VHDL Signal Declaration warning at lab4.vhd(38): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 lab4.vhd(49) " "VHDL Signal Declaration warning at lab4.vhd(49): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 lab4.vhd(50) " "VHDL Signal Declaration warning at lab4.vhd(50): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "accum_sig lab4.vhd(74) " "VHDL Signal Declaration warning at lab4.vhd(74): used implicit default value for signal \"accum_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SWsync lab4.vhd(75) " "Verilog HDL or VHDL warning at lab4.vhd(75): object \"SWsync\" assigned a value but never read" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adclrckFallingEdge lab4.vhd(102) " "Verilog HDL or VHDL warning at lab4.vhd(102): object \"adclrckFallingEdge\" assigned a value but never read" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adclrckRisingEdge lab4.vhd(103) " "Verilog HDL or VHDL warning at lab4.vhd(103): object \"adclrckRisingEdge\" assigned a value but never read" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..1\] lab4.vhd(56) " "Using initial value X (don't care) for net \"LEDR\[8..1\]\" at lab4.vhd(56)" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529987716 "|lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:synchronizer_inst " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:synchronizer_inst\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "synchronizer_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst1\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "debounce_inst1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:u0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:u0\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "u0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_iic_clock_bit nios_system:u0\|nios_system_iic_clock_bit:iic_clock_bit " "Elaborating entity \"nios_system_iic_clock_bit\" for hierarchy \"nios_system:u0\|nios_system_iic_clock_bit:iic_clock_bit\"" {  } { { "nios_system/synthesis/nios_system.vhd" "iic_clock_bit" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_iic_data_bit nios_system:u0\|nios_system_iic_data_bit:iic_data_bit " "Elaborating entity \"nios_system_iic_data_bit\" for hierarchy \"nios_system:u0\|nios_system_iic_data_bit:iic_data_bit\"" {  } { { "nios_system/synthesis/nios_system.vhd" "iic_data_bit" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529987904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529988606 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529988606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529988668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529988668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529988699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529988699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529988730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529988730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529988793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529988793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529988855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529988855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529988902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529988902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529988918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989167 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529989167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_system_nios2_gen2_0\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_gen2_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_system_nios2_gen2_0_cpu\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "cpu" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_test_bench nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_a_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989495 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529989495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529989542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529989542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_b_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_debug nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989651 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529989651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_break nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_itrace nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_pib nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_im nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_avalon_reg nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_ocimem nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529989963 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529989963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529989994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529989994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529989994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_wrapper nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_tck nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_sysclk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990119 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529990119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_memory2_0 nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_system_onchip_memory2_0\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_memory2_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529990384 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529990384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj1 " "Found entity 1: altsyncram_aoj1" {  } { { "db/altsyncram_aoj1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_aoj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529990446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529990446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj1 nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aoj1:auto_generated " "Elaborating entity \"altsyncram_aoj1\" for hierarchy \"nios_system:u0\|nios_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_aoj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid_qsys_0 nios_system:u0\|nios_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_system_sysid_qsys_0\" for hierarchy \"nios_system:u0\|nios_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sysid_qsys_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_to_external_bus_bridge_0 nios_system:u0\|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0 " "Elaborating entity \"nios_system_to_external_bus_bridge_0\" for hierarchy \"nios_system:u0\|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "to_external_bus_bridge_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "mm_interconnect_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "to_external_bus_bridge_0_avalon_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529990977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:iic_clock_bit_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:iic_clock_bit_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "iic_clock_bit_s1_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_003 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:u0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:u0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller nios_system:u0\|nios_system_rst_controller:rst_controller " "Elaborating entity \"nios_system_rst_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_001 nios_system:u0\|nios_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_system_rst_controller_001\" for hierarchy \"nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991679 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at nios_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491529991679 "|lab4|nios_system:u0|nios_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/nios_system/synthesis/nios_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_on_external_bus peripheral_on_external_bus:peripheral_on_external_bus_inst " "Elaborating entity \"peripheral_on_external_bus\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "peripheral_on_external_bus_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_ram peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst " "Elaborating entity \"wave_ram\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\"" {  } { { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "wave_ram_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "wave_ram.vhd" "altsyncram_component" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio_wvfrm_init.mif " "Parameter \"init_file\" = \"audio_wvfrm_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491529991772 ""}  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491529991772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5c44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5c44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5c44 " "Found entity 1: altsyncram_5c44" {  } { { "db/altsyncram_5c44.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_5c44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529991819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529991819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5c44 peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated " "Elaborating entity \"altsyncram_5c44\" for hierarchy \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991819 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 256 C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/audio_wvfrm_init.mif " "Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/audio_wvfrm_init.mif\" -- setting initial value for remaining addresses to 0" {  } { { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1491529991835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplayDriver hexDisplayDriver:hexDisplayDriver_inst0 " "Elaborating entity \"hexDisplayDriver\" for hierarchy \"hexDisplayDriver:hexDisplayDriver_inst0\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "hexDisplayDriver_inst0" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_dac_interface codec_dac_interface:codec_dac_inst " "Elaborating entity \"codec_dac_interface\" for hierarchy \"codec_dac_interface:codec_dac_inst\"" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "codec_dac_inst" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529991882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8884 " "Found entity 1: altsyncram_8884" {  } { { "db/altsyncram_8884.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_8884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529996624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529996624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ci " "Found entity 1: cntr_3ci" {  } { { "db/cntr_3ci.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_3ci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491529997934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491529997934 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491529998761 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1491529999089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.04.06.21:53:22 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2017.04.06.21:53:22 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530002661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530004486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530004611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530005670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530005702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530005748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530005811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530005811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530005811 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1491530006513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530006684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530006731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530006747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530006762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006794 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530006794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491530006825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530006825 ""}
{ "Info" "ISGN_PARTITION_HAS_PRE_SYN_NODE_PRESERVATION_CHANGED" "Top " "Partition \"Top\" has had preservation status for one or more Pre-Synthesis node(s) changed." { { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[0\] added " "Node \"codec_dac_inst\|audioSample\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[10\] added " "Node \"codec_dac_inst\|audioSample\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[11\] added " "Node \"codec_dac_inst\|audioSample\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[12\] added " "Node \"codec_dac_inst\|audioSample\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[13\] added " "Node \"codec_dac_inst\|audioSample\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[14\] added " "Node \"codec_dac_inst\|audioSample\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[15\] added " "Node \"codec_dac_inst\|audioSample\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[16\] added " "Node \"codec_dac_inst\|audioSample\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[17\] added " "Node \"codec_dac_inst\|audioSample\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[18\] added " "Node \"codec_dac_inst\|audioSample\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[19\] added " "Node \"codec_dac_inst\|audioSample\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[1\] added " "Node \"codec_dac_inst\|audioSample\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[20\] added " "Node \"codec_dac_inst\|audioSample\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[21\] added " "Node \"codec_dac_inst\|audioSample\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[22\] added " "Node \"codec_dac_inst\|audioSample\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[23\] added " "Node \"codec_dac_inst\|audioSample\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[24\] added " "Node \"codec_dac_inst\|audioSample\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[25\] added " "Node \"codec_dac_inst\|audioSample\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[26\] added " "Node \"codec_dac_inst\|audioSample\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[27\] added " "Node \"codec_dac_inst\|audioSample\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[28\] added " "Node \"codec_dac_inst\|audioSample\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[29\] added " "Node \"codec_dac_inst\|audioSample\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[2\] added " "Node \"codec_dac_inst\|audioSample\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[30\] added " "Node \"codec_dac_inst\|audioSample\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[31\] added " "Node \"codec_dac_inst\|audioSample\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[3\] added " "Node \"codec_dac_inst\|audioSample\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[4\] added " "Node \"codec_dac_inst\|audioSample\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[5\] added " "Node \"codec_dac_inst\|audioSample\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[6\] added " "Node \"codec_dac_inst\|audioSample\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[7\] added " "Node \"codec_dac_inst\|audioSample\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[8\] added " "Node \"codec_dac_inst\|audioSample\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|audioSample\[9\] added " "Node \"codec_dac_inst\|audioSample\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|dataReq added " "Node \"codec_dac_inst\|dataReq\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[0\] added " "Node \"codec_dac_inst\|i_audioSample\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[10\] added " "Node \"codec_dac_inst\|i_audioSample\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[11\] added " "Node \"codec_dac_inst\|i_audioSample\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[12\] added " "Node \"codec_dac_inst\|i_audioSample\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[13\] added " "Node \"codec_dac_inst\|i_audioSample\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[14\] added " "Node \"codec_dac_inst\|i_audioSample\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[15\] added " "Node \"codec_dac_inst\|i_audioSample\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[16\] added " "Node \"codec_dac_inst\|i_audioSample\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[17\] added " "Node \"codec_dac_inst\|i_audioSample\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[18\] added " "Node \"codec_dac_inst\|i_audioSample\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[19\] added " "Node \"codec_dac_inst\|i_audioSample\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[1\] added " "Node \"codec_dac_inst\|i_audioSample\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[20\] added " "Node \"codec_dac_inst\|i_audioSample\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[21\] added " "Node \"codec_dac_inst\|i_audioSample\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[22\] added " "Node \"codec_dac_inst\|i_audioSample\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[23\] added " "Node \"codec_dac_inst\|i_audioSample\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[24\] added " "Node \"codec_dac_inst\|i_audioSample\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[25\] added " "Node \"codec_dac_inst\|i_audioSample\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[26\] added " "Node \"codec_dac_inst\|i_audioSample\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[27\] added " "Node \"codec_dac_inst\|i_audioSample\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[28\] added " "Node \"codec_dac_inst\|i_audioSample\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[29\] added " "Node \"codec_dac_inst\|i_audioSample\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[2\] added " "Node \"codec_dac_inst\|i_audioSample\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[30\] added " "Node \"codec_dac_inst\|i_audioSample\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[31\] added " "Node \"codec_dac_inst\|i_audioSample\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[3\] added " "Node \"codec_dac_inst\|i_audioSample\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[4\] added " "Node \"codec_dac_inst\|i_audioSample\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[5\] added " "Node \"codec_dac_inst\|i_audioSample\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[6\] added " "Node \"codec_dac_inst\|i_audioSample\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[7\] added " "Node \"codec_dac_inst\|i_audioSample\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[8\] added " "Node \"codec_dac_inst\|i_audioSample\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_audioSample\[9\] added " "Node \"codec_dac_inst\|i_audioSample\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_bclkRisingEdge added " "Node \"codec_dac_inst\|i_bclkRisingEdge\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_clk_50 added " "Node \"codec_dac_inst\|i_clk_50\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_daclrckFallingEdge added " "Node \"codec_dac_inst\|i_daclrckFallingEdge\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|i_daclrckRisingEdge added " "Node \"codec_dac_inst\|i_daclrckRisingEdge\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|latchAudioSample added " "Node \"codec_dac_inst\|latchAudioSample\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|o_AUD_DACDAT added " "Node \"codec_dac_inst\|o_AUD_DACDAT\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|o_dataReq added " "Node \"codec_dac_inst\|o_dataReq\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[0\] added " "Node \"codec_dac_inst\|shiftReg\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[10\] added " "Node \"codec_dac_inst\|shiftReg\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[11\] added " "Node \"codec_dac_inst\|shiftReg\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[12\] added " "Node \"codec_dac_inst\|shiftReg\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[13\] added " "Node \"codec_dac_inst\|shiftReg\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[14\] added " "Node \"codec_dac_inst\|shiftReg\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[15\] added " "Node \"codec_dac_inst\|shiftReg\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[16\] added " "Node \"codec_dac_inst\|shiftReg\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[1\] added " "Node \"codec_dac_inst\|shiftReg\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[2\] added " "Node \"codec_dac_inst\|shiftReg\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[3\] added " "Node \"codec_dac_inst\|shiftReg\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[4\] added " "Node \"codec_dac_inst\|shiftReg\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[5\] added " "Node \"codec_dac_inst\|shiftReg\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[6\] added " "Node \"codec_dac_inst\|shiftReg\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[7\] added " "Node \"codec_dac_inst\|shiftReg\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[8\] added " "Node \"codec_dac_inst\|shiftReg\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "codec_dac_inst\|shiftReg\[9\] added " "Node \"codec_dac_inst\|shiftReg\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|bus_enable_d1 added " "Node \"peripheral_on_external_bus_inst\|bus_enable_d1\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|bus_enable_d2 added " "Node \"peripheral_on_external_bus_inst\|bus_enable_d2\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|clk added " "Node \"peripheral_on_external_bus_inst\|clk\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[0\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[1\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[2\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[3\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[4\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[5\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[6\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_addressWave\[7\] added " "Node \"peripheral_on_external_bus_inst\|i_addressWave\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[0\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[10\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[1\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[2\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[3\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[4\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[5\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[6\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[7\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[8\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_address\[9\] added " "Node \"peripheral_on_external_bus_inst\|i_address\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_bus_enable added " "Node \"peripheral_on_external_bus_inst\|i_bus_enable\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_byte_enable\[0\] added " "Node \"peripheral_on_external_bus_inst\|i_byte_enable\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_byte_enable\[1\] added " "Node \"peripheral_on_external_bus_inst\|i_byte_enable\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_byte_enable\[2\] added " "Node \"peripheral_on_external_bus_inst\|i_byte_enable\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_byte_enable\[3\] added " "Node \"peripheral_on_external_bus_inst\|i_byte_enable\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_rw_n added " "Node \"peripheral_on_external_bus_inst\|i_rw_n\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[0\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[10\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[11\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[12\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[13\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[14\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[15\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[16\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[17\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[18\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[19\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[1\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[20\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[21\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[22\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[23\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[24\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[25\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[26\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[27\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[28\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[29\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[2\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[30\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[31\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[3\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[4\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[5\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[6\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[7\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[8\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|i_write_data\[9\] added " "Node \"peripheral_on_external_bus_inst\|i_write_data\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_acknowledge added " "Node \"peripheral_on_external_bus_inst\|o_acknowledge\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_acknowledge~reg0 added " "Node \"peripheral_on_external_bus_inst\|o_acknowledge~reg0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[0\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[10\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[11\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[12\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[13\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[14\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[15\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[16\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[17\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[18\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[19\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[1\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[20\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[21\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[22\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[23\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[24\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[25\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[26\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[27\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[28\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[29\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[2\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[30\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[31\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[3\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[4\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[5\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[6\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[7\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[8\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_read_data\[9\] added " "Node \"peripheral_on_external_bus_inst\|o_read_data\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[0\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[10\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[11\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[12\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[13\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[14\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[15\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[16\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[17\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[18\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[19\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[1\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[20\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[21\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[22\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[23\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[24\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[25\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[26\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[27\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[28\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[29\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[2\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[30\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[31\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[3\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[4\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[5\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[6\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[7\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[8\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|o_wave_data\[9\] added " "Node \"peripheral_on_external_bus_inst\|o_wave_data\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|reset_n added " "Node \"peripheral_on_external_bus_inst\|reset_n\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|address_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|aclr0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|aclr0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|aclr1 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|aclr1\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|address_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|addressstall_a added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|addressstall_a\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|addressstall_b added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|addressstall_b\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|address_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|clock0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|clock0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|data_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|q_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9~PORTBDATAOUT0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9~PORTBDATAOUT0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|wren_a added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|wren_a\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|wren_b added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|auto_generated\|wren_b\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|byteena_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|byteena_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|byteena_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|byteena_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clock0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clock0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clock1 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clock1\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken0 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken0\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken1 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken1\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken2 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken2\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken3 added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|clocken3\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|data_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|eccstatus\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|eccstatus\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|eccstatus\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|eccstatus\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|eccstatus\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|eccstatus\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|q_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|rden_a added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|rden_a\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|rden_b added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|rden_b\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|wren_a added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|wren_a\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|wren_b added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|altsyncram_component\|wren_b\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|clock added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|clock\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|data_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_a\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[0\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[0\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[10\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[10\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[11\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[11\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[12\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[12\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[13\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[13\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[14\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[14\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[15\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[15\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[16\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[16\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[17\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[17\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[18\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[18\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[19\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[19\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[1\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[1\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[20\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[20\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[21\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[21\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[22\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[22\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[23\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[23\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[24\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[24\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[25\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[25\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[26\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[26\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[27\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[27\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[28\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[28\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[29\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[29\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[2\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[2\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[30\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[30\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[31\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[31\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[3\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[3\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[4\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[4\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[5\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[5\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[6\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[6\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[7\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[7\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[8\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[8\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[9\] added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|q_b\[9\]\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|wren_a added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|wren_a\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wave_ram_inst\|wren_b added " "Node \"peripheral_on_external_bus_inst\|wave_ram_inst\|wren_b\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "peripheral_on_external_bus_inst\|wren_sig added " "Node \"peripheral_on_external_bus_inst\|wren_sig\" has been added with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1491530007527 ""}  } {  } 0 13169 "Partition \"%1!s!\" has had preservation status for one or more Pre-Synthesis node(s) changed." 0 0 "Analysis & Synthesis" 0 -1 1491530007527 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1491530007542 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1491530007542 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1491530007542 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1491530007542 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018650 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1491530018650 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018712 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1491530018712 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018774 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1491530018774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1491530018759 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1491530018759 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018806 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1491530018806 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1491530018806 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1491530018806 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1491530018868 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1491530018868 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1491530018899 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1491530018899 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491530020990 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1491530021083 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1491530021114 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1491530021114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491530021676 "|lab4|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491530021676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491530021894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491530022784 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"peripheral_on_external_bus:peripheral_on_external_bus_inst\|wave_ram:wave_ram_inst\|altsyncram:altsyncram_component\|altsyncram_5c44:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5c44.tdf" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/db/altsyncram_5c44.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wave_ram.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/wave_ram.vhd" 68 0 0 } } { "../lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/peripheral_on_external_bus.vhd" 63 0 0 } } { "../lab4_src/lab4_hdl_src/lab4.vhd" "" { Text "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_src/lab4_hdl_src/lab4.vhd" 226 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491530022955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2815 " "Implemented 2815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491530022986 ""} { "Info" "ICUT_CUT_TM_OPINS" "834 " "Implemented 834 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491530022986 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1491530022986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1646 " "Implemented 1646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491530022986 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1491530022986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491530022986 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530023064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491530031769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14117 " "Implemented 14117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2318 " "Implemented 2318 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491530033111 ""} { "Info" "ICUT_CUT_TM_OPINS" "1515 " "Implemented 1515 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491530033111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9534 " "Implemented 9534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491530033111 ""} { "Info" "ICUT_CUT_TM_RAMS" "750 " "Implemented 750 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1491530033111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491530033111 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530033438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491530033626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "110 " "Implemented 110 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491530033844 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491530033844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491530033844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491530033844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "equalizer 24 " "Ignored 24 assignments for entity \"equalizer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity equalizer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1491530033922 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1491530033922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1491530033922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/zdw7287/Downloads/Embedded-Systems-Design-I/cpet561/lab4/lab4_quartus/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530034234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 436 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 436 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1158 " "Peak virtual memory: 1158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491530036839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 21:53:56 2017 " "Processing ended: Thu Apr 06 21:53:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491530036839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491530036839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491530036839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491530036839 ""}
