{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 12:43:40 2014 " "Info: Processing started: Sun May 25 12:43:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "postCounter:u0\|DflipflopDescibe:b\|temp " "Info: Detected ripple clock \"postCounter:u0\|DflipflopDescibe:b\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "postCounter:u0\|DflipflopDescibe:b\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "postCounter:u0\|DflipflopDescibe:c\|temp " "Info: Detected ripple clock \"postCounter:u0\|DflipflopDescibe:c\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "postCounter:u0\|DflipflopDescibe:c\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "negCounter:u1\|DflipflopDescibe:b\|temp " "Info: Detected ripple clock \"negCounter:u1\|DflipflopDescibe:b\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "negCounter:u1\|DflipflopDescibe:b\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "negCounter:u1\|DflipflopDescibe:c\|temp " "Info: Detected ripple clock \"negCounter:u1\|DflipflopDescibe:c\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "negCounter:u1\|DflipflopDescibe:c\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "negCounter:u1\|DflipflopDescibe:a\|temp " "Info: Detected ripple clock \"negCounter:u1\|DflipflopDescibe:a\|temp\" as buffer" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "negCounter:u1\|DflipflopDescibe:a\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register negCounter:u1\|DflipflopDescibe:a\|temp negCounter:u1\|DflipflopDescibe:a\|temp 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"negCounter:u1\|DflipflopDescibe:a\|temp\" and destination register \"negCounter:u1\|DflipflopDescibe:a\|temp\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns negCounter:u1\|DflipflopDescibe:a\|temp 1 REG LCFF_X28_Y1_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1\|DflipflopDescibe:a\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns negCounter:u1\|DflipflopDescibe:a\|temp~12 2 COMB LCCOMB_X28_Y1_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y1_N30; Fanout = 1; COMB Node = 'negCounter:u1\|DflipflopDescibe:a\|temp~12'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { negCounter:u1|DflipflopDescibe:a|temp negCounter:u1|DflipflopDescibe:a|temp~12 } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns negCounter:u1\|DflipflopDescibe:a\|temp 3 REG LCFF_X28_Y1_N31 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1\|DflipflopDescibe:a\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { negCounter:u1|DflipflopDescibe:a|temp~12 negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { negCounter:u1|DflipflopDescibe:a|temp negCounter:u1|DflipflopDescibe:a|temp~12 negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { negCounter:u1|DflipflopDescibe:a|temp {} negCounter:u1|DflipflopDescibe:a|temp~12 {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 4.263 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 4.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.537 ns) 4.263 ns negCounter:u1\|DflipflopDescibe:a\|temp 2 REG LCFF_X28_Y1_N31 11 " "Info: 2: + IC(2.864 ns) + CELL(0.537 ns) = 4.263 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1\|DflipflopDescibe:a\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 32.82 % ) " "Info: Total cell delay = 1.399 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.864 ns ( 67.18 % ) " "Info: Total interconnect delay = 2.864 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 4.263 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 4.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.537 ns) 4.263 ns negCounter:u1\|DflipflopDescibe:a\|temp 2 REG LCFF_X28_Y1_N31 11 " "Info: 2: + IC(2.864 ns) + CELL(0.537 ns) = 4.263 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1\|DflipflopDescibe:a\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 32.82 % ) " "Info: Total cell delay = 1.399 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.864 ns ( 67.18 % ) " "Info: Total interconnect delay = 2.864 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { negCounter:u1|DflipflopDescibe:a|temp negCounter:u1|DflipflopDescibe:a|temp~12 negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { negCounter:u1|DflipflopDescibe:a|temp {} negCounter:u1|DflipflopDescibe:a|temp~12 {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.263 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.263 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} } { 0.000ns 0.000ns 2.864ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { negCounter:u1|DflipflopDescibe:a|temp {} } {  } {  } "" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] LED\[3\] postCounter:u0\|DflipflopDescibe:d\|temp 13.909 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"LED\[3\]\" through register \"postCounter:u0\|DflipflopDescibe:d\|temp\" is 13.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 7.780 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 7.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.787 ns) 4.513 ns negCounter:u1\|DflipflopDescibe:a\|temp 2 REG LCFF_X28_Y1_N31 11 " "Info: 2: + IC(2.864 ns) + CELL(0.787 ns) = 4.513 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'negCounter:u1\|DflipflopDescibe:a\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.787 ns) 5.737 ns postCounter:u0\|DflipflopDescibe:b\|temp 3 REG LCFF_X29_Y1_N1 3 " "Info: 3: + IC(0.437 ns) + CELL(0.787 ns) = 5.737 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 3; REG Node = 'postCounter:u0\|DflipflopDescibe:b\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { negCounter:u1|DflipflopDescibe:a|temp postCounter:u0|DflipflopDescibe:b|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 6.816 ns postCounter:u0\|DflipflopDescibe:c\|temp 4 REG LCFF_X29_Y1_N31 3 " "Info: 4: + IC(0.292 ns) + CELL(0.787 ns) = 6.816 ns; Loc. = LCFF_X29_Y1_N31; Fanout = 3; REG Node = 'postCounter:u0\|DflipflopDescibe:c\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { postCounter:u0|DflipflopDescibe:b|temp postCounter:u0|DflipflopDescibe:c|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.537 ns) 7.780 ns postCounter:u0\|DflipflopDescibe:d\|temp 5 REG LCFF_X30_Y1_N7 2 " "Info: 5: + IC(0.427 ns) + CELL(0.537 ns) = 7.780 ns; Loc. = LCFF_X30_Y1_N7; Fanout = 2; REG Node = 'postCounter:u0\|DflipflopDescibe:d\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { postCounter:u0|DflipflopDescibe:c|temp postCounter:u0|DflipflopDescibe:d|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.760 ns ( 48.33 % ) " "Info: Total cell delay = 3.760 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.020 ns ( 51.67 % ) " "Info: Total interconnect delay = 4.020 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp postCounter:u0|DflipflopDescibe:b|temp postCounter:u0|DflipflopDescibe:c|temp postCounter:u0|DflipflopDescibe:d|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.780 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} postCounter:u0|DflipflopDescibe:b|temp {} postCounter:u0|DflipflopDescibe:c|temp {} postCounter:u0|DflipflopDescibe:d|temp {} } { 0.000ns 0.000ns 2.864ns 0.437ns 0.292ns 0.427ns } { 0.000ns 0.862ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.879 ns + Longest register pin " "Info: + Longest register to pin delay is 5.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns postCounter:u0\|DflipflopDescibe:d\|temp 1 REG LCFF_X30_Y1_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N7; Fanout = 2; REG Node = 'postCounter:u0\|DflipflopDescibe:d\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { postCounter:u0|DflipflopDescibe:d|temp } "NODE_NAME" } } { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/Dflipflop.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.420 ns) 1.124 ns MUX4bit2to1:u2\|O\[3\]~99 2 COMB LCCOMB_X28_Y1_N2 8 " "Info: 2: + IC(0.704 ns) + CELL(0.420 ns) = 1.124 ns; Loc. = LCCOMB_X28_Y1_N2; Fanout = 8; COMB Node = 'MUX4bit2to1:u2\|O\[3\]~99'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { postCounter:u0|DflipflopDescibe:d|temp MUX4bit2to1:u2|O[3]~99 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/MUX.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.967 ns) + CELL(2.788 ns) 5.879 ns LED\[3\] 3 PIN PIN_AC22 0 " "Info: 3: + IC(1.967 ns) + CELL(2.788 ns) = 5.879 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { MUX4bit2to1:u2|O[3]~99 LED[3] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 54.57 % ) " "Info: Total cell delay = 3.208 ns ( 54.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 45.43 % ) " "Info: Total interconnect delay = 2.671 ns ( 45.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.879 ns" { postCounter:u0|DflipflopDescibe:d|temp MUX4bit2to1:u2|O[3]~99 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.879 ns" { postCounter:u0|DflipflopDescibe:d|temp {} MUX4bit2to1:u2|O[3]~99 {} LED[3] {} } { 0.000ns 0.704ns 1.967ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { KEY[0] negCounter:u1|DflipflopDescibe:a|temp postCounter:u0|DflipflopDescibe:b|temp postCounter:u0|DflipflopDescibe:c|temp postCounter:u0|DflipflopDescibe:d|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.780 ns" { KEY[0] {} KEY[0]~combout {} negCounter:u1|DflipflopDescibe:a|temp {} postCounter:u0|DflipflopDescibe:b|temp {} postCounter:u0|DflipflopDescibe:c|temp {} postCounter:u0|DflipflopDescibe:d|temp {} } { 0.000ns 0.000ns 2.864ns 0.437ns 0.292ns 0.427ns } { 0.000ns 0.862ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.879 ns" { postCounter:u0|DflipflopDescibe:d|temp MUX4bit2to1:u2|O[3]~99 LED[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.879 ns" { postCounter:u0|DflipflopDescibe:d|temp {} MUX4bit2to1:u2|O[3]~99 {} LED[3] {} } { 0.000ns 0.704ns 1.967ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[17\] LED\[1\] 12.510 ns Longest " "Info: Longest tpd from source pin \"SW\[17\]\" to destination pin \"LED\[1\]\" is 12.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 3; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.035 ns) + CELL(0.437 ns) 7.324 ns MUX4bit2to1:u2\|O\[1\]~101 2 COMB LCCOMB_X28_Y1_N10 8 " "Info: 2: + IC(6.035 ns) + CELL(0.437 ns) = 7.324 ns; Loc. = LCCOMB_X28_Y1_N10; Fanout = 8; COMB Node = 'MUX4bit2to1:u2\|O\[1\]~101'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { SW[17] MUX4bit2to1:u2|O[1]~101 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/MUX.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(2.818 ns) 12.510 ns LED\[1\] 3 PIN PIN_AF23 0 " "Info: 3: + IC(2.368 ns) + CELL(2.818 ns) = 12.510 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { MUX4bit2to1:u2|O[1]~101 LED[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex5/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.107 ns ( 32.83 % ) " "Info: Total cell delay = 4.107 ns ( 32.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.403 ns ( 67.17 % ) " "Info: Total interconnect delay = 8.403 ns ( 67.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.510 ns" { SW[17] MUX4bit2to1:u2|O[1]~101 LED[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.510 ns" { SW[17] {} SW[17]~combout {} MUX4bit2to1:u2|O[1]~101 {} LED[1] {} } { 0.000ns 0.000ns 6.035ns 2.368ns } { 0.000ns 0.852ns 0.437ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 12:43:40 2014 " "Info: Processing ended: Sun May 25 12:43:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
