
ADC_Injected.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049c4  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004b9c  08004b9c  00005b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bac  08004bac  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004bac  08004bac  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004bac  08004bac  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bac  08004bac  00005bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004bb0  08004bb0  00005bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004bb4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  2000000c  08004bc0  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08004bc0  000060ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b025  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b77  00000000  00000000  00011061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  00012bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e2  00000000  00000000  00013660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d5c2  00000000  00000000  00013e42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a4ae  00000000  00000000  00031404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1fe7  00000000  00000000  0003b8b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd899  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b14  00000000  00000000  000fd8dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  001003f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004b84 	.word	0x08004b84

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08004b84 	.word	0x08004b84

08000218 <HAL_ADCEx_InjectedConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
	uint32_t ADC_Temp;
	uint32_t ADC_Vbat;

	ADC_Temp = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8000220:	2109      	movs	r1, #9
 8000222:	4822      	ldr	r0, [pc, #136]	@ (80002ac <HAL_ADCEx_InjectedConvCpltCallback+0x94>)
 8000224:	f002 fc5a 	bl	8002adc <HAL_ADCEx_InjectedGetValue>
 8000228:	60f8      	str	r0, [r7, #12]
	ADC_Vbat = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 800022a:	f240 110f 	movw	r1, #271	@ 0x10f
 800022e:	481f      	ldr	r0, [pc, #124]	@ (80002ac <HAL_ADCEx_InjectedConvCpltCallback+0x94>)
 8000230:	f002 fc54 	bl	8002adc <HAL_ADCEx_InjectedGetValue>
 8000234:	60b8      	str	r0, [r7, #8]

	Temperature = __HAL_ADC_CALC_TEMPERATURE(
 8000236:	4b1e      	ldr	r3, [pc, #120]	@ (80002b0 <HAL_ADCEx_InjectedConvCpltCallback+0x98>)
 8000238:	881a      	ldrh	r2, [r3, #0]
 800023a:	4b1e      	ldr	r3, [pc, #120]	@ (80002b4 <HAL_ADCEx_InjectedConvCpltCallback+0x9c>)
 800023c:	881b      	ldrh	r3, [r3, #0]
 800023e:	429a      	cmp	r2, r3
 8000240:	d01b      	beq.n	800027a <HAL_ADCEx_InjectedConvCpltCallback+0x62>
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000248:	fb02 f303 	mul.w	r3, r2, r3
 800024c:	4a1a      	ldr	r2, [pc, #104]	@ (80002b8 <HAL_ADCEx_InjectedConvCpltCallback+0xa0>)
 800024e:	fba2 2303 	umull	r2, r3, r2, r3
 8000252:	099b      	lsrs	r3, r3, #6
 8000254:	461a      	mov	r2, r3
 8000256:	4b17      	ldr	r3, [pc, #92]	@ (80002b4 <HAL_ADCEx_InjectedConvCpltCallback+0x9c>)
 8000258:	881b      	ldrh	r3, [r3, #0]
 800025a:	1ad2      	subs	r2, r2, r3
 800025c:	4613      	mov	r3, r2
 800025e:	009b      	lsls	r3, r3, #2
 8000260:	4413      	add	r3, r2
 8000262:	011b      	lsls	r3, r3, #4
 8000264:	461a      	mov	r2, r3
 8000266:	4b12      	ldr	r3, [pc, #72]	@ (80002b0 <HAL_ADCEx_InjectedConvCpltCallback+0x98>)
 8000268:	881b      	ldrh	r3, [r3, #0]
 800026a:	4619      	mov	r1, r3
 800026c:	4b11      	ldr	r3, [pc, #68]	@ (80002b4 <HAL_ADCEx_InjectedConvCpltCallback+0x9c>)
 800026e:	881b      	ldrh	r3, [r3, #0]
 8000270:	1acb      	subs	r3, r1, r3
 8000272:	fb92 f3f3 	sdiv	r3, r2, r3
 8000276:	331e      	adds	r3, #30
 8000278:	e001      	b.n	800027e <HAL_ADCEx_InjectedConvCpltCallback+0x66>
 800027a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800027e:	4a0f      	ldr	r2, [pc, #60]	@ (80002bc <HAL_ADCEx_InjectedConvCpltCallback+0xa4>)
 8000280:	6013      	str	r3, [r2, #0]
	        VREFANALOG_VALUE, // Reference voltage in mV (e.g., 3300 for 3.3V)
			ADC_Temp, // ADC Value
	        ADC_RESOLUTION_12B // Resolution
	    );

	Vbat = __HAL_ADC_CALC_DATA_TO_VOLTAGE(
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000288:	fb03 f202 	mul.w	r2, r3, r2
 800028c:	4b0c      	ldr	r3, [pc, #48]	@ (80002c0 <HAL_ADCEx_InjectedConvCpltCallback+0xa8>)
 800028e:	fba3 1302 	umull	r1, r3, r3, r2
 8000292:	1ad2      	subs	r2, r2, r3
 8000294:	0852      	lsrs	r2, r2, #1
 8000296:	4413      	add	r3, r2
 8000298:	0ada      	lsrs	r2, r3, #11
			VREFANALOG_VALUE, // Reference voltage in mV (e.g., 3300 for 3.3V)
			ADC_Vbat, // ADC Value
			ADC_RESOLUTION_12B // Resolution
			) * 3;
 800029a:	4613      	mov	r3, r2
 800029c:	005b      	lsls	r3, r3, #1
 800029e:	4413      	add	r3, r2
	Vbat = __HAL_ADC_CALC_DATA_TO_VOLTAGE(
 80002a0:	4a08      	ldr	r2, [pc, #32]	@ (80002c4 <HAL_ADCEx_InjectedConvCpltCallback+0xac>)
 80002a2:	6013      	str	r3, [r2, #0]

}
 80002a4:	bf00      	nop
 80002a6:	3710      	adds	r7, #16
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000028 	.word	0x20000028
 80002b0:	1fff75ca 	.word	0x1fff75ca
 80002b4:	1fff75a8 	.word	0x1fff75a8
 80002b8:	057619f1 	.word	0x057619f1
 80002bc:	2000009c 	.word	0x2000009c
 80002c0:	00100101 	.word	0x00100101
 80002c4:	200000a0 	.word	0x200000a0

080002c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	my_counter = 0;
 80002cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000348 <main+0x80>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d2:	f000 faae 	bl	8000832 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d6:	f000 f83d 	bl	8000354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002da:	f000 f953 	bl	8000584 <MX_GPIO_Init>
  MX_ADC1_Init();
 80002de:	f000 f883 	bl	80003e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // Enable ADC
  ADC_Enable(&hadc1);
 80002e2:	481a      	ldr	r0, [pc, #104]	@ (800034c <main+0x84>)
 80002e4:	f002 f828 	bl	8002338 <ADC_Enable>
  // ADC Calibration
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 80002e8:	217f      	movs	r1, #127	@ 0x7f
 80002ea:	4818      	ldr	r0, [pc, #96]	@ (800034c <main+0x84>)
 80002ec:	f002 faae 	bl	800284c <HAL_ADCEx_Calibration_Start>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <main+0x32>
	  Error_Handler();
 80002f6:	f000 f99d 	bl	8000634 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_ADC_Start(&hadc1);
 80002fa:	4814      	ldr	r0, [pc, #80]	@ (800034c <main+0x84>)
 80002fc:	f000 ff62 	bl	80011c4 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000300:	2164      	movs	r1, #100	@ 0x64
 8000302:	4812      	ldr	r0, [pc, #72]	@ (800034c <main+0x84>)
 8000304:	f001 f84e 	bl	80013a4 <HAL_ADC_PollForConversion>
	  ADC_Value[0] = HAL_ADC_GetValue(&hadc1);
 8000308:	4810      	ldr	r0, [pc, #64]	@ (800034c <main+0x84>)
 800030a:	f001 f923 	bl	8001554 <HAL_ADC_GetValue>
 800030e:	4603      	mov	r3, r0
 8000310:	4a0f      	ldr	r2, [pc, #60]	@ (8000350 <main+0x88>)
 8000312:	6013      	str	r3, [r2, #0]

	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000314:	2164      	movs	r1, #100	@ 0x64
 8000316:	480d      	ldr	r0, [pc, #52]	@ (800034c <main+0x84>)
 8000318:	f001 f844 	bl	80013a4 <HAL_ADC_PollForConversion>
	  ADC_Value[1] = HAL_ADC_GetValue(&hadc1);
 800031c:	480b      	ldr	r0, [pc, #44]	@ (800034c <main+0x84>)
 800031e:	f001 f919 	bl	8001554 <HAL_ADC_GetValue>
 8000322:	4603      	mov	r3, r0
 8000324:	4a0a      	ldr	r2, [pc, #40]	@ (8000350 <main+0x88>)
 8000326:	6053      	str	r3, [r2, #4]

	  HAL_ADC_Stop(&hadc1);
 8000328:	4808      	ldr	r0, [pc, #32]	@ (800034c <main+0x84>)
 800032a:	f001 f807 	bl	800133c <HAL_ADC_Stop>


	  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800032e:	4807      	ldr	r0, [pc, #28]	@ (800034c <main+0x84>)
 8000330:	f002 faee 	bl	8002910 <HAL_ADCEx_InjectedStart_IT>

	  my_counter++;
 8000334:	4b04      	ldr	r3, [pc, #16]	@ (8000348 <main+0x80>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	3301      	adds	r3, #1
 800033a:	4a03      	ldr	r2, [pc, #12]	@ (8000348 <main+0x80>)
 800033c:	6013      	str	r3, [r2, #0]

	  HAL_Delay(100);
 800033e:	2064      	movs	r0, #100	@ 0x64
 8000340:	f000 fae8 	bl	8000914 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000344:	bf00      	nop
 8000346:	e7d8      	b.n	80002fa <main+0x32>
 8000348:	200000a4 	.word	0x200000a4
 800034c:	20000028 	.word	0x20000028
 8000350:	20000094 	.word	0x20000094

08000354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b094      	sub	sp, #80	@ 0x50
 8000358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035a:	f107 0318 	add.w	r3, r7, #24
 800035e:	2238      	movs	r2, #56	@ 0x38
 8000360:	2100      	movs	r1, #0
 8000362:	4618      	mov	r0, r3
 8000364:	f004 fbe2 	bl	8004b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000368:	1d3b      	adds	r3, r7, #4
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]
 8000374:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000376:	2000      	movs	r0, #0
 8000378:	f003 fc3e 	bl	8003bf8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800037c:	2301      	movs	r3, #1
 800037e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000380:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000384:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000386:	2302      	movs	r3, #2
 8000388:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800038a:	2303      	movs	r3, #3
 800038c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800038e:	2302      	movs	r3, #2
 8000390:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000392:	2355      	movs	r3, #85	@ 0x55
 8000394:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000396:	2302      	movs	r3, #2
 8000398:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800039a:	2302      	movs	r3, #2
 800039c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800039e:	2302      	movs	r3, #2
 80003a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a2:	f107 0318 	add.w	r3, r7, #24
 80003a6:	4618      	mov	r0, r3
 80003a8:	f003 fcda 	bl	8003d60 <HAL_RCC_OscConfig>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80003b2:	f000 f93f 	bl	8000634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b6:	230f      	movs	r3, #15
 80003b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ba:	2303      	movs	r3, #3
 80003bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003be:	2300      	movs	r3, #0
 80003c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	2104      	movs	r1, #4
 80003ce:	4618      	mov	r0, r3
 80003d0:	f003 ffd8 	bl	8004384 <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003da:	f000 f92b 	bl	8000634 <Error_Handler>
  }
}
 80003de:	bf00      	nop
 80003e0:	3750      	adds	r7, #80	@ 0x50
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
	...

080003e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b09a      	sub	sp, #104	@ 0x68
 80003ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80003ee:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003fa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80003fe:	2220      	movs	r2, #32
 8000400:	2100      	movs	r1, #0
 8000402:	4618      	mov	r0, r3
 8000404:	f004 fb92 	bl	8004b2c <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000408:	463b      	mov	r3, r7
 800040a:	223c      	movs	r2, #60	@ 0x3c
 800040c:	2100      	movs	r1, #0
 800040e:	4618      	mov	r0, r3
 8000410:	f004 fb8c 	bl	8004b2c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000414:	4b56      	ldr	r3, [pc, #344]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000416:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800041a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 800041c:	4b54      	ldr	r3, [pc, #336]	@ (8000570 <MX_ADC1_Init+0x188>)
 800041e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000422:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000424:	4b52      	ldr	r3, [pc, #328]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000426:	2200      	movs	r2, #0
 8000428:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800042a:	4b51      	ldr	r3, [pc, #324]	@ (8000570 <MX_ADC1_Init+0x188>)
 800042c:	2200      	movs	r2, #0
 800042e:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000430:	4b4f      	ldr	r3, [pc, #316]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000432:	2200      	movs	r2, #0
 8000434:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000436:	4b4e      	ldr	r3, [pc, #312]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000438:	2201      	movs	r2, #1
 800043a:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800043c:	4b4c      	ldr	r3, [pc, #304]	@ (8000570 <MX_ADC1_Init+0x188>)
 800043e:	2204      	movs	r2, #4
 8000440:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000442:	4b4b      	ldr	r3, [pc, #300]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000444:	2200      	movs	r2, #0
 8000446:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000448:	4b49      	ldr	r3, [pc, #292]	@ (8000570 <MX_ADC1_Init+0x188>)
 800044a:	2200      	movs	r2, #0
 800044c:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 800044e:	4b48      	ldr	r3, [pc, #288]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000450:	2202      	movs	r2, #2
 8000452:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000454:	4b46      	ldr	r3, [pc, #280]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000456:	2201      	movs	r2, #1
 8000458:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfDiscConversion = 2;
 800045c:	4b44      	ldr	r3, [pc, #272]	@ (8000570 <MX_ADC1_Init+0x188>)
 800045e:	2202      	movs	r2, #2
 8000460:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000462:	4b43      	ldr	r3, [pc, #268]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000464:	2200      	movs	r2, #0
 8000466:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000468:	4b41      	ldr	r3, [pc, #260]	@ (8000570 <MX_ADC1_Init+0x188>)
 800046a:	2200      	movs	r2, #0
 800046c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800046e:	4b40      	ldr	r3, [pc, #256]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000470:	2200      	movs	r2, #0
 8000472:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000476:	4b3e      	ldr	r3, [pc, #248]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000478:	2200      	movs	r2, #0
 800047a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800047c:	4b3c      	ldr	r3, [pc, #240]	@ (8000570 <MX_ADC1_Init+0x188>)
 800047e:	2200      	movs	r2, #0
 8000480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000484:	483a      	ldr	r0, [pc, #232]	@ (8000570 <MX_ADC1_Init+0x188>)
 8000486:	f000 fd19 	bl	8000ebc <HAL_ADC_Init>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000490:	f000 f8d0 	bl	8000634 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000494:	2300      	movs	r3, #0
 8000496:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000498:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800049c:	4619      	mov	r1, r3
 800049e:	4834      	ldr	r0, [pc, #208]	@ (8000570 <MX_ADC1_Init+0x188>)
 80004a0:	f003 f85c 	bl	800355c <HAL_ADCEx_MultiModeConfigChannel>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80004aa:	f000 f8c3 	bl	8000634 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80004ae:	4b31      	ldr	r3, [pc, #196]	@ (8000574 <MX_ADC1_Init+0x18c>)
 80004b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004b2:	2306      	movs	r3, #6
 80004b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80004b6:	2302      	movs	r3, #2
 80004b8:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004ba:	237f      	movs	r3, #127	@ 0x7f
 80004bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004be:	2304      	movs	r3, #4
 80004c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 80004c2:	2300      	movs	r3, #0
 80004c4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004c6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80004ca:	4619      	mov	r1, r3
 80004cc:	4828      	ldr	r0, [pc, #160]	@ (8000570 <MX_ADC1_Init+0x188>)
 80004ce:	f001 fa87 	bl	80019e0 <HAL_ADC_ConfigChannel>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80004d8:	f000 f8ac 	bl	8000634 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80004dc:	4b26      	ldr	r3, [pc, #152]	@ (8000578 <MX_ADC1_Init+0x190>)
 80004de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004e0:	230c      	movs	r3, #12
 80004e2:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004e4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80004e8:	4619      	mov	r1, r3
 80004ea:	4821      	ldr	r0, [pc, #132]	@ (8000570 <MX_ADC1_Init+0x188>)
 80004ec:	f001 fa78 	bl	80019e0 <HAL_ADC_ConfigChannel>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 80004f6:	f000 f89d 	bl	8000634 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 80004fa:	4b20      	ldr	r3, [pc, #128]	@ (800057c <MX_ADC1_Init+0x194>)
 80004fc:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80004fe:	2309      	movs	r3, #9
 8000500:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000502:	2304      	movs	r3, #4
 8000504:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000506:	237f      	movs	r3, #127	@ 0x7f
 8000508:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800050a:	2304      	movs	r3, #4
 800050c:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000516:	2300      	movs	r3, #0
 8000518:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 800051c:	2300      	movs	r3, #0
 800051e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000522:	2300      	movs	r3, #0
 8000524:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000528:	2300      	movs	r3, #0
 800052a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 800052c:	2300      	movs	r3, #0
 800052e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000530:	2300      	movs	r3, #0
 8000532:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000536:	463b      	mov	r3, r7
 8000538:	4619      	mov	r1, r3
 800053a:	480d      	ldr	r0, [pc, #52]	@ (8000570 <MX_ADC1_Init+0x188>)
 800053c:	f002 fb2e 	bl	8002b9c <HAL_ADCEx_InjectedConfigChannel>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <MX_ADC1_Init+0x162>
  {
    Error_Handler();
 8000546:	f000 f875 	bl	8000634 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VBAT;
 800054a:	4b0d      	ldr	r3, [pc, #52]	@ (8000580 <MX_ADC1_Init+0x198>)
 800054c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800054e:	f240 130f 	movw	r3, #271	@ 0x10f
 8000552:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000554:	463b      	mov	r3, r7
 8000556:	4619      	mov	r1, r3
 8000558:	4805      	ldr	r0, [pc, #20]	@ (8000570 <MX_ADC1_Init+0x188>)
 800055a:	f002 fb1f 	bl	8002b9c <HAL_ADCEx_InjectedConfigChannel>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <MX_ADC1_Init+0x180>
  {
    Error_Handler();
 8000564:	f000 f866 	bl	8000634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000568:	bf00      	nop
 800056a:	3768      	adds	r7, #104	@ 0x68
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	20000028 	.word	0x20000028
 8000574:	04300002 	.word	0x04300002
 8000578:	08600004 	.word	0x08600004
 800057c:	c3210000 	.word	0xc3210000
 8000580:	c7520000 	.word	0xc7520000

08000584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b088      	sub	sp, #32
 8000588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 030c 	add.w	r3, r7, #12
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b24      	ldr	r3, [pc, #144]	@ (800062c <MX_GPIO_Init+0xa8>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059e:	4a23      	ldr	r2, [pc, #140]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005a6:	4b21      	ldr	r3, [pc, #132]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b2:	4b1e      	ldr	r3, [pc, #120]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	4a1d      	ldr	r2, [pc, #116]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005b8:	f043 0320 	orr.w	r3, r3, #32
 80005bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005be:	4b1b      	ldr	r3, [pc, #108]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	f003 0320 	and.w	r3, r3, #32
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b18      	ldr	r3, [pc, #96]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	4a17      	ldr	r2, [pc, #92]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d6:	4b15      	ldr	r3, [pc, #84]	@ (800062c <MX_GPIO_Init+0xa8>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	603b      	str	r3, [r7, #0]
 80005e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2140      	movs	r1, #64	@ 0x40
 80005e6:	4812      	ldr	r0, [pc, #72]	@ (8000630 <MX_GPIO_Init+0xac>)
 80005e8:	f003 faee 	bl	8003bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80005ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005f6:	2302      	movs	r3, #2
 80005f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80005fa:	f107 030c 	add.w	r3, r7, #12
 80005fe:	4619      	mov	r1, r3
 8000600:	480b      	ldr	r0, [pc, #44]	@ (8000630 <MX_GPIO_Init+0xac>)
 8000602:	f003 f95f 	bl	80038c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800060a:	2301      	movs	r3, #1
 800060c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000612:	2300      	movs	r3, #0
 8000614:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000616:	f107 030c 	add.w	r3, r7, #12
 800061a:	4619      	mov	r1, r3
 800061c:	4804      	ldr	r0, [pc, #16]	@ (8000630 <MX_GPIO_Init+0xac>)
 800061e:	f003 f951 	bl	80038c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000622:	bf00      	nop
 8000624:	3720      	adds	r7, #32
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40021000 	.word	0x40021000
 8000630:	48000800 	.word	0x48000800

08000634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000638:	b672      	cpsid	i
}
 800063a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800063c:	bf00      	nop
 800063e:	e7fd      	b.n	800063c <Error_Handler+0x8>

08000640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000646:	4b11      	ldr	r3, [pc, #68]	@ (800068c <HAL_MspInit+0x4c>)
 8000648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800064a:	4a10      	ldr	r2, [pc, #64]	@ (800068c <HAL_MspInit+0x4c>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6613      	str	r3, [r2, #96]	@ 0x60
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <HAL_MspInit+0x4c>)
 8000654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065e:	4b0b      	ldr	r3, [pc, #44]	@ (800068c <HAL_MspInit+0x4c>)
 8000660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000662:	4a0a      	ldr	r2, [pc, #40]	@ (800068c <HAL_MspInit+0x4c>)
 8000664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000668:	6593      	str	r3, [r2, #88]	@ 0x58
 800066a:	4b08      	ldr	r3, [pc, #32]	@ (800068c <HAL_MspInit+0x4c>)
 800066c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800066e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000672:	603b      	str	r3, [r7, #0]
 8000674:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8000676:	2002      	movs	r0, #2
 8000678:	f000 f96e 	bl	8000958 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 800067c:	f000 f980 	bl	8000980 <HAL_SYSCFG_DisableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000680:	f003 fb5e 	bl	8003d40 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000684:	bf00      	nop
 8000686:	3708      	adds	r7, #8
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	40021000 	.word	0x40021000

08000690 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b09a      	sub	sp, #104	@ 0x68
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000698:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a8:	f107 0310 	add.w	r3, r7, #16
 80006ac:	2244      	movs	r2, #68	@ 0x44
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f004 fa3b 	bl	8004b2c <memset>
  if(hadc->Instance==ADC1)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80006be:	d13c      	bne.n	800073a <HAL_ADC_MspInit+0xaa>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80006c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006c4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80006c6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80006ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006cc:	f107 0310 	add.w	r3, r7, #16
 80006d0:	4618      	mov	r0, r3
 80006d2:	f004 f83b 	bl	800474c <HAL_RCCEx_PeriphCLKConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80006dc:	f7ff ffaa 	bl	8000634 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80006e0:	4b18      	ldr	r3, [pc, #96]	@ (8000744 <HAL_ADC_MspInit+0xb4>)
 80006e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e4:	4a17      	ldr	r2, [pc, #92]	@ (8000744 <HAL_ADC_MspInit+0xb4>)
 80006e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80006ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ec:	4b15      	ldr	r3, [pc, #84]	@ (8000744 <HAL_ADC_MspInit+0xb4>)
 80006ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f8:	4b12      	ldr	r3, [pc, #72]	@ (8000744 <HAL_ADC_MspInit+0xb4>)
 80006fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fc:	4a11      	ldr	r2, [pc, #68]	@ (8000744 <HAL_ADC_MspInit+0xb4>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000704:	4b0f      	ldr	r3, [pc, #60]	@ (8000744 <HAL_ADC_MspInit+0xb4>)
 8000706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000708:	f003 0301 	and.w	r3, r3, #1
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000710:	2303      	movs	r3, #3
 8000712:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000714:	2303      	movs	r3, #3
 8000716:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000720:	4619      	mov	r1, r3
 8000722:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000726:	f003 f8cd 	bl	80038c4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800072a:	2200      	movs	r2, #0
 800072c:	2100      	movs	r1, #0
 800072e:	2012      	movs	r0, #18
 8000730:	f003 f893 	bl	800385a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000734:	2012      	movs	r0, #18
 8000736:	f003 f8aa 	bl	800388e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800073a:	bf00      	nop
 800073c:	3768      	adds	r7, #104	@ 0x68
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000

08000748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <NMI_Handler+0x4>

08000750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <HardFault_Handler+0x4>

08000758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <MemManage_Handler+0x4>

08000760 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <BusFault_Handler+0x4>

08000768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <UsageFault_Handler+0x4>

08000770 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr

0800077e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800077e:	b480      	push	{r7}
 8000780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr

0800078c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr

0800079a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800079e:	f000 f89b 	bl	80008d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80007ac:	4802      	ldr	r0, [pc, #8]	@ (80007b8 <ADC1_2_IRQHandler+0x10>)
 80007ae:	f000 fedf 	bl	8001570 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000028 	.word	0x20000028

080007bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007c0:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <SystemInit+0x20>)
 80007c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007c6:	4a05      	ldr	r2, [pc, #20]	@ (80007dc <SystemInit+0x20>)
 80007c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007e0:	480d      	ldr	r0, [pc, #52]	@ (8000818 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007e2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007e4:	f7ff ffea 	bl	80007bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007e8:	480c      	ldr	r0, [pc, #48]	@ (800081c <LoopForever+0x6>)
  ldr r1, =_edata
 80007ea:	490d      	ldr	r1, [pc, #52]	@ (8000820 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000824 <LoopForever+0xe>)
  movs r3, #0
 80007ee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80007f0:	e002      	b.n	80007f8 <LoopCopyDataInit>

080007f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007f6:	3304      	adds	r3, #4

080007f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007fc:	d3f9      	bcc.n	80007f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000828 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000800:	4c0a      	ldr	r4, [pc, #40]	@ (800082c <LoopForever+0x16>)
  movs r3, #0
 8000802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000804:	e001      	b.n	800080a <LoopFillZerobss>

08000806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000808:	3204      	adds	r2, #4

0800080a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800080a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800080c:	d3fb      	bcc.n	8000806 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800080e:	f004 f995 	bl	8004b3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000812:	f7ff fd59 	bl	80002c8 <main>

08000816 <LoopForever>:

LoopForever:
    b LoopForever
 8000816:	e7fe      	b.n	8000816 <LoopForever>
  ldr   r0, =_estack
 8000818:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800081c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000820:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000824:	08004bb4 	.word	0x08004bb4
  ldr r2, =_sbss
 8000828:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800082c:	200000ac 	.word	0x200000ac

08000830 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000830:	e7fe      	b.n	8000830 <COMP1_2_3_IRQHandler>

08000832 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	b082      	sub	sp, #8
 8000836:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000838:	2300      	movs	r3, #0
 800083a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800083c:	2003      	movs	r0, #3
 800083e:	f003 f801 	bl	8003844 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000842:	200f      	movs	r0, #15
 8000844:	f000 f80e 	bl	8000864 <HAL_InitTick>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d002      	beq.n	8000854 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	71fb      	strb	r3, [r7, #7]
 8000852:	e001      	b.n	8000858 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000854:	f7ff fef4 	bl	8000640 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000858:	79fb      	ldrb	r3, [r7, #7]

}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800086c:	2300      	movs	r3, #0
 800086e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000870:	4b16      	ldr	r3, [pc, #88]	@ (80008cc <HAL_InitTick+0x68>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d022      	beq.n	80008be <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000878:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <HAL_InitTick+0x6c>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b13      	ldr	r3, [pc, #76]	@ (80008cc <HAL_InitTick+0x68>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000884:	fbb1 f3f3 	udiv	r3, r1, r3
 8000888:	fbb2 f3f3 	udiv	r3, r2, r3
 800088c:	4618      	mov	r0, r3
 800088e:	f003 f80c 	bl	80038aa <HAL_SYSTICK_Config>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d10f      	bne.n	80008b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2b0f      	cmp	r3, #15
 800089c:	d809      	bhi.n	80008b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800089e:	2200      	movs	r2, #0
 80008a0:	6879      	ldr	r1, [r7, #4]
 80008a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008a6:	f002 ffd8 	bl	800385a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008aa:	4a0a      	ldr	r2, [pc, #40]	@ (80008d4 <HAL_InitTick+0x70>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6013      	str	r3, [r2, #0]
 80008b0:	e007      	b.n	80008c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	73fb      	strb	r3, [r7, #15]
 80008b6:	e004      	b.n	80008c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008b8:	2301      	movs	r3, #1
 80008ba:	73fb      	strb	r3, [r7, #15]
 80008bc:	e001      	b.n	80008c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008be:	2301      	movs	r3, #1
 80008c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80008c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3710      	adds	r7, #16
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000008 	.word	0x20000008
 80008d0:	20000000 	.word	0x20000000
 80008d4:	20000004 	.word	0x20000004

080008d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008dc:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <HAL_IncTick+0x1c>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <HAL_IncTick+0x20>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4413      	add	r3, r2
 80008e6:	4a03      	ldr	r2, [pc, #12]	@ (80008f4 <HAL_IncTick+0x1c>)
 80008e8:	6013      	str	r3, [r2, #0]
}
 80008ea:	bf00      	nop
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	200000a8 	.word	0x200000a8
 80008f8:	20000008 	.word	0x20000008

080008fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000900:	4b03      	ldr	r3, [pc, #12]	@ (8000910 <HAL_GetTick+0x14>)
 8000902:	681b      	ldr	r3, [r3, #0]
}
 8000904:	4618      	mov	r0, r3
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	200000a8 	.word	0x200000a8

08000914 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800091c:	f7ff ffee 	bl	80008fc <HAL_GetTick>
 8000920:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800092c:	d004      	beq.n	8000938 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <HAL_Delay+0x40>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	4413      	add	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000938:	bf00      	nop
 800093a:	f7ff ffdf 	bl	80008fc <HAL_GetTick>
 800093e:	4602      	mov	r2, r0
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	1ad3      	subs	r3, r2, r3
 8000944:	68fa      	ldr	r2, [r7, #12]
 8000946:	429a      	cmp	r2, r3
 8000948:	d8f7      	bhi.n	800093a <HAL_Delay+0x26>
  {
  }
}
 800094a:	bf00      	nop
 800094c:	bf00      	nop
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20000008 	.word	0x20000008

08000958 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f023 0202 	bic.w	r2, r3, #2
 8000968:	4904      	ldr	r1, [pc, #16]	@ (800097c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4313      	orrs	r3, r2
 800096e:	600b      	str	r3, [r1, #0]
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	40010030 	.word	0x40010030

08000980 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a04      	ldr	r2, [pc, #16]	@ (800099c <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 800098a:	f023 0301 	bic.w	r3, r3, #1
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40010030 	.word	0x40010030

080009a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	431a      	orrs	r2, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	609a      	str	r2, [r3, #8]
}
 80009ba:	bf00      	nop
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80009c6:	b480      	push	{r7}
 80009c8:	b083      	sub	sp, #12
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	6078      	str	r0, [r7, #4]
 80009ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	431a      	orrs	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	609a      	str	r2, [r3, #8]
}
 80009e0:	bf00      	nop
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b087      	sub	sp, #28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
 8000a14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	3360      	adds	r3, #96	@ 0x60
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	4413      	add	r3, r2
 8000a22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b08      	ldr	r3, [pc, #32]	@ (8000a4c <LL_ADC_SetOffset+0x44>)
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000a32:	683a      	ldr	r2, [r7, #0]
 8000a34:	430a      	orrs	r2, r1
 8000a36:	4313      	orrs	r3, r2
 8000a38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000a40:	bf00      	nop
 8000a42:	371c      	adds	r7, #28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	03fff000 	.word	0x03fff000

08000a50 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b085      	sub	sp, #20
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	3360      	adds	r3, #96	@ 0x60
 8000a5e:	461a      	mov	r2, r3
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	4413      	add	r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b087      	sub	sp, #28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	3360      	adds	r3, #96	@ 0x60
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	4413      	add	r3, r2
 8000a94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000aa6:	bf00      	nop
 8000aa8:	371c      	adds	r7, #28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b087      	sub	sp, #28
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	60f8      	str	r0, [r7, #12]
 8000aba:	60b9      	str	r1, [r7, #8]
 8000abc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	3360      	adds	r3, #96	@ 0x60
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	4413      	add	r3, r2
 8000aca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	431a      	orrs	r2, r3
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000adc:	bf00      	nop
 8000ade:	371c      	adds	r7, #28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b087      	sub	sp, #28
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	3360      	adds	r3, #96	@ 0x60
 8000af8:	461a      	mov	r2, r3
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	4413      	add	r3, r2
 8000b00:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	431a      	orrs	r2, r3
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000b12:	bf00      	nop
 8000b14:	371c      	adds	r7, #28
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b083      	sub	sp, #12
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
 8000b26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	695b      	ldr	r3, [r3, #20]
 8000b2c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	431a      	orrs	r2, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	615a      	str	r2, [r3, #20]
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d101      	bne.n	8000b5c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000b58:	2301      	movs	r3, #1
 8000b5a:	e000      	b.n	8000b5e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	370c      	adds	r7, #12
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr

08000b6a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	b087      	sub	sp, #28
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	60f8      	str	r0, [r7, #12]
 8000b72:	60b9      	str	r1, [r7, #8]
 8000b74:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3330      	adds	r3, #48	@ 0x30
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	0a1b      	lsrs	r3, r3, #8
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	f003 030c 	and.w	r3, r3, #12
 8000b86:	4413      	add	r3, r2
 8000b88:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	f003 031f 	and.w	r3, r3, #31
 8000b94:	211f      	movs	r1, #31
 8000b96:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	401a      	ands	r2, r3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	0e9b      	lsrs	r3, r3, #26
 8000ba2:	f003 011f 	and.w	r1, r3, #31
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	f003 031f 	and.w	r3, r3, #31
 8000bac:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb0:	431a      	orrs	r2, r3
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000bb6:	bf00      	nop
 8000bb8:	371c      	adds	r7, #28
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e000      	b.n	8000bdc <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8000bda:	2300      	movs	r3, #0
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b087      	sub	sp, #28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	3314      	adds	r3, #20
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	0e5b      	lsrs	r3, r3, #25
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	f003 0304 	and.w	r3, r3, #4
 8000c04:	4413      	add	r3, r2
 8000c06:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	0d1b      	lsrs	r3, r3, #20
 8000c10:	f003 031f 	and.w	r3, r3, #31
 8000c14:	2107      	movs	r1, #7
 8000c16:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	401a      	ands	r2, r3
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	0d1b      	lsrs	r3, r3, #20
 8000c22:	f003 031f 	and.w	r3, r3, #31
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	431a      	orrs	r2, r3
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000c32:	bf00      	nop
 8000c34:	371c      	adds	r7, #28
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	401a      	ands	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f003 0318 	and.w	r3, r3, #24
 8000c62:	4908      	ldr	r1, [pc, #32]	@ (8000c84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000c64:	40d9      	lsrs	r1, r3
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	400b      	ands	r3, r1
 8000c6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c6e:	431a      	orrs	r2, r3
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000c76:	bf00      	nop
 8000c78:	3714      	adds	r7, #20
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	0007ffff 	.word	0x0007ffff

08000c88 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	f003 031f 	and.w	r3, r3, #31
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000cd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	6093      	str	r3, [r2, #8]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cf8:	d101      	bne.n	8000cfe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e000      	b.n	8000d00 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	689b      	ldr	r3, [r3, #8]
 8000d18:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000d1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d20:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	689b      	ldr	r3, [r3, #8]
 8000d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000d48:	d101      	bne.n	8000d4e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	689b      	ldr	r3, [r3, #8]
 8000d68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000d6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d70:	f043 0201 	orr.w	r2, r3, #1
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000d94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d98:	f043 0202 	orr.w	r2, r3, #2
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	689b      	ldr	r3, [r3, #8]
 8000db8:	f003 0301 	and.w	r3, r3, #1
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d101      	bne.n	8000dc4 <LL_ADC_IsEnabled+0x18>
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e000      	b.n	8000dc6 <LL_ADC_IsEnabled+0x1a>
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b083      	sub	sp, #12
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d101      	bne.n	8000dea <LL_ADC_IsDisableOngoing+0x18>
 8000de6:	2301      	movs	r3, #1
 8000de8:	e000      	b.n	8000dec <LL_ADC_IsDisableOngoing+0x1a>
 8000dea:	2300      	movs	r3, #0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000e08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e0c:	f043 0204 	orr.w	r2, r3, #4
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000e30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e34:	f043 0210 	orr.w	r2, r3, #16
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	689b      	ldr	r3, [r3, #8]
 8000e54:	f003 0304 	and.w	r3, r3, #4
 8000e58:	2b04      	cmp	r3, #4
 8000e5a:	d101      	bne.n	8000e60 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e000      	b.n	8000e62 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	b083      	sub	sp, #12
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000e7e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e82:	f043 0220 	orr.w	r2, r3, #32
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	f003 0308 	and.w	r3, r3, #8
 8000ea6:	2b08      	cmp	r3, #8
 8000ea8:	d101      	bne.n	8000eae <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e000      	b.n	8000eb0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000eae:	2300      	movs	r3, #0
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000ebc:	b590      	push	{r4, r7, lr}
 8000ebe:	b089      	sub	sp, #36	@ 0x24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d101      	bne.n	8000ed6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e167      	b.n	80011a6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	695b      	ldr	r3, [r3, #20]
 8000eda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d109      	bne.n	8000ef8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff fbd3 	bl	8000690 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2200      	movs	r2, #0
 8000eee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fef1 	bl	8000ce4 <LL_ADC_IsDeepPowerDownEnabled>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d004      	beq.n	8000f12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fed7 	bl	8000cc0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff ff0c 	bl	8000d34 <LL_ADC_IsInternalRegulatorEnabled>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d115      	bne.n	8000f4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff fef0 	bl	8000d0c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000f2c:	4ba0      	ldr	r3, [pc, #640]	@ (80011b0 <HAL_ADC_Init+0x2f4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	099b      	lsrs	r3, r3, #6
 8000f32:	4aa0      	ldr	r2, [pc, #640]	@ (80011b4 <HAL_ADC_Init+0x2f8>)
 8000f34:	fba2 2303 	umull	r2, r3, r2, r3
 8000f38:	099b      	lsrs	r3, r3, #6
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000f40:	e002      	b.n	8000f48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	3b01      	subs	r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f9      	bne.n	8000f42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff feee 	bl	8000d34 <LL_ADC_IsInternalRegulatorEnabled>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d10d      	bne.n	8000f7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f62:	f043 0210 	orr.w	r2, r3, #16
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6e:	f043 0201 	orr.w	r2, r3, #1
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff ff62 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 8000f84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f8a:	f003 0310 	and.w	r3, r3, #16
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	f040 8100 	bne.w	8001194 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f040 80fc 	bne.w	8001194 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fa0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000fa4:	f043 0202 	orr.w	r2, r3, #2
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fefb 	bl	8000dac <LL_ADC_IsEnabled>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d111      	bne.n	8000fe0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000fbc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8000fc0:	f7ff fef4 	bl	8000dac <LL_ADC_IsEnabled>
 8000fc4:	4604      	mov	r4, r0
 8000fc6:	487c      	ldr	r0, [pc, #496]	@ (80011b8 <HAL_ADC_Init+0x2fc>)
 8000fc8:	f7ff fef0 	bl	8000dac <LL_ADC_IsEnabled>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4323      	orrs	r3, r4
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d105      	bne.n	8000fe0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4878      	ldr	r0, [pc, #480]	@ (80011bc <HAL_ADC_Init+0x300>)
 8000fdc:	f7ff fce0 	bl	80009a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7f5b      	ldrb	r3, [r3, #29]
 8000fe4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000fea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000ff0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000ff6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000ffe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800100a:	2b01      	cmp	r3, #1
 800100c:	d106      	bne.n	800101c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001012:	3b01      	subs	r3, #1
 8001014:	045b      	lsls	r3, r3, #17
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4313      	orrs	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001020:	2b00      	cmp	r3, #0
 8001022:	d009      	beq.n	8001038 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001028:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001030:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4313      	orrs	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	68da      	ldr	r2, [r3, #12]
 800103e:	4b60      	ldr	r3, [pc, #384]	@ (80011c0 <HAL_ADC_Init+0x304>)
 8001040:	4013      	ands	r3, r2
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	6812      	ldr	r2, [r2, #0]
 8001046:	69b9      	ldr	r1, [r7, #24]
 8001048:	430b      	orrs	r3, r1
 800104a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	691b      	ldr	r3, [r3, #16]
 8001052:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	430a      	orrs	r2, r1
 8001060:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff ff15 	bl	8000e96 <LL_ADC_INJ_IsConversionOngoing>
 800106c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d16d      	bne.n	8001150 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d16a      	bne.n	8001150 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800107e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001086:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001088:	4313      	orrs	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001096:	f023 0302 	bic.w	r3, r3, #2
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	6812      	ldr	r2, [r2, #0]
 800109e:	69b9      	ldr	r1, [r7, #24]
 80010a0:	430b      	orrs	r3, r1
 80010a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	691b      	ldr	r3, [r3, #16]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d017      	beq.n	80010dc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	691a      	ldr	r2, [r3, #16]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80010ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80010c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80010c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	6911      	ldr	r1, [r2, #16]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	6812      	ldr	r2, [r2, #0]
 80010d4:	430b      	orrs	r3, r1
 80010d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80010da:	e013      	b.n	8001104 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	691a      	ldr	r2, [r3, #16]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80010ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80010fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001100:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800110a:	2b01      	cmp	r3, #1
 800110c:	d118      	bne.n	8001140 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	691b      	ldr	r3, [r3, #16]
 8001114:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001118:	f023 0304 	bic.w	r3, r3, #4
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001124:	4311      	orrs	r1, r2
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800112a:	4311      	orrs	r1, r2
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001130:	430a      	orrs	r2, r1
 8001132:	431a      	orrs	r2, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f042 0201 	orr.w	r2, r2, #1
 800113c:	611a      	str	r2, [r3, #16]
 800113e:	e007      	b.n	8001150 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	691a      	ldr	r2, [r3, #16]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f022 0201 	bic.w	r2, r2, #1
 800114e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d10c      	bne.n	8001172 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f023 010f 	bic.w	r1, r3, #15
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	1e5a      	subs	r2, r3, #1
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	430a      	orrs	r2, r1
 800116e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001170:	e007      	b.n	8001182 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f022 020f 	bic.w	r2, r2, #15
 8001180:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001186:	f023 0303 	bic.w	r3, r3, #3
 800118a:	f043 0201 	orr.w	r2, r3, #1
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001192:	e007      	b.n	80011a4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001198:	f043 0210 	orr.w	r2, r3, #16
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80011a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3724      	adds	r7, #36	@ 0x24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd90      	pop	{r4, r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000000 	.word	0x20000000
 80011b4:	053e2d63 	.word	0x053e2d63
 80011b8:	50000100 	.word	0x50000100
 80011bc:	50000300 	.word	0x50000300
 80011c0:	fff04007 	.word	0xfff04007

080011c4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80011cc:	4859      	ldr	r0, [pc, #356]	@ (8001334 <HAL_ADC_Start+0x170>)
 80011ce:	f7ff fd5b 	bl	8000c88 <LL_ADC_GetMultimode>
 80011d2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fe35 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f040 809f 	bne.w	8001324 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d101      	bne.n	80011f4 <HAL_ADC_Start+0x30>
 80011f0:	2302      	movs	r3, #2
 80011f2:	e09a      	b.n	800132a <HAL_ADC_Start+0x166>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2201      	movs	r2, #1
 80011f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f001 f89b 	bl	8002338 <ADC_Enable>
 8001202:	4603      	mov	r3, r0
 8001204:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	2b00      	cmp	r3, #0
 800120a:	f040 8086 	bne.w	800131a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001212:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001216:	f023 0301 	bic.w	r3, r3, #1
 800121a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a44      	ldr	r2, [pc, #272]	@ (8001338 <HAL_ADC_Start+0x174>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d002      	beq.n	8001232 <HAL_ADC_Start+0x6e>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	e001      	b.n	8001236 <HAL_ADC_Start+0x72>
 8001232:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	6812      	ldr	r2, [r2, #0]
 800123a:	4293      	cmp	r3, r2
 800123c:	d002      	beq.n	8001244 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d105      	bne.n	8001250 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001248:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001254:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001258:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800125c:	d106      	bne.n	800126c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001262:	f023 0206 	bic.w	r2, r3, #6
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	661a      	str	r2, [r3, #96]	@ 0x60
 800126a:	e002      	b.n	8001272 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	221c      	movs	r2, #28
 8001278:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a2c      	ldr	r2, [pc, #176]	@ (8001338 <HAL_ADC_Start+0x174>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d002      	beq.n	8001292 <HAL_ADC_Start+0xce>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	e001      	b.n	8001296 <HAL_ADC_Start+0xd2>
 8001292:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	4293      	cmp	r3, r2
 800129c:	d008      	beq.n	80012b0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	2b05      	cmp	r3, #5
 80012a8:	d002      	beq.n	80012b0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	2b09      	cmp	r3, #9
 80012ae:	d114      	bne.n	80012da <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d007      	beq.n	80012ce <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80012c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff fd90 	bl	8000df8 <LL_ADC_REG_StartConversion>
 80012d8:	e026      	b.n	8001328 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012de:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a13      	ldr	r2, [pc, #76]	@ (8001338 <HAL_ADC_Start+0x174>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d002      	beq.n	80012f6 <HAL_ADC_Start+0x132>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	e001      	b.n	80012fa <HAL_ADC_Start+0x136>
 80012f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80012fa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d00f      	beq.n	8001328 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800130c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001310:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001318:	e006      	b.n	8001328 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2200      	movs	r2, #0
 800131e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001322:	e001      	b.n	8001328 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001324:	2302      	movs	r3, #2
 8001326:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001328:	7dfb      	ldrb	r3, [r7, #23]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	50000300 	.word	0x50000300
 8001338:	50000100 	.word	0x50000100

0800133c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800134a:	2b01      	cmp	r3, #1
 800134c:	d101      	bne.n	8001352 <HAL_ADC_Stop+0x16>
 800134e:	2302      	movs	r3, #2
 8001350:	e023      	b.n	800139a <HAL_ADC_Stop+0x5e>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800135a:	2103      	movs	r1, #3
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 ff2f 	bl	80021c0 <ADC_ConversionStop>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d111      	bne.n	8001390 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f001 f869 	bl	8002444 <ADC_Disable>
 8001372:	4603      	mov	r3, r0
 8001374:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d109      	bne.n	8001390 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001380:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001384:	f023 0301 	bic.w	r3, r3, #1
 8001388:	f043 0201 	orr.w	r2, r3, #1
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001398:	7bfb      	ldrb	r3, [r7, #15]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80013ae:	4867      	ldr	r0, [pc, #412]	@ (800154c <HAL_ADC_PollForConversion+0x1a8>)
 80013b0:	f7ff fc6a 	bl	8000c88 <LL_ADC_GetMultimode>
 80013b4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d102      	bne.n	80013c4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80013be:	2308      	movs	r3, #8
 80013c0:	61fb      	str	r3, [r7, #28]
 80013c2:	e02a      	b.n	800141a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	2b05      	cmp	r3, #5
 80013ce:	d002      	beq.n	80013d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	2b09      	cmp	r3, #9
 80013d4:	d111      	bne.n	80013fa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	f003 0301 	and.w	r3, r3, #1
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d007      	beq.n	80013f4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013e8:	f043 0220 	orr.w	r2, r3, #32
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e0a6      	b.n	8001542 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80013f4:	2304      	movs	r3, #4
 80013f6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80013f8:	e00f      	b.n	800141a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80013fa:	4854      	ldr	r0, [pc, #336]	@ (800154c <HAL_ADC_PollForConversion+0x1a8>)
 80013fc:	f7ff fc52 	bl	8000ca4 <LL_ADC_GetMultiDMATransfer>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d007      	beq.n	8001416 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800140a:	f043 0220 	orr.w	r2, r3, #32
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e095      	b.n	8001542 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001416:	2304      	movs	r3, #4
 8001418:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800141a:	f7ff fa6f 	bl	80008fc <HAL_GetTick>
 800141e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001420:	e021      	b.n	8001466 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001428:	d01d      	beq.n	8001466 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800142a:	f7ff fa67 	bl	80008fc <HAL_GetTick>
 800142e:	4602      	mov	r2, r0
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d302      	bcc.n	8001440 <HAL_ADC_PollForConversion+0x9c>
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d112      	bne.n	8001466 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	4013      	ands	r3, r2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10b      	bne.n	8001466 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001452:	f043 0204 	orr.w	r2, r3, #4
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e06d      	b.n	8001542 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	4013      	ands	r3, r2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0d6      	beq.n	8001422 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001478:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fb5d 	bl	8000b44 <LL_ADC_REG_IsTriggerSourceSWStart>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d01c      	beq.n	80014ca <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7f5b      	ldrb	r3, [r3, #29]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d118      	bne.n	80014ca <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	2b08      	cmp	r3, #8
 80014a4:	d111      	bne.n	80014ca <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d105      	bne.n	80014ca <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c2:	f043 0201 	orr.w	r2, r3, #1
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a20      	ldr	r2, [pc, #128]	@ (8001550 <HAL_ADC_PollForConversion+0x1ac>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d002      	beq.n	80014da <HAL_ADC_PollForConversion+0x136>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	e001      	b.n	80014de <HAL_ADC_PollForConversion+0x13a>
 80014da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	6812      	ldr	r2, [r2, #0]
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d008      	beq.n	80014f8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d005      	beq.n	80014f8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	2b05      	cmp	r3, #5
 80014f0:	d002      	beq.n	80014f8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	2b09      	cmp	r3, #9
 80014f6:	d104      	bne.n	8001502 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	61bb      	str	r3, [r7, #24]
 8001500:	e00d      	b.n	800151e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a12      	ldr	r2, [pc, #72]	@ (8001550 <HAL_ADC_PollForConversion+0x1ac>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d002      	beq.n	8001512 <HAL_ADC_PollForConversion+0x16e>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	e001      	b.n	8001516 <HAL_ADC_PollForConversion+0x172>
 8001512:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001516:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	2b08      	cmp	r3, #8
 8001522:	d104      	bne.n	800152e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2208      	movs	r2, #8
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	e008      	b.n	8001540 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d103      	bne.n	8001540 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	220c      	movs	r2, #12
 800153e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	50000300 	.word	0x50000300
 8001550:	50000100 	.word	0x50000100

08001554 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
	...

08001570 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	@ 0x28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800158c:	4883      	ldr	r0, [pc, #524]	@ (800179c <HAL_ADC_IRQHandler+0x22c>)
 800158e:	f7ff fb7b 	bl	8000c88 <LL_ADC_GetMultimode>
 8001592:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d017      	beq.n	80015ce <HAL_ADC_IRQHandler+0x5e>
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d012      	beq.n	80015ce <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ac:	f003 0310 	and.w	r3, r3, #16
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d105      	bne.n	80015c0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015b8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f001 fae1 	bl	8002b88 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2202      	movs	r2, #2
 80015cc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d004      	beq.n	80015e2 <HAL_ADC_IRQHandler+0x72>
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	f003 0304 	and.w	r3, r3, #4
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d10a      	bne.n	80015f8 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 8085 	beq.w	80016f8 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d07f      	beq.n	80016f8 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fc:	f003 0310 	and.w	r3, r3, #16
 8001600:	2b00      	cmp	r3, #0
 8001602:	d105      	bne.n	8001610 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001608:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fa95 	bl	8000b44 <LL_ADC_REG_IsTriggerSourceSWStart>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d064      	beq.n	80016ea <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a5e      	ldr	r2, [pc, #376]	@ (80017a0 <HAL_ADC_IRQHandler+0x230>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d002      	beq.n	8001630 <HAL_ADC_IRQHandler+0xc0>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	e001      	b.n	8001634 <HAL_ADC_IRQHandler+0xc4>
 8001630:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	6812      	ldr	r2, [r2, #0]
 8001638:	4293      	cmp	r3, r2
 800163a:	d008      	beq.n	800164e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d005      	beq.n	800164e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	2b05      	cmp	r3, #5
 8001646:	d002      	beq.n	800164e <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2b09      	cmp	r3, #9
 800164c:	d104      	bne.n	8001658 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	623b      	str	r3, [r7, #32]
 8001656:	e00d      	b.n	8001674 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a50      	ldr	r2, [pc, #320]	@ (80017a0 <HAL_ADC_IRQHandler+0x230>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d002      	beq.n	8001668 <HAL_ADC_IRQHandler+0xf8>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	e001      	b.n	800166c <HAL_ADC_IRQHandler+0xfc>
 8001668:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800166c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001674:	6a3b      	ldr	r3, [r7, #32]
 8001676:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d135      	bne.n	80016ea <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 0308 	and.w	r3, r3, #8
 8001688:	2b08      	cmp	r3, #8
 800168a:	d12e      	bne.n	80016ea <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fbd9 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d11a      	bne.n	80016d2 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f022 020c 	bic.w	r2, r2, #12
 80016aa:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d112      	bne.n	80016ea <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c8:	f043 0201 	orr.w	r2, r3, #1
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80016d0:	e00b      	b.n	80016ea <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d6:	f043 0210 	orr.w	r2, r3, #16
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016e2:	f043 0201 	orr.w	r2, r3, #1
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f000 f95a 	bl	80019a4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	220c      	movs	r2, #12
 80016f6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d004      	beq.n	800170c <HAL_ADC_IRQHandler+0x19c>
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	f003 0320 	and.w	r3, r3, #32
 8001708:	2b00      	cmp	r3, #0
 800170a:	d10b      	bne.n	8001724 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001712:	2b00      	cmp	r3, #0
 8001714:	f000 809e 	beq.w	8001854 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800171e:	2b00      	cmp	r3, #0
 8001720:	f000 8098 	beq.w	8001854 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001728:	f003 0310 	and.w	r3, r3, #16
 800172c:	2b00      	cmp	r3, #0
 800172e:	d105      	bne.n	800173c <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001734:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fa3e 	bl	8000bc2 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001746:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff f9f9 	bl	8000b44 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001752:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a11      	ldr	r2, [pc, #68]	@ (80017a0 <HAL_ADC_IRQHandler+0x230>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d002      	beq.n	8001764 <HAL_ADC_IRQHandler+0x1f4>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	e001      	b.n	8001768 <HAL_ADC_IRQHandler+0x1f8>
 8001764:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	4293      	cmp	r3, r2
 800176e:	d008      	beq.n	8001782 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d005      	beq.n	8001782 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	2b06      	cmp	r3, #6
 800177a:	d002      	beq.n	8001782 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	2b07      	cmp	r3, #7
 8001780:	d104      	bne.n	800178c <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	623b      	str	r3, [r7, #32]
 800178a:	e011      	b.n	80017b0 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a03      	ldr	r2, [pc, #12]	@ (80017a0 <HAL_ADC_IRQHandler+0x230>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d006      	beq.n	80017a4 <HAL_ADC_IRQHandler+0x234>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	e005      	b.n	80017a8 <HAL_ADC_IRQHandler+0x238>
 800179c:	50000300 	.word	0x50000300
 80017a0:	50000100 	.word	0x50000100
 80017a4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017a8:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d047      	beq.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d007      	beq.n	80017d0 <HAL_ADC_IRQHandler+0x260>
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d03f      	beq.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d13a      	bne.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017da:	2b40      	cmp	r3, #64	@ 0x40
 80017dc:	d133      	bne.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d12e      	bne.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff fb52 	bl	8000e96 <LL_ADC_INJ_IsConversionOngoing>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d11a      	bne.n	800182e <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001806:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800180c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001818:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800181c:	2b00      	cmp	r3, #0
 800181e:	d112      	bne.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001824:	f043 0201 	orr.w	r2, r3, #1
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800182c:	e00b      	b.n	8001846 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001832:	f043 0210 	orr.w	r2, r3, #16
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800183e:	f043 0201 	orr.w	r2, r3, #1
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7fe fce6 	bl	8000218 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2260      	movs	r2, #96	@ 0x60
 8001852:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800185a:	2b00      	cmp	r3, #0
 800185c:	d011      	beq.n	8001882 <HAL_ADC_IRQHandler+0x312>
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001864:	2b00      	cmp	r3, #0
 8001866:	d00c      	beq.n	8001882 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800186c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f000 f89f 	bl	80019b8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2280      	movs	r2, #128	@ 0x80
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001888:	2b00      	cmp	r3, #0
 800188a:	d012      	beq.n	80018b2 <HAL_ADC_IRQHandler+0x342>
 800188c:	69bb      	ldr	r3, [r7, #24]
 800188e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00d      	beq.n	80018b2 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f001 f95c 	bl	8002b60 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d012      	beq.n	80018e2 <HAL_ADC_IRQHandler+0x372>
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00d      	beq.n	80018e2 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f001 f94e 	bl	8002b74 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018e0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	f003 0310 	and.w	r3, r3, #16
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d036      	beq.n	800195a <HAL_ADC_IRQHandler+0x3ea>
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	f003 0310 	and.w	r3, r3, #16
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d031      	beq.n	800195a <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d102      	bne.n	8001904 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80018fe:	2301      	movs	r3, #1
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
 8001902:	e014      	b.n	800192e <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d008      	beq.n	800191c <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800190a:	4825      	ldr	r0, [pc, #148]	@ (80019a0 <HAL_ADC_IRQHandler+0x430>)
 800190c:	f7ff f9ca 	bl	8000ca4 <LL_ADC_GetMultiDMATransfer>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00b      	beq.n	800192e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001916:	2301      	movs	r3, #1
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
 800191a:	e008      	b.n	800192e <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800192a:	2301      	movs	r3, #1
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001930:	2b01      	cmp	r3, #1
 8001932:	d10e      	bne.n	8001952 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001938:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001944:	f043 0202 	orr.w	r2, r3, #2
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 f83d 	bl	80019cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2210      	movs	r2, #16
 8001958:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001960:	2b00      	cmp	r3, #0
 8001962:	d018      	beq.n	8001996 <HAL_ADC_IRQHandler+0x426>
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800196a:	2b00      	cmp	r3, #0
 800196c:	d013      	beq.n	8001996 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001972:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800197e:	f043 0208 	orr.w	r2, r3, #8
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800198e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f001 f8db 	bl	8002b4c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001996:	bf00      	nop
 8001998:	3728      	adds	r7, #40	@ 0x28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	50000300 	.word	0x50000300

080019a4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b0b6      	sub	sp, #216	@ 0xd8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d101      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0x22>
 80019fe:	2302      	movs	r3, #2
 8001a00:	e3c8      	b.n	8002194 <HAL_ADC_ConfigChannel+0x7b4>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fa1a 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f040 83ad 	bne.w	8002176 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	6859      	ldr	r1, [r3, #4]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	f7ff f89e 	bl	8000b6a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff fa08 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 8001a38:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fa28 	bl	8000e96 <LL_ADC_INJ_IsConversionOngoing>
 8001a46:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a4a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f040 81d9 	bne.w	8001e06 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f040 81d4 	bne.w	8001e06 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001a66:	d10f      	bne.n	8001a88 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6818      	ldr	r0, [r3, #0]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2200      	movs	r2, #0
 8001a72:	4619      	mov	r1, r3
 8001a74:	f7ff f8b8 	bl	8000be8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff f84c 	bl	8000b1e <LL_ADC_SetSamplingTimeCommonConfig>
 8001a86:	e00e      	b.n	8001aa6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6818      	ldr	r0, [r3, #0]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	6819      	ldr	r1, [r3, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	461a      	mov	r2, r3
 8001a96:	f7ff f8a7 	bl	8000be8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff f83c 	bl	8000b1e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	695a      	ldr	r2, [r3, #20]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	08db      	lsrs	r3, r3, #3
 8001ab2:	f003 0303 	and.w	r3, r3, #3
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	2b04      	cmp	r3, #4
 8001ac6:	d022      	beq.n	8001b0e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	6919      	ldr	r1, [r3, #16]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001ad8:	f7fe ff96 	bl	8000a08 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6818      	ldr	r0, [r3, #0]
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	6919      	ldr	r1, [r3, #16]
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f7fe ffe2 	bl	8000ab2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d102      	bne.n	8001b04 <HAL_ADC_ConfigChannel+0x124>
 8001afe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b02:	e000      	b.n	8001b06 <HAL_ADC_ConfigChannel+0x126>
 8001b04:	2300      	movs	r3, #0
 8001b06:	461a      	mov	r2, r3
 8001b08:	f7fe ffee 	bl	8000ae8 <LL_ADC_SetOffsetSaturation>
 8001b0c:	e17b      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2100      	movs	r1, #0
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe ff9b 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10a      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x15a>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe ff90 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	0e9b      	lsrs	r3, r3, #26
 8001b34:	f003 021f 	and.w	r2, r3, #31
 8001b38:	e01e      	b.n	8001b78 <HAL_ADC_ConfigChannel+0x198>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe ff85 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001b50:	fa93 f3a3 	rbit	r3, r3
 8001b54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001b5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001b68:	2320      	movs	r3, #32
 8001b6a:	e004      	b.n	8001b76 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001b6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b70:	fab3 f383 	clz	r3, r3
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d105      	bne.n	8001b90 <HAL_ADC_ConfigChannel+0x1b0>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	0e9b      	lsrs	r3, r3, #26
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	e018      	b.n	8001bc2 <HAL_ADC_ConfigChannel+0x1e2>
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001b9c:	fa93 f3a3 	rbit	r3, r3
 8001ba0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001ba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ba8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001bac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001bb4:	2320      	movs	r3, #32
 8001bb6:	e004      	b.n	8001bc2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001bb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001bbc:	fab3 f383 	clz	r3, r3
 8001bc0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d106      	bne.n	8001bd4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2100      	movs	r1, #0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe ff54 	bl	8000a7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2101      	movs	r1, #1
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe ff38 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001be0:	4603      	mov	r3, r0
 8001be2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d10a      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x220>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2101      	movs	r1, #1
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7fe ff2d 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	0e9b      	lsrs	r3, r3, #26
 8001bfa:	f003 021f 	and.w	r2, r3, #31
 8001bfe:	e01e      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x25e>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2101      	movs	r1, #1
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7fe ff22 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001c1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001c26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001c2e:	2320      	movs	r3, #32
 8001c30:	e004      	b.n	8001c3c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001c32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c36:	fab3 f383 	clz	r3, r3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d105      	bne.n	8001c56 <HAL_ADC_ConfigChannel+0x276>
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	0e9b      	lsrs	r3, r3, #26
 8001c50:	f003 031f 	and.w	r3, r3, #31
 8001c54:	e018      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x2a8>
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c62:	fa93 f3a3 	rbit	r3, r3
 8001c66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001c6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001c72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001c7a:	2320      	movs	r3, #32
 8001c7c:	e004      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001c7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c82:	fab3 f383 	clz	r3, r3
 8001c86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d106      	bne.n	8001c9a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2200      	movs	r2, #0
 8001c92:	2101      	movs	r1, #1
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fef1 	bl	8000a7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fed5 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d10a      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x2e6>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe feca 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	0e9b      	lsrs	r3, r3, #26
 8001cc0:	f003 021f 	and.w	r2, r3, #31
 8001cc4:	e01e      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x324>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2102      	movs	r1, #2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe febf 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cdc:	fa93 f3a3 	rbit	r3, r3
 8001ce0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001ce4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ce8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001cec:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d101      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001cf4:	2320      	movs	r3, #32
 8001cf6:	e004      	b.n	8001d02 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001cf8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001cfc:	fab3 f383 	clz	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d105      	bne.n	8001d1c <HAL_ADC_ConfigChannel+0x33c>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	0e9b      	lsrs	r3, r3, #26
 8001d16:	f003 031f 	and.w	r3, r3, #31
 8001d1a:	e016      	b.n	8001d4a <HAL_ADC_ConfigChannel+0x36a>
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001d28:	fa93 f3a3 	rbit	r3, r3
 8001d2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001d2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001d30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001d34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001d3c:	2320      	movs	r3, #32
 8001d3e:	e004      	b.n	8001d4a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001d40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d44:	fab3 f383 	clz	r3, r3
 8001d48:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d106      	bne.n	8001d5c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2200      	movs	r2, #0
 8001d54:	2102      	movs	r1, #2
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fe90 	bl	8000a7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2103      	movs	r1, #3
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fe74 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10a      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x3a8>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2103      	movs	r1, #3
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fe69 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	0e9b      	lsrs	r3, r3, #26
 8001d82:	f003 021f 	and.w	r2, r3, #31
 8001d86:	e017      	b.n	8001db8 <HAL_ADC_ConfigChannel+0x3d8>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2103      	movs	r1, #3
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fe5e 	bl	8000a50 <LL_ADC_GetOffsetChannel>
 8001d94:	4603      	mov	r3, r0
 8001d96:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001da0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001da2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001da4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001daa:	2320      	movs	r3, #32
 8001dac:	e003      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001dae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001db0:	fab3 f383 	clz	r3, r3
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d105      	bne.n	8001dd0 <HAL_ADC_ConfigChannel+0x3f0>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	0e9b      	lsrs	r3, r3, #26
 8001dca:	f003 031f 	and.w	r3, r3, #31
 8001dce:	e011      	b.n	8001df4 <HAL_ADC_ConfigChannel+0x414>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001dde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001de0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d101      	bne.n	8001dec <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001de8:	2320      	movs	r3, #32
 8001dea:	e003      	b.n	8001df4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001dec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001dee:	fab3 f383 	clz	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d106      	bne.n	8001e06 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	2103      	movs	r1, #3
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fe3b 	bl	8000a7c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe ffce 	bl	8000dac <LL_ADC_IsEnabled>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f040 8140 	bne.w	8002098 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6818      	ldr	r0, [r3, #0]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	6819      	ldr	r1, [r3, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	461a      	mov	r2, r3
 8001e26:	f7fe ff0b 	bl	8000c40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	4a8f      	ldr	r2, [pc, #572]	@ (800206c <HAL_ADC_ConfigChannel+0x68c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	f040 8131 	bne.w	8002098 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10b      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x47e>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	0e9b      	lsrs	r3, r3, #26
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	2b09      	cmp	r3, #9
 8001e54:	bf94      	ite	ls
 8001e56:	2301      	movls	r3, #1
 8001e58:	2300      	movhi	r3, #0
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	e019      	b.n	8001e92 <HAL_ADC_ConfigChannel+0x4b2>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e66:	fa93 f3a3 	rbit	r3, r3
 8001e6a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001e6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001e6e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001e70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001e76:	2320      	movs	r3, #32
 8001e78:	e003      	b.n	8001e82 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001e7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e7c:	fab3 f383 	clz	r3, r3
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	3301      	adds	r3, #1
 8001e84:	f003 031f 	and.w	r3, r3, #31
 8001e88:	2b09      	cmp	r3, #9
 8001e8a:	bf94      	ite	ls
 8001e8c:	2301      	movls	r3, #1
 8001e8e:	2300      	movhi	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d079      	beq.n	8001f8a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d107      	bne.n	8001eb2 <HAL_ADC_ConfigChannel+0x4d2>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	0e9b      	lsrs	r3, r3, #26
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	069b      	lsls	r3, r3, #26
 8001eac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001eb0:	e015      	b.n	8001ede <HAL_ADC_ConfigChannel+0x4fe>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001eba:	fa93 f3a3 	rbit	r3, r3
 8001ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001ec0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ec2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001ec4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001eca:	2320      	movs	r3, #32
 8001ecc:	e003      	b.n	8001ed6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ed0:	fab3 f383 	clz	r3, r3
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	069b      	lsls	r3, r3, #26
 8001eda:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d109      	bne.n	8001efe <HAL_ADC_ConfigChannel+0x51e>
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	0e9b      	lsrs	r3, r3, #26
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	f003 031f 	and.w	r3, r3, #31
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8001efc:	e017      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x54e>
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f06:	fa93 f3a3 	rbit	r3, r3
 8001f0a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001f16:	2320      	movs	r3, #32
 8001f18:	e003      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f1c:	fab3 f383 	clz	r3, r3
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	3301      	adds	r3, #1
 8001f24:	f003 031f 	and.w	r3, r3, #31
 8001f28:	2101      	movs	r1, #1
 8001f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2e:	ea42 0103 	orr.w	r1, r2, r3
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10a      	bne.n	8001f54 <HAL_ADC_ConfigChannel+0x574>
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	0e9b      	lsrs	r3, r3, #26
 8001f44:	3301      	adds	r3, #1
 8001f46:	f003 021f 	and.w	r2, r3, #31
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	4413      	add	r3, r2
 8001f50:	051b      	lsls	r3, r3, #20
 8001f52:	e018      	b.n	8001f86 <HAL_ADC_ConfigChannel+0x5a6>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f5c:	fa93 f3a3 	rbit	r3, r3
 8001f60:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001f6c:	2320      	movs	r3, #32
 8001f6e:	e003      	b.n	8001f78 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f72:	fab3 f383 	clz	r3, r3
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	3301      	adds	r3, #1
 8001f7a:	f003 021f 	and.w	r2, r3, #31
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f86:	430b      	orrs	r3, r1
 8001f88:	e081      	b.n	800208e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d107      	bne.n	8001fa6 <HAL_ADC_ConfigChannel+0x5c6>
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	0e9b      	lsrs	r3, r3, #26
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	069b      	lsls	r3, r3, #26
 8001fa0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fa4:	e015      	b.n	8001fd2 <HAL_ADC_ConfigChannel+0x5f2>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fae:	fa93 f3a3 	rbit	r3, r3
 8001fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d101      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001fbe:	2320      	movs	r3, #32
 8001fc0:	e003      	b.n	8001fca <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fc4:	fab3 f383 	clz	r3, r3
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	3301      	adds	r3, #1
 8001fcc:	069b      	lsls	r3, r3, #26
 8001fce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d109      	bne.n	8001ff2 <HAL_ADC_ConfigChannel+0x612>
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	0e9b      	lsrs	r3, r3, #26
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	f003 031f 	and.w	r3, r3, #31
 8001fea:	2101      	movs	r1, #1
 8001fec:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff0:	e017      	b.n	8002022 <HAL_ADC_ConfigChannel+0x642>
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff8:	6a3b      	ldr	r3, [r7, #32]
 8001ffa:	fa93 f3a3 	rbit	r3, r3
 8001ffe:	61fb      	str	r3, [r7, #28]
  return result;
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800200a:	2320      	movs	r3, #32
 800200c:	e003      	b.n	8002016 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800200e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002010:	fab3 f383 	clz	r3, r3
 8002014:	b2db      	uxtb	r3, r3
 8002016:	3301      	adds	r3, #1
 8002018:	f003 031f 	and.w	r3, r3, #31
 800201c:	2101      	movs	r1, #1
 800201e:	fa01 f303 	lsl.w	r3, r1, r3
 8002022:	ea42 0103 	orr.w	r1, r2, r3
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10d      	bne.n	800204e <HAL_ADC_ConfigChannel+0x66e>
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	0e9b      	lsrs	r3, r3, #26
 8002038:	3301      	adds	r3, #1
 800203a:	f003 021f 	and.w	r2, r3, #31
 800203e:	4613      	mov	r3, r2
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4413      	add	r3, r2
 8002044:	3b1e      	subs	r3, #30
 8002046:	051b      	lsls	r3, r3, #20
 8002048:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800204c:	e01e      	b.n	800208c <HAL_ADC_ConfigChannel+0x6ac>
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	fa93 f3a3 	rbit	r3, r3
 800205a:	613b      	str	r3, [r7, #16]
  return result;
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d104      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002066:	2320      	movs	r3, #32
 8002068:	e006      	b.n	8002078 <HAL_ADC_ConfigChannel+0x698>
 800206a:	bf00      	nop
 800206c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fab3 f383 	clz	r3, r3
 8002076:	b2db      	uxtb	r3, r3
 8002078:	3301      	adds	r3, #1
 800207a:	f003 021f 	and.w	r2, r3, #31
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	3b1e      	subs	r3, #30
 8002086:	051b      	lsls	r3, r3, #20
 8002088:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800208c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002092:	4619      	mov	r1, r3
 8002094:	f7fe fda8 	bl	8000be8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b3f      	ldr	r3, [pc, #252]	@ (800219c <HAL_ADC_ConfigChannel+0x7bc>)
 800209e:	4013      	ands	r3, r2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d071      	beq.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020a4:	483e      	ldr	r0, [pc, #248]	@ (80021a0 <HAL_ADC_ConfigChannel+0x7c0>)
 80020a6:	f7fe fca1 	bl	80009ec <LL_ADC_GetCommonPathInternalCh>
 80020aa:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a3c      	ldr	r2, [pc, #240]	@ (80021a4 <HAL_ADC_ConfigChannel+0x7c4>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d004      	beq.n	80020c2 <HAL_ADC_ConfigChannel+0x6e2>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a3a      	ldr	r2, [pc, #232]	@ (80021a8 <HAL_ADC_ConfigChannel+0x7c8>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d127      	bne.n	8002112 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d121      	bne.n	8002112 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020d6:	d157      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020e0:	4619      	mov	r1, r3
 80020e2:	482f      	ldr	r0, [pc, #188]	@ (80021a0 <HAL_ADC_ConfigChannel+0x7c0>)
 80020e4:	f7fe fc6f 	bl	80009c6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020e8:	4b30      	ldr	r3, [pc, #192]	@ (80021ac <HAL_ADC_ConfigChannel+0x7cc>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	099b      	lsrs	r3, r3, #6
 80020ee:	4a30      	ldr	r2, [pc, #192]	@ (80021b0 <HAL_ADC_ConfigChannel+0x7d0>)
 80020f0:	fba2 2303 	umull	r2, r3, r2, r3
 80020f4:	099b      	lsrs	r3, r3, #6
 80020f6:	1c5a      	adds	r2, r3, #1
 80020f8:	4613      	mov	r3, r2
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	4413      	add	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002102:	e002      	b.n	800210a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	3b01      	subs	r3, #1
 8002108:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1f9      	bne.n	8002104 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002110:	e03a      	b.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a27      	ldr	r2, [pc, #156]	@ (80021b4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d113      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800211c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002120:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d10d      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a22      	ldr	r2, [pc, #136]	@ (80021b8 <HAL_ADC_ConfigChannel+0x7d8>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d02a      	beq.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002132:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800213a:	4619      	mov	r1, r3
 800213c:	4818      	ldr	r0, [pc, #96]	@ (80021a0 <HAL_ADC_ConfigChannel+0x7c0>)
 800213e:	f7fe fc42 	bl	80009c6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002142:	e021      	b.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a1c      	ldr	r2, [pc, #112]	@ (80021bc <HAL_ADC_ConfigChannel+0x7dc>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d11c      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800214e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d116      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a16      	ldr	r2, [pc, #88]	@ (80021b8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d011      	beq.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002164:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002168:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800216c:	4619      	mov	r1, r3
 800216e:	480c      	ldr	r0, [pc, #48]	@ (80021a0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002170:	f7fe fc29 	bl	80009c6 <LL_ADC_SetCommonPathInternalCh>
 8002174:	e008      	b.n	8002188 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800217a:	f043 0220 	orr.w	r2, r3, #32
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002190:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002194:	4618      	mov	r0, r3
 8002196:	37d8      	adds	r7, #216	@ 0xd8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	80080000 	.word	0x80080000
 80021a0:	50000300 	.word	0x50000300
 80021a4:	c3210000 	.word	0xc3210000
 80021a8:	90c00010 	.word	0x90c00010
 80021ac:	20000000 	.word	0x20000000
 80021b0:	053e2d63 	.word	0x053e2d63
 80021b4:	c7520000 	.word	0xc7520000
 80021b8:	50000100 	.word	0x50000100
 80021bc:	cb840000 	.word	0xcb840000

080021c0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe fe36 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 80021dc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe fe57 	bl	8000e96 <LL_ADC_INJ_IsConversionOngoing>
 80021e8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d103      	bne.n	80021f8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8098 	beq.w	8002328 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68db      	ldr	r3, [r3, #12]
 80021fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d02a      	beq.n	800225c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	7f5b      	ldrb	r3, [r3, #29]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d126      	bne.n	800225c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	7f1b      	ldrb	r3, [r3, #28]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d122      	bne.n	800225c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002216:	2301      	movs	r3, #1
 8002218:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800221a:	e014      	b.n	8002246 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	4a45      	ldr	r2, [pc, #276]	@ (8002334 <ADC_ConversionStop+0x174>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d90d      	bls.n	8002240 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002228:	f043 0210 	orr.w	r2, r3, #16
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e074      	b.n	800232a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	3301      	adds	r3, #1
 8002244:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002250:	2b40      	cmp	r3, #64	@ 0x40
 8002252:	d1e3      	bne.n	800221c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2240      	movs	r2, #64	@ 0x40
 800225a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	2b02      	cmp	r3, #2
 8002260:	d014      	beq.n	800228c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe fdee 	bl	8000e48 <LL_ADC_REG_IsConversionOngoing>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00c      	beq.n	800228c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4618      	mov	r0, r3
 8002278:	f7fe fdab 	bl	8000dd2 <LL_ADC_IsDisableOngoing>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d104      	bne.n	800228c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe fdca 	bl	8000e20 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d014      	beq.n	80022bc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe fdfd 	bl	8000e96 <LL_ADC_INJ_IsConversionOngoing>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00c      	beq.n	80022bc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe fd93 	bl	8000dd2 <LL_ADC_IsDisableOngoing>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d104      	bne.n	80022bc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe fdd9 	bl	8000e6e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d005      	beq.n	80022ce <ADC_ConversionStop+0x10e>
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d105      	bne.n	80022d4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80022c8:	230c      	movs	r3, #12
 80022ca:	617b      	str	r3, [r7, #20]
        break;
 80022cc:	e005      	b.n	80022da <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80022ce:	2308      	movs	r3, #8
 80022d0:	617b      	str	r3, [r7, #20]
        break;
 80022d2:	e002      	b.n	80022da <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80022d4:	2304      	movs	r3, #4
 80022d6:	617b      	str	r3, [r7, #20]
        break;
 80022d8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80022da:	f7fe fb0f 	bl	80008fc <HAL_GetTick>
 80022de:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80022e0:	e01b      	b.n	800231a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80022e2:	f7fe fb0b 	bl	80008fc <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b05      	cmp	r3, #5
 80022ee:	d914      	bls.n	800231a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	4013      	ands	r3, r2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00d      	beq.n	800231a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002302:	f043 0210 	orr.w	r2, r3, #16
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800230e:	f043 0201 	orr.w	r2, r3, #1
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e007      	b.n	800232a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	4013      	ands	r3, r2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1dc      	bne.n	80022e2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3720      	adds	r7, #32
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	a33fffff 	.word	0xa33fffff

08002338 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002340:	2300      	movs	r3, #0
 8002342:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe fd2f 	bl	8000dac <LL_ADC_IsEnabled>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d169      	bne.n	8002428 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689a      	ldr	r2, [r3, #8]
 800235a:	4b36      	ldr	r3, [pc, #216]	@ (8002434 <ADC_Enable+0xfc>)
 800235c:	4013      	ands	r3, r2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00d      	beq.n	800237e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002366:	f043 0210 	orr.w	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002372:	f043 0201 	orr.w	r2, r3, #1
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e055      	b.n	800242a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f7fe fcea 	bl	8000d5c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002388:	482b      	ldr	r0, [pc, #172]	@ (8002438 <ADC_Enable+0x100>)
 800238a:	f7fe fb2f 	bl	80009ec <LL_ADC_GetCommonPathInternalCh>
 800238e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002390:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002394:	2b00      	cmp	r3, #0
 8002396:	d013      	beq.n	80023c0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002398:	4b28      	ldr	r3, [pc, #160]	@ (800243c <ADC_Enable+0x104>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	4a28      	ldr	r2, [pc, #160]	@ (8002440 <ADC_Enable+0x108>)
 80023a0:	fba2 2303 	umull	r2, r3, r2, r3
 80023a4:	099b      	lsrs	r3, r3, #6
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	4613      	mov	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80023b2:	e002      	b.n	80023ba <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d1f9      	bne.n	80023b4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80023c0:	f7fe fa9c 	bl	80008fc <HAL_GetTick>
 80023c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023c6:	e028      	b.n	800241a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe fced 	bl	8000dac <LL_ADC_IsEnabled>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d104      	bne.n	80023e2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fcbd 	bl	8000d5c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023e2:	f7fe fa8b 	bl	80008fc <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d914      	bls.n	800241a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d00d      	beq.n	800241a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002402:	f043 0210 	orr.w	r2, r3, #16
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e007      	b.n	800242a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	2b01      	cmp	r3, #1
 8002426:	d1cf      	bne.n	80023c8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	8000003f 	.word	0x8000003f
 8002438:	50000300 	.word	0x50000300
 800243c:	20000000 	.word	0x20000000
 8002440:	053e2d63 	.word	0x053e2d63

08002444 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fcbe 	bl	8000dd2 <LL_ADC_IsDisableOngoing>
 8002456:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f7fe fca5 	bl	8000dac <LL_ADC_IsEnabled>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d047      	beq.n	80024f8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d144      	bne.n	80024f8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 030d 	and.w	r3, r3, #13
 8002478:	2b01      	cmp	r3, #1
 800247a:	d10c      	bne.n	8002496 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fc7f 	bl	8000d84 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2203      	movs	r2, #3
 800248c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800248e:	f7fe fa35 	bl	80008fc <HAL_GetTick>
 8002492:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002494:	e029      	b.n	80024ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249a:	f043 0210 	orr.w	r2, r3, #16
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a6:	f043 0201 	orr.w	r2, r3, #1
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e023      	b.n	80024fa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024b2:	f7fe fa23 	bl	80008fc <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d914      	bls.n	80024ea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00d      	beq.n	80024ea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d2:	f043 0210 	orr.w	r2, r3, #16
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024de:	f043 0201 	orr.w	r2, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e007      	b.n	80024fa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1dc      	bne.n	80024b2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <LL_ADC_SetCommonPathInternalCh>:
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	609a      	str	r2, [r3, #8]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <LL_ADC_GetCommonPathInternalCh>:
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002538:	4618      	mov	r0, r3
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_ADC_SetOffset>:
{
 8002544:	b480      	push	{r7}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	3360      	adds	r3, #96	@ 0x60
 8002556:	461a      	mov	r2, r3
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <LL_ADC_SetOffset+0x44>)
 8002566:	4013      	ands	r3, r2
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	4313      	orrs	r3, r2
 8002574:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	601a      	str	r2, [r3, #0]
}
 800257c:	bf00      	nop
 800257e:	371c      	adds	r7, #28
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	03fff000 	.word	0x03fff000

0800258c <LL_ADC_GetOffsetChannel>:
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	3360      	adds	r3, #96	@ 0x60
 800259a:	461a      	mov	r2, r3
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <LL_ADC_SetOffsetState>:
{
 80025b8:	b480      	push	{r7}
 80025ba:	b087      	sub	sp, #28
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	3360      	adds	r3, #96	@ 0x60
 80025c8:	461a      	mov	r2, r3
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	4413      	add	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	431a      	orrs	r2, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	601a      	str	r2, [r3, #0]
}
 80025e2:	bf00      	nop
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <LL_ADC_SetOffsetSign>:
{
 80025ee:	b480      	push	{r7}
 80025f0:	b087      	sub	sp, #28
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	60f8      	str	r0, [r7, #12]
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	3360      	adds	r3, #96	@ 0x60
 80025fe:	461a      	mov	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4413      	add	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	431a      	orrs	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	601a      	str	r2, [r3, #0]
}
 8002618:	bf00      	nop
 800261a:	371c      	adds	r7, #28
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <LL_ADC_SetOffsetSaturation>:
{
 8002624:	b480      	push	{r7}
 8002626:	b087      	sub	sp, #28
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3360      	adds	r3, #96	@ 0x60
 8002634:	461a      	mov	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	431a      	orrs	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	601a      	str	r2, [r3, #0]
}
 800264e:	bf00      	nop
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
 8002662:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	615a      	str	r2, [r3, #20]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_INJ_GetTrigAuto>:
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <LL_ADC_SetChannelSamplingTime>:
{
 800269c:	b480      	push	{r7}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3314      	adds	r3, #20
 80026ac:	461a      	mov	r2, r3
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	0e5b      	lsrs	r3, r3, #25
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	4413      	add	r3, r2
 80026ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	0d1b      	lsrs	r3, r3, #20
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	2107      	movs	r1, #7
 80026ca:	fa01 f303 	lsl.w	r3, r1, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	401a      	ands	r2, r3
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	0d1b      	lsrs	r3, r3, #20
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	fa01 f303 	lsl.w	r3, r1, r3
 80026e0:	431a      	orrs	r2, r3
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	601a      	str	r2, [r3, #0]
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <LL_ADC_SetChannelSingleDiff>:
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270c:	43db      	mvns	r3, r3
 800270e:	401a      	ands	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f003 0318 	and.w	r3, r3, #24
 8002716:	4908      	ldr	r1, [pc, #32]	@ (8002738 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002718:	40d9      	lsrs	r1, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	400b      	ands	r3, r1
 800271e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002722:	431a      	orrs	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800272a:	bf00      	nop
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	0007ffff 	.word	0x0007ffff

0800273c <LL_ADC_GetMultimode>:
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 031f 	and.w	r3, r3, #31
}
 800274c:	4618      	mov	r0, r3
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <LL_ADC_IsEnabled>:
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b01      	cmp	r3, #1
 800276a:	d101      	bne.n	8002770 <LL_ADC_IsEnabled+0x18>
 800276c:	2301      	movs	r3, #1
 800276e:	e000      	b.n	8002772 <LL_ADC_IsEnabled+0x1a>
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <LL_ADC_StartCalibration>:
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800279a:	4313      	orrs	r3, r2
 800279c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	609a      	str	r2, [r3, #8]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <LL_ADC_IsCalibrationOnGoing>:
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027c4:	d101      	bne.n	80027ca <LL_ADC_IsCalibrationOnGoing+0x1a>
 80027c6:	2301      	movs	r3, #1
 80027c8:	e000      	b.n	80027cc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <LL_ADC_REG_IsConversionOngoing>:
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d101      	bne.n	80027f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <LL_ADC_INJ_StartConversion>:
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800280e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002812:	f043 0208 	orr.w	r2, r3, #8
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	609a      	str	r2, [r3, #8]
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <LL_ADC_INJ_IsConversionOngoing>:
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 0308 	and.w	r3, r3, #8
 8002836:	2b08      	cmp	r3, #8
 8002838:	d101      	bne.n	800283e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <HAL_ADCEx_Calibration_Start+0x1c>
 8002864:	2302      	movs	r3, #2
 8002866:	e04d      	b.n	8002904 <HAL_ADCEx_Calibration_Start+0xb8>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7ff fde7 	bl	8002444 <ADC_Disable>
 8002876:	4603      	mov	r3, r0
 8002878:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d136      	bne.n	80028ee <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002884:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002888:	f023 0302 	bic.w	r3, r3, #2
 800288c:	f043 0202 	orr.w	r2, r3, #2
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6839      	ldr	r1, [r7, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff ff6f 	bl	800277e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80028a0:	e014      	b.n	80028cc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	3301      	adds	r3, #1
 80028a6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	4a18      	ldr	r2, [pc, #96]	@ (800290c <HAL_ADCEx_Calibration_Start+0xc0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d90d      	bls.n	80028cc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b4:	f023 0312 	bic.w	r3, r3, #18
 80028b8:	f043 0210 	orr.w	r2, r3, #16
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e01b      	b.n	8002904 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff6d 	bl	80027b0 <LL_ADC_IsCalibrationOnGoing>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1e2      	bne.n	80028a2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e0:	f023 0303 	bic.w	r3, r3, #3
 80028e4:	f043 0201 	orr.w	r2, r3, #1
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028ec:	e005      	b.n	80028fa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f2:	f043 0210 	orr.w	r2, r3, #16
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002902:	7bfb      	ldrb	r3, [r7, #15]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	0004de01 	.word	0x0004de01

08002910 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002918:	486e      	ldr	r0, [pc, #440]	@ (8002ad4 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 800291a:	f7ff ff0f 	bl	800273c <LL_ADC_GetMultimode>
 800291e:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff ff7e 	bl	8002826 <LL_ADC_INJ_IsConversionOngoing>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8002930:	2302      	movs	r3, #2
 8002932:	e0ca      	b.n	8002aca <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800293e:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002946:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10a      	bne.n	8002964 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d107      	bne.n	8002964 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002958:	f043 0220 	orr.w	r2, r3, #32
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0b2      	b.n	8002aca <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800296a:	2b01      	cmp	r3, #1
 800296c:	d101      	bne.n	8002972 <HAL_ADCEx_InjectedStart_IT+0x62>
 800296e:	2302      	movs	r3, #2
 8002970:	e0ab      	b.n	8002aca <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7ff fcdc 	bl	8002338 <ADC_Enable>
 8002980:	4603      	mov	r3, r0
 8002982:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	2b00      	cmp	r3, #0
 8002988:	f040 809a 	bne.w	8002ac0 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d006      	beq.n	80029a6 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299c:	f023 0208 	bic.w	r2, r3, #8
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	661a      	str	r2, [r3, #96]	@ 0x60
 80029a4:	e002      	b.n	80029ac <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029b4:	f023 0301 	bic.w	r3, r3, #1
 80029b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a44      	ldr	r2, [pc, #272]	@ (8002ad8 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d002      	beq.n	80029d0 <HAL_ADCEx_InjectedStart_IT+0xc0>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	e001      	b.n	80029d4 <HAL_ADCEx_InjectedStart_IT+0xc4>
 80029d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	4293      	cmp	r3, r2
 80029da:	d002      	beq.n	80029e2 <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d105      	bne.n	80029ee <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2260      	movs	r2, #96	@ 0x60
 80029f4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d007      	beq.n	8002a1c <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a1a:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d110      	bne.n	8002a46 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0220 	bic.w	r2, r2, #32
 8002a32:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a42:	605a      	str	r2, [r3, #4]
          break;
 8002a44:	e010      	b.n	8002a68 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a54:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f042 0220 	orr.w	r2, r2, #32
 8002a64:	605a      	str	r2, [r3, #4]
          break;
 8002a66:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ad8 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d002      	beq.n	8002a78 <HAL_ADCEx_InjectedStart_IT+0x168>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	e001      	b.n	8002a7c <HAL_ADCEx_InjectedStart_IT+0x16c>
 8002a78:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6812      	ldr	r2, [r2, #0]
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d008      	beq.n	8002a96 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	2b06      	cmp	r3, #6
 8002a8e:	d002      	beq.n	8002a96 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	2b07      	cmp	r3, #7
 8002a94:	d10d      	bne.n	8002ab2 <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fdf0 	bl	8002680 <LL_ADC_INJ_GetTrigAuto>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d110      	bne.n	8002ac8 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff fea7 	bl	80027fe <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002ab0:	e00a      	b.n	8002ac8 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002abe:	e003      	b.n	8002ac8 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	50000300 	.word	0x50000300
 8002ad8:	50000100 	.word	0x50000100

08002adc <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	f240 321b 	movw	r2, #795	@ 0x31b
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d00e      	beq.n	8002b0e <HAL_ADCEx_InjectedGetValue+0x32>
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 8002af6:	d21c      	bcs.n	8002b32 <HAL_ADCEx_InjectedGetValue+0x56>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	f240 120f 	movw	r2, #271	@ 0x10f
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d011      	beq.n	8002b26 <HAL_ADCEx_InjectedGetValue+0x4a>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	f240 2215 	movw	r2, #533	@ 0x215
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d006      	beq.n	8002b1a <HAL_ADCEx_InjectedGetValue+0x3e>
 8002b0c:	e011      	b.n	8002b32 <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b16:	60fb      	str	r3, [r7, #12]
      break;
 8002b18:	e011      	b.n	8002b3e <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b22:	60fb      	str	r3, [r7, #12]
      break;
 8002b24:	e00b      	b.n	8002b3e <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b2e:	60fb      	str	r3, [r7, #12]
      break;
 8002b30:	e005      	b.n	8002b3e <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b3a:	60fb      	str	r3, [r7, #12]
      break;
 8002b3c:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b0b6      	sub	sp, #216	@ 0xd8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d102      	bne.n	8002bc6 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	f000 bcb5 	b.w	8003530 <HAL_ADCEx_InjectedConfigChannel+0x994>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d130      	bne.n	8002c40 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b09      	cmp	r3, #9
 8002be4:	d179      	bne.n	8002cda <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d010      	beq.n	8002c10 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	0e9b      	lsrs	r3, r3, #26
 8002bf4:	025b      	lsls	r3, r3, #9
 8002bf6:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfe:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8002c02:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c0e:	e007      	b.n	8002c20 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0e9b      	lsrs	r3, r3, #26
 8002c16:	025b      	lsls	r3, r3, #9
 8002c18:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8002c1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c26:	4b84      	ldr	r3, [pc, #528]	@ (8002e38 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8002c28:	4013      	ands	r3, r2
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6812      	ldr	r2, [r2, #0]
 8002c2e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002c32:	430b      	orrs	r3, r1
 8002c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002c3c:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002c3e:	e04c      	b.n	8002cda <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d11d      	bne.n	8002c84 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	6a1a      	ldr	r2, [r3, #32]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00d      	beq.n	8002c7a <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8002c6c:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c78:	e004      	b.n	8002c84 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	0e9b      	lsrs	r3, r3, #26
 8002c8a:	f003 021f 	and.w	r2, r3, #31
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ca8:	1e5a      	subs	r2, r3, #1
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002cb2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002cb6:	431a      	orrs	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002cca:	4b5b      	ldr	r3, [pc, #364]	@ (8002e38 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	430b      	orrs	r3, r1
 8002cd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff fda1 	bl	8002826 <LL_ADC_INJ_IsConversionOngoing>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d124      	bne.n	8002d34 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d112      	bne.n	8002d1a <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8002d04:	055a      	lsls	r2, r3, #21
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d0c:	051b      	lsls	r3, r3, #20
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	430a      	orrs	r2, r1
 8002d16:	60da      	str	r2, [r3, #12]
 8002d18:	e00c      	b.n	8002d34 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8002d2a:	055a      	lsls	r2, r3, #21
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff fd4d 	bl	80027d8 <LL_ADC_REG_IsConversionOngoing>
 8002d3e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fd6d 	bl	8002826 <LL_ADC_INJ_IsConversionOngoing>
 8002d4c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f040 822e 	bne.w	80031b6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f040 8229 	bne.w	80031b6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d116      	bne.n	8002da2 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d108      	bne.n	8002d90 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68da      	ldr	r2, [r3, #12]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8002d8c:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002d8e:	e01f      	b.n	8002dd0 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002d9e:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002da0:	e016      	b.n	8002dd0 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d109      	bne.n	8002dc0 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db0:	f043 0220 	orr.w	r2, r3, #32
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002dbe:	e007      	b.n	8002dd0 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002dce:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d110      	bne.n	8002dfc <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dec:	430b      	orrs	r3, r1
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 0202 	orr.w	r2, r2, #2
 8002df8:	611a      	str	r2, [r3, #16]
 8002dfa:	e007      	b.n	8002e0c <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691a      	ldr	r2, [r3, #16]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 0202 	bic.w	r2, r2, #2
 8002e0a:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e14:	d112      	bne.n	8002e3c <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6818      	ldr	r0, [r3, #0]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	4619      	mov	r1, r3
 8002e22:	f7ff fc3b 	bl	800269c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fc13 	bl	800265a <LL_ADC_SetSamplingTimeCommonConfig>
 8002e34:	e011      	b.n	8002e5a <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8002e36:	bf00      	nop
 8002e38:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8002e48:	461a      	mov	r2, r3
 8002e4a:	f7ff fc27 	bl	800269c <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2100      	movs	r1, #0
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fc00 	bl	800265a <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	695a      	ldr	r2, [r3, #20]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	08db      	lsrs	r3, r3, #3
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d022      	beq.n	8002ec2 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6818      	ldr	r0, [r3, #0]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	6919      	ldr	r1, [r3, #16]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e8c:	f7ff fb5a 	bl	8002544 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6818      	ldr	r0, [r3, #0]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	6919      	ldr	r1, [r3, #16]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	f7ff fba6 	bl	80025ee <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6818      	ldr	r0, [r3, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d102      	bne.n	8002eb8 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8002eb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eb6:	e000      	b.n	8002eba <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8002eb8:	2300      	movs	r3, #0
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f7ff fbb2 	bl	8002624 <LL_ADC_SetOffsetSaturation>
 8002ec0:	e179      	b.n	80031b6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff fb5f 	bl	800258c <LL_ADC_GetOffsetChannel>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10a      	bne.n	8002eee <HAL_ADCEx_InjectedConfigChannel+0x352>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2100      	movs	r1, #0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff fb54 	bl	800258c <LL_ADC_GetOffsetChannel>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	0e9b      	lsrs	r3, r3, #26
 8002ee8:	f003 021f 	and.w	r2, r3, #31
 8002eec:	e01e      	b.n	8002f2c <HAL_ADCEx_InjectedConfigChannel+0x390>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff fb49 	bl	800258c <LL_ADC_GetOffsetChannel>
 8002efa:	4603      	mov	r3, r0
 8002efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f04:	fa93 f3a3 	rbit	r3, r3
 8002f08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8002f0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f10:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8002f14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8002f1c:	2320      	movs	r3, #32
 8002f1e:	e004      	b.n	8002f2a <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8002f20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f24:	fab3 f383 	clz	r3, r3
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d105      	bne.n	8002f44 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	0e9b      	lsrs	r3, r3, #26
 8002f3e:	f003 031f 	and.w	r3, r3, #31
 8002f42:	e018      	b.n	8002f76 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f50:	fa93 f3a3 	rbit	r3, r3
 8002f54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002f58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002f60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8002f68:	2320      	movs	r3, #32
 8002f6a:	e004      	b.n	8002f76 <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8002f6c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f70:	fab3 f383 	clz	r3, r3
 8002f74:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d106      	bne.n	8002f88 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff fb18 	bl	80025b8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fafc 	bl	800258c <LL_ADC_GetOffsetChannel>
 8002f94:	4603      	mov	r3, r0
 8002f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10a      	bne.n	8002fb4 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff faf1 	bl	800258c <LL_ADC_GetOffsetChannel>
 8002faa:	4603      	mov	r3, r0
 8002fac:	0e9b      	lsrs	r3, r3, #26
 8002fae:	f003 021f 	and.w	r2, r3, #31
 8002fb2:	e01e      	b.n	8002ff2 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff fae6 	bl	800258c <LL_ADC_GetOffsetChannel>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fca:	fa93 f3a3 	rbit	r3, r3
 8002fce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002fd2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002fda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8002fe2:	2320      	movs	r3, #32
 8002fe4:	e004      	b.n	8002ff0 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8002fe6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fea:	fab3 f383 	clz	r3, r3
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d105      	bne.n	800300a <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	0e9b      	lsrs	r3, r3, #26
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	e018      	b.n	800303c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003012:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003016:	fa93 f3a3 	rbit	r3, r3
 800301a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800301e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003022:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003026:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 800302e:	2320      	movs	r3, #32
 8003030:	e004      	b.n	800303c <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8003032:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003036:	fab3 f383 	clz	r3, r3
 800303a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800303c:	429a      	cmp	r2, r3
 800303e:	d106      	bne.n	800304e <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2200      	movs	r2, #0
 8003046:	2101      	movs	r1, #1
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff fab5 	bl	80025b8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2102      	movs	r1, #2
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff fa99 	bl	800258c <LL_ADC_GetOffsetChannel>
 800305a:	4603      	mov	r3, r0
 800305c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10a      	bne.n	800307a <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2102      	movs	r1, #2
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fa8e 	bl	800258c <LL_ADC_GetOffsetChannel>
 8003070:	4603      	mov	r3, r0
 8003072:	0e9b      	lsrs	r3, r3, #26
 8003074:	f003 021f 	and.w	r2, r3, #31
 8003078:	e01e      	b.n	80030b8 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2102      	movs	r1, #2
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff fa83 	bl	800258c <LL_ADC_GetOffsetChannel>
 8003086:	4603      	mov	r3, r0
 8003088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003090:	fa93 f3a3 	rbit	r3, r3
 8003094:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003098:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800309c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80030a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 80030a8:	2320      	movs	r3, #32
 80030aa:	e004      	b.n	80030b6 <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 80030ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030b0:	fab3 f383 	clz	r3, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <HAL_ADCEx_InjectedConfigChannel+0x534>
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	0e9b      	lsrs	r3, r3, #26
 80030ca:	f003 031f 	and.w	r3, r3, #31
 80030ce:	e014      	b.n	80030fa <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030d8:	fa93 f3a3 	rbit	r3, r3
 80030dc:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80030de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80030e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d101      	bne.n	80030f0 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 80030ec:	2320      	movs	r3, #32
 80030ee:	e004      	b.n	80030fa <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 80030f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030f4:	fab3 f383 	clz	r3, r3
 80030f8:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d106      	bne.n	800310c <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2200      	movs	r2, #0
 8003104:	2102      	movs	r1, #2
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff fa56 	bl	80025b8 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2103      	movs	r1, #3
 8003112:	4618      	mov	r0, r3
 8003114:	f7ff fa3a 	bl	800258c <LL_ADC_GetOffsetChannel>
 8003118:	4603      	mov	r3, r0
 800311a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10a      	bne.n	8003138 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2103      	movs	r1, #3
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff fa2f 	bl	800258c <LL_ADC_GetOffsetChannel>
 800312e:	4603      	mov	r3, r0
 8003130:	0e9b      	lsrs	r3, r3, #26
 8003132:	f003 021f 	and.w	r2, r3, #31
 8003136:	e017      	b.n	8003168 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2103      	movs	r1, #3
 800313e:	4618      	mov	r0, r3
 8003140:	f7ff fa24 	bl	800258c <LL_ADC_GetOffsetChannel>
 8003144:	4603      	mov	r3, r0
 8003146:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003148:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800314a:	fa93 f3a3 	rbit	r3, r3
 800314e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003150:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003152:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003154:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 800315a:	2320      	movs	r3, #32
 800315c:	e003      	b.n	8003166 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 800315e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003160:	fab3 f383 	clz	r3, r3
 8003164:	b2db      	uxtb	r3, r3
 8003166:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	0e9b      	lsrs	r3, r3, #26
 800317a:	f003 031f 	and.w	r3, r3, #31
 800317e:	e011      	b.n	80031a4 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003186:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003188:	fa93 f3a3 	rbit	r3, r3
 800318c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800318e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003190:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003192:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8003198:	2320      	movs	r3, #32
 800319a:	e003      	b.n	80031a4 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 800319c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800319e:	fab3 f383 	clz	r3, r3
 80031a2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d106      	bne.n	80031b6 <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2200      	movs	r2, #0
 80031ae:	2103      	movs	r1, #3
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff fa01 	bl	80025b8 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff facc 	bl	8002758 <LL_ADC_IsEnabled>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f040 8140 	bne.w	8003448 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	6819      	ldr	r1, [r3, #0]
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	461a      	mov	r2, r3
 80031d6:	f7ff fa8d 	bl	80026f4 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	4a8f      	ldr	r2, [pc, #572]	@ (800341c <HAL_ADCEx_InjectedConfigChannel+0x880>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	f040 8131 	bne.w	8003448 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d10b      	bne.n	800320e <HAL_ADCEx_InjectedConfigChannel+0x672>
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	0e9b      	lsrs	r3, r3, #26
 80031fc:	3301      	adds	r3, #1
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	2b09      	cmp	r3, #9
 8003204:	bf94      	ite	ls
 8003206:	2301      	movls	r3, #1
 8003208:	2300      	movhi	r3, #0
 800320a:	b2db      	uxtb	r3, r3
 800320c:	e019      	b.n	8003242 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003214:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003216:	fa93 f3a3 	rbit	r3, r3
 800321a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800321c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800321e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003220:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8003226:	2320      	movs	r3, #32
 8003228:	e003      	b.n	8003232 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 800322a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800322c:	fab3 f383 	clz	r3, r3
 8003230:	b2db      	uxtb	r3, r3
 8003232:	3301      	adds	r3, #1
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	2b09      	cmp	r3, #9
 800323a:	bf94      	ite	ls
 800323c:	2301      	movls	r3, #1
 800323e:	2300      	movhi	r3, #0
 8003240:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003242:	2b00      	cmp	r3, #0
 8003244:	d079      	beq.n	800333a <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324e:	2b00      	cmp	r3, #0
 8003250:	d107      	bne.n	8003262 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	0e9b      	lsrs	r3, r3, #26
 8003258:	3301      	adds	r3, #1
 800325a:	069b      	lsls	r3, r3, #26
 800325c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003260:	e015      	b.n	800328e <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003270:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003272:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003274:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 800327a:	2320      	movs	r3, #32
 800327c:	e003      	b.n	8003286 <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 800327e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003280:	fab3 f383 	clz	r3, r3
 8003284:	b2db      	uxtb	r3, r3
 8003286:	3301      	adds	r3, #1
 8003288:	069b      	lsls	r3, r3, #26
 800328a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003296:	2b00      	cmp	r3, #0
 8003298:	d109      	bne.n	80032ae <HAL_ADCEx_InjectedConfigChannel+0x712>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	0e9b      	lsrs	r3, r3, #26
 80032a0:	3301      	adds	r3, #1
 80032a2:	f003 031f 	and.w	r3, r3, #31
 80032a6:	2101      	movs	r1, #1
 80032a8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ac:	e017      	b.n	80032de <HAL_ADCEx_InjectedConfigChannel+0x742>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b6:	fa93 f3a3 	rbit	r3, r3
 80032ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80032bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032be:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80032c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 80032c6:	2320      	movs	r3, #32
 80032c8:	e003      	b.n	80032d2 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 80032ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032cc:	fab3 f383 	clz	r3, r3
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	3301      	adds	r3, #1
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	2101      	movs	r1, #1
 80032da:	fa01 f303 	lsl.w	r3, r1, r3
 80032de:	ea42 0103 	orr.w	r1, r2, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10a      	bne.n	8003304 <HAL_ADCEx_InjectedConfigChannel+0x768>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	0e9b      	lsrs	r3, r3, #26
 80032f4:	3301      	adds	r3, #1
 80032f6:	f003 021f 	and.w	r2, r3, #31
 80032fa:	4613      	mov	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	4413      	add	r3, r2
 8003300:	051b      	lsls	r3, r3, #20
 8003302:	e018      	b.n	8003336 <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800330a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800330c:	fa93 f3a3 	rbit	r3, r3
 8003310:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003314:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 800331c:	2320      	movs	r3, #32
 800331e:	e003      	b.n	8003328 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8003320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	3301      	adds	r3, #1
 800332a:	f003 021f 	and.w	r2, r3, #31
 800332e:	4613      	mov	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4413      	add	r3, r2
 8003334:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003336:	430b      	orrs	r3, r1
 8003338:	e081      	b.n	800343e <HAL_ADCEx_InjectedConfigChannel+0x8a2>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003342:	2b00      	cmp	r3, #0
 8003344:	d107      	bne.n	8003356 <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	0e9b      	lsrs	r3, r3, #26
 800334c:	3301      	adds	r3, #1
 800334e:	069b      	lsls	r3, r3, #26
 8003350:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003354:	e015      	b.n	8003382 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335e:	fa93 f3a3 	rbit	r3, r3
 8003362:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 800336e:	2320      	movs	r3, #32
 8003370:	e003      	b.n	800337a <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8003372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003374:	fab3 f383 	clz	r3, r3
 8003378:	b2db      	uxtb	r3, r3
 800337a:	3301      	adds	r3, #1
 800337c:	069b      	lsls	r3, r3, #26
 800337e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <HAL_ADCEx_InjectedConfigChannel+0x806>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	0e9b      	lsrs	r3, r3, #26
 8003394:	3301      	adds	r3, #1
 8003396:	f003 031f 	and.w	r3, r3, #31
 800339a:	2101      	movs	r1, #1
 800339c:	fa01 f303 	lsl.w	r3, r1, r3
 80033a0:	e017      	b.n	80033d2 <HAL_ADCEx_InjectedConfigChannel+0x836>
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	fa93 f3a3 	rbit	r3, r3
 80033ae:	61bb      	str	r3, [r7, #24]
  return result;
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 80033ba:	2320      	movs	r3, #32
 80033bc:	e003      	b.n	80033c6 <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	fab3 f383 	clz	r3, r3
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	3301      	adds	r3, #1
 80033c8:	f003 031f 	and.w	r3, r3, #31
 80033cc:	2101      	movs	r1, #1
 80033ce:	fa01 f303 	lsl.w	r3, r1, r3
 80033d2:	ea42 0103 	orr.w	r1, r2, r3
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10d      	bne.n	80033fe <HAL_ADCEx_InjectedConfigChannel+0x862>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	0e9b      	lsrs	r3, r3, #26
 80033e8:	3301      	adds	r3, #1
 80033ea:	f003 021f 	and.w	r2, r3, #31
 80033ee:	4613      	mov	r3, r2
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	4413      	add	r3, r2
 80033f4:	3b1e      	subs	r3, #30
 80033f6:	051b      	lsls	r3, r3, #20
 80033f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033fc:	e01e      	b.n	800343c <HAL_ADCEx_InjectedConfigChannel+0x8a0>
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	fa93 f3a3 	rbit	r3, r3
 800340a:	60fb      	str	r3, [r7, #12]
  return result;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d104      	bne.n	8003420 <HAL_ADCEx_InjectedConfigChannel+0x884>
    return 32U;
 8003416:	2320      	movs	r3, #32
 8003418:	e006      	b.n	8003428 <HAL_ADCEx_InjectedConfigChannel+0x88c>
 800341a:	bf00      	nop
 800341c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	3301      	adds	r3, #1
 800342a:	f003 021f 	and.w	r2, r3, #31
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	3b1e      	subs	r3, #30
 8003436:	051b      	lsls	r3, r3, #20
 8003438:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800343c:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 800343e:	683a      	ldr	r2, [r7, #0]
 8003440:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003442:	4619      	mov	r1, r3
 8003444:	f7ff f92a 	bl	800269c <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	4b3a      	ldr	r3, [pc, #232]	@ (8003538 <HAL_ADCEx_InjectedConfigChannel+0x99c>)
 800344e:	4013      	ands	r3, r2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d067      	beq.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003454:	4839      	ldr	r0, [pc, #228]	@ (800353c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8003456:	f7ff f867 	bl	8002528 <LL_ADC_GetCommonPathInternalCh>
 800345a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a37      	ldr	r2, [pc, #220]	@ (8003540 <HAL_ADCEx_InjectedConfigChannel+0x9a4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d004      	beq.n	8003472 <HAL_ADCEx_InjectedConfigChannel+0x8d6>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a35      	ldr	r2, [pc, #212]	@ (8003544 <HAL_ADCEx_InjectedConfigChannel+0x9a8>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d127      	bne.n	80034c2 <HAL_ADCEx_InjectedConfigChannel+0x926>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003472:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003476:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d121      	bne.n	80034c2 <HAL_ADCEx_InjectedConfigChannel+0x926>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003486:	d14d      	bne.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003488:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800348c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003490:	4619      	mov	r1, r3
 8003492:	482a      	ldr	r0, [pc, #168]	@ (800353c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8003494:	f7ff f835 	bl	8002502 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003498:	4b2b      	ldr	r3, [pc, #172]	@ (8003548 <HAL_ADCEx_InjectedConfigChannel+0x9ac>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	099b      	lsrs	r3, r3, #6
 800349e:	4a2b      	ldr	r2, [pc, #172]	@ (800354c <HAL_ADCEx_InjectedConfigChannel+0x9b0>)
 80034a0:	fba2 2303 	umull	r2, r3, r2, r3
 80034a4:	099a      	lsrs	r2, r3, #6
 80034a6:	4613      	mov	r3, r2
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80034b0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80034b2:	e002      	b.n	80034ba <HAL_ADCEx_InjectedConfigChannel+0x91e>
        {
          wait_loop_index--;
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	3b01      	subs	r3, #1
 80034b8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1f9      	bne.n	80034b4 <HAL_ADCEx_InjectedConfigChannel+0x918>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034c0:	e030      	b.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a22      	ldr	r2, [pc, #136]	@ (8003550 <HAL_ADCEx_InjectedConfigChannel+0x9b4>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d113      	bne.n	80034f4 <HAL_ADCEx_InjectedConfigChannel+0x958>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10d      	bne.n	80034f4 <HAL_ADCEx_InjectedConfigChannel+0x958>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003554 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d020      	beq.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034ea:	4619      	mov	r1, r3
 80034ec:	4813      	ldr	r0, [pc, #76]	@ (800353c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 80034ee:	f7ff f808 	bl	8002502 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034f2:	e017      	b.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a17      	ldr	r2, [pc, #92]	@ (8003558 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d112      	bne.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10c      	bne.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a11      	ldr	r2, [pc, #68]	@ (8003554 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d007      	beq.n	8003524 <HAL_ADCEx_InjectedConfigChannel+0x988>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003514:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003518:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800351c:	4619      	mov	r1, r3
 800351e:	4807      	ldr	r0, [pc, #28]	@ (800353c <HAL_ADCEx_InjectedConfigChannel+0x9a0>)
 8003520:	f7fe ffef 	bl	8002502 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800352c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003530:	4618      	mov	r0, r3
 8003532:	37d8      	adds	r7, #216	@ 0xd8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	80080000 	.word	0x80080000
 800353c:	50000300 	.word	0x50000300
 8003540:	c3210000 	.word	0xc3210000
 8003544:	90c00010 	.word	0x90c00010
 8003548:	20000000 	.word	0x20000000
 800354c:	053e2d63 	.word	0x053e2d63
 8003550:	c7520000 	.word	0xc7520000
 8003554:	50000100 	.word	0x50000100
 8003558:	cb840000 	.word	0xcb840000

0800355c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800355c:	b590      	push	{r4, r7, lr}
 800355e:	b0a1      	sub	sp, #132	@ 0x84
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003566:	2300      	movs	r3, #0
 8003568:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003572:	2b01      	cmp	r3, #1
 8003574:	d101      	bne.n	800357a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003576:	2302      	movs	r3, #2
 8003578:	e08b      	b.n	8003692 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003582:	2300      	movs	r3, #0
 8003584:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003586:	2300      	movs	r3, #0
 8003588:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003592:	d102      	bne.n	800359a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003594:	4b41      	ldr	r3, [pc, #260]	@ (800369c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003596:	60bb      	str	r3, [r7, #8]
 8003598:	e001      	b.n	800359e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800359a:	2300      	movs	r3, #0
 800359c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10b      	bne.n	80035bc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	f043 0220 	orr.w	r2, r3, #32
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e06a      	b.n	8003692 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff f90a 	bl	80027d8 <LL_ADC_REG_IsConversionOngoing>
 80035c4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff f904 	bl	80027d8 <LL_ADC_REG_IsConversionOngoing>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d14c      	bne.n	8003670 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80035d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d149      	bne.n	8003670 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80035dc:	4b30      	ldr	r3, [pc, #192]	@ (80036a0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80035de:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d028      	beq.n	800363a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80035e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	6859      	ldr	r1, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80035fa:	035b      	lsls	r3, r3, #13
 80035fc:	430b      	orrs	r3, r1
 80035fe:	431a      	orrs	r2, r3
 8003600:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003602:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003604:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003608:	f7ff f8a6 	bl	8002758 <LL_ADC_IsEnabled>
 800360c:	4604      	mov	r4, r0
 800360e:	4823      	ldr	r0, [pc, #140]	@ (800369c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003610:	f7ff f8a2 	bl	8002758 <LL_ADC_IsEnabled>
 8003614:	4603      	mov	r3, r0
 8003616:	4323      	orrs	r3, r4
 8003618:	2b00      	cmp	r3, #0
 800361a:	d133      	bne.n	8003684 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800361c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003624:	f023 030f 	bic.w	r3, r3, #15
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	6811      	ldr	r1, [r2, #0]
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	6892      	ldr	r2, [r2, #8]
 8003630:	430a      	orrs	r2, r1
 8003632:	431a      	orrs	r2, r3
 8003634:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003636:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003638:	e024      	b.n	8003684 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800363a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003642:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003644:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003646:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800364a:	f7ff f885 	bl	8002758 <LL_ADC_IsEnabled>
 800364e:	4604      	mov	r4, r0
 8003650:	4812      	ldr	r0, [pc, #72]	@ (800369c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003652:	f7ff f881 	bl	8002758 <LL_ADC_IsEnabled>
 8003656:	4603      	mov	r3, r0
 8003658:	4323      	orrs	r3, r4
 800365a:	2b00      	cmp	r3, #0
 800365c:	d112      	bne.n	8003684 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800365e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003666:	f023 030f 	bic.w	r3, r3, #15
 800366a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800366c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800366e:	e009      	b.n	8003684 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003674:	f043 0220 	orr.w	r2, r3, #32
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003682:	e000      	b.n	8003686 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003684:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800368e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003692:	4618      	mov	r0, r3
 8003694:	3784      	adds	r7, #132	@ 0x84
 8003696:	46bd      	mov	sp, r7
 8003698:	bd90      	pop	{r4, r7, pc}
 800369a:	bf00      	nop
 800369c:	50000100 	.word	0x50000100
 80036a0:	50000300 	.word	0x50000300

080036a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036b4:	4b0c      	ldr	r3, [pc, #48]	@ (80036e8 <__NVIC_SetPriorityGrouping+0x44>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036c0:	4013      	ands	r3, r2
 80036c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036d6:	4a04      	ldr	r2, [pc, #16]	@ (80036e8 <__NVIC_SetPriorityGrouping+0x44>)
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	60d3      	str	r3, [r2, #12]
}
 80036dc:	bf00      	nop
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	e000ed00 	.word	0xe000ed00

080036ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036f0:	4b04      	ldr	r3, [pc, #16]	@ (8003704 <__NVIC_GetPriorityGrouping+0x18>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	0a1b      	lsrs	r3, r3, #8
 80036f6:	f003 0307 	and.w	r3, r3, #7
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	e000ed00 	.word	0xe000ed00

08003708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	4603      	mov	r3, r0
 8003710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003716:	2b00      	cmp	r3, #0
 8003718:	db0b      	blt.n	8003732 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	f003 021f 	and.w	r2, r3, #31
 8003720:	4907      	ldr	r1, [pc, #28]	@ (8003740 <__NVIC_EnableIRQ+0x38>)
 8003722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003726:	095b      	lsrs	r3, r3, #5
 8003728:	2001      	movs	r0, #1
 800372a:	fa00 f202 	lsl.w	r2, r0, r2
 800372e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	e000e100 	.word	0xe000e100

08003744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	6039      	str	r1, [r7, #0]
 800374e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003754:	2b00      	cmp	r3, #0
 8003756:	db0a      	blt.n	800376e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	b2da      	uxtb	r2, r3
 800375c:	490c      	ldr	r1, [pc, #48]	@ (8003790 <__NVIC_SetPriority+0x4c>)
 800375e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003762:	0112      	lsls	r2, r2, #4
 8003764:	b2d2      	uxtb	r2, r2
 8003766:	440b      	add	r3, r1
 8003768:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800376c:	e00a      	b.n	8003784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	b2da      	uxtb	r2, r3
 8003772:	4908      	ldr	r1, [pc, #32]	@ (8003794 <__NVIC_SetPriority+0x50>)
 8003774:	79fb      	ldrb	r3, [r7, #7]
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	3b04      	subs	r3, #4
 800377c:	0112      	lsls	r2, r2, #4
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	440b      	add	r3, r1
 8003782:	761a      	strb	r2, [r3, #24]
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	e000e100 	.word	0xe000e100
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003798:	b480      	push	{r7}
 800379a:	b089      	sub	sp, #36	@ 0x24
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	f1c3 0307 	rsb	r3, r3, #7
 80037b2:	2b04      	cmp	r3, #4
 80037b4:	bf28      	it	cs
 80037b6:	2304      	movcs	r3, #4
 80037b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	3304      	adds	r3, #4
 80037be:	2b06      	cmp	r3, #6
 80037c0:	d902      	bls.n	80037c8 <NVIC_EncodePriority+0x30>
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	3b03      	subs	r3, #3
 80037c6:	e000      	b.n	80037ca <NVIC_EncodePriority+0x32>
 80037c8:	2300      	movs	r3, #0
 80037ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43da      	mvns	r2, r3
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	401a      	ands	r2, r3
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ea:	43d9      	mvns	r1, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f0:	4313      	orrs	r3, r2
         );
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3724      	adds	r7, #36	@ 0x24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr
	...

08003800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3b01      	subs	r3, #1
 800380c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003810:	d301      	bcc.n	8003816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003812:	2301      	movs	r3, #1
 8003814:	e00f      	b.n	8003836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003816:	4a0a      	ldr	r2, [pc, #40]	@ (8003840 <SysTick_Config+0x40>)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	3b01      	subs	r3, #1
 800381c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800381e:	210f      	movs	r1, #15
 8003820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003824:	f7ff ff8e 	bl	8003744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003828:	4b05      	ldr	r3, [pc, #20]	@ (8003840 <SysTick_Config+0x40>)
 800382a:	2200      	movs	r2, #0
 800382c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800382e:	4b04      	ldr	r3, [pc, #16]	@ (8003840 <SysTick_Config+0x40>)
 8003830:	2207      	movs	r2, #7
 8003832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3708      	adds	r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	e000e010 	.word	0xe000e010

08003844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff ff29 	bl	80036a4 <__NVIC_SetPriorityGrouping>
}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b086      	sub	sp, #24
 800385e:	af00      	add	r7, sp, #0
 8003860:	4603      	mov	r3, r0
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	607a      	str	r2, [r7, #4]
 8003866:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003868:	f7ff ff40 	bl	80036ec <__NVIC_GetPriorityGrouping>
 800386c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	68b9      	ldr	r1, [r7, #8]
 8003872:	6978      	ldr	r0, [r7, #20]
 8003874:	f7ff ff90 	bl	8003798 <NVIC_EncodePriority>
 8003878:	4602      	mov	r2, r0
 800387a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800387e:	4611      	mov	r1, r2
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff ff5f 	bl	8003744 <__NVIC_SetPriority>
}
 8003886:	bf00      	nop
 8003888:	3718      	adds	r7, #24
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b082      	sub	sp, #8
 8003892:	af00      	add	r7, sp, #0
 8003894:	4603      	mov	r3, r0
 8003896:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff ff33 	bl	8003708 <__NVIC_EnableIRQ>
}
 80038a2:	bf00      	nop
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b082      	sub	sp, #8
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7ff ffa4 	bl	8003800 <SysTick_Config>
 80038b8:	4603      	mov	r3, r0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b087      	sub	sp, #28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80038ce:	2300      	movs	r3, #0
 80038d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80038d2:	e15a      	b.n	8003b8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	2101      	movs	r1, #1
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	fa01 f303 	lsl.w	r3, r1, r3
 80038e0:	4013      	ands	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 814c 	beq.w	8003b84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 0303 	and.w	r3, r3, #3
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d005      	beq.n	8003904 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003900:	2b02      	cmp	r3, #2
 8003902:	d130      	bne.n	8003966 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	2203      	movs	r2, #3
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	43db      	mvns	r3, r3
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	4013      	ands	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	4313      	orrs	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800393a:	2201      	movs	r2, #1
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	43db      	mvns	r3, r3
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4013      	ands	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	091b      	lsrs	r3, r3, #4
 8003950:	f003 0201 	and.w	r2, r3, #1
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	2b03      	cmp	r3, #3
 8003970:	d017      	beq.n	80039a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	2203      	movs	r2, #3
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	43db      	mvns	r3, r3
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4013      	ands	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	689a      	ldr	r2, [r3, #8]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4313      	orrs	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d123      	bne.n	80039f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	08da      	lsrs	r2, r3, #3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3208      	adds	r2, #8
 80039b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	220f      	movs	r2, #15
 80039c6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ca:	43db      	mvns	r3, r3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	691a      	ldr	r2, [r3, #16]
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	08da      	lsrs	r2, r3, #3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3208      	adds	r2, #8
 80039f0:	6939      	ldr	r1, [r7, #16]
 80039f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	005b      	lsls	r3, r3, #1
 8003a00:	2203      	movs	r2, #3
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	43db      	mvns	r3, r3
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f003 0203 	and.w	r2, r3, #3
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 80a6 	beq.w	8003b84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a38:	4b5b      	ldr	r3, [pc, #364]	@ (8003ba8 <HAL_GPIO_Init+0x2e4>)
 8003a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8003ba8 <HAL_GPIO_Init+0x2e4>)
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a44:	4b58      	ldr	r3, [pc, #352]	@ (8003ba8 <HAL_GPIO_Init+0x2e4>)
 8003a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	60bb      	str	r3, [r7, #8]
 8003a4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a50:	4a56      	ldr	r2, [pc, #344]	@ (8003bac <HAL_GPIO_Init+0x2e8>)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	089b      	lsrs	r3, r3, #2
 8003a56:	3302      	adds	r3, #2
 8003a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	220f      	movs	r2, #15
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	693a      	ldr	r2, [r7, #16]
 8003a70:	4013      	ands	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a7a:	d01f      	beq.n	8003abc <HAL_GPIO_Init+0x1f8>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a4c      	ldr	r2, [pc, #304]	@ (8003bb0 <HAL_GPIO_Init+0x2ec>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d019      	beq.n	8003ab8 <HAL_GPIO_Init+0x1f4>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a4b      	ldr	r2, [pc, #300]	@ (8003bb4 <HAL_GPIO_Init+0x2f0>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d013      	beq.n	8003ab4 <HAL_GPIO_Init+0x1f0>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a4a      	ldr	r2, [pc, #296]	@ (8003bb8 <HAL_GPIO_Init+0x2f4>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d00d      	beq.n	8003ab0 <HAL_GPIO_Init+0x1ec>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a49      	ldr	r2, [pc, #292]	@ (8003bbc <HAL_GPIO_Init+0x2f8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d007      	beq.n	8003aac <HAL_GPIO_Init+0x1e8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a48      	ldr	r2, [pc, #288]	@ (8003bc0 <HAL_GPIO_Init+0x2fc>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d101      	bne.n	8003aa8 <HAL_GPIO_Init+0x1e4>
 8003aa4:	2305      	movs	r3, #5
 8003aa6:	e00a      	b.n	8003abe <HAL_GPIO_Init+0x1fa>
 8003aa8:	2306      	movs	r3, #6
 8003aaa:	e008      	b.n	8003abe <HAL_GPIO_Init+0x1fa>
 8003aac:	2304      	movs	r3, #4
 8003aae:	e006      	b.n	8003abe <HAL_GPIO_Init+0x1fa>
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e004      	b.n	8003abe <HAL_GPIO_Init+0x1fa>
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e002      	b.n	8003abe <HAL_GPIO_Init+0x1fa>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e000      	b.n	8003abe <HAL_GPIO_Init+0x1fa>
 8003abc:	2300      	movs	r3, #0
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	f002 0203 	and.w	r2, r2, #3
 8003ac4:	0092      	lsls	r2, r2, #2
 8003ac6:	4093      	lsls	r3, r2
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ace:	4937      	ldr	r1, [pc, #220]	@ (8003bac <HAL_GPIO_Init+0x2e8>)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	089b      	lsrs	r3, r3, #2
 8003ad4:	3302      	adds	r3, #2
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003adc:	4b39      	ldr	r3, [pc, #228]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	4013      	ands	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b00:	4a30      	ldr	r2, [pc, #192]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b06:	4b2f      	ldr	r3, [pc, #188]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	43db      	mvns	r3, r3
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	4013      	ands	r3, r2
 8003b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b2a:	4a26      	ldr	r2, [pc, #152]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003b30:	4b24      	ldr	r3, [pc, #144]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d003      	beq.n	8003b54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b54:	4a1b      	ldr	r2, [pc, #108]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	43db      	mvns	r3, r3
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4013      	ands	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b7e:	4a11      	ldr	r2, [pc, #68]	@ (8003bc4 <HAL_GPIO_Init+0x300>)
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	3301      	adds	r3, #1
 8003b88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	fa22 f303 	lsr.w	r3, r2, r3
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f47f ae9d 	bne.w	80038d4 <HAL_GPIO_Init+0x10>
  }
}
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
 8003b9e:	371c      	adds	r7, #28
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	40010000 	.word	0x40010000
 8003bb0:	48000400 	.word	0x48000400
 8003bb4:	48000800 	.word	0x48000800
 8003bb8:	48000c00 	.word	0x48000c00
 8003bbc:	48001000 	.word	0x48001000
 8003bc0:	48001400 	.word	0x48001400
 8003bc4:	40010400 	.word	0x40010400

08003bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	807b      	strh	r3, [r7, #2]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bd8:	787b      	ldrb	r3, [r7, #1]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bde:	887a      	ldrh	r2, [r7, #2]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003be4:	e002      	b.n	8003bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003be6:	887a      	ldrh	r2, [r7, #2]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d141      	bne.n	8003c8a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c06:	4b4b      	ldr	r3, [pc, #300]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c12:	d131      	bne.n	8003c78 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c14:	4b47      	ldr	r3, [pc, #284]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c1a:	4a46      	ldr	r2, [pc, #280]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c24:	4b43      	ldr	r3, [pc, #268]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c2c:	4a41      	ldr	r2, [pc, #260]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c34:	4b40      	ldr	r3, [pc, #256]	@ (8003d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2232      	movs	r2, #50	@ 0x32
 8003c3a:	fb02 f303 	mul.w	r3, r2, r3
 8003c3e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c40:	fba2 2303 	umull	r2, r3, r2, r3
 8003c44:	0c9b      	lsrs	r3, r3, #18
 8003c46:	3301      	adds	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c4a:	e002      	b.n	8003c52 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c52:	4b38      	ldr	r3, [pc, #224]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c5e:	d102      	bne.n	8003c66 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1f2      	bne.n	8003c4c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c66:	4b33      	ldr	r3, [pc, #204]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c72:	d158      	bne.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e057      	b.n	8003d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c78:	4b2e      	ldr	r3, [pc, #184]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c7e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c88:	e04d      	b.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c90:	d141      	bne.n	8003d16 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c92:	4b28      	ldr	r3, [pc, #160]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c9e:	d131      	bne.n	8003d04 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ca0:	4b24      	ldr	r3, [pc, #144]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca6:	4a23      	ldr	r2, [pc, #140]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cb0:	4b20      	ldr	r3, [pc, #128]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cb8:	4a1e      	ldr	r2, [pc, #120]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cbe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d38 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2232      	movs	r2, #50	@ 0x32
 8003cc6:	fb02 f303 	mul.w	r3, r2, r3
 8003cca:	4a1c      	ldr	r2, [pc, #112]	@ (8003d3c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd0:	0c9b      	lsrs	r3, r3, #18
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cd6:	e002      	b.n	8003cde <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cde:	4b15      	ldr	r3, [pc, #84]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cea:	d102      	bne.n	8003cf2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f2      	bne.n	8003cd8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cf2:	4b10      	ldr	r3, [pc, #64]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cfe:	d112      	bne.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e011      	b.n	8003d28 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d04:	4b0b      	ldr	r3, [pc, #44]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d14:	e007      	b.n	8003d26 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d16:	4b07      	ldr	r3, [pc, #28]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d1e:	4a05      	ldr	r2, [pc, #20]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d24:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	40007000 	.word	0x40007000
 8003d38:	20000000 	.word	0x20000000
 8003d3c:	431bde83 	.word	0x431bde83

08003d40 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d4e:	6093      	str	r3, [r2, #8]
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	40007000 	.word	0x40007000

08003d60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d101      	bne.n	8003d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e2fe      	b.n	8004370 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d075      	beq.n	8003e6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d7e:	4b97      	ldr	r3, [pc, #604]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f003 030c 	and.w	r3, r3, #12
 8003d86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d88:	4b94      	ldr	r3, [pc, #592]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	f003 0303 	and.w	r3, r3, #3
 8003d90:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	2b0c      	cmp	r3, #12
 8003d96:	d102      	bne.n	8003d9e <HAL_RCC_OscConfig+0x3e>
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	2b03      	cmp	r3, #3
 8003d9c:	d002      	beq.n	8003da4 <HAL_RCC_OscConfig+0x44>
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d10b      	bne.n	8003dbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da4:	4b8d      	ldr	r3, [pc, #564]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d05b      	beq.n	8003e68 <HAL_RCC_OscConfig+0x108>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d157      	bne.n	8003e68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e2d9      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dc4:	d106      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x74>
 8003dc6:	4b85      	ldr	r3, [pc, #532]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a84      	ldr	r2, [pc, #528]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd0:	6013      	str	r3, [r2, #0]
 8003dd2:	e01d      	b.n	8003e10 <HAL_RCC_OscConfig+0xb0>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ddc:	d10c      	bne.n	8003df8 <HAL_RCC_OscConfig+0x98>
 8003dde:	4b7f      	ldr	r3, [pc, #508]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a7e      	ldr	r2, [pc, #504]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003de8:	6013      	str	r3, [r2, #0]
 8003dea:	4b7c      	ldr	r3, [pc, #496]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a7b      	ldr	r2, [pc, #492]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	e00b      	b.n	8003e10 <HAL_RCC_OscConfig+0xb0>
 8003df8:	4b78      	ldr	r3, [pc, #480]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a77      	ldr	r2, [pc, #476]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	4b75      	ldr	r3, [pc, #468]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a74      	ldr	r2, [pc, #464]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d013      	beq.n	8003e40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e18:	f7fc fd70 	bl	80008fc <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e20:	f7fc fd6c 	bl	80008fc <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b64      	cmp	r3, #100	@ 0x64
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e29e      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e32:	4b6a      	ldr	r3, [pc, #424]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0f0      	beq.n	8003e20 <HAL_RCC_OscConfig+0xc0>
 8003e3e:	e014      	b.n	8003e6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e40:	f7fc fd5c 	bl	80008fc <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e48:	f7fc fd58 	bl	80008fc <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b64      	cmp	r3, #100	@ 0x64
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e28a      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e5a:	4b60      	ldr	r3, [pc, #384]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f0      	bne.n	8003e48 <HAL_RCC_OscConfig+0xe8>
 8003e66:	e000      	b.n	8003e6a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d075      	beq.n	8003f62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e76:	4b59      	ldr	r3, [pc, #356]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 030c 	and.w	r3, r3, #12
 8003e7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e80:	4b56      	ldr	r3, [pc, #344]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f003 0303 	and.w	r3, r3, #3
 8003e88:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	2b0c      	cmp	r3, #12
 8003e8e:	d102      	bne.n	8003e96 <HAL_RCC_OscConfig+0x136>
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d002      	beq.n	8003e9c <HAL_RCC_OscConfig+0x13c>
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	2b04      	cmp	r3, #4
 8003e9a:	d11f      	bne.n	8003edc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e9c:	4b4f      	ldr	r3, [pc, #316]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d005      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x154>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e25d      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb4:	4b49      	ldr	r3, [pc, #292]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	061b      	lsls	r3, r3, #24
 8003ec2:	4946      	ldr	r1, [pc, #280]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ec8:	4b45      	ldr	r3, [pc, #276]	@ (8003fe0 <HAL_RCC_OscConfig+0x280>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7fc fcc9 	bl	8000864 <HAL_InitTick>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d043      	beq.n	8003f60 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e249      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d023      	beq.n	8003f2c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a3c      	ldr	r2, [pc, #240]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef0:	f7fc fd04 	bl	80008fc <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef8:	f7fc fd00 	bl	80008fc <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e232      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f0a:	4b34      	ldr	r3, [pc, #208]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f0      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f16:	4b31      	ldr	r3, [pc, #196]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	061b      	lsls	r3, r3, #24
 8003f24:	492d      	ldr	r1, [pc, #180]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	604b      	str	r3, [r1, #4]
 8003f2a:	e01a      	b.n	8003f62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a2a      	ldr	r2, [pc, #168]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7fc fce0 	bl	80008fc <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f40:	f7fc fcdc 	bl	80008fc <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e20e      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f52:	4b22      	ldr	r3, [pc, #136]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1f0      	bne.n	8003f40 <HAL_RCC_OscConfig+0x1e0>
 8003f5e:	e000      	b.n	8003f62 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0308 	and.w	r3, r3, #8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d041      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d01c      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f76:	4b19      	ldr	r3, [pc, #100]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f7c:	4a17      	ldr	r2, [pc, #92]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003f7e:	f043 0301 	orr.w	r3, r3, #1
 8003f82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f86:	f7fc fcb9 	bl	80008fc <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f8e:	f7fc fcb5 	bl	80008fc <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e1e7      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0ef      	beq.n	8003f8e <HAL_RCC_OscConfig+0x22e>
 8003fae:	e020      	b.n	8003ff2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003fb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fb6:	4a09      	ldr	r2, [pc, #36]	@ (8003fdc <HAL_RCC_OscConfig+0x27c>)
 8003fb8:	f023 0301 	bic.w	r3, r3, #1
 8003fbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc0:	f7fc fc9c 	bl	80008fc <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fc6:	e00d      	b.n	8003fe4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc8:	f7fc fc98 	bl	80008fc <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d906      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e1ca      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
 8003fda:	bf00      	nop
 8003fdc:	40021000 	.word	0x40021000
 8003fe0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fe4:	4b8c      	ldr	r3, [pc, #560]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8003fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1ea      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0304 	and.w	r3, r3, #4
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80a6 	beq.w	800414c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004000:	2300      	movs	r3, #0
 8004002:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004004:	4b84      	ldr	r3, [pc, #528]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <HAL_RCC_OscConfig+0x2b4>
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <HAL_RCC_OscConfig+0x2b6>
 8004014:	2300      	movs	r3, #0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00d      	beq.n	8004036 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800401a:	4b7f      	ldr	r3, [pc, #508]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 800401c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401e:	4a7e      	ldr	r2, [pc, #504]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004024:	6593      	str	r3, [r2, #88]	@ 0x58
 8004026:	4b7c      	ldr	r3, [pc, #496]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004032:	2301      	movs	r3, #1
 8004034:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004036:	4b79      	ldr	r3, [pc, #484]	@ (800421c <HAL_RCC_OscConfig+0x4bc>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800403e:	2b00      	cmp	r3, #0
 8004040:	d118      	bne.n	8004074 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004042:	4b76      	ldr	r3, [pc, #472]	@ (800421c <HAL_RCC_OscConfig+0x4bc>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a75      	ldr	r2, [pc, #468]	@ (800421c <HAL_RCC_OscConfig+0x4bc>)
 8004048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800404c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800404e:	f7fc fc55 	bl	80008fc <HAL_GetTick>
 8004052:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004054:	e008      	b.n	8004068 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004056:	f7fc fc51 	bl	80008fc <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d901      	bls.n	8004068 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e183      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004068:	4b6c      	ldr	r3, [pc, #432]	@ (800421c <HAL_RCC_OscConfig+0x4bc>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004070:	2b00      	cmp	r3, #0
 8004072:	d0f0      	beq.n	8004056 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	2b01      	cmp	r3, #1
 800407a:	d108      	bne.n	800408e <HAL_RCC_OscConfig+0x32e>
 800407c:	4b66      	ldr	r3, [pc, #408]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 800407e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004082:	4a65      	ldr	r2, [pc, #404]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800408c:	e024      	b.n	80040d8 <HAL_RCC_OscConfig+0x378>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2b05      	cmp	r3, #5
 8004094:	d110      	bne.n	80040b8 <HAL_RCC_OscConfig+0x358>
 8004096:	4b60      	ldr	r3, [pc, #384]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409c:	4a5e      	ldr	r2, [pc, #376]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 800409e:	f043 0304 	orr.w	r3, r3, #4
 80040a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040a6:	4b5c      	ldr	r3, [pc, #368]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80040a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ac:	4a5a      	ldr	r2, [pc, #360]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80040ae:	f043 0301 	orr.w	r3, r3, #1
 80040b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040b6:	e00f      	b.n	80040d8 <HAL_RCC_OscConfig+0x378>
 80040b8:	4b57      	ldr	r3, [pc, #348]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040be:	4a56      	ldr	r2, [pc, #344]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040c8:	4b53      	ldr	r3, [pc, #332]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ce:	4a52      	ldr	r2, [pc, #328]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80040d0:	f023 0304 	bic.w	r3, r3, #4
 80040d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d016      	beq.n	800410e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e0:	f7fc fc0c 	bl	80008fc <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040e6:	e00a      	b.n	80040fe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e8:	f7fc fc08 	bl	80008fc <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d901      	bls.n	80040fe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e138      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040fe:	4b46      	ldr	r3, [pc, #280]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0ed      	beq.n	80040e8 <HAL_RCC_OscConfig+0x388>
 800410c:	e015      	b.n	800413a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800410e:	f7fc fbf5 	bl	80008fc <HAL_GetTick>
 8004112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004114:	e00a      	b.n	800412c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004116:	f7fc fbf1 	bl	80008fc <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004124:	4293      	cmp	r3, r2
 8004126:	d901      	bls.n	800412c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e121      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800412c:	4b3a      	ldr	r3, [pc, #232]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 800412e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1ed      	bne.n	8004116 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800413a:	7ffb      	ldrb	r3, [r7, #31]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d105      	bne.n	800414c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004140:	4b35      	ldr	r3, [pc, #212]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004144:	4a34      	ldr	r2, [pc, #208]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800414a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0320 	and.w	r3, r3, #32
 8004154:	2b00      	cmp	r3, #0
 8004156:	d03c      	beq.n	80041d2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d01c      	beq.n	800419a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004160:	4b2d      	ldr	r3, [pc, #180]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004162:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004166:	4a2c      	ldr	r2, [pc, #176]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 8004168:	f043 0301 	orr.w	r3, r3, #1
 800416c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004170:	f7fc fbc4 	bl	80008fc <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004176:	e008      	b.n	800418a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004178:	f7fc fbc0 	bl	80008fc <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	2b02      	cmp	r3, #2
 8004184:	d901      	bls.n	800418a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e0f2      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800418a:	4b23      	ldr	r3, [pc, #140]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 800418c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d0ef      	beq.n	8004178 <HAL_RCC_OscConfig+0x418>
 8004198:	e01b      	b.n	80041d2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800419a:	4b1f      	ldr	r3, [pc, #124]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 800419c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041a0:	4a1d      	ldr	r2, [pc, #116]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80041a2:	f023 0301 	bic.w	r3, r3, #1
 80041a6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041aa:	f7fc fba7 	bl	80008fc <HAL_GetTick>
 80041ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041b0:	e008      	b.n	80041c4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041b2:	f7fc fba3 	bl	80008fc <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d901      	bls.n	80041c4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e0d5      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041c4:	4b14      	ldr	r3, [pc, #80]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80041c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1ef      	bne.n	80041b2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	69db      	ldr	r3, [r3, #28]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f000 80c9 	beq.w	800436e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f003 030c 	and.w	r3, r3, #12
 80041e4:	2b0c      	cmp	r3, #12
 80041e6:	f000 8083 	beq.w	80042f0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d15e      	bne.n	80042b0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041f2:	4b09      	ldr	r3, [pc, #36]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a08      	ldr	r2, [pc, #32]	@ (8004218 <HAL_RCC_OscConfig+0x4b8>)
 80041f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fe:	f7fc fb7d 	bl	80008fc <HAL_GetTick>
 8004202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004204:	e00c      	b.n	8004220 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004206:	f7fc fb79 	bl	80008fc <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d905      	bls.n	8004220 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e0ab      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
 8004218:	40021000 	.word	0x40021000
 800421c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004220:	4b55      	ldr	r3, [pc, #340]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1ec      	bne.n	8004206 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800422c:	4b52      	ldr	r3, [pc, #328]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	4b52      	ldr	r3, [pc, #328]	@ (800437c <HAL_RCC_OscConfig+0x61c>)
 8004232:	4013      	ands	r3, r2
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6a11      	ldr	r1, [r2, #32]
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800423c:	3a01      	subs	r2, #1
 800423e:	0112      	lsls	r2, r2, #4
 8004240:	4311      	orrs	r1, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004246:	0212      	lsls	r2, r2, #8
 8004248:	4311      	orrs	r1, r2
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800424e:	0852      	lsrs	r2, r2, #1
 8004250:	3a01      	subs	r2, #1
 8004252:	0552      	lsls	r2, r2, #21
 8004254:	4311      	orrs	r1, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800425a:	0852      	lsrs	r2, r2, #1
 800425c:	3a01      	subs	r2, #1
 800425e:	0652      	lsls	r2, r2, #25
 8004260:	4311      	orrs	r1, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004266:	06d2      	lsls	r2, r2, #27
 8004268:	430a      	orrs	r2, r1
 800426a:	4943      	ldr	r1, [pc, #268]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 800426c:	4313      	orrs	r3, r2
 800426e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004270:	4b41      	ldr	r3, [pc, #260]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a40      	ldr	r2, [pc, #256]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 8004276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800427a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800427c:	4b3e      	ldr	r3, [pc, #248]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	4a3d      	ldr	r2, [pc, #244]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 8004282:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004286:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fc fb38 	bl	80008fc <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004290:	f7fc fb34 	bl	80008fc <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e066      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042a2:	4b35      	ldr	r3, [pc, #212]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x530>
 80042ae:	e05e      	b.n	800436e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b0:	4b31      	ldr	r3, [pc, #196]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a30      	ldr	r2, [pc, #192]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042bc:	f7fc fb1e 	bl	80008fc <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c4:	f7fc fb1a 	bl	80008fc <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e04c      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042d6:	4b28      	ldr	r3, [pc, #160]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80042e2:	4b25      	ldr	r3, [pc, #148]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042e4:	68da      	ldr	r2, [r3, #12]
 80042e6:	4924      	ldr	r1, [pc, #144]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042e8:	4b25      	ldr	r3, [pc, #148]	@ (8004380 <HAL_RCC_OscConfig+0x620>)
 80042ea:	4013      	ands	r3, r2
 80042ec:	60cb      	str	r3, [r1, #12]
 80042ee:	e03e      	b.n	800436e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	69db      	ldr	r3, [r3, #28]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e039      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80042fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004378 <HAL_RCC_OscConfig+0x618>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f003 0203 	and.w	r2, r3, #3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	429a      	cmp	r2, r3
 800430e:	d12c      	bne.n	800436a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	3b01      	subs	r3, #1
 800431c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800431e:	429a      	cmp	r2, r3
 8004320:	d123      	bne.n	800436a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800432e:	429a      	cmp	r2, r3
 8004330:	d11b      	bne.n	800436a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800433e:	429a      	cmp	r2, r3
 8004340:	d113      	bne.n	800436a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800434c:	085b      	lsrs	r3, r3, #1
 800434e:	3b01      	subs	r3, #1
 8004350:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004352:	429a      	cmp	r2, r3
 8004354:	d109      	bne.n	800436a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	3b01      	subs	r3, #1
 8004364:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d001      	beq.n	800436e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e000      	b.n	8004370 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3720      	adds	r7, #32
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40021000 	.word	0x40021000
 800437c:	019f800c 	.word	0x019f800c
 8004380:	feeefffc 	.word	0xfeeefffc

08004384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e11e      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800439c:	4b91      	ldr	r3, [pc, #580]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 030f 	and.w	r3, r3, #15
 80043a4:	683a      	ldr	r2, [r7, #0]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d910      	bls.n	80043cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043aa:	4b8e      	ldr	r3, [pc, #568]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f023 020f 	bic.w	r2, r3, #15
 80043b2:	498c      	ldr	r1, [pc, #560]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ba:	4b8a      	ldr	r3, [pc, #552]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 030f 	and.w	r3, r3, #15
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d001      	beq.n	80043cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e106      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d073      	beq.n	80044c0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d129      	bne.n	8004434 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043e0:	4b81      	ldr	r3, [pc, #516]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0f4      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80043f0:	f000 f966 	bl	80046c0 <RCC_GetSysClockFreqFromPLLSource>
 80043f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	4a7c      	ldr	r2, [pc, #496]	@ (80045ec <HAL_RCC_ClockConfig+0x268>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d93f      	bls.n	800447e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043fe:	4b7a      	ldr	r3, [pc, #488]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d009      	beq.n	800441e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004412:	2b00      	cmp	r3, #0
 8004414:	d033      	beq.n	800447e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800441a:	2b00      	cmp	r3, #0
 800441c:	d12f      	bne.n	800447e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800441e:	4b72      	ldr	r3, [pc, #456]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004426:	4a70      	ldr	r2, [pc, #448]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800442c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800442e:	2380      	movs	r3, #128	@ 0x80
 8004430:	617b      	str	r3, [r7, #20]
 8004432:	e024      	b.n	800447e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b02      	cmp	r3, #2
 800443a:	d107      	bne.n	800444c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800443c:	4b6a      	ldr	r3, [pc, #424]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d109      	bne.n	800445c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e0c6      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800444c:	4b66      	ldr	r3, [pc, #408]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0be      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800445c:	f000 f8ce 	bl	80045fc <HAL_RCC_GetSysClockFreq>
 8004460:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	4a61      	ldr	r2, [pc, #388]	@ (80045ec <HAL_RCC_ClockConfig+0x268>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d909      	bls.n	800447e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800446a:	4b5f      	ldr	r3, [pc, #380]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004472:	4a5d      	ldr	r2, [pc, #372]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004474:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004478:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800447a:	2380      	movs	r3, #128	@ 0x80
 800447c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800447e:	4b5a      	ldr	r3, [pc, #360]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f023 0203 	bic.w	r2, r3, #3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	4957      	ldr	r1, [pc, #348]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800448c:	4313      	orrs	r3, r2
 800448e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004490:	f7fc fa34 	bl	80008fc <HAL_GetTick>
 8004494:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004496:	e00a      	b.n	80044ae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004498:	f7fc fa30 	bl	80008fc <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e095      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ae:	4b4e      	ldr	r3, [pc, #312]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 020c 	and.w	r2, r3, #12
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	429a      	cmp	r2, r3
 80044be:	d1eb      	bne.n	8004498 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d023      	beq.n	8004514 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044d8:	4b43      	ldr	r3, [pc, #268]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	4a42      	ldr	r2, [pc, #264]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80044de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044e2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80044f0:	4b3d      	ldr	r3, [pc, #244]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044f8:	4a3b      	ldr	r2, [pc, #236]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80044fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004500:	4b39      	ldr	r3, [pc, #228]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	4936      	ldr	r1, [pc, #216]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800450e:	4313      	orrs	r3, r2
 8004510:	608b      	str	r3, [r1, #8]
 8004512:	e008      	b.n	8004526 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2b80      	cmp	r3, #128	@ 0x80
 8004518:	d105      	bne.n	8004526 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800451a:	4b33      	ldr	r3, [pc, #204]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	4a32      	ldr	r2, [pc, #200]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 8004520:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004524:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004526:	4b2f      	ldr	r3, [pc, #188]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 030f 	and.w	r3, r3, #15
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	429a      	cmp	r2, r3
 8004532:	d21d      	bcs.n	8004570 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004534:	4b2b      	ldr	r3, [pc, #172]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f023 020f 	bic.w	r2, r3, #15
 800453c:	4929      	ldr	r1, [pc, #164]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	4313      	orrs	r3, r2
 8004542:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004544:	f7fc f9da 	bl	80008fc <HAL_GetTick>
 8004548:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800454a:	e00a      	b.n	8004562 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800454c:	f7fc f9d6 	bl	80008fc <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e03b      	b.n	80045da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004562:	4b20      	ldr	r3, [pc, #128]	@ (80045e4 <HAL_RCC_ClockConfig+0x260>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 030f 	and.w	r3, r3, #15
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	429a      	cmp	r2, r3
 800456e:	d1ed      	bne.n	800454c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d008      	beq.n	800458e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800457c:	4b1a      	ldr	r3, [pc, #104]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	4917      	ldr	r1, [pc, #92]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800458a:	4313      	orrs	r3, r2
 800458c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0308 	and.w	r3, r3, #8
 8004596:	2b00      	cmp	r3, #0
 8004598:	d009      	beq.n	80045ae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800459a:	4b13      	ldr	r3, [pc, #76]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	490f      	ldr	r1, [pc, #60]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045ae:	f000 f825 	bl	80045fc <HAL_RCC_GetSysClockFreq>
 80045b2:	4602      	mov	r2, r0
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <HAL_RCC_ClockConfig+0x264>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	091b      	lsrs	r3, r3, #4
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	490c      	ldr	r1, [pc, #48]	@ (80045f0 <HAL_RCC_ClockConfig+0x26c>)
 80045c0:	5ccb      	ldrb	r3, [r1, r3]
 80045c2:	f003 031f 	and.w	r3, r3, #31
 80045c6:	fa22 f303 	lsr.w	r3, r2, r3
 80045ca:	4a0a      	ldr	r2, [pc, #40]	@ (80045f4 <HAL_RCC_ClockConfig+0x270>)
 80045cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80045ce:	4b0a      	ldr	r3, [pc, #40]	@ (80045f8 <HAL_RCC_ClockConfig+0x274>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7fc f946 	bl	8000864 <HAL_InitTick>
 80045d8:	4603      	mov	r3, r0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3718      	adds	r7, #24
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	40022000 	.word	0x40022000
 80045e8:	40021000 	.word	0x40021000
 80045ec:	04c4b400 	.word	0x04c4b400
 80045f0:	08004b9c 	.word	0x08004b9c
 80045f4:	20000000 	.word	0x20000000
 80045f8:	20000004 	.word	0x20000004

080045fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004602:	4b2c      	ldr	r3, [pc, #176]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 030c 	and.w	r3, r3, #12
 800460a:	2b04      	cmp	r3, #4
 800460c:	d102      	bne.n	8004614 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800460e:	4b2a      	ldr	r3, [pc, #168]	@ (80046b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	e047      	b.n	80046a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004614:	4b27      	ldr	r3, [pc, #156]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f003 030c 	and.w	r3, r3, #12
 800461c:	2b08      	cmp	r3, #8
 800461e:	d102      	bne.n	8004626 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004620:	4b26      	ldr	r3, [pc, #152]	@ (80046bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004622:	613b      	str	r3, [r7, #16]
 8004624:	e03e      	b.n	80046a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004626:	4b23      	ldr	r3, [pc, #140]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f003 030c 	and.w	r3, r3, #12
 800462e:	2b0c      	cmp	r3, #12
 8004630:	d136      	bne.n	80046a0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004632:	4b20      	ldr	r3, [pc, #128]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800463c:	4b1d      	ldr	r3, [pc, #116]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	091b      	lsrs	r3, r3, #4
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	3301      	adds	r3, #1
 8004648:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2b03      	cmp	r3, #3
 800464e:	d10c      	bne.n	800466a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004650:	4a1a      	ldr	r2, [pc, #104]	@ (80046bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	fbb2 f3f3 	udiv	r3, r2, r3
 8004658:	4a16      	ldr	r2, [pc, #88]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800465a:	68d2      	ldr	r2, [r2, #12]
 800465c:	0a12      	lsrs	r2, r2, #8
 800465e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004662:	fb02 f303 	mul.w	r3, r2, r3
 8004666:	617b      	str	r3, [r7, #20]
      break;
 8004668:	e00c      	b.n	8004684 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800466a:	4a13      	ldr	r2, [pc, #76]	@ (80046b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004672:	4a10      	ldr	r2, [pc, #64]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004674:	68d2      	ldr	r2, [r2, #12]
 8004676:	0a12      	lsrs	r2, r2, #8
 8004678:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800467c:	fb02 f303 	mul.w	r3, r2, r3
 8004680:	617b      	str	r3, [r7, #20]
      break;
 8004682:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004684:	4b0b      	ldr	r3, [pc, #44]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	0e5b      	lsrs	r3, r3, #25
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	3301      	adds	r3, #1
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	fbb2 f3f3 	udiv	r3, r2, r3
 800469c:	613b      	str	r3, [r7, #16]
 800469e:	e001      	b.n	80046a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80046a4:	693b      	ldr	r3, [r7, #16]
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	371c      	adds	r7, #28
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr
 80046b2:	bf00      	nop
 80046b4:	40021000 	.word	0x40021000
 80046b8:	00f42400 	.word	0x00f42400
 80046bc:	007a1200 	.word	0x007a1200

080046c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b087      	sub	sp, #28
 80046c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046c6:	4b1e      	ldr	r3, [pc, #120]	@ (8004740 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004740 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	091b      	lsrs	r3, r3, #4
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	3301      	adds	r3, #1
 80046dc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	2b03      	cmp	r3, #3
 80046e2:	d10c      	bne.n	80046fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046e4:	4a17      	ldr	r2, [pc, #92]	@ (8004744 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ec:	4a14      	ldr	r2, [pc, #80]	@ (8004740 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046ee:	68d2      	ldr	r2, [r2, #12]
 80046f0:	0a12      	lsrs	r2, r2, #8
 80046f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80046f6:	fb02 f303 	mul.w	r3, r2, r3
 80046fa:	617b      	str	r3, [r7, #20]
    break;
 80046fc:	e00c      	b.n	8004718 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80046fe:	4a12      	ldr	r2, [pc, #72]	@ (8004748 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	fbb2 f3f3 	udiv	r3, r2, r3
 8004706:	4a0e      	ldr	r2, [pc, #56]	@ (8004740 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004708:	68d2      	ldr	r2, [r2, #12]
 800470a:	0a12      	lsrs	r2, r2, #8
 800470c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004710:	fb02 f303 	mul.w	r3, r2, r3
 8004714:	617b      	str	r3, [r7, #20]
    break;
 8004716:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004718:	4b09      	ldr	r3, [pc, #36]	@ (8004740 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	0e5b      	lsrs	r3, r3, #25
 800471e:	f003 0303 	and.w	r3, r3, #3
 8004722:	3301      	adds	r3, #1
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004730:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004732:	687b      	ldr	r3, [r7, #4]
}
 8004734:	4618      	mov	r0, r3
 8004736:	371c      	adds	r7, #28
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr
 8004740:	40021000 	.word	0x40021000
 8004744:	007a1200 	.word	0x007a1200
 8004748:	00f42400 	.word	0x00f42400

0800474c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004754:	2300      	movs	r3, #0
 8004756:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004758:	2300      	movs	r3, #0
 800475a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 8098 	beq.w	800489a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800476a:	2300      	movs	r3, #0
 800476c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800476e:	4b43      	ldr	r3, [pc, #268]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10d      	bne.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800477a:	4b40      	ldr	r3, [pc, #256]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800477c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800477e:	4a3f      	ldr	r2, [pc, #252]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004784:	6593      	str	r3, [r2, #88]	@ 0x58
 8004786:	4b3d      	ldr	r3, [pc, #244]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800478e:	60bb      	str	r3, [r7, #8]
 8004790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004792:	2301      	movs	r3, #1
 8004794:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004796:	4b3a      	ldr	r3, [pc, #232]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a39      	ldr	r2, [pc, #228]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800479c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047a2:	f7fc f8ab 	bl	80008fc <HAL_GetTick>
 80047a6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047a8:	e009      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047aa:	f7fc f8a7 	bl	80008fc <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d902      	bls.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	74fb      	strb	r3, [r7, #19]
        break;
 80047bc:	e005      	b.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047be:	4b30      	ldr	r3, [pc, #192]	@ (8004880 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0ef      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80047ca:	7cfb      	ldrb	r3, [r7, #19]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d159      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047d0:	4b2a      	ldr	r3, [pc, #168]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047da:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d01e      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d019      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047ec:	4b23      	ldr	r3, [pc, #140]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047f8:	4b20      	ldr	r3, [pc, #128]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047fe:	4a1f      	ldr	r2, [pc, #124]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004808:	4b1c      	ldr	r3, [pc, #112]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800480a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800480e:	4a1b      	ldr	r2, [pc, #108]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004810:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004818:	4a18      	ldr	r2, [pc, #96]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d016      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800482a:	f7fc f867 	bl	80008fc <HAL_GetTick>
 800482e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004830:	e00b      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004832:	f7fc f863 	bl	80008fc <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004840:	4293      	cmp	r3, r2
 8004842:	d902      	bls.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	74fb      	strb	r3, [r7, #19]
            break;
 8004848:	e006      	b.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800484a:	4b0c      	ldr	r3, [pc, #48]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800484c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0ec      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004858:	7cfb      	ldrb	r3, [r7, #19]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d10b      	bne.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800485e:	4b07      	ldr	r3, [pc, #28]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004864:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486c:	4903      	ldr	r1, [pc, #12]	@ (800487c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004874:	e008      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004876:	7cfb      	ldrb	r3, [r7, #19]
 8004878:	74bb      	strb	r3, [r7, #18]
 800487a:	e005      	b.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800487c:	40021000 	.word	0x40021000
 8004880:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004884:	7cfb      	ldrb	r3, [r7, #19]
 8004886:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004888:	7c7b      	ldrb	r3, [r7, #17]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d105      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800488e:	4ba6      	ldr	r3, [pc, #664]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004892:	4aa5      	ldr	r2, [pc, #660]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004894:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004898:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048a6:	4ba0      	ldr	r3, [pc, #640]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ac:	f023 0203 	bic.w	r2, r3, #3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	499c      	ldr	r1, [pc, #624]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00a      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048c8:	4b97      	ldr	r3, [pc, #604]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ce:	f023 020c 	bic.w	r2, r3, #12
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	4994      	ldr	r1, [pc, #592]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00a      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048ea:	4b8f      	ldr	r3, [pc, #572]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	498b      	ldr	r1, [pc, #556]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00a      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800490c:	4b86      	ldr	r3, [pc, #536]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800490e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004912:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	4983      	ldr	r1, [pc, #524]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800491c:	4313      	orrs	r3, r2
 800491e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0320 	and.w	r3, r3, #32
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00a      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800492e:	4b7e      	ldr	r3, [pc, #504]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004934:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	497a      	ldr	r1, [pc, #488]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00a      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004950:	4b75      	ldr	r3, [pc, #468]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004956:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	4972      	ldr	r1, [pc, #456]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004960:	4313      	orrs	r3, r2
 8004962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00a      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004972:	4b6d      	ldr	r3, [pc, #436]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004978:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	69db      	ldr	r3, [r3, #28]
 8004980:	4969      	ldr	r1, [pc, #420]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004982:	4313      	orrs	r3, r2
 8004984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d00a      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004994:	4b64      	ldr	r3, [pc, #400]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	4961      	ldr	r1, [pc, #388]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00a      	beq.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049b6:	4b5c      	ldr	r3, [pc, #368]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c4:	4958      	ldr	r1, [pc, #352]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d015      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049d8:	4b53      	ldr	r3, [pc, #332]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e6:	4950      	ldr	r1, [pc, #320]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049f6:	d105      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049f8:	4b4b      	ldr	r3, [pc, #300]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a02:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d015      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a10:	4b45      	ldr	r3, [pc, #276]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a16:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1e:	4942      	ldr	r1, [pc, #264]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a2e:	d105      	bne.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a30:	4b3d      	ldr	r3, [pc, #244]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	4a3c      	ldr	r2, [pc, #240]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a3a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d015      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a48:	4b37      	ldr	r3, [pc, #220]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a56:	4934      	ldr	r1, [pc, #208]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a66:	d105      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a68:	4b2f      	ldr	r3, [pc, #188]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a72:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d015      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a80:	4b29      	ldr	r3, [pc, #164]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a8e:	4926      	ldr	r1, [pc, #152]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a9e:	d105      	bne.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa0:	4b21      	ldr	r3, [pc, #132]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	4a20      	ldr	r2, [pc, #128]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aaa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d015      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004abe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac6:	4918      	ldr	r1, [pc, #96]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ad6:	d105      	bne.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ad8:	4b13      	ldr	r3, [pc, #76]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	4a12      	ldr	r2, [pc, #72]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ae2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d015      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004af0:	4b0d      	ldr	r3, [pc, #52]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afe:	490a      	ldr	r1, [pc, #40]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b0e:	d105      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b10:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4a04      	ldr	r2, [pc, #16]	@ (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b1a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004b1c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3718      	adds	r7, #24
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40021000 	.word	0x40021000

08004b2c <memset>:
 8004b2c:	4402      	add	r2, r0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d100      	bne.n	8004b36 <memset+0xa>
 8004b34:	4770      	bx	lr
 8004b36:	f803 1b01 	strb.w	r1, [r3], #1
 8004b3a:	e7f9      	b.n	8004b30 <memset+0x4>

08004b3c <__libc_init_array>:
 8004b3c:	b570      	push	{r4, r5, r6, lr}
 8004b3e:	4d0d      	ldr	r5, [pc, #52]	@ (8004b74 <__libc_init_array+0x38>)
 8004b40:	4c0d      	ldr	r4, [pc, #52]	@ (8004b78 <__libc_init_array+0x3c>)
 8004b42:	1b64      	subs	r4, r4, r5
 8004b44:	10a4      	asrs	r4, r4, #2
 8004b46:	2600      	movs	r6, #0
 8004b48:	42a6      	cmp	r6, r4
 8004b4a:	d109      	bne.n	8004b60 <__libc_init_array+0x24>
 8004b4c:	4d0b      	ldr	r5, [pc, #44]	@ (8004b7c <__libc_init_array+0x40>)
 8004b4e:	4c0c      	ldr	r4, [pc, #48]	@ (8004b80 <__libc_init_array+0x44>)
 8004b50:	f000 f818 	bl	8004b84 <_init>
 8004b54:	1b64      	subs	r4, r4, r5
 8004b56:	10a4      	asrs	r4, r4, #2
 8004b58:	2600      	movs	r6, #0
 8004b5a:	42a6      	cmp	r6, r4
 8004b5c:	d105      	bne.n	8004b6a <__libc_init_array+0x2e>
 8004b5e:	bd70      	pop	{r4, r5, r6, pc}
 8004b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b64:	4798      	blx	r3
 8004b66:	3601      	adds	r6, #1
 8004b68:	e7ee      	b.n	8004b48 <__libc_init_array+0xc>
 8004b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b6e:	4798      	blx	r3
 8004b70:	3601      	adds	r6, #1
 8004b72:	e7f2      	b.n	8004b5a <__libc_init_array+0x1e>
 8004b74:	08004bac 	.word	0x08004bac
 8004b78:	08004bac 	.word	0x08004bac
 8004b7c:	08004bac 	.word	0x08004bac
 8004b80:	08004bb0 	.word	0x08004bb0

08004b84 <_init>:
 8004b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b86:	bf00      	nop
 8004b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b8a:	bc08      	pop	{r3}
 8004b8c:	469e      	mov	lr, r3
 8004b8e:	4770      	bx	lr

08004b90 <_fini>:
 8004b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b92:	bf00      	nop
 8004b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b96:	bc08      	pop	{r3}
 8004b98:	469e      	mov	lr, r3
 8004b9a:	4770      	bx	lr
