INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:61]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:93]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:94]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:95]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/edge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/immediate_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sim_1/new/riscv_processor_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_processor_top_tb
