// Seed: 4014465836
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wire id_10,
    output wor id_11,
    input wire id_12,
    input tri id_13,
    input supply1 id_14,
    output wand id_15,
    input tri0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    output uwire id_19,
    input wire id_20,
    output uwire id_21,
    input wand id_22,
    output wor id_23
);
  uwire id_25 = 1'd0;
  wire  id_26;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  assign id_3 = 1 ? id_2 : id_2 == 1;
  module_0(
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_0
  );
endmodule
