#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jan 29 10:18:21 2021
# Process ID: 19356
# Current directory: D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10040 D:\DocumentosVivado\Trabajo VHDL\SIMON_DICE\SIMON_DICE\SIMON_DICE.xpr
# Log file: D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/vivado.log
# Journal file: D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/VivadoXilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1015.730 ; gain = 0.000
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1112.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1780.688 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1780.688 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1908.332 ; gain = 892.602
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2020.469 ; gain = 16.371
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF1DDA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.730 ; gain = 1289.262
set_property PROGRAM.FILE {D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.runs/impl_1/TOP_SIMON_DICE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.runs/impl_1/TOP_SIMON_DICE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jan 29 10:26:55 2021] Launched synth_1...
Run output will be captured here: D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.runs/synth_1/runme.log
[Fri Jan 29 10:26:55 2021] Launched impl_1...
Run output will be captured here: D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3388.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF1DDA
set_property PROGRAM.FILE {D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.runs/impl_1/TOP_SIMON_DICE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.runs/impl_1/TOP_SIMON_DICE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF1DDA
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP_SIMON_DICE
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.367 ; gain = 223.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_SIMON_DICE' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:21]
INFO: [Synth 8-3491] module 'VGA' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/VGA.vhd:9' bound to instance 'vgat' of component 'VGA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:117]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/VGA.vhd:29]
INFO: [Synth 8-3491] module 'SINCRO_VGA' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SINCRO_VGA.vhd:9' bound to instance 'SINCRO' of component 'SINCRO_VGA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/VGA.vhd:68]
INFO: [Synth 8-638] synthesizing module 'SINCRO_VGA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SINCRO_VGA.vhd:21]
INFO: [Synth 8-3491] module 'P_countclk' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_countclk.vhd:6' bound to instance 'ContadorCLK' of component 'P_countclk' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SINCRO_VGA.vhd:63]
INFO: [Synth 8-638] synthesizing module 'P_countclk' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_countclk.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'P_countclk' (1#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_countclk.vhd:14]
INFO: [Synth 8-3491] module 'P_cont_px' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_cont_px.vhd:10' bound to instance 'Contador_Pxl_Columnas' of component 'P_cont_px' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SINCRO_VGA.vhd:69]
INFO: [Synth 8-638] synthesizing module 'P_cont_px' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_cont_px.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'P_cont_px' (2#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_cont_px.vhd:22]
INFO: [Synth 8-3491] module 'P_count_line' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_count_line.vhd:9' bound to instance 'Contador_Pxl_Filas' of component 'P_count_line' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SINCRO_VGA.vhd:79]
INFO: [Synth 8-638] synthesizing module 'P_count_line' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_count_line.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'P_count_line' (3#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/P_count_line.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SINCRO_VGA' (4#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SINCRO_VGA.vhd:21]
INFO: [Synth 8-3491] module 'DIBUJASIMON_VGA' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:9' bound to instance 'DIBUJA' of component 'DIBUJASIMON_VGA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/VGA.vhd:78]
INFO: [Synth 8-638] synthesizing module 'DIBUJASIMON_VGA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:26]
WARNING: [Synth 8-614] signal 'SQUARE' is read in the process but is not in the sensitivity list [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:31]
WARNING: [Synth 8-614] signal 'regsq' is read in the process but is not in the sensitivity list [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:31]
WARNING: [Synth 8-614] signal 'RED_IN' is read in the process but is not in the sensitivity list [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:31]
WARNING: [Synth 8-614] signal 'GREEN_IN' is read in the process but is not in the sensitivity list [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:31]
WARNING: [Synth 8-614] signal 'BLUE_IN' is read in the process but is not in the sensitivity list [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DIBUJASIMON_VGA' (5#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/DIBUJASIMON_VGA.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'VGA' (6#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/VGA.vhd:29]
INFO: [Synth 8-3491] module 'TOP_FSM_SINCRONA' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/TOP_FSM_SINCRONA.vhd:5' bound to instance 'fsm_t' of component 'TOP_FSM_SINCRONA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:131]
INFO: [Synth 8-638] synthesizing module 'TOP_FSM_SINCRONA' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/TOP_FSM_SINCRONA.vhd:21]
INFO: [Synth 8-3491] module 'FSM' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/FSM_1.vhd:6' bound to instance 'FSM_t' of component 'FSM' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/TOP_FSM_SINCRONA.vhd:80]
INFO: [Synth 8-638] synthesizing module 'FSM' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/FSM_1.vhd:25]
WARNING: [Synth 8-614] signal 'nxt_nivel' is read in the process but is not in the sensitivity list [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/FSM_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FSM' (7#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/FSM_1.vhd:25]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/TOP_FSM_SINCRONA.vhd:109]
INFO: [Synth 8-638] synthesizing module 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:33]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:5' bound to instance 'synch_c' of component 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:62]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (8#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:13]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/Debouncer.vhd:6' bound to instance 'debouncer_c' of component 'Debouncer' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/Debouncer.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (9#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/Debouncer.vhd:14]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:4' bound to instance 'edge_c' of component 'EDGEDTCTR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:73]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (10#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'TOP_DEBOUNCER' (11#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:33]
INFO: [Synth 8-3491] module 'FSM_CLK' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/FSM_CLK.vhd:5' bound to instance 'clk_fsmt' of component 'FSM_CLK' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/TOP_FSM_SINCRONA.vhd:115]
INFO: [Synth 8-638] synthesizing module 'FSM_CLK' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/FSM_CLK.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FSM_CLK' (12#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/new/FSM_CLK.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP_FSM_SINCRONA' (13#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/new/TOP_FSM_SINCRONA.vhd:21]
INFO: [Synth 8-3491] module 'TOP_DISPLAY' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sim_1/new/TOP_DISPLAY.vhd:4' bound to instance 'display_t' of component 'TOP_DISPLAY' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:145]
INFO: [Synth 8-638] synthesizing module 'TOP_DISPLAY' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sim_1/new/TOP_DISPLAY.vhd:15]
INFO: [Synth 8-3491] module 'Display_CLK' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/Display_CLK.vhd:6' bound to instance 'Disp_clk' of component 'Display_CLK' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sim_1/new/TOP_DISPLAY.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Display_CLK' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/Display_CLK.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Display_CLK' (14#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/Display_CLK.vhd:15]
INFO: [Synth 8-3491] module 'Display_Mux_7x1' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/Display_Mux_7x1.vhd:3' bound to instance 'Disp_mux' of component 'Display_Mux_7x1' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sim_1/new/TOP_DISPLAY.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Display_Mux_7x1' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/Display_Mux_7x1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Display_Mux_7x1' (15#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/Display_Mux_7x1.vhd:18]
INFO: [Synth 8-3491] module 'decoder' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/DECODER_DISP.vhd:5' bound to instance 'Disp_decod' of component 'decoder' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sim_1/new/TOP_DISPLAY.vhd:86]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/DECODER_DISP.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'decoder' (16#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sources_1/new/DECODER_DISP.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TOP_DISPLAY' (17#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/DISPLAY.srcs/sim_1/new/TOP_DISPLAY.vhd:15]
INFO: [Synth 8-3491] module 'top' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:4' bound to instance 'comp_t' of component 'TOP' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:154]
INFO: [Synth 8-638] synthesizing module 'top' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:22]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb1' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:63]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb2' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:69]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb3' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:75]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb4' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:81]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb5' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:87]
INFO: [Synth 8-3491] module 'gestor_secuencia' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/top.vhd:5' bound to instance 'Inst_gstr' of component 'gestor_secuencia' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:94]
INFO: [Synth 8-638] synthesizing module 'gestor_secuencia' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/top.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'gestor_secuencia' (18#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/top.vhd:22]
INFO: [Synth 8-3491] module 'BLOQUE_COMPARADOR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/Comparador.vhd:5' bound to instance 'Inst_comp' of component 'bloque_comparador' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:107]
INFO: [Synth 8-638] synthesizing module 'BLOQUE_COMPARADOR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/Comparador.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'BLOQUE_COMPARADOR' (19#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/Comparador.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top' (20#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/new/toptop.vhd:22]
INFO: [Synth 8-3491] module 'TOP_DEBOUNCER' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/new/TOP_DEBOUNCER.vhd:25' bound to instance 'deb_t' of component 'TOP_DEBOUNCER' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:166]
INFO: [Synth 8-3491] module 'TOP_SYNCH' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:4' bound to instance 'synch5_t' of component 'TOP_SYNCH' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TOP_SYNCH' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:12]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:5' bound to instance 'sync_0' of component 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:22]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:5' bound to instance 'sync_1' of component 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:28]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:5' bound to instance 'sync_2' of component 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:34]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:5' bound to instance 'sync_3' of component 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:40]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/imports/imports/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd:5' bound to instance 'sync_4' of component 'SYNCHRNZR' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'TOP_SYNCH' (21#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/TOP_SYNCH.vhd:12]
INFO: [Synth 8-3491] module 'Mux_2x1' declared at 'D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/Mux_2x1.vhd:4' bound to instance 'mux_but_fsmt' of component 'Mux_2x1' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Mux_2x1' [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/Mux_2x1.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/Mux_2x1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux_2x1' (22#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/new/Mux_2x1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'TOP_SIMON_DICE' (23#1) [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/sources_1/imports/sources_1/new/TOP_SIMON_DICE.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3686.488 ; gain = 282.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.254 ; gain = 304.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.254 ; gain = 304.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3708.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/DocumentosVivado/Trabajo VHDL/SIMON_DICE/SIMON_DICE/SIMON_DICE.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3822.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3822.059 ; gain = 418.418
83 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3822.059 ; gain = 418.418
close_design
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 10:50:43 2021...
