#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 14 21:02:14 2024
# Process ID: 12684
# Current directory: E:/MiniMIPS32/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19804 E:\MiniMIPS32\CPU\MiniMIPS32.xpr
# Log file: E:/MiniMIPS32/CPU/vivado.log
# Journal file: E:/MiniMIPS32/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MiniMIPS32/CPU/MiniMIPS32.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/MiniMIPS32/TEMU/mips_sc/22arithlogic/arith_add/arithADD.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/admin/Desktop/fangcun inst/lb_inst.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/admin/Desktop/fangcun inst/lb_data.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 919.320 ; gain = 262.953
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/and_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/arithADD.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol mem_din_o, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:352]
INFO: [VRFC 10-2458] undeclared symbol wb_din_i, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:364]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xelab -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <data_ram> not found while processing module instance <data_ram0> [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:40]
ERROR: [VRFC 10-3180] cannot find port 'mem2id_wd' on this module [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:338]
ERROR: [VRFC 10-3180] cannot find port 'mem2id_wreg' on this module [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:337]
ERROR: [VRFC 10-3180] cannot find port 'mem2id_wa' on this module [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:336]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 926.855 ; gain = 3.656
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/and_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/arithADD.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol mem_din_o, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:352]
INFO: [VRFC 10-2458] undeclared symbol wb_din_i, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:364]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xelab -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <data_ram> not found while processing module instance <data_ram0> [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/and_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/arithADD.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol mem_din_o, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:352]
INFO: [VRFC 10-2458] undeclared symbol wb_din_i, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:364]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xelab -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exe_whi' [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:236]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exe_wlo' [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:237]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exe_whi_i' [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'exe_wlo_i' [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_din' [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:352]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_din' [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:364]
WARNING: [VRFC 10-5021] port 'dm' is not connected on this instance [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:41]
WARNING: [VRFC 10-5021] port 'cpu_rst_n' is not connected on this instance [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:244]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clkdiv_clk_wiz
Compiling module xil_defaultlib.clkdiv
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.ifid_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.idexe_reg
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.exemem_reg
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.memwb_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.hilohilo
Compiling module xil_defaultlib.MiniMIPS32
Compiling module xil_defaultlib.MiniMIPS32_SYS
Compiling module xil_defaultlib.MiniMIPS32_SYS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MiniMIPS32_SYS_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/xsim.dir/MiniMIPS32_SYS_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 14 21:16:33 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 932.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MiniMIPS32_SYS_tb_behav -key {Behavioral:sim_1:Functional:MiniMIPS32_SYS_tb} -tclbatch {MiniMIPS32_SYS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MiniMIPS32_SYS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MiniMIPS32_SYS_tb.SoC.inst_rom0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
--------------------------------------------------------------
[                 337]ns
reference: PC = 0xbfc00004, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00100000
--------------------------------------------------------------
--------------------------------------------------------------
[                 357]ns
reference: PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00106760
--------------------------------------------------------------
--------------------------------------------------------------
[                 377]ns
reference: PC = 0xbfc0000c, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12340000
--------------------------------------------------------------
--------------------------------------------------------------
[                 397]ns
reference: PC = 0xbfc00010, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12345678
--------------------------------------------------------------
--------------------------------------------------------------
[                 457]ns
reference: PC = 0xbfc0001c, wb_rf_wnum = 0x09, wb_rf_wdata = 0xc83b0000
--------------------------------------------------------------
--------------------------------------------------------------
[                 477]ns
reference: PC = 0xbfc00020, wb_rf_wnum = 0x09, wb_rf_wdata = 0xc83b0be0
--------------------------------------------------------------
--------------------------------------------------------------
[                 497]ns
reference: PC = 0xbfc00024, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00100000
--------------------------------------------------------------
--------------------------------------------------------------
[                 517]ns
reference: PC = 0xbfc00028, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00106760
--------------------------------------------------------------
--------------------------------------------------------------
[                 557]ns
reference: PC = 0xbfc00030, wb_rf_wnum = 0x10, wb_rf_wdata = 0xzzzzzzzz
--------------------------------------------------------------
--------------------------------------------------------------
[                 577]ns
reference: PC = 0xbfc00034, wb_rf_wnum = 0x12, wb_rf_wdata = 0x0000000b
--------------------------------------------------------------
--------------------------------------------------------------
[                 617]ns
reference: PC = 0xbfc0003c, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12340000
--------------------------------------------------------------
--------------------------------------------------------------
[                 637]ns
reference: PC = 0xbfc00040, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12345678
--------------------------------------------------------------
--------------------------------------------------------------
[                 657]ns
reference: PC = 0xbfc00044, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[                 697]ns
reference: PC = 0xbfc0004c, wb_rf_wnum = 0x10, wb_rf_wdata = 0xzzzzzzzz
--------------------------------------------------------------
--------------------------------------------------------------
[                 717]ns
reference: PC = 0xbfc00050, wb_rf_wnum = 0x12, wb_rf_wdata = 0x00000056
--------------------------------------------------------------
--------------------------------------------------------------
[                 757]ns
reference: PC = 0xbfc00058, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12340000
--------------------------------------------------------------
--------------------------------------------------------------
[                 777]ns
reference: PC = 0xbfc0005c, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12348678
--------------------------------------------------------------
--------------------------------------------------------------
[                 797]ns
reference: PC = 0xbfc00060, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[                 837]ns
reference: PC = 0xbfc00068, wb_rf_wnum = 0x10, wb_rf_wdata = 0xzzzzzzzz
--------------------------------------------------------------
--------------------------------------------------------------
[                 857]ns
reference: PC = 0xbfc0006c, wb_rf_wnum = 0x12, wb_rf_wdata = 0xffffff86
--------------------------------------------------------------
--------------------------------------------------------------
[                 897]ns
reference: PC = 0xbfc00074, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12340000
--------------------------------------------------------------
--------------------------------------------------------------
[                 917]ns
reference: PC = 0xbfc00078, wb_rf_wnum = 0x09, wb_rf_wdata = 0x12345678
--------------------------------------------------------------
--------------------------------------------------------------
[                 937]ns
reference: PC = 0xbfc0007c, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
--------------------------------------------------------------
[                 977]ns
reference: PC = 0xbfc00084, wb_rf_wnum = 0x10, wb_rf_wdata = 0xzzzzzzzz
--------------------------------------------------------------
--------------------------------------------------------------
[                 997]ns
reference: PC = 0xbfc00088, wb_rf_wnum = 0x12, wb_rf_wdata = 0x00000012
--------------------------------------------------------------
$stop called at time : 2200 ns : File "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MiniMIPS32_SYS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1005.758 ; gain = 72.848
add_bp {E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v} 39
remove_bps -file {E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v} -line 39
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 21:19:09 2024...
