<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ddr3_memory_interface\DDR3MI.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\dvi_tx\DVI_TX_Top.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\fifo_hs\video_fifo.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\fifo_top\resize_fifo.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\gowin_rpll\TMDS_rPLL.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\gowin_rpll\cmos_pll.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\gowin_rpll\mem_pll.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\gowin_rpll\sys_pll.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\helai_color_move\rgb_display.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\helai_color_move\video_block_move.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\helai_color_move\video_timing_color.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\helai_video_scale\helai_video_scale.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\helai_video_scale\ramDualPort.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\helai_video_scale\ramFifo.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\i2c_config.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\i2c_master_bit_ctrl.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\i2c_master_byte_ctrl.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\i2c_master_defines.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\i2c_master_top.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\ov5640_i2c.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\ov5640_reg_cfg.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_i2c_master\timescale.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\ov5640_rx.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\rgb_gray.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\top.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\top_sp.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\video_frame_buffer\video_frame_buffer.v<br>
Y:\Workspace\SmartChipSystem\e203\fpga_gowin_flow_estimation\src\video_timing_control.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 18 17:34:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 314.703MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.395s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.379s, Peak memory usage = 314.703MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.094s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 314.703MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.312s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.311s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 314.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.252s, Peak memory usage = 314.703MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.43s, Peak memory usage = 314.703MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 17s, Elapsed time = 0h 0m 17s, Peak memory usage = 314.703MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>78</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2042</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>117</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1050</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>585</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3823</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>676</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>880</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2267</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>354</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>354</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>71</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>53</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>3</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4956(3876 LUT, 354 ALU, 121 RAM16) / 20736</td>
<td>24%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2042 / 16173</td>
<td>13%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2042 / 16173</td>
<td>13%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>39 / 46</td>
<td>85%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>cam_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cam_pclk_ibuf/I </td>
</tr>
<tr>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n35_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n35_s2/O </td>
</tr>
<tr>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n40_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n40_s2/O </td>
</tr>
<tr>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n41_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n41_s2/O </td>
</tr>
<tr>
<td>video_timing/vtc_vs_out_1</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>video_timing/o_vs_s0/Q </td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_cmos_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.0</td>
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_cmos_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_mem_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.511</td>
<td>398.3</td>
<td>0.000</td>
<td>1.255</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_mem_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.3</td>
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.044</td>
<td>99.6</td>
<td>0.000</td>
<td>5.022</td>
<td>u_mem_pll/rpll_inst/CLKOUT</td>
<td>u_mem_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.0(MHz)</td>
<td>168.5(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam_pclk</td>
<td>100.0(MHz)</td>
<td>153.9(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n35_6</td>
<td>100.0(MHz)</td>
<td>1984.1(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n40_6</td>
<td>100.0(MHz)</td>
<td>1984.1(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n41_6</td>
<td>100.0(MHz)</td>
<td>1984.1(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>video_timing/vtc_vs_out_1</td>
<td>100.0(MHz)</td>
<td>540.1(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_mem_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>398.3(MHz)</td>
<td>1364.3(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.3(MHz)</td>
<td>110.3(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>99.6(MHz)</td>
<td>136.7(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1674.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1670.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1671.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1671.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1671.886</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1672.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1672.813</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>in_Video_Frame_vs_s1/I1</td>
</tr>
<tr>
<td>1673.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>in_Video_Frame_vs_s1/F</td>
</tr>
<tr>
<td>1673.605</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/I1</td>
</tr>
<tr>
<td>1674.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0/F</td>
</tr>
<tr>
<td>1674.397</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.034</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.204</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.384</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>1670.349</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td>1670.314</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.512</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.118, 59.915%; route: 1.185, 33.522%; tC2Q: 0.232, 6.563%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1673.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1670.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ov5640_rx/vs_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cam_pclk</td>
</tr>
<tr>
<td>1670.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>cam_pclk_ibuf/I</td>
</tr>
<tr>
<td>1670.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>cam_pclk_ibuf/O</td>
</tr>
<tr>
<td>1670.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ov5640_rx/vs_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1671.094</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_ov5640_rx/vs_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1671.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ov5640_rx/n81_s2/I1</td>
</tr>
<tr>
<td>1671.886</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ov5640_rx/n81_s2/F</td>
</tr>
<tr>
<td>1672.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ov5640_rx/n81_s1/I2</td>
</tr>
<tr>
<td>1672.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_ov5640_rx/n81_s1/F</td>
</tr>
<tr>
<td>1672.813</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>in_Video_Frame_vs_s1/I1</td>
</tr>
<tr>
<td>1673.369</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>in_Video_Frame_vs_s1/F</td>
</tr>
<tr>
<td>1673.605</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1670.034</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1670.204</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1670.384</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0/CLK</td>
</tr>
<tr>
<td>1670.349</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
<tr>
<td>1670.314</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.512</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.563, 56.981%; route: 0.948, 34.561%; tC2Q: 0.232, 8.458%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/u_gwmc_top/gwmc_bank_ctrl/updata_dqs_ack_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.176</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.346</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>1539</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.526</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/u_gwmc_top/gwmc_bank_ctrl/updata_dqs_ack_s0/CLK</td>
</tr>
<tr>
<td>40.758</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/u_gwmc_top/gwmc_bank_ctrl/updata_dqs_ack_s0/Q</td>
</tr>
<tr>
<td>40.995</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/n319_s17/I1</td>
</tr>
<tr>
<td>41.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/n319_s17/F</td>
</tr>
<tr>
<td>41.787</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/n319_s14/I2</td>
</tr>
<tr>
<td>42.240</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/n319_s14/F</td>
</tr>
<tr>
<td>42.477</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/n319_s12/I3</td>
</tr>
<tr>
<td>42.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/n319_s12/F</td>
</tr>
<tr>
<td>43.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/cs_memsync_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.575</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.755</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/cs_memsync_2_s0/CLK</td>
</tr>
<tr>
<td>40.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td>40.685</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/cs_memsync_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.379, 53.888%; route: 0.948, 37.046%; tC2Q: 0.232, 9.066%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/recalib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.176</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.346</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>1539</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.526</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/recalib_s0/CLK</td>
</tr>
<tr>
<td>40.758</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/recalib_s0/Q</td>
</tr>
<tr>
<td>40.995</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/recalib_Z_s/I1</td>
</tr>
<tr>
<td>41.550</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/u_ddr_phy_wd/recalib_Z_s/F</td>
</tr>
<tr>
<td>41.787</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.575</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.755</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>40.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>40.685</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/ddr3_sync/recalib_s_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 44.013%; route: 0.474, 37.589%; tC2Q: 0.232, 18.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>553.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>552.697</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_DDR3MI/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_DDR3MI/gw3_top/i4/updata_ack_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>552.189</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>552.359</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>575</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>552.539</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/uddcntln_d_0_s0/CLK</td>
</tr>
<tr>
<td>552.771</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_DDR3MI/gw3_top/i4/uddcntln_d_0_s0/Q</td>
</tr>
<tr>
<td>553.008</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/n884_s0/I1</td>
</tr>
<tr>
<td>553.563</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/n884_s0/F</td>
</tr>
<tr>
<td>553.800</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/updata_ack_d_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>552.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>552.587</td>
<td>0.170</td>
<td>tCL</td>
<td>RR</td>
<td>1539</td>
<td>u_DDR3MI/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>552.767</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/updata_ack_d_0_s0/CLK</td>
</tr>
<tr>
<td>552.732</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_DDR3MI/gw3_top/i4/updata_ack_d_0_s0</td>
</tr>
<tr>
<td>552.697</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_DDR3MI/gw3_top/i4/updata_ack_d_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 44.013%; route: 0.474, 37.589%; tC2Q: 0.232, 18.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
