INFO: [VRFC 10-163] Analyzing VHDL file "C:/GITs/VHDL_Kurssi-master/LAB_1/LAB_1.sim/sim_1/synth/func/xsim/integer_test_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity integer_test
