<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>
defines: 
time_elapsed: 0.521s
ram usage: 14620 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_rx.v</a>
module bsg_cache_to_test_dram_rx (
	core_clk_i,
	core_reset_i,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i,
	dram_clk_i,
	dram_reset_i,
	dram_data_v_i,
	dram_data_i,
	dram_ch_addr_i
);
	parameter _sv2v_width_num_cache_p = 24;
	parameter [_sv2v_width_num_cache_p - 1:0] num_cache_p = &#34;inv&#34;;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dma_data_width_p = 24;
	parameter [_sv2v_width_dma_data_width_p - 1:0] dma_data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_block_size_in_words_p = 24;
	parameter [_sv2v_width_block_size_in_words_p - 1:0] block_size_in_words_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_data_width_p = 24;
	parameter [_sv2v_width_dram_data_width_p - 1:0] dram_data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_channel_addr_width_p = 24;
	parameter [_sv2v_width_dram_channel_addr_width_p - 1:0] dram_channel_addr_width_p = &#34;inv&#34;;
	parameter lg_num_cache_lp = (num_cache_p == 1 ? 1 : $clog2(num_cache_p));
	parameter num_req_lp = (block_size_in_words_p * data_width_p) / dram_data_width_p;
	input core_clk_i;
	input core_reset_i;
	output wire [(num_cache_p * dma_data_width_p) - 1:0] dma_data_o;
	output wire [num_cache_p - 1:0] dma_data_v_o;
	input [num_cache_p - 1:0] dma_data_ready_i;
	input dram_clk_i;
	input dram_reset_i;
	input dram_data_v_i;
	input [dram_data_width_p - 1:0] dram_data_i;
	input [dram_channel_addr_width_p - 1:0] dram_ch_addr_i;
	wire ch_addr_afifo_full;
	wire ch_addr_afifo_deq;
	wire [dram_channel_addr_width_p - 1:0] ch_addr_lo;
	wire ch_addr_v_lo;
	bsg_async_fifo #(
		.lg_size_p((((num_req_lp * num_cache_p) &gt; 4 ? num_req_lp * num_cache_p : 4) == 1 ? 1 : $clog2(((num_req_lp * num_cache_p) &gt; 4 ? num_req_lp * num_cache_p : 4)))),
		.width_p(dram_channel_addr_width_p)
	) ch_addr_afifo(
		.w_clk_i(dram_clk_i),
		.w_reset_i(dram_reset_i),
		.w_enq_i(dram_data_v_i),
		.w_data_i(dram_ch_addr_i),
		.w_full_o(ch_addr_afifo_full),
		.r_clk_i(core_clk_i),
		.r_reset_i(core_reset_i),
		.r_deq_i(ch_addr_afifo_deq),
		.r_data_o(ch_addr_lo),
		.r_valid_o(ch_addr_v_lo)
	);
	wire data_afifo_full;
	wire data_afifo_deq;
	wire [dram_data_width_p - 1:0] dram_data_lo;
	wire dram_data_v_lo;
	bsg_async_fifo #(
		.lg_size_p((((num_req_lp * num_cache_p) &gt; 4 ? num_req_lp * num_cache_p : 4) == 1 ? 1 : $clog2(((num_req_lp * num_cache_p) &gt; 4 ? num_req_lp * num_cache_p : 4)))),
		.width_p(dram_data_width_p)
	) data_afifo(
		.w_clk_i(dram_clk_i),
		.w_reset_i(dram_reset_i),
		.w_enq_i(dram_data_v_i),
		.w_data_i(dram_data_i),
		.w_full_o(data_afifo_full),
		.r_clk_i(core_clk_i),
		.r_reset_i(core_reset_i),
		.r_deq_i(data_afifo_deq),
		.r_data_o(dram_data_lo),
		.r_valid_o(dram_data_v_lo)
	);
	wire [num_cache_p - 1:0] reorder_v_li;
	generate
		genvar i;
		for (i = 0; i &lt; num_cache_p; i = i + 1) begin : re
			bsg_cache_to_test_dram_rx_reorder #(
				.data_width_p(data_width_p),
				.dma_data_width_p(dma_data_width_p),
				.block_size_in_words_p(block_size_in_words_p),
				.dram_data_width_p(dram_data_width_p),
				.dram_channel_addr_width_p(dram_channel_addr_width_p)
			) reorder0(
				.core_clk_i(core_clk_i),
				.core_reset_i(core_reset_i),
				.dram_v_i(reorder_v_li[i]),
				.dram_data_i(dram_data_lo),
				.dram_ch_addr_i(ch_addr_lo),
				.dma_data_o(dma_data_o[i * dma_data_width_p+:dma_data_width_p]),
				.dma_data_v_o(dma_data_v_o[i]),
				.dma_data_ready_i(dma_data_ready_i[i])
			);
		end
	endgenerate
	wire [lg_num_cache_lp - 1:0] cache_id;
	generate
		if (num_cache_p == 1) assign cache_id = 1&#39;b0;
		else assign cache_id = ch_addr_lo[dram_channel_addr_width_p - 1-:lg_num_cache_lp];
	endgenerate
	bsg_decode_with_v #(.num_out_p(num_cache_p)) demux0(
		.i(cache_id),
		.v_i(ch_addr_v_lo &amp; dram_data_v_lo),
		.o(reorder_v_li)
	);
	assign data_afifo_deq = ch_addr_v_lo &amp; dram_data_v_lo;
	assign ch_addr_afifo_deq = ch_addr_v_lo &amp; dram_data_v_lo;
	always @(negedge dram_clk_i)
		if (~dram_reset_i &amp; dram_data_v_i)
			;
endmodule

</pre>
</body>