# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
# File: E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.2c - DE2-115/pin_loc/FPGA_TST_DE2115.csv
# Generated on: Sat May 05 13:48:20 2012

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Standard,Reserved
clk_in,Input,PIN_Y2,,
sdr_addr[12],Output,PIN_Y7,,
sdr_addr[11],Output,PIN_AA5,,
sdr_addr[10],Output,PIN_R5,,
sdr_addr[9],Output,PIN_Y6,,
sdr_addr[8],Output,PIN_Y5,,
sdr_addr[7],Output,PIN_AA7,,
sdr_addr[6],Output,PIN_W7,,
sdr_addr[5],Output,PIN_W8,,
sdr_addr[4],Output,PIN_V5,,
sdr_addr[3],Output,PIN_P1,,
sdr_addr[2],Output,PIN_U8,,
sdr_addr[1],Output,PIN_V8,,
sdr_addr[0],Output,PIN_R6,,
sdr_ba[1],Output,PIN_R4,,
sdr_ba[0],Output,PIN_U7,,
sdr_cas_n,Output,PIN_V7,,
sdr_cke,Output,PIN_AA6,,
sdr_clk,Output,PIN_AE5,,
sdr_cs_n,Output,PIN_T4,,
sdr_dq[15],Bidir,PIN_AC2,,
sdr_dq[14],Bidir,PIN_AB3,,
sdr_dq[13],Bidir,PIN_AC1,,
sdr_dq[12],Bidir,PIN_AB2,,
sdr_dq[11],Bidir,PIN_AA3,,
sdr_dq[10],Bidir,PIN_AB1,,
sdr_dq[9],Bidir,PIN_Y4,,
sdr_dq[8],Bidir,PIN_Y3,,
sdr_dq[7],Bidir,PIN_U3,,
sdr_dq[6],Bidir,PIN_V1,,
sdr_dq[5],Bidir,PIN_V2,,
sdr_dq[4],Bidir,PIN_V3,,
sdr_dq[3],Bidir,PIN_W1,,
sdr_dq[2],Bidir,PIN_V4,,
sdr_dq[1],Bidir,PIN_W2,,
sdr_dq[0],Bidir,PIN_W3,,
sdr_dqm[1],Output,PIN_W4,,
sdr_dqm[0],Output,PIN_U2,,
sdr_ras_n,Output,PIN_U6,,
sdr_we_n,Output,PIN_V6,,
sys_led[4],Output,PIN_F18,,
sys_led[3],Output,PIN_F21,,
sys_led[2],Output,PIN_E19,,
sys_led[1],Output,PIN_F19,,
sys_led[0],Output,PIN_G19,,
sys_rst_n,Input,PIN_M23,,
