// Seed: 933964359
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output supply1 id_4
    , id_6
);
  initial begin : LABEL_0
    $unsigned(57);
    ;
  end
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_1,
      id_5
  );
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_4
  );
endmodule
