<stg><name>entry_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regDefaultGateway_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %regDefaultGateway_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regDefaultGateway

]]></Node>
<StgValue><ssdm name="regDefaultGateway_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %regSubNetMask_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regSubNetMask

]]></Node>
<StgValue><ssdm name="regSubNetMask_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:3 %myMacAddress_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %myMacAddress

]]></Node>
<StgValue><ssdm name="myMacAddress_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regDefaultGateway_c, i32 %regDefaultGateway_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regSubNetMask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regSubNetMask_c, i32 %regSubNetMask_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
entry:8 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i48P0A, i48 %myMacAddress_c, i48 %myMacAddress_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0">
<![CDATA[
entry:9 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="12" name="myMacAddress" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="myMacAddress"/></StgValue>
</port>
<port id="13" name="myMacAddress_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="myMacAddress_c"/></StgValue>
</port>
<port id="14" name="regSubNetMask" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="regSubNetMask"/></StgValue>
</port>
<port id="15" name="regSubNetMask_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="regSubNetMask_c"/></StgValue>
</port>
<port id="16" name="regDefaultGateway" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="regDefaultGateway"/></StgValue>
</port>
<port id="17" name="regDefaultGateway_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="regDefaultGateway_c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="19" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="20" from="regDefaultGateway_c" to="specinterface_ln0" fromId="17" toId="2">
</dataflow>
<dataflow id="22" from="ap_fifo_str" to="specinterface_ln0" fromId="21" toId="2">
</dataflow>
<dataflow id="24" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="25" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="27" from="p_str" to="specinterface_ln0" fromId="26" toId="2">
</dataflow>
<dataflow id="28" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="29" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="2">
</dataflow>
<dataflow id="30" from="p_str" to="specinterface_ln0" fromId="26" toId="2">
</dataflow>
<dataflow id="31" from="p_str" to="specinterface_ln0" fromId="26" toId="2">
</dataflow>
<dataflow id="32" from="p_str" to="specinterface_ln0" fromId="26" toId="2">
</dataflow>
<dataflow id="34" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="2">
</dataflow>
<dataflow id="35" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="2">
</dataflow>
<dataflow id="37" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="2">
</dataflow>
<dataflow id="38" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="2">
</dataflow>
<dataflow id="39" from="p_str" to="specinterface_ln0" fromId="26" toId="2">
</dataflow>
<dataflow id="41" from="ScalarProp_str" to="specinterface_ln0" fromId="40" toId="2">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i32" to="regDefaultGateway_read" fromId="42" toId="3">
</dataflow>
<dataflow id="44" from="regDefaultGateway" to="regDefaultGateway_read" fromId="16" toId="3">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i32" to="regSubNetMask_read" fromId="42" toId="4">
</dataflow>
<dataflow id="46" from="regSubNetMask" to="regSubNetMask_read" fromId="14" toId="4">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i48" to="myMacAddress_read" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="myMacAddress" to="myMacAddress_read" fromId="12" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="regDefaultGateway_c" to="write_ln0" fromId="17" toId="6">
</dataflow>
<dataflow id="53" from="regDefaultGateway_read" to="write_ln0" fromId="3" toId="6">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="18" toId="7">
</dataflow>
<dataflow id="55" from="regSubNetMask_c" to="specinterface_ln0" fromId="15" toId="7">
</dataflow>
<dataflow id="56" from="ap_fifo_str" to="specinterface_ln0" fromId="21" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="59" from="p_str" to="specinterface_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="62" from="p_str" to="specinterface_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="63" from="p_str" to="specinterface_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="64" from="p_str" to="specinterface_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="69" from="p_str" to="specinterface_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="70" from="ScalarProp_str" to="specinterface_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="72" from="regSubNetMask_c" to="write_ln0" fromId="15" toId="8">
</dataflow>
<dataflow id="73" from="regSubNetMask_read" to="write_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="18" toId="9">
</dataflow>
<dataflow id="75" from="myMacAddress_c" to="specinterface_ln0" fromId="13" toId="9">
</dataflow>
<dataflow id="76" from="ap_fifo_str" to="specinterface_ln0" fromId="21" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="9">
</dataflow>
<dataflow id="79" from="p_str" to="specinterface_ln0" fromId="26" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="9">
</dataflow>
<dataflow id="82" from="p_str" to="specinterface_ln0" fromId="26" toId="9">
</dataflow>
<dataflow id="83" from="p_str" to="specinterface_ln0" fromId="26" toId="9">
</dataflow>
<dataflow id="84" from="p_str" to="specinterface_ln0" fromId="26" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_33" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="9">
</dataflow>
<dataflow id="89" from="p_str" to="specinterface_ln0" fromId="26" toId="9">
</dataflow>
<dataflow id="90" from="ScalarProp_str" to="specinterface_ln0" fromId="40" toId="9">
</dataflow>
<dataflow id="92" from="_ssdm_op_Write.ap_fifo.i48P0A" to="write_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="93" from="myMacAddress_c" to="write_ln0" fromId="13" toId="10">
</dataflow>
<dataflow id="94" from="myMacAddress_read" to="write_ln0" fromId="5" toId="10">
</dataflow>
</dataflows>


</stg>
