// Seed: 1141166258
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    output wand module_0,
    input wire id_4,
    input wand id_5
);
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    output wand id_5,
    input wor id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    output supply0 id_12
);
  always @(posedge 1'b0 or negedge 1)
    if (1) begin : LABEL_0
      id_0 <= id_1;
    end else id_5 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_12,
      id_12,
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
