<stg><name>dense_resource_rf_gt_nin_rem0<ap_ufixed,ap_fixed<16,6,5,3,0>,config18></name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln135 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %entry, i1 0, void %MultLoop.split_ifconv, i1 1, void %Result

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:8 %w_index19 = phi i5 0, void %entry, i5 %w_index, void %MultLoop.split_ifconv, i5 0, void %Result

]]></Node>
<StgValue><ssdm name="w_index19"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %w18, i64 666, i64 38, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
rewind_init:1 %data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
rewind_init:2 %data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
rewind_init:3 %data_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
rewind_init:4 %data_2_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
rewind_init:5 %data_1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
rewind_init:6 %data_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:7 %br_ln135 = br void %MultLoop.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
MultLoop.split_ifconv:6 %zext_ln135 = zext i5 %w_index19

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split_ifconv:11 %outidx_82_addr = getelementptr i3 %outidx_82, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="outidx_82_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5">
<![CDATA[
MultLoop.split_ifconv:12 %out_index = load i5 %outidx_82_addr

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
MultLoop.split_ifconv:15 %w18_addr = getelementptr i5 %w18, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="w18_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5">
<![CDATA[
MultLoop.split_ifconv:16 %w = load i5 %w18_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
MultLoop.split_ifconv:44 %w_index = add i5 %w_index19, i5 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
MultLoop.split_ifconv:45 %icmp_ln135 = icmp_eq  i5 %w_index19, i5 29

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MultLoop.split_ifconv:46 %br_ln135 = br i1 %icmp_ln135, void %rewind_header, void %Result

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
Result:6 %br_ln166 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:1 %data_0_val23_rewind = phi i6 0, void %entry, i6 %data_0_val23_phi, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="data_0_val23_rewind"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:2 %data_1_val24_rewind = phi i6 0, void %entry, i6 %data_1_val24_phi, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="data_1_val24_rewind"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:3 %data_2_val25_rewind = phi i6 0, void %entry, i6 %data_2_val25_phi, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="data_2_val25_rewind"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:4 %data_3_val26_rewind = phi i6 0, void %entry, i6 %data_3_val26_phi, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="data_3_val26_rewind"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:5 %data_4_val27_rewind = phi i6 0, void %entry, i6 %data_4_val27_phi, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="data_4_val27_rewind"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
rewind_header:6 %data_5_val28_rewind = phi i6 0, void %entry, i6 %data_5_val28_phi, void %MultLoop.split_ifconv, i6 0, void %Result

]]></Node>
<StgValue><ssdm name="data_5_val28_rewind"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:7 %in_index20 = phi i32 0, void %entry, i32 %in_index, void %MultLoop.split_ifconv, i32 0, void %Result

]]></Node>
<StgValue><ssdm name="in_index20"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9 %acc17 = phi i16 0, void %entry, i16 %acc, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="acc17"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10 %acc_715 = phi i16 0, void %entry, i16 %acc_6, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_715"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:11 %acc_813 = phi i16 0, void %entry, i16 %acc_7, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_813"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:12 %acc_911 = phi i16 0, void %entry, i16 %acc_8, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_911"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13 %acc_1010 = phi i16 0, void %entry, i16 %acc_9, void %MultLoop.split_ifconv, i16 0, void %Result

]]></Node>
<StgValue><ssdm name="acc_1010"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:14 %br_ln0 = br i1 %do_init, void %MultLoop.split_ifconv, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:0 %data_0_val23_phi = phi i6 %data_0_val_read, void %rewind_init, i6 %data_0_val23_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_0_val23_phi"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:1 %data_1_val24_phi = phi i6 %data_1_val_read, void %rewind_init, i6 %data_1_val24_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_1_val24_phi"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:2 %data_2_val25_phi = phi i6 %data_2_val_read, void %rewind_init, i6 %data_2_val25_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_2_val25_phi"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:3 %data_3_val26_phi = phi i6 %data_3_val_read, void %rewind_init, i6 %data_3_val26_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_3_val26_phi"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:4 %data_4_val27_phi = phi i6 %data_4_val_read, void %rewind_init, i6 %data_4_val27_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_4_val27_phi"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MultLoop.split_ifconv:5 %data_5_val28_phi = phi i6 %data_5_val_read, void %rewind_init, i6 %data_5_val28_rewind, void %rewind_header

]]></Node>
<StgValue><ssdm name="data_5_val28_phi"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32">
<![CDATA[
MultLoop.split_ifconv:7 %trunc_ln135 = trunc i32 %in_index20

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MultLoop.split_ifconv:8 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MultLoop.split_ifconv:9 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MultLoop.split_ifconv:10 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="5">
<![CDATA[
MultLoop.split_ifconv:12 %out_index = load i5 %outidx_82_addr

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="6" op_3_bw="3" op_4_bw="6" op_5_bw="3" op_6_bw="6" op_7_bw="3" op_8_bw="6" op_9_bw="3" op_10_bw="6" op_11_bw="3" op_12_bw="6" op_13_bw="6" op_14_bw="3">
<![CDATA[
MultLoop.split_ifconv:13 %a = sparsemux i6 @_ssdm_op_SparseMux.ap_auto.6i6.i6.i3, i3 0, i6 %data_0_val23_phi, i3 1, i6 %data_1_val24_phi, i3 2, i6 %data_2_val25_phi, i3 3, i6 %data_3_val26_phi, i3 4, i6 %data_4_val27_phi, i3 5, i6 %data_5_val28_phi, i6 0, i3 %trunc_ln135

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="6">
<![CDATA[
MultLoop.split_ifconv:14 %zext_ln145 = zext i6 %a

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5">
<![CDATA[
MultLoop.split_ifconv:16 %w = load i5 %w18_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="5">
<![CDATA[
MultLoop.split_ifconv:17 %sext_ln73 = sext i5 %w

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
MultLoop.split_ifconv:18 %mul_ln73 = mul i11 %zext_ln145, i11 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
MultLoop.split_ifconv:19 %tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %acc17, i3 1, i16 %acc_715, i3 2, i16 %acc_813, i3 3, i16 %acc_911, i3 4, i16 %acc_1010, i16 0, i3 %out_index

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="16">
<![CDATA[
MultLoop.split_ifconv:20 %sext_ln144 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln144"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="11">
<![CDATA[
MultLoop.split_ifconv:21 %sext_ln144_2 = sext i11 %mul_ln73

]]></Node>
<StgValue><ssdm name="sext_ln144_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
MultLoop.split_ifconv:22 %add_ln144 = add i17 %sext_ln144, i17 %sext_ln144_2

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:23 %icmp_ln144 = icmp_eq  i3 %out_index, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:24 %icmp_ln144_1 = icmp_eq  i3 %out_index, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln144_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:25 %icmp_ln144_2 = icmp_eq  i3 %out_index, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln144_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
MultLoop.split_ifconv:26 %icmp_ln144_3 = icmp_eq  i3 %out_index, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln144_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
MultLoop.split_ifconv:27 %icmp_ln144_4 = icmp_ne  i17 %add_ln144, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:28 %or_ln144 = or i1 %icmp_ln144, i1 %icmp_ln144_4

]]></Node>
<StgValue><ssdm name="or_ln144"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:29 %or_ln144_1 = or i1 %icmp_ln144_2, i1 %icmp_ln144_3

]]></Node>
<StgValue><ssdm name="or_ln144_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:30 %or_ln144_2 = or i1 %or_ln144_1, i1 %icmp_ln144_1

]]></Node>
<StgValue><ssdm name="or_ln144_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:31 %or_ln144_3 = or i1 %or_ln144_2, i1 %or_ln144

]]></Node>
<StgValue><ssdm name="or_ln144_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
MultLoop.split_ifconv:32 %acc_10 = select i1 %or_ln144_3, i16 %acc_1010, i16 0

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="17">
<![CDATA[
MultLoop.split_ifconv:33 %acc_11 = trunc i17 %add_ln144

]]></Node>
<StgValue><ssdm name="acc_11"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:34 %or_ln144_4 = or i1 %icmp_ln144, i1 %icmp_ln144_1

]]></Node>
<StgValue><ssdm name="or_ln144_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
MultLoop.split_ifconv:35 %or_ln144_5 = or i1 %or_ln144_1, i1 %or_ln144_4

]]></Node>
<StgValue><ssdm name="or_ln144_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
MultLoop.split_ifconv:36 %acc_9 = select i1 %or_ln144_5, i16 %acc_10, i16 %acc_11

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
MultLoop.split_ifconv:37 %acc_8 = select i1 %icmp_ln144_3, i16 %acc_11, i16 %acc_911

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
MultLoop.split_ifconv:38 %acc_7 = select i1 %icmp_ln144_2, i16 %acc_11, i16 %acc_813

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
MultLoop.split_ifconv:39 %acc_6 = select i1 %icmp_ln144_1, i16 %acc_11, i16 %acc_715

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
MultLoop.split_ifconv:40 %acc = select i1 %icmp_ln144, i16 %acc_11, i16 %acc17

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MultLoop.split_ifconv:41 %in_index_2 = add i32 %in_index20, i32 1

]]></Node>
<StgValue><ssdm name="in_index_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
MultLoop.split_ifconv:42 %icmp_ln154 = icmp_sgt  i32 %in_index_2, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
MultLoop.split_ifconv:43 %in_index = select i1 %icmp_ln154, i32 0, i32 %in_index_2

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
Result:0 %mrv = insertvalue i80 <undef>, i16 %acc

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
Result:1 %mrv_1 = insertvalue i80 %mrv, i16 %acc_6

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
Result:2 %mrv_2 = insertvalue i80 %mrv_1, i16 %acc_7

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
Result:3 %mrv_3 = insertvalue i80 %mrv_2, i16 %acc_8

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
Result:4 %mrv_4 = insertvalue i80 %mrv_3, i16 %acc_9

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
Result:5 %return_ln166 = return void @_ssdm_op_Return, i80 %mrv_4

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
