<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298033-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298033</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>10834186</doc-number>
<date>20040429</date>
</document-id>
</application-reference>
<us-application-series-code>10</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>KR</country>
<doc-number>10-2003-0043574</doc-number>
<date>20030630</date>
</priority-claim>
</priority-claims>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>23</main-group>
<subgroup>12</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>257686</main-classification>
<further-classification>257723</further-classification>
<further-classification>438107</further-classification>
<further-classification>438109</further-classification>
</classification-national>
<invention-title id="d0e61">Stack type ball grid array package and method for manufacturing the same</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>6650007</doc-number>
<kind>B2</kind>
<name>Moden et al.</name>
<date>20031100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257686</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>6700783</doc-number>
<kind>B1</kind>
<name>Liu et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>361704</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>6778404</doc-number>
<kind>B1</kind>
<name>Bolken et al.</name>
<date>20040800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>361767</main-classification></classification-national>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>2003/0137041</doc-number>
<kind>A1</kind>
<name>Blackshear et al.</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257686</main-classification></classification-national>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>KR</country>
<doc-number>10-2000-0056804</doc-number>
<kind>A</kind>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>KR</country>
<doc-number>10-0375168</doc-number>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>29</number-of-claims>
<us-exemplary-claim>12</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>257686</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257723</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257678</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>438109</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>438107</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>438110</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>10</number-of-drawing-sheets>
<number-of-figures>14</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20040262734</doc-number>
<kind>A1</kind>
<date>20041230</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Yoo</last-name>
<first-name>Cheol-Joon</first-name>
<address>
<city>Cheonan</city>
<country>KR</country>
</address>
</addressbook>
<nationality>
<country>KR</country>
</nationality>
<residence>
<country>KR</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Harness, Dickey &amp; Pierce, P.L.C.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Samsung Electronics Co., Ltd.</orgname>
<role>03</role>
<address>
<city>Gyeonggi-do</city>
<country>KR</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Owens</last-name>
<first-name>Douglas W.</first-name>
<department>2821</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A stacked BGA package and a method for manufacturing the stacked BGA package, with reduced size and/or height of a unit package, which may also reduce an electrical connection length. The stacked BGA package may include a base BGA package having at least one semiconductor chip, and a plurality of BGA packages which are stacked on the base BGA package. A plurality of solder balls may electrically connect the base BGA package and the plurality of BGA packages and may then be sealed to reduce the likelihood of damage.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="134.62mm" wi="157.90mm" file="US07298033-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="100.84mm" wi="143.85mm" file="US07298033-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="162.64mm" wi="158.50mm" file="US07298033-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="231.82mm" wi="100.41mm" orientation="landscape" file="US07298033-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="109.39mm" wi="143.26mm" file="US07298033-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="183.56mm" wi="162.22mm" file="US07298033-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="139.11mm" wi="163.24mm" file="US07298033-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="223.60mm" wi="168.57mm" file="US07298033-20071120-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="192.28mm" wi="160.78mm" file="US07298033-20071120-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00009" num="00009">
<img id="EMI-D00009" he="87.04mm" wi="156.21mm" file="US07298033-20071120-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00010" num="00010">
<img id="EMI-D00010" he="144.86mm" wi="158.16mm" file="US07298033-20071120-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">CROSS REFERENCE TO RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application claims priority from Korean Patent Application No. 2003-43574, filed Jun. 30, 2003, the contents of which are hereby incorporated herein by reference in their entirety.</p>
<heading id="h-0002" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0003" num="0002">1. Field of the Invention</p>
<p id="p-0004" num="0003">The present invention relates generally to a semiconductor package and a method for manufacturing the same. More particularly, the present invention relates to a stack type ball grid array (BGA) package including one or more semiconductor chips and a method for manufacturing the same.</p>
<p id="p-0005" num="0004">2. Description of Related Art</p>
<p id="p-0006" num="0005">Electronic industries continue to seek products, such as mobile phones and PDAs that are lighter, faster, smaller, multi-functional, more reliable and more cost-effective. In order to meet the requirement of the electronic industries, semiconductor devices have become increasingly integrated. A representative semiconductor package using solder balls (instead of connecting pins) is a BGA package and a representative packaging process adopted in integrated semiconductor packages is a chip scale package (CSP).</p>
<p id="p-0007" num="0006">Demand for more compact semiconductor devices with larger capacity has resulted in the development of stacked BGA packages. In general, a stacked BGA package have been adopted because of the possibility of increasing the memory capacity of a semiconductor package by two or more times, as a result of stacking two or more packages.</p>
<p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. 1</figref> is a cross-sectional view of a conventional stacked BGA package using a flexible printed circuit board <b>20</b>. Referring to <figref idref="DRAWINGS">FIG. 1</figref>, the conventional stacked BGA package may typically include the flexible printed circuit board <b>20</b> between a first package <b>10</b> and a second package <b>30</b>. The first and second packages <b>10</b> and <b>30</b> may include package bodies <b>12</b> and <b>32</b> with a semiconductor chip (not shown) and solder balls <b>14</b> and <b>34</b> exposed outside of the package bodies <b>12</b> and <b>32</b>, respectively. Also, the solder balls <b>14</b> and <b>34</b> may be arranged to correspond each other. The flexible printed circuit board <b>20</b> may include at least one first portion <b>21</b> which is placed between the solder balls <b>14</b> and <b>34</b>, and a second portion <b>22</b> which are extended from the first portion <b>21</b>. The second portion <b>22</b> may be attached to a surface of the second package <b>30</b> surrounding a side portion of the second package <b>30</b>. In addition, the second portion <b>22</b> may include one or more external connection terminals <b>40</b>. As shown in <figref idref="DRAWINGS">FIG. 1</figref>, solder balls <b>14</b> and <b>34</b> may be provided on both the top and bottom of each package <b>10</b> and <b>30</b>. Further, a passivation layer may be placed between the solder balls <b>14</b> and/or a film, such as a Cu film, may be placed between the solder balls <b>14</b> and <b>34</b>.</p>
<p id="p-0009" num="0008">As described above, the conventional stacked BGA package has advantages, for example, decreasing the package size and/or increasing the capacity of a unit package, by forming the solder balls <b>14</b> and <b>34</b> on the bottom of the chips. However, the conventional stacked BGA package using the flexible printed circuit board <b>20</b> may extend the electrical connecting length between the first and second package <b>10</b> and <b>30</b>. In this case, the flexible printed circuit board <b>20</b> should be used to manufacturing the stacked BGA package.</p>
<heading id="h-0003" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0010" num="0009">Exemplary embodiments of the present invention provide a stacked BGA package including a plurality of BGA packages mounted on the base BGA package which are electrically connected via a conductive circuit layer and/or a plurality of solder balls. Other exemplary embodiments of the present invention provide a unit BGA package which may be electrically connected via a conductive circuit layer and/or a plurality of solder balls to other BGA packages. Other exemplary embodiments of the present invention provide a method of manufacturing a stacked BGA package and/or a unit BGA package.</p>
<p id="p-0011" num="0010">Exemplary embodiments of the present invention provide a method of manufacturing a stacked BGA package. According to exemplary embodiments of the present invention, a stacked BGA package includes a base BGA package with at least one semiconductor chip; a plurality of BGA packages with at least one semiconductor chip mounted on the base BGA package; and a plurality of solder balls electrically connected to the base BGA package and the plurality of BGA packages.</p>
<p id="p-0012" num="0011">In an exemplary embodiment, the stacked BGA package may include the base BGA package and the plurality of BGA packages mounted on the base BGA package, each BGA package including a printed circuit board with a plurality of wire bonding pads, a plurality of solder ball landing pads electrically connected to the plurality of wire bonding pads; at least one semiconductor chip with a plurality of bonding pads may be mounted on the printed circuit board; a plurality of bonding wires electrically connected to the plurality of bonding pads and the plurality of solder ball landing pads; an encapsulant sealing a portion of the printed circuit board to protect the plurality of wire bonding pads, the plurality of bonding pads and/or the plurality of bonding wires; and the plurality of solder balls connected to the solder ball landing pads of the printed circuit board.</p>
<p id="p-0013" num="0012">In an exemplary embodiment, at least one semiconductor chip may be face up with respect to the printed circuit board, and the base BGA package and the plurality of BGA packages may be exposed on the active surface of the upper semiconductor chip, excluding the upper BGA package of the plurality of BGA packages. In an exemplary embodiment, the encapsulation of the upper BGA package may be sealed on the active surface of the upper semiconductor chip.</p>
<p id="p-0014" num="0013">In an exemplary embodiment, the stacked BGA package including a conductive circuit layer may be formed between an exposed upper semiconductor chip and the solder balls which are attached to the corresponding printed circuit board, and the conductive circuit layer (which may be a tape), the conductive circuit layer with solder ball landing pads and conductive patterns which are connected to the plurality of bonding pads. In an exemplary embodiment, the conductive circuit layer with solder ball landing pads and conductive patterns may be formed the same as a metal layer to be used for the bonding pad.</p>
<p id="p-0015" num="0014">In an exemplary embodiment, the solder ball landing pads of the conductive circuit layer may be arranged to correspond to the solder ball landing pads of the printed circuit board, and the solder balls may be attached to contact between the solder ball landing pads of the conductive circuit layer and the solder ball landing pads of the printed circuit board. In an exemplary embodiment, the solder ball connected to the plurality of BGA packages may be sealed by the encapsulant. In an exemplary embodiment, the base BGA package and/or the plurality of BGA packages include one or more semiconductor chips.</p>
<p id="p-0016" num="0015">Another exemplary embodiment of the present invention provides a stacked BGA package with n (n&gt;1) BGA packages sequentially stacked and connected, each BGA package including a printed circuit board with a plurality of wire bonding pads, a plurality of solder ball landing pads electrically connected to the plurality of wire bonding pads; at least one chip with a plurality of bonding pads mounted on the printed circuit board; a plurality of bonding wires electrically connected to the plurality of bonding pads and the plurality of solder ball landing pads; an encapsulant sealing the plurality of wire bonding pads, the plurality of bonding pads and the plurality of bonding wires; and at least one solder ball connected to the solder ball landing pads of the printed circuit board; and a conductive circuit layer formed on a top of the nâˆ’1 BGA packages, and electrically connected to the upper semiconductor chip, wherein the conductive circuit layer may be electrically connected to the solder balls of the adjacent BGA package.</p>
<p id="p-0017" num="0016">In an exemplary embodiment, the n BGA packages include one or more semiconductor chips. Also, the solder ball of the n BGA package may be sealed by the encapsulant.</p>
<p id="p-0018" num="0017">An exemplary embodiment of the present invention provides a method of manufacturing a stacked BGA package, said method including: preparing a BGA package including at least one semiconductor chip; forming a conductive circuit layer on the BGA package to electrically connect the semiconductor chip; and stacking at least one BGA package on the conductive circuit layer.</p>
<p id="p-0019" num="0018">In an exemplary embodiment, the method may further include preparing the BGA package including preparing a printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads electrically connected to the plurality of wire bonding pads; mounting a first semiconductor chip including a plurality of bonding pads on the printed circuit board; electrically connecting a plurality of bonding wires to the plurality of bonding pads on the first semiconductor chip and the plurality of wire bonding pads on the printed circuit board; mounting a second semiconductor chip including a plurality of bonding pads on the first semiconductor chip; electrically connecting the plurality of bonding wires to the plurality of bonding pads of the second semiconductor chip and the plurality of wire bonding pads on the printed circuit board; sealing a portion of the printed circuit board to protect the plurality of wire bonding pads, the plurality of bonding pads and bonding wires; and connecting at least one solder ball to the solder ball landing pads of the printed circuit board.</p>
<p id="p-0020" num="0019">The exemplary method may further include forming the conductive circuit layer as a tape with conductive patterns on the BGA package, the conductive circuit layer being connected to a plurality of solder ball landing pads and bonding pads of the second semiconductor chip. Also, the method may further include sealing the upper BGA package by covering the active layer of the second semiconductor chip.</p>
<p id="p-0021" num="0020">The method may further include sealing the solder ball(s) being connected to the BGA packages after connecting the solder ball(s). Also, the method may further include forming the plurality of solder ball landing pads, the conductive patterns connected to the plurality of solder ball landing pads, and/or the bonding pads simultaneously.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0022" num="0021">The present invention will become more readily apparent through the following detailed description of exemplary embodiments of the present invention, made with reference to the attached drawings, in which:</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 1</figref> is a cross-sectional view of a conventional stacked BGA package using a flexible printed circuit board;</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. 2</figref> is a cross-sectional view of a stacked BGA package including a multi chip package according to an exemplary embodiment of the present invention;</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 3</figref> is a cross-sectional view of an exemplary embodiment of a unit BGA package according to <figref idref="DRAWINGS">FIG. 2</figref>;</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 4</figref> is a plan view of a conductive circuit layer according to an exemplary embodiment of the present invention;</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIGS. 5</figref><i>a </i>and <b>5</b><i>b </i>are exemplary, enlarged cross-sectional views of conductive circuit layer portions shown in <figref idref="DRAWINGS">FIG. 2</figref>;</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 6</figref> is a plan view of the bottom of the conductive circuit layer according to an exemplary embodiment of the present invention;</p>
<p id="p-0029" num="0028"><figref idref="DRAWINGS">FIGS. 7</figref><i>a </i>through <b>7</b><i>c </i>are cross-sectional views of the unit BGA package according to an exemplary embodiment of the present invention;</p>
<p id="p-0030" num="0029"><figref idref="DRAWINGS">FIGS. 8</figref><i>a </i>and <b>8</b><i>b </i>are cross-sectional views of the stacked BGA package according to an exemplary embodiment of the present invention;</p>
<p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. 9</figref> is a cross-sectional view of a conventional multi chip BGA package; and</p>
<p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. 10</figref> is a cross-sectional view of a stacked BGA package according to another exemplary embodiment of the present invention.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS</heading>
<p id="p-0033" num="0032">The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. It should be understood, however, that exemplary embodiments of the present invention described herein can be modified in form and detail without departing from the spirit and scope of the invention. Accordingly, the exemplary embodiments described herein are provided by way of example and not of limitation, and the scope of the present invention is not restricted to the particular embodiments described herein.</p>
<p id="p-0034" num="0033">Referring to <figref idref="DRAWINGS">FIG. 2</figref>, according to an exemplary embodiment of the present invention, a stacked BGA package <b>200</b> may include a plurality of BGA packages <b>100</b><i>a </i>through <b>100</b><i>d. </i>Each unit BGA package <b>100</b><i>a </i>through <b>100</b><i>d </i>may include at least one semiconductor chip, e.g., two semiconductor chips <b>103</b> and <b>105</b>. The plurality of BGA packages <b>100</b><i>a </i>through <b>100</b><i>d </i>may be electrically connected by a series of solder balls <b>115</b> and <b>116</b>, respectively. The series of solder balls <b>115</b> and <b>116</b> may supply an external signal to the semiconductor chips <b>103</b> and <b>105</b> in the plurality of BGA packages <b>100</b><i>a </i>through <b>100</b><i>d</i>, respectively. In addition, a conductive circuit layer <b>120</b> may be formed on the top of the plurality of BGA packages <b>100</b><i>a </i>through <b>100</b><i>c. </i></p>
<p id="p-0035" num="0034">With reference to <figref idref="DRAWINGS">FIG. 3</figref>, a unit BGA package <b>100</b> may include a printed circuit board <b>101</b>, at least one semiconductor chip, e.g., two or more semiconductor chips <b>103</b> and <b>105</b>, on the printed circuit board <b>101</b>. According to an exemplary embodiment of the present invention, the first and second semiconductor chips <b>103</b> and <b>105</b> are sequentially stacked, and an active surface of the first and second semiconductor chips <b>103</b> and <b>105</b> are face up with respect to the printed circuit board <b>101</b>. Also, a series of bonding pads <b>103</b><i>a </i>and <b>105</b><i>a </i>may be arranged on a peripheral area of the first and second semiconductor chips <b>103</b> and <b>105</b> and the first and second semiconductor chips <b>103</b> and <b>105</b> may be attached by an adhesive layer <b>107</b>. The adhesive layer <b>107</b> may be formed to expose the bonding pads <b>103</b><i>a </i>on the first semiconductor chip <b>103</b>. In addition, the series of bonding pads <b>103</b><i>a </i>and <b>105</b><i>b </i>may be connected to a series of wire bonding pads <b>109</b> placed on a peripheral area of the printed circuit board <b>101</b> by a series of bonding wires <b>111</b><i>a </i>and <b>111</b><i>b. </i></p>
<p id="p-0036" num="0035">The bonding pads <b>103</b><i>a </i>and <b>105</b><i>b, </i>the wire bonding pads <b>109</b>, and the bonding wires <b>111</b><i>a </i>and <b>111</b><i>b </i>may be sealed by an encapsulant <b>113</b>, for example, an epoxy molding compound (EMC) or other polymer composition. An active surface of the second semiconductor chip <b>105</b> may be sealed with an upper BGA package. However, the active surface of the second semiconductor chip <b>105</b>, i.e., the upper chip, in the other BGA packages <b>100</b><i>b, </i><b>100</b><i>c </i>and <b>100</b><i>d </i>may be exposed to be connected to another adjacent BGA package. Also, the conductive circuit layer <b>120</b> may be formed on the exposed active surface of the second semiconductor chip <b>105</b>.</p>
<p id="p-0037" num="0036">As illustrated in <figref idref="DRAWINGS">FIG. 4</figref>, the conductive circuit layer <b>120</b> may include a series of solder ball landing pads <b>121</b> and a series of conductive patterns <b>123</b>, connected to corresponding the series of bonding pads <b>105</b><i>a </i>on the second semiconductor chip <b>105</b>. The solder ball landing pads <b>121</b> and the conductive pattern <b>123</b> may be separated from adjacent solder ball landing pad <b>121</b> and/or conductive pattern <b>123</b> by an electrical insulator.</p>
<p id="p-0038" num="0037">Referring to <figref idref="DRAWINGS">FIG. 5</figref><i>a, </i>the conductive circuit layer <b>120</b> may be a tape, in which the solder ball landing pad <b>121</b> and the conductive pattern <b>123</b> are formed. In detail, the conductive pattern <b>123</b> may be extended to contact to the bonding pad <b>105</b><i>a. </i>The solder ball <b>116</b> may be attached on the solder ball landing pad <b>121</b>, and may be electrically connected to the bonding pad <b>105</b><i>a </i>by the conductive pattern <b>123</b>.</p>
<p id="p-0039" num="0038">With reference to <figref idref="DRAWINGS">FIG. 5</figref><i>b, </i>the conductive circuit layer <b>120</b> may be directly formed on the semiconductor chip. In a manufacturing process for semiconductor devices, i.e., forming the bonding pad <b>105</b><i>a </i>by a metal, the conductive circuit layer <b>120</b> may be formed with a formation of the bonding pad <b>105</b><i>a, </i>thereby patterning the solder ball landing pad <b>121</b> and the conductive pattern <b>123</b>, simultaneously. In such an exemplary method, the conductive circuit layer <b>120</b> may be formed without an additional taping process and photolithography process.</p>
<p id="p-0040" num="0039">Referring to <figref idref="DRAWINGS">FIG. 6</figref>, the underside of the printed circuit board <b>101</b> may provide the solder ball landing pads <b>130</b> to place the solder balls <b>115</b>, a plurality of holes <b>133</b> for providing an electrical connection to the solder ball landing pads <b>130</b> and the wire bonding pads <b>109</b>, and the conductive patterns <b>135</b>. The holes <b>133</b> in the printed circuit board <b>101</b> may enable connection to the wire bonding pads <b>109</b>, therefore a conductive material (not shown) may be plated and/or inserted inside the holes <b>133</b>. The conductive patterns <b>135</b> may connect to the holes <b>133</b> and the solder ball landing pads <b>130</b>. Each conductive pattern <b>125</b> may be separated from adjacent conductive patterns <b>135</b>. The solder ball landing pads <b>130</b> which are placed on the underside of the printed circuit board <b>101</b> may be connected to the corresponding solder ball landing pads <b>121</b> on the conductive circuit layer <b>120</b> of the adjacent BGA package (not shown).</p>
<p id="p-0041" num="0040">Furthermore, the solder balls <b>115</b> and <b>116</b> may be attached to solder ball landing pads <b>130</b> which are placed on the underside of the printed circuit board <b>101</b>, and may then be soldered with the solder ball landing pads <b>121</b> of the conductive circuit layer <b>120</b> at the same time. The solder balls <b>115</b> of the base BGA package <b>100</b><i>a </i>need not be encapsulated, thereby enabling mounting to a main board (not shown). However, the solder balls <b>116</b> of the upper BGA packages <b>100</b><i>b, </i><b>100</b><i>c </i>and <b>100</b><i>d </i>may be encapsulated to disperse any stress concentrated at the solder joint, to further protect the conductive circuit layer <b>120</b> and improve the package reliability. Thus, the BGA packages <b>100</b><i>a </i>through <b>100</b><i>d </i>may be electrically connected by the solder balls <b>115</b> and <b>116</b>.</p>
<p id="p-0042" num="0041">A method for manufacturing of the unit BGA package <b>100</b><i>a </i>through <b>100</b><i>d </i>according to an exemplary embodiment of the present invention will be now described.</p>
<p id="p-0043" num="0042">As illustrated in <figref idref="DRAWINGS">FIG. 7</figref><i>a, </i>the first semiconductor chip <b>103</b> may be mounted on the printed circuit board <b>101</b>, for example, by an adhesive material (not shown), such as an Ag epoxy or a polyimide tape. The solder ball landing pads <b>130</b> and the conductive patterns <b>135</b> may be formed on the underside of the printed circuit board <b>101</b>. Also, the wire bonding pads <b>103</b><i>a </i>may be formed on a top peripheral area of the printed circuit board <b>101</b>. The active surface of the first semiconductor chip <b>103</b> may be face up with respect to printed circuit board <b>101</b>, thereby exposing the wire bonding pads <b>109</b>. The bonding wires <b>111</b><i>a </i>may then be connected to the bonding pads <b>103</b><i>a </i>and the wire bonding pads <b>109</b>.</p>
<p id="p-0044" num="0043">As illustrated in <figref idref="DRAWINGS">FIG. 7</figref><i>b, </i>the second semiconductor chip <b>105</b> may be attached on the first semiconductor chip <b>103</b> by an adhesive layer <b>107</b>, such as an adhesive material, such as an Ag epoxy or a polyimide tape. Also, the second semiconductor chip <b>105</b> may include the bonding pads <b>105</b>, thereby connecting to the wire bonding pad <b>109</b> on the printed circuit board <b>101</b>. Furthermore, the second semiconductor chip <b>105</b> may be essentially the same as the first semiconductor chip <b>103</b>. The bonding wires <b>111</b><i>b </i>may then be electrically connected to the corresponding bonding pads <b>105</b><i>a </i>of the second semiconductor chip <b>105</b> and the wire bonding pads <b>109</b> on the printed circuit board <b>101</b>.</p>
<p id="p-0045" num="0044">As illustrated in <figref idref="DRAWINGS">FIG. 7</figref><i>c</i>, the first and second semiconductor chips <b>103</b> and <b>105</b>, the bonding wires <b>111</b><i>a </i>and <b>111</b><i>b </i>may be sealed by the encapsulant <b>113</b> to be formed on a peripheral area of the printed circuit board <b>101</b>, in order to provide protection from the external environment. The encapsulation <b>113</b> may expose a portion of the active surface of the second semiconductor chip <b>105</b>, to stack other BGA packages <b>100</b><i>b </i>through <b>100</b><i>d. </i>In addition, the solder balls <b>115</b> may have an input/output function of the first and second semiconductor chips <b>103</b> and <b>105</b> may be soldered on the solder ball landing pads <b>130</b> of the printed circuit board <b>101</b>, and thus the unit BGA package <b>100</b> may be completed.</p>
<p id="p-0046" num="0045">The base BGA package <b>100</b><i>a </i>may be the lower BGA package of the stacked BGA package <b>200</b>, and the solder balls <b>115</b> of the other BGA packages <b>100</b><i>b, </i><b>100</b><i>c, </i><b>100</b><i>d </i>may be sealed by encapsulant <b>140</b>. The active surface of the second semiconductor chip <b>105</b> of the upper BGA package <b>100</b><i>d </i>may be completely sealed, because an additional unit BGA package does not need to be stacked.</p>
<p id="p-0047" num="0046">Hereafter, a method for manufacturing the stacked BGA package <b>200</b> according to an exemplary embodiment of the present invention will be now described. Referring to <figref idref="DRAWINGS">FIG. 7</figref><i>d</i>, the conductive circuit layer <b>120</b> may be formed on an exposed active surface of the second semiconductor chip <b>105</b> of the BGA package <b>100</b><i>a. </i>The conductive circuit layer <b>120</b> may further include the solder ball landing pads <b>121</b> and the conductive patterns <b>123</b>, as shown in <figref idref="DRAWINGS">FIG. 4</figref>. If the conductive circuit layer <b>120</b> is of a tape type, the conductive circuit layer <b>120</b> may be formed the same as a metal layer used to form the bonding pad <b>105</b><i>a </i>on the second semiconductor chip <b>105</b>.</p>
<p id="p-0048" num="0047">Referring to <figref idref="DRAWINGS">FIG. 8</figref>, the solder balls <b>116</b> of another BGA package <b>100</b><i>b </i>may be placed on the conductive circuit layer <b>120</b> of the base BGA package <b>100</b><i>a. </i>The BGA package <b>100</b><i>b </i>may have been electrically tested and may have the same or different functionality as the base BGA package <b>100</b><i>a. </i>The solder balls <b>116</b> of the BGA package <b>100</b><i>b </i>may be contact the solder ball landing pads <b>121</b> of the conductive circuit layer <b>120</b> on the base BGA package <b>100</b><i>a. </i>Therefore, the BGA packages <b>100</b><i>a </i>and <b>100</b><i>b </i>may be electrically connected. The solder balls <b>116</b> of the BGA package <b>100</b><i>b </i>may be sealed by the encapsulant <b>140</b>, thereby dispersing stress applied to the solder balls <b>116</b> and/or protecting the conductive circuit layer <b>120</b>. Another BGA package <b>100</b><i>c </i>may be stacked on the BGA package <b>100</b><i>b </i>by the above-described method. As described above, the conductive circuit layer <b>120</b> need not be formed on the second semiconductor chip <b>105</b> of the upper BGA package <b>100</b><i>d, </i>and the encapsulation <b>113</b> may be formed to cover the active surface of the second semiconductor chip <b>105</b>.</p>
<p id="p-0049" num="0048">In this manner, the stacked BGA package <b>200</b> (which may be considered a CSP) may provide the solder balls <b>115</b> on the underside of the semiconductor chip <b>103</b> for attachment thereto. Also, the stacked BGA package <b>200</b> may be manufactured without an additional flexible board, thereby increasing reliability and/or decreasing signal delay of the semiconductor chips <b>103</b> and <b>105</b>.</p>
<p id="p-0050" num="0049">According to exemplary embodiments of the present invention, the stacked BGA package <b>200</b> includes a plurality of BGA packages <b>100</b><i>a </i>through <b>100</b><i>d </i>having at least one semiconductor chip <b>103</b> and/or <b>105</b>, may decrease the height of the stacked package compared with the stacked package having one semiconductor chip in a unit package. For instance, a plurality of semiconductor chips <b>52</b><i>a </i>through <b>52</b><i>e </i>are stacked in a conventional package body <b>60</b> as shown in <figref idref="DRAWINGS">FIG. 9</figref>. One of the semiconductor chips <b>52</b><i>a </i>through <b>52</b><i>e </i>may experience an electrical failure, and as a result, the entire conventional multi-chip package may fail. However, the stacked BGA package <b>200</b> according to exemplary embodiments of the present invention may have a lower electrical/mechanical failure rate than the conventional multi chip package, by enabling the completion of testing of the unit BGA packages <b>100</b><i>a </i>through <b>100</b><i>d </i>before the stacking process.</p>
<p id="p-0051" num="0050">The stacked BGA package <b>200</b> according to another exemplary of the present invention will be now described. Referring to <figref idref="DRAWINGS">FIG. 10</figref>, a stacked BGA package <b>200</b> may include a plurality of BGA packages <b>200</b><i>a </i>through <b>200</b><i>d, </i>and each BGA package <b>200</b><i>a </i>through <b>200</b><i>d </i>may have any number of semiconductor chips <b>203</b> and <b>205</b>. For instance, the first and fourth BGA packages <b>200</b><i>a </i>and <b>200</b><i>d </i>may include one semiconductor chip <b>203</b> and the second and third BGA packages <b>200</b><i>b </i>and <b>200</b><i>c </i>may include two semiconductor chips <b>203</b> and <b>205</b>. Thus, the first and fourth BGA packages <b>200</b><i>a </i>and <b>200</b><i>d </i>may include a printed circuit board <b>201</b> to which the one semiconductor chip <b>203</b> is attached. A plurality of bonding pads <b>203</b><i>a </i>may be formed on a peripheral area of the semiconductor chips <b>203</b> and <b>205</b> and a plurality of wire bonding pads <b>209</b> may be formed on a peripheral area of the printed circuit boards <b>201</b>. Also, a series of bonding wires <b>211</b> may be connected to the corresponding plurality of bonding pads <b>203</b><i>a </i>and wire bonding pads <b>209</b>. The encapsulant <b>213</b> may be sealed to protect the bonding pads <b>203</b><i>a, </i>the wire bonding pads <b>209</b>, and the bonding wires <b>211</b> on a top portion of the printed circuit board <b>201</b>.</p>
<p id="p-0052" num="0051">In the first BGA package <b>200</b><i>a, </i>the encapsulant <b>213</b> may be sealed to expose an active surface of the semiconductor chip <b>203</b>, thereby enabling the stacking of the second BGA package <b>200</b><i>b. </i>However, the active surface of the semiconductor chip <b>203</b> in the fourth BGA package <b>200</b><i>d </i>may be completely sealed because an additional BGA package need not be stacked. A plurality of solder balls <b>215</b> acting as electrical connection terminals may be attached to an underside of the printed circuit board <b>201</b>. The plurality of solder balls <b>215</b> of the fourth BGA package <b>200</b><i>d </i>may be sealed by the encapsulant <b>240</b>. In addition, a conductive circuit layer <b>120</b> may be formed on a top surface of the first BGA package <b>200</b><i>a </i>thereby enabling the stacking of the second BGA package <b>200</b><i>b. </i></p>
<p id="p-0053" num="0052">In an exemplary embodiment, the second and third BGA package <b>200</b><i>b </i>and <b>200</b><i>c </i>may also include the printed circuit board <b>201</b>, the first and second semiconductor chips <b>203</b> and <b>205</b>, to which a series of bonding wires <b>211</b><i>a </i>and <b>211</b><i>b </i>may be connected to the plurality of wire bonding pads <b>209</b> and the plurality of bonding pads <b>203</b><i>a </i>and <b>205</b><i>a, </i>the encapsulant <b>213</b>, and the plurality of solder balls <b>216</b> that are used to connect to the printed circuit board <b>201</b>. Even though various semiconductor chips may be mounted in the stacked BGA package <b>200</b>, similar efficiency may be achieved.</p>
<p id="p-0054" num="0053">As mentioned above, exemplary embodiments of the present invention may reduce the likelihood of damage to semiconductor chips and solder balls during the manufacture of stacked BGA packages. Exemplary embodiments of the present invention may also reduce the height of the stacked BGA package relative to the stacked package having one semiconductor chip in a unit package, thereby allowing a thinner stacked package to be produced. The solder balls which are connected to the unit BGA packages may be encapsulated to disperse the stress, caused by protecting the conductive circuit layer. As a result, the reliability of a semiconductor package may be improved.</p>
<p id="p-0055" num="0054">Although the invention has been described with reference to various aspects and exemplary embodiments thereof, it will be apparent to those of ordinary skill in the art that various modifications and adaptations to the described embodiments may be made without departing from the spirit and scope of the invention as defined in the appended claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A stacked BGA package comprising:
<claim-text>a base BGA package including at least one semiconductor chip;</claim-text>
<claim-text>a plurality of BGA packages, including at least one semiconductor chip mounted on the base BGA package;</claim-text>
<claim-text>a plurality of solder balls mounted on the at least one semiconductor chip of the plurality of BGA packages and electrically connected to the base BGA package and the plurality of BGA packages; and</claim-text>
<claim-text>a conductive circuit layer formed between an exposed uppermost semiconductor chip and the plurality of solder balls that are attached to a corresponding printed circuit board.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The stacked BGA package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the base BGA package and the plurality of BGA packages mounted on the base BGA package, each BGA package comprising:
<claim-text>the printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads corresponding electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>at least one semiconductor chip including a plurality of bonding pads is mounted on the printed circuit board;</claim-text>
<claim-text>a plurality of bonding wires corresponding electrically connected to the plurality of bonding pads and the plurality of solder ball landing pads;</claim-text>
<claim-text>an encapsulant sealing a portion of the printed circuit board to protect the plurality of wire bonding pads, the plurality of bonding pads and the plurality of bonding wires; and</claim-text>
<claim-text>the plurality of solder balls connected to the solder ball landing pad of the printed circuit board.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The stacked BGA package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the at least one semiconductor chip is face up with respect to the printed circuit board.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The stacked BGA package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the base BGA package and the plurality of BGA packages are exposed on an active surface of the upper semiconductor chip, excluding the upper BGA package of the plurality of BGA packages.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The stacked BGA package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the encapsulant of the upper BGA package is sealed on the active surface of the upper semiconductor chip.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The stacked BGA package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the conductive circuit layer is a tape, the conductive circuit layer including solder ball landing pads and conductive patterns which are connected to the plurality of bonding pads.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The stacked BGA package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the conductive circuit layer includes solder ball landing pads and conductive patterns which are formed with the same metal layer to be used to the bonding pad.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The stacked BGA package of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the solder ball landing pads of the conductive circuit layer are arranged to correspond to the solder ball landing pads of the printed circuit board.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The stacked BGA package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the solder ball is attached to a contact between the solder ball landing pads of the conductive circuit layer and the solder ball landing pads of the printed circuit board.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The stacked BGA package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the base BGA package and the plurality of BGA packages each include one or more semiconductor chips.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The stacked BGA package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the solder ball being connected to the plurality of BGA packages, is sealed by an encapsulant.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. A stacked BGA package comprising n (n&gt;1) BGA packages sequentially stacked and connected, each BGA package comprising:
<claim-text>a printed circuit board including a plurality of wire bonding pads and a plurality of solder ball landing pads, electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>at least one semiconductor chip including a plurality of bonding pads, mounted on the printed circuit board;</claim-text>
<claim-text>a plurality of bonding wires electrically connected to the plurality of bonding pads and the plurality of wire bonding pads;</claim-text>
<claim-text>an encapsulant sealing the plurality of wire bonding pads, the plurality of bonding pads, and the plurality of bonding wires; and</claim-text>
<claim-text>at least one solder ball, connected to a solder ball landing pad of the printed circuit board,</claim-text>
<claim-text>a conductive circuit layer formed on a top area of the n BGA packages, and electrically connected to the upper semiconductor chip,</claim-text>
<claim-text>wherein the conductive circuit layer is electrically connected to the solder ball of the adjacent BGA package.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The stacked BGA package of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the n BGA packages comprise one or more semiconductor chips.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The stacked BGA package of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the solder ball of the nth BGA package is sealed by the encapsulation.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. A method of manufacturing a stacked BGA package, said method comprising:
<claim-text>preparing a BGA package including at least one semiconductor chip;</claim-text>
<claim-text>forming a conductive circuit layer on the BGA package to connect electrically to the exposed uppermost semiconductor chip of an upper stacked portion on the BGA package, wherein the conductive circuit layer is formed between the exposed uppermost semiconductor chip and a plurality of solder balls that are attached to a corresponding printed circuit board; and stacking at least one BGA package on the conductive circuit layer, wherein preparing the BGA package includes:
<claim-text>preparing the printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads corresponding electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>mounting a first semiconductor chip including a plurality of bonding pads on the printed circuit board;</claim-text>
<claim-text>connecting a plurality of bonding wires corresponding electrically to the plurality of bonding pads on the first semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>mounting a second semiconductor chip including a plurality of bonding pads on the first semiconductor chip;</claim-text>
<claim-text>connecting the plurality of bonding wires corresponding electrically to the plurality of bonding pads of the second semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>sealing a portion of the printed circuit board to protect the plurality of wire bonding pads, the plurality of bonding pads and bonding wires; and</claim-text>
<claim-text>connecting a solder ball to the solder ball landing pad of the printed circuit board.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the conductive circuit layer is a tape with conductive patterns on the BGA package, the conductive circuit layer being connected to a plurality of solder ball landing pads and bonding pads of the second semiconductor chip.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein sealing the upper BGA package comprises covering the active layer of the second semiconductor chip.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising sealing the solder ball being connected to the BGA packages after connecting the solder ball.</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein forming the plurality of solder ball landing pads and the conductive patterns being connected to the plurality of solder ball landing pads and the bonding pads comprises forming simultaneously the bonding pads on the second semiconductor chip.</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. A stacked BGA package manufactured in accordance with the method of <claim-ref idref="CLM-00015">claim 15</claim-ref>.</claim-text>
</claim>
<claim id="CLM-00021" num="00021">
<claim-text>21. A method of manufacturing a stacked BGA package, said method comprising:
<claim-text>preparing a BGA package including at least one semiconductor chip;</claim-text>
<claim-text>forming a plurality of solder balls on the at least one semiconductor chip and electrically connected to the BGA package;</claim-text>
<claim-text>forming a conductive circuit layer between an exposed uppermost semiconductor chip and the plurality of solder balls that are attached to a corresponding printed circuit board; and</claim-text>
<claim-text>stacking at least one BGA package on the plurality of solder balls.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00022" num="00022">
<claim-text>22. A stacked BGA package manufactured in accordance with the method of <claim-ref idref="CLM-00021">claim 21</claim-ref>.</claim-text>
</claim>
<claim id="CLM-00023" num="00023">
<claim-text>23. A stacked BGA package comprising:
<claim-text>a base BGA package including at least one semiconductor chip;</claim-text>
<claim-text>a plurality of BGA packages, including at least one semiconductor chip mounted on the base BGA package; and</claim-text>
<claim-text>a conductive layer electrically connected to the base BGA package and the plurality of BGA packages, wherein the conductive layer is formed between an exposed uppermost semiconductor chip and a plurality of solder balls that are attached to a corresponding printed circuit board, wherein one of the BGA packages includes:
<claim-text>the printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads corresponding electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>a first semiconductor chip including a plurality of bonding pads on the printed circuit board;</claim-text>
<claim-text>a plurality of bonding wires corresponding electrically to the plurality of bonding pads on the first semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>a second semiconductor chip including a plurality of bonding pads on the first semiconductor chip, the plurality of bonding wires corresponding electrically to the plurality of bonding pads of the second semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>a portion of the printed circuit board sealed to protect the plurality of wire bonding pads, the plurality of bonding pads and bonding wires; and</claim-text>
<claim-text>a solder ball connected to the solder ball landing pad of the printed circuit board.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00024" num="00024">
<claim-text>24. A method of manufacturing a stacked BGA package including n (n&gt;1) BGA packages sequentially stacked, said method comprising:
<claim-text>providing a BGA package including at least one semiconductor chip, each semiconductor chip including a plurality of bonding pads;</claim-text>
<claim-text>providing a printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads, and a plurality of solder balls, wherein the plurality of solder ball landing pads are electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>electrically connecting the plurality of bonding pads and the plurality of wire bonding pads;</claim-text>
<claim-text>forming a conductive circuit layer on the BGA package to electrically connect the at least one semiconductor chip to a plurality of solder balls of an adjacent BGA package; and</claim-text>
<claim-text>stacking n-1 BGA packages on the BGA package.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00025" num="00025">
<claim-text>25. A stacked BGA package manufactured in accordance with the method of <claim-ref idref="CLM-00024">claim 24</claim-ref>.</claim-text>
</claim>
<claim id="CLM-00026" num="00026">
<claim-text>26. A unit BGA package comprising:
<claim-text>at least one semiconductor chip;</claim-text>
<claim-text>a plurality of solder balls mounted on the at least one semiconductor chip and electrically connected to the unit BGA package for connecting the unit BGA package to other BGA packages; and</claim-text>
<claim-text>a conductive circuit layer formed between an exposed uppermost semiconductor chip and the plurality of solder balls that are attached to a corresponding printed circuit board.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00027" num="00027">
<claim-text>27. A unit BGA package comprising:
<claim-text>at least one semiconductor chip; and</claim-text>
<claim-text>a conductive layer electrically connected to the unit BGA package for connecting the unit BGA package to other BGA packages, wherein the conductive layer is formed between an exposed uppermost semiconductor chip and a plurality of solder balls that are attached to a corresponding printed circuit board, wherein one of the BGA packages includes:
<claim-text>the printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads corresponding electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>a first semiconductor chip including a plurality of bonding pads on the printed circuit board;</claim-text>
<claim-text>a plurality of bonding wires corresponding electrically to the plurality of bonding pads on the first semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>a second semiconductor chip including a plurality of bonding pads on the first semiconductor chip, the plurality of bonding wires corresponding electrically to the plurality of bonding pads of the second semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>a portion of the printed circuit board sealed to protect the plurality of wire bonding pads, the plurality of bonding pads and bonding wires; and</claim-text>
<claim-text>a solder ball connected to the solder ball landing pad of the printed circuit board.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00028" num="00028">
<claim-text>28. A unit BGA package comprising:
<claim-text>at least one semiconductor chip;</claim-text>
<claim-text>a conductive layer formed between an exposed uppermost semiconductor chip and a plurality of solder balls that are attached to a corresponding printed circuit board; and</claim-text>
<claim-text>the plurality of solder balls, wherein the conductive layer and the plurality of solder balls electrically are connected to the unit BGA package and connect the unit BGA package to other BGA packages, wherein one of the BGA packages includes:
<claim-text>the printed circuit board including a plurality of wire bonding pads, a plurality of solder ball landing pads corresponding electrically connected to the plurality of wire bonding pads;</claim-text>
<claim-text>a first semiconductor chip including a plurality of bonding pads on the printed circuit board;</claim-text>
<claim-text>a plurality of bonding wires corresponding electrically to the plurality of bonding pads on the first semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>a second semiconductor chip including a plurality of bonding pads on the first semiconductor chip, the plurality of bonding wires corresponding electrically to the plurality of bonding pads of the second semiconductor chip and the plurality of wire bonding pads on the printed circuit board;</claim-text>
<claim-text>a portion of the printed circuit board sealed to protect the plurality of wire bonding pads, the plurality of bonding pads and bonding wires; and</claim-text>
<claim-text>a solder ball connected to the solder ball landing pad of the printed circuit board.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00029" num="00029">
<claim-text>29. A stacked BGA package comprising:
<claim-text>a base BGA package including a plurality of semiconductor chips;</claim-text>
<claim-text>a conductive circuit layer attached on an exposed uppermost semiconductor chip in the base BGA package;</claim-text>
<claim-text>a plurality of solder balls mounted on the conductive circuit layer of the base BGA package; and</claim-text>
<claim-text>a BGA package including a plurality of semiconductor chips, mounted on the plurality of solder balls,</claim-text>
<claim-text>wherein the BGA package is electrically connected to the base package by the plurality of solder balls, and</claim-text>
<claim-text>wherein the conductive circuit layer is formed between the exposed uppermost semiconductor chip and the plurality of solder balls that are attached to a corresponding printed circuit board.</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
