\hypertarget{union__hw__enet__tipg}{}\section{\+\_\+hw\+\_\+enet\+\_\+tipg Union Reference}
\label{union__hw__enet__tipg}\index{\+\_\+hw\+\_\+enet\+\_\+tipg@{\+\_\+hw\+\_\+enet\+\_\+tipg}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+I\+PG -\/ Transmit Inter-\/\+Packet Gap (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tipg\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__tipg_a969c75d4ab511b7dcaff466689d1586e}{}\label{union__hw__enet__tipg_a969c75d4ab511b7dcaff466689d1586e}

\item 
struct \hyperlink{struct__hw__enet__tipg_1_1__hw__enet__tipg__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tipg\+::\+\_\+hw\+\_\+enet\+\_\+tipg\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__tipg_ad7b21dd36dea01cf84e090363dda6e8c}{}\label{union__hw__enet__tipg_ad7b21dd36dea01cf84e090363dda6e8c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+I\+PG -\/ Transmit Inter-\/\+Packet Gap (RW) 

Reset value\+: 0x0000000\+CU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
