Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios\simulation" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading gpio/gpio_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding entree [altera_avalon_pio 22.1]
Progress: Parameterizing module entree
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memory [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module memory
Progress: Adding sortie [altera_avalon_pio 22.1]
Progress: Parameterizing module sortie
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: gpio_nios.entree: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: gpio_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: gpio_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: gpio_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: gpio_nios: Generating gpio_nios "gpio_nios" for SIM_VHDL
Info: cpu: "gpio_nios" instantiated altera_nios2_gen2 "cpu"
Info: entree: Starting RTL generation for module 'gpio_nios_entree'
Info: entree:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=gpio_nios_entree --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0002_entree_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --vhdl --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0002_entree_gen//gpio_nios_entree_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0002_entree_gen/  ]
Info: entree: Done RTL generation for module 'gpio_nios_entree'
Info: entree: "gpio_nios" instantiated altera_avalon_pio "entree"
Info: jtag_uart_0: Starting RTL generation for module 'gpio_nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=gpio_nios_jtag_uart_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --vhdl --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0003_jtag_uart_0_gen//gpio_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0003_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'gpio_nios_jtag_uart_0'
Info: jtag_uart_0: "gpio_nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: memory: Starting RTL generation for module 'gpio_nios_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=gpio_nios_memory --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0004_memory_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --vhdl --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0004_memory_gen//gpio_nios_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0004_memory_gen/  ]
Info: memory: Done RTL generation for module 'gpio_nios_memory'
Info: memory: "gpio_nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: sortie: Starting RTL generation for module 'gpio_nios_sortie'
Info: sortie:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=gpio_nios_sortie --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0005_sortie_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --vhdl --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0005_sortie_gen//gpio_nios_sortie_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0005_sortie_gen/  ]
Info: sortie: Done RTL generation for module 'gpio_nios_sortie'
Info: sortie: "gpio_nios" instantiated altera_avalon_pio "sortie"
Info: sysid_qsys_0: "gpio_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "gpio_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "gpio_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "gpio_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'gpio_nios_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=gpio_nios_cpu_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0009_cpu_gen//gpio_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0009_cpu_gen/  ]
Info: cpu: # 2023.10.18 23:45:27 (*) Starting Nios II generation
Info: cpu: # 2023.10.18 23:45:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.18 23:45:27 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.18 23:45:29 (*)   Creating 'C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0009_cpu_gen//gpio_nios_cpu_cpu_nios2_waves.do'
Info: cpu: # 2023.10.18 23:45:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.18 23:45:29 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.18 23:45:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'gpio_nios_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: gpio_nios: Done "gpio_nios" with 29 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios\gpio_nios.spd" --output-directory="C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios\gpio_nios.spd --output-directory=C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios.qsys" --block-symbol-file --output-directory="C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading gpio/gpio_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding entree [altera_avalon_pio 22.1]
Progress: Parameterizing module entree
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memory [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module memory
Progress: Adding sortie [altera_avalon_pio 22.1]
Progress: Parameterizing module sortie
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: gpio_nios.entree: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: gpio_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: gpio_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: gpio_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios.qsys" --synthesis=VHDL --output-directory="C:\Users\DELL\Desktop\VHDL project\gpio\gpio_nios\synthesis" --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading gpio/gpio_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 22.1]
Progress: Parameterizing module cpu
Progress: Adding entree [altera_avalon_pio 22.1]
Progress: Parameterizing module entree
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding memory [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module memory
Progress: Adding sortie [altera_avalon_pio 22.1]
Progress: Parameterizing module sortie
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: gpio_nios.entree: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: gpio_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: gpio_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: gpio_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: gpio_nios: Generating gpio_nios "gpio_nios" for QUARTUS_SYNTH
Info: cpu: "gpio_nios" instantiated altera_nios2_gen2 "cpu"
Info: entree: Starting RTL generation for module 'gpio_nios_entree'
Info: entree:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=gpio_nios_entree --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0028_entree_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0028_entree_gen//gpio_nios_entree_component_configuration.pl  --do_build_sim=0  ]
Info: entree: Done RTL generation for module 'gpio_nios_entree'
Info: entree: "gpio_nios" instantiated altera_avalon_pio "entree"
Info: jtag_uart_0: Starting RTL generation for module 'gpio_nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=gpio_nios_jtag_uart_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0029_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0029_jtag_uart_0_gen//gpio_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'gpio_nios_jtag_uart_0'
Info: jtag_uart_0: "gpio_nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: memory: Starting RTL generation for module 'gpio_nios_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=gpio_nios_memory --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0030_memory_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0030_memory_gen//gpio_nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'gpio_nios_memory'
Info: memory: "gpio_nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: sortie: Starting RTL generation for module 'gpio_nios_sortie'
Info: sortie:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=gpio_nios_sortie --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0031_sortie_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0031_sortie_gen//gpio_nios_sortie_component_configuration.pl  --do_build_sim=0  ]
Info: sortie: Done RTL generation for module 'gpio_nios_sortie'
Info: sortie: "gpio_nios" instantiated altera_avalon_pio "sortie"
Info: sysid_qsys_0: "gpio_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "gpio_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "gpio_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "gpio_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'gpio_nios_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=gpio_nios_cpu_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9648_2366722008991277070.dir/0035_cpu_gen//gpio_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.18 23:46:01 (*) Starting Nios II generation
Info: cpu: # 2023.10.18 23:46:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.18 23:46:01 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.18 23:46:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.18 23:46:02 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.18 23:46:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'gpio_nios_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/DELL/Desktop/VHDL project/gpio/gpio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: gpio_nios: Done "gpio_nios" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
