# Synopsys Inc. (NASDAQ: SNPS)

## Company Overview

**Headquarters:** Sunnyvale, California, USA
**Founded:** December 18, 1986 (as Optimal Solutions in Research Triangle Park, NC)
**Founders:** Aart de Geus, David Gregory, Alberto Sangiovanni-Vincentelli, Bill Krieger
**CEO:** Sassine Ghazi (since January 2024)
**Executive Chair:** Aart de Geus
**Employees:** ~28,000 worldwide
**Industry:** Electronic Design Automation (EDA), Semiconductor IP

Synopsys is a global leader in electronic design automation (EDA) software and semiconductor intellectual property (IP). The company name is derived from "Synthesis and Optimization Systems." Synopsys went public on NASDAQ in February 1992 at $18 per share and is the second-largest semiconductor design IP company by revenue (after ARM Holdings).

---

## Annual Financial Performance (FY2022-FY2024)

*Note: Synopsys fiscal year ends October 31*

| Fiscal Year | Revenue | YoY Growth | GAAP Net Income | GAAP EPS | Non-GAAP Net Income | Non-GAAP EPS | Non-GAAP Op. Margin |
|-------------|---------|------------|-----------------|----------|---------------------|--------------|---------------------|
| FY2024 | $6.127B | +15% | $1.442B | $9.25 | $2.058B | $13.20 | ~36-37% |
| FY2023 | $5.843B | +15% | $1.227B | $7.91 | $1.636B | $10.54 | ~34.5% |
| FY2022 | $5.082B | +21% | $984.6M | $6.29 | $1.393B | $8.90 | ~32-33% |

---

## Quarterly Financial Performance

### Fiscal Year 2024

| Quarter | Period End | Revenue | YoY Growth | GAAP Net Income | GAAP EPS | Non-GAAP Net Income | Non-GAAP EPS |
|---------|------------|---------|------------|-----------------|----------|---------------------|--------------|
| Q1 FY24 | Jan 2024 | $1.649B | +21% | $437.5M | $2.82 | $525.5M | $3.38 |
| Q2 FY24 | Apr 2024 | $1.455B | +15% | $299.1M | $1.92 | $467.4M | $3.00 |
| Q3 FY24 | Jul 2024 | $1.526B | +13% | $425.9M | $2.73 | $535.5M | $3.43 |
| Q4 FY24 | Oct 2024 | $1.636B | +11% | $279.5M | $1.79 | $529.6M | $3.40 |

### Fiscal Year 2023

| Quarter | Period End | Revenue | YoY Growth | GAAP Net Income | GAAP EPS | Non-GAAP Net Income | Non-GAAP EPS |
|---------|------------|---------|------------|-----------------|----------|---------------------|--------------|
| Q1 FY23 | Jan 2023 | $1.361B | +10% | $271.7M | $1.75 | $407.1M | $2.62 |
| Q2 FY23 | Apr 2023 | $1.395B | +9% | $272.9M | $1.76 | $393.3M | $2.54 |
| Q3 FY23 | Jul 2023 | $1.487B | +19% | $335.7M | $2.17 | $446.1M | $2.88 |
| Q4 FY23 | Oct 2023 | $1.599B | +25% | $346.1M | $2.23 | $464.1M | $3.00 |

---

## Revenue by Business Segment (FY2024)

| Segment | Revenue | % of Total | YoY Growth | Op. Margin |
|---------|---------|------------|------------|------------|
| Design Automation | $4.221B | 68.9% | ~14% | 38.7% |
| Design IP | $1.906B | 31.1% | ~17% | 38.3% |

**Note:** Software Integrity business was divested on September 30, 2024 for up to $2.1 billion (sold to Clearlake Capital and Francisco Partners, relaunched as Black Duck Software).

### Revenue by Product Type (FY2024)
- Time-Based Products: 53%
- Upfront Products: 29%
- Maintenance and Services: 18%

---

## Revenue by Geography (FY2024)

| Region | Revenue | % of Total | YoY Change |
|--------|---------|------------|------------|
| United States | $2.74B | 44.71% | -1.66% |
| China | $989.52M | 16.15% | +11.65% |
| South Korea | $773.02M | 12.62% | +21.77% |
| Europe | $614.58M | 10.03% | +3.18% |
| Other Countries | $1.01B | 16.49% | - |

---

## Main Products and Key Milestones

### Design Automation Segment

Core EDA software tools for semiconductor design and verification:

**Digital Design Tools:**
- Fusion Compiler - Industry-leading synthesis and place-and-route
- Design Compiler - Logic synthesis
- IC Compiler II - Physical implementation
- PrimeTime - Static timing analysis (golden signoff)
- StarRC - Parasitic extraction

**Verification Solutions:**
- VCS - Simulation
- Verdi - Debug platform
- ZeBu - Hardware emulation
- HAPS - FPGA-based prototyping
- VC Formal - Formal verification

**Analog/Custom Design:**
- Custom Compiler - Custom IC design
- PrimeSim - Circuit simulation
- IC Validator - Physical verification

**Manufacturing Solutions:**
- Sentaurus - TCAD simulation
- Proteus - Mask synthesis

### Design IP Segment

Pre-designed and verified IP blocks for SoC integration:

**Interface IP:**
- USB, PCIe (up to 7.0), DDR, MIPI, Ethernet (up to 1.6T), HDMI, DisplayPort
- UCIe (Universal Chiplet Interconnect Express) 40G
- CXL 3.1 (demonstrated at Supercomputing 2024)

**Foundation IP:**
- Standard cells, embedded memories, GPIO
- Logic libraries, memory compilers

**Security IP:**
- tRoot hardware security module
- PUF (Physical Unclonable Function) IP (via Intrinsic ID acquisition)
- ISO/SAE 21434 Cybersecurity certified IP

**Processor IP:**
- ARC processors (including functional safety variants)
- ASIP Designer for custom processors

### Key 2024 Milestones

1. **January 2024:** Sassine Ghazi became CEO; announced $35B acquisition of Ansys
2. **March 2024:** Announced 3DSO.ai for multi-die AI-driven optimization at SNUG
3. **March 2024:** Completed acquisition of Intrinsic ID (PUF IP provider)
4. **June 2024:** Achieved certification on Samsung SF2 GAA process
5. **September 2024:** Completed divestiture of Software Integrity business
6. **October 2024:** First CXL 3.1 IP communication demo at Supercomputing 2024
7. **2024:** Released production-ready multi-die reference flow for Intel Foundry
8. **2024:** Advanced IP development on TSMC 2nm technology

---

## Key Annual Events

### SNUG (Synopsys Users Group) Conference

The electronics industry's largest user conference, bringing together over 12,000 Synopsys tool and technology users worldwide.

**Global Events Schedule:**

| Event | Location | 2024 Date | 2025 Date |
|-------|----------|-----------|-----------|
| SNUG Silicon Valley | Santa Clara, CA | March 20-21 | March 19-20 |
| SNUG Europe | Munich, Germany | - | June 2-3 |
| SNUG Taiwan | Taiwan | - | June 18 |
| SNUG India | Bengaluru | - | July 10 |
| SNUG Penang | Malaysia | August 21 | - |
| SNUG Korea | Seoul | - | August 19 |
| SNUG Vietnam | Ho Chi Minh City | - | August 26 |
| SNUG Singapore | Singapore | - | August 29 |
| SNUG Israel | Herzliya | September 17 | - |
| SNUG Japan | Tokyo | - | September 19 |

**Notable 2024/2025 Keynote Speakers:**
- Jensen Huang (NVIDIA CEO) - SNUG 2024
- Satya Nadella (Microsoft CEO) - SNUG 2025
- Richard Ho (OpenAI Head of Hardware) - SNUG 2025

### Other Key Events
- **Design Automation Conference (DAC)** - Annual industry event
- **Investor Day** - Co-located with SNUG Silicon Valley

---

## Competitive Landscape

### Market Overview

The EDA market is effectively a duopoly with Synopsys and Cadence controlling over 60% combined. Together with Siemens EDA, the "big three" command over 90% of global EDA revenue.

| Company | Market Share | Focus Areas |
|---------|--------------|-------------|
| Synopsys | ~31% | Digital design, synthesis, DFT, broad IP portfolio |
| Cadence | ~30% | Analog/mixed-signal, system design, verification |
| Siemens EDA | ~13% | Industrial system integration, PCB design |

### Competitive Moats

1. **High Switching Costs:** Building complete chip design flows is highly complex; switching is hugely disruptive
2. **End-to-End Platform:** Full-flow integrated solutions that point-tool startups cannot match
3. **Foundry Relationships:** Tight partnerships with major foundries; certified tools for new process nodes
4. **Golden Signoff Tools:** De facto industry standards that foundries require
5. **Recurring Revenue:** 85-90% recurring revenue with 99%+ renewal rates

### Competitor Comparison

#### Synopsys vs. Cadence Design Systems

| Aspect | Synopsys | Cadence |
|--------|----------|---------|
| Revenue (2024) | $6.127B | $4.6B |
| Market Cap | ~$90B | ~$85B |
| Strength | Digital design, synthesis, DFT | Analog/mixed-signal, custom design |
| Strategy | "Silicon-out" - chip-centric | "System-in" - broader electronics |
| IP Focus | Second-largest IP provider | Growing IP portfolio |
| R&D Spend | >30% of revenue | >30% of revenue |

**Cadence Differentiation:**
- Stronger in analog and custom chip design
- Intelligent System Design strategy
- Computational fluid dynamics acquisitions (BETA CAE)
- System-level verification leadership

#### Synopsys vs. Siemens EDA

| Aspect | Synopsys | Siemens EDA |
|--------|----------|-------------|
| Parent | Independent | Siemens AG |
| Market Share | ~31% | ~13% |
| Strategy | Silicon-centric design | Industrial system integration |
| Strength | EDA & IP leadership | PCB, mechanical-electrical co-design |

**Siemens EDA Differentiation:**
- Leverages Siemens AG industrial ecosystem
- Strong in PCB design and manufacturing
- October 2024: Announced $10B acquisition of Altair
- Digital twin and industrial software integration

### Recent Strategic Moves

| Company | Acquisition | Value | Purpose |
|---------|-------------|-------|---------|
| Synopsys | Ansys (pending) | $35B | Multi-physics simulation |
| Siemens | Altair | $10B | Mechanical/EM simulation |
| Cadence | BETA CAE | $1.24B | Computational fluid dynamics |

---

## Business Outlook

### FY2025 Guidance
- Double-digit revenue growth expected
- Ansys acquisition expected to close H1 2025
- Expanded TAM of $31B post-Ansys

### Key Growth Drivers
1. **AI/ML Chip Design:** Increasing complexity driving EDA demand
2. **Multi-Die/Chiplet Architecture:** 3DIC Compiler and heterogeneous integration
3. **Advanced Nodes:** 2nm, GAA technology adoption
4. **Silicon Lifecycle Management:** Post-silicon analytics
5. **Automotive:** Functional safety and security IP

### Backlog
- $8.1 billion as of Q4 FY2024, providing high revenue visibility

---

## Investment Highlights

| Metric | Value |
|--------|-------|
| Market Cap | ~$90 billion |
| P/E Ratio (Non-GAAP) | ~50x |
| Revenue Growth (5-yr CAGR) | ~15% |
| Recurring Revenue | 85-90% |
| Renewal Rate | >99% |
| R&D Investment | >30% of revenue |

---

*Last Updated: November 18, 2025*
