# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-7.10"
module \dff_styles
  attribute \src "dut.sv:2.19-2.22"
  wire input 1 \clk
  attribute \src "dut.sv:2.24-2.25"
  wire input 2 \d
  attribute \src "dut.sv:2.27-2.28"
  wire output 3 \q
  attribute \src "dut.sv:5.1-6.9"
  attribute \always_ff 1
  process $proc$dut.sv:5$1
    sync posedge \clk
      update \q \d
  end
end
