# Author: Daniel J.Mazure
# Date: 05.12.2021
# Description: GitLab CI configuration script.

# Tests over the FPGA set to manual temporarily until one specific machine is devoted
# to that task.
#
# The CI/CD flow generates a bitstream both for the targeted EA.
# The Pipeline can be triggered if there is an update (rule "changes") in the
# ea_url.txt file/folder
# TODO: [Documentation] References are mandatory to exist in the EA included yml

# Include the supported EA configuration files. This could be done in other 
# included file for clarity

include:
  - local: cicd/ea_conf.yml
  - local: support/acme/setup.yml


workflow:
    rules:
        - !reference [.default_rules, rules]
        - if: $CI_PIPELINE_SOURCE == "merge_request_event"
        - if: $CI_COMMIT_BRANCH && $CI_OPEN_MERGE_REQUESTS
          when: never  
        - if: $CI_COMMIT_TAG != null 
        - if: $CI_COMMIT_BRANCH == "main" && $CI_PIPELINE_SOURCE == "push"
          when: never # Pushing to main doesn't create pipelines unless there is a tag
    

variables: !reference [.setup, variables]


stages:
    - initialization
    - synthesis
    - implementation
    - bitstream
    - fpga-test
    - deploy

.clone_ea: &clone_ea 
    # This is a Gitlab CI/CD requirement. Use a token-ed URL instead of the regular one.
    # The load_module script loads the txt file in the support folder.
    # The extract_url script inserts the token into the repo URL.
    - echo "Inserting the Gitlab token in the EA's URL"
    - sh/load_module.sh $EMULATED_ACCELERATOR
    - sh/extract_url.sh ea_url.txt $CI_BUILD_TOKEN


EA-init:
    rules: 
        #- when: manual
        - !reference [.default_rules, rules]
    tags: !reference [.default_tags, tags]
    stage: initialization
    script:
        - mkdir -p binaries
    artifacts:
          when: always
          paths:
            - binaries

EA-sdk:
        # No matrix for this job. The EA can configure its SDK via 
        # custom scripts
        stage: synthesis
        rules: 
            #- when: manual
            - !reference [.default_rules, rules]
        timeout: 4h
        tags: !reference [.default_tags, tags]
        before_script:            
            - *clone_ea
            - make initialize
            - !reference [.sdk_default, before_script]
        script:
            - !reference [.sdk_default, script]
        after_script:
            - !reference [.sdk_default, after_script]
        artifacts: !reference [.sdk_default, artifacts]

synthesis:
        stage: synthesis
        extends: .common_conf
        variables:
            GIT_SUBMODULE_STRATEGY: "recursive"
        before_script:
            - *clone_ea
            - ls binaries/
        script:
            - make initialize
            - make $FPGA_BOARD
            - make project $EA
            - make synthesis
        after_script:
            - mkdir -p tmp/project
            - !reference [.synth_default, after_script]
            - cp -r binaries tmp 
            - cp ea_url.txt tmp/EA_info.txt
            - cp shell_build.log tmp/project/
            - cp -r src/system_top.sv tmp/project/
            - cp -r tcl/shell_env.tcl tmp/project/
            - cp gen_system.tcl tmp/project/
            - echo -e "Artifacts:"; ls tmp; ls dcp
            - mv dcp/synthesis.dcp dcp/synthesis_${EA}_${FPGA_BOARD}.dcp
        artifacts:
          when: always
          paths:
            - tmp
            - dcp/synthesis_${EA}_${FPGA_BOARD}.dcp
            
implementation:
        stage: implementation
        extends: .implementation_needs
        extends: .common_conf         
        # As this is a matrix, rename the corresponding dcp for make to recognize it 
        before_script:           
            - ls; ls dcp; tree 
            - mv dcp/synthesis_${EA}_${FPGA_BOARD}.dcp dcp/synthesis.dcp
        script:
            - make ci_implementation DCP_ON=false
        after_script:
            - mv dcp/implementation.dcp dcp/implementation_${EA}_${FPGA_BOARD}.dcp
            - echo -e "Artifacts:"; ls dcp; ls reports
            - mv reports reports_${EA}_${FPGA_BOARD}
        artifacts:
            when: always
            expire_in: 1 day
            paths:
                - dcp/implementation_${EA}_${FPGA_BOARD}.dcp
                - reports_${EA}_${FPGA_BOARD}

bitstream:
        stage: bitstream
        extends: .bitstream_needs
        extends: .common_conf        
        before_script:
            - ls; ls dcp; tree 
            - mv dcp/implementation_${EA}_${FPGA_BOARD}.dcp dcp/implementation.dcp            
        script:
            - make ci_bitstream
        after_script:
            - make clean_implementation
            - mv bitstream/system.bit bitstream/system_${EA}_${FPGA_BOARD}.bit
            - echo -e "Artifacts:"; ls bitstream
            # Store the Job ID to identify later the path to the bitstream artifact
            - echo BS_CI_JOB_ID_${EA}_${FPGA_BOARD}=$CI_JOB_ID >> gen_bitstream.env
        artifacts:
            when: always
            expire_in: 1 day
            paths:
                - bitstream  
            reports:
             dotenv: gen_bitstream.env      

reports:
        stage: bitstream
        extends: .bitstream_needs
        extends: .common_conf
        before_script:
            - ls; ls dcp; tree 
            - mv dcp/implementation_${EA}_${FPGA_BOARD}.dcp dcp/implementation.dcp            
        script:
            - echo "Generate implementation reports..."
            - make ci_report_route
            - make validate  
        after_script:
            - ls reports            
            - mv reports reports_${EA}_${FPGA_BOARD}
            - ls; tree            
        artifacts:
            when: always
            paths:
                - reports_${EA}_${FPGA_BOARD}

# The entire fpga-test is EA dependant, it should probably be a job from an included file
fpga-test:
        stage: fpga-test
        retry: 2
        extends: .fpga-test_needs
        extends: .common_conf
        # Overwrite tags to select the right board
        tags: 
            - $FPGA_BOARD        
        before_script:
            - ls; ls dcp; tree 
            - !reference [.fpga_test, before_script]
            - export FPGA_LOG=fpga_test_${EA}_${FPGA_BOARD}.log
            - export BITSTREAM=bitstream/system_${EA}_${FPGA_BOARD}.bit    
            - mkdir -p tmp        
        script:
            # The EA script should provide the right script and the right binary
            - $TOOLS_DIR/fpga/load_bitstream.sh qdma $BITSTREAM
            - !reference [.fpga_test, script]
            - source sh/fpga_test.sh $FPGA_LOG
            - echo "Checking FPGA log ..."
            - sh/check_log.sh $FPGA_LOG $VALID_MSG 
            - mv $FPGA_LOG tmp/
        after_script:            
            - !reference [.fpga_test, after_script]
        allow_failure: false
        artifacts:
            when: always
            paths:
            - tmp

deploy-EA:
        stage: deploy
        extends: .fpga-test_needs
        extends: .common_conf
        before_script:
            - ls; ls dcp; tree  
            - export TODAY=$(date +"%y%m%d")            
            - export EADIRNAME=${TODAY}_${CI_PIPELINE_ID}_${CUSTOM_MSG}
            - export ABSDIR=$DEPLOY_DIR/$EADIRNAME
            - mkdir -p $ABSDIR            
        script:            
            - date >> $ABSDIR/date.txt
            - echo "$CI_COMMIT_SHA" >> $ABSDIR/commit_sha.txt
            - mkdir -p tmp/reports; mv reports_${EA}_${FPGA_BOARD} tmp/reports/
            - mv dcp tmp/ ; mv bitstream tmp/
            - cp -r tmp/* $ABSDIR
        allow_failure: false

# This job needs to put together all the bitstreams. No parallel jobs here.            
release_job:
        stage: deploy
        tags: !reference [.default_tags, tags]
        image: registry.gitlab.com/gitlab-org/release-cli:latest
        rules:
            - if: $CI_COMMIT_TAG # Run this job when a tag is created
        script:
            - echo "Running release job"
        extends: .fpga-test_needs
        release:
         name: 'MEEP Release $CI_COMMIT_TAG'
         description: 'CICD release with bitstreams [acme, openpiton] for Alveo U55C and Alveo U280'
         tag_name: '$CI_COMMIT_TAG'
         assets:
          links:
            - name: 'Bitstream_acme_U55C'       
              url: https://gitlab.bsc.es/meep/FPGA_implementations/AlveoU280/fpga_shell/-/jobs/${BS_CI_JOB_ID_acme_u55c}/artifacts/raw/bitstream/system_acme_u55c.bit
            - name: 'Bitstream__acme_U280'              
              url: https://gitlab.bsc.es/meep/FPGA_implementations/AlveoU280/fpga_shell/-/jobs/${BS_CI_JOB_ID_acme_u280}/artifacts/raw/bitstream/system_acme_u280.bit
            - name: 'Bitstream_openpiton_U55C'       
              url: https://gitlab.bsc.es/meep/FPGA_implementations/AlveoU280/fpga_shell/-/jobs/${BS_CI_JOB_ID_acme_u55c}/artifacts/raw/bitstream/system_openpiton_u55c.bit
            - name: 'Bitstream__openpiton_U280'              
              url: https://gitlab.bsc.es/meep/FPGA_implementations/AlveoU280/fpga_shell/-/jobs/${BS_CI_JOB_ID_acme_u280}/artifacts/raw/bitstream/system_openpiton_u280.bit
          
