

================================================================
== Vivado HLS Report for 'processmessageblock'
================================================================
* Date:           Sat Mar 13 22:42:57 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SM3
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx980t-ffg1930-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.197|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  507|  507|  507|  507|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2  |  208|  208|         4|          -|          -|    52|    no    |
        |- Loop 3  |  128|  128|         2|          -|          -|    64|    no    |
        |- Loop 4  |  128|  128|         2|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|    2028|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        3|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     421|    -|
|Register         |        -|      -|      875|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        3|      0|      875|    2449|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3000|   3600|  1224000|  612000|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_U    |processmessageblobkb  |        2|  0|   0|    0|    68|   32|     1|         2176|
    |W_s_U  |processmessageblocud  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        3|  0|   0|    0|   132|   64|     2|         4224|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |TT1_fu_1101_p2            |     +    |      0|  0|  32|          32|          32|
    |TT2_fu_1118_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln136_1_fu_506_p2     |     +    |      0|  0|  15|           5|           7|
    |add_ln136_2_fu_517_p2     |     +    |      0|  0|  15|           3|           7|
    |add_ln136_fu_495_p2       |     +    |      0|  0|  15|           6|           7|
    |add_ln137_1_fu_572_p2     |     +    |      0|  0|  15|           4|           7|
    |add_ln137_fu_561_p2       |     +    |      0|  0|  15|           5|           7|
    |add_ln150_fu_697_p2       |     +    |      0|  0|  15|           7|           3|
    |add_ln172_1_fu_1012_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln172_fu_1007_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln174_1_fu_1095_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln174_fu_1089_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln175_1_fu_1113_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln175_fu_1107_p2      |     +    |      0|  0|  39|          32|          32|
    |i_3_fu_674_p2             |     +    |      0|  0|  15|           1|           7|
    |i_4_fu_686_p2             |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_721_p2             |     +    |      0|  0|  15|           7|           1|
    |i_fu_464_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln12_fu_783_p2        |     -    |      0|  0|  15|           6|           7|
    |sub_ln14_fu_841_p2        |     -    |      0|  0|  15|           8|           7|
    |and_ln47_1_fu_1070_p2     |    and   |      0|  0|  32|          32|          32|
    |and_ln47_fu_1064_p2       |    and   |      0|  0|  32|          32|          32|
    |and_ln63_1_fu_921_p2      |    and   |      0|  0|  32|          32|          32|
    |and_ln63_fu_909_p2        |    and   |      0|  0|  32|          32|          32|
    |icmp_ln11_fu_763_p2       |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln121_fu_458_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln134_fu_489_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln148_fu_680_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln167_fu_715_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln28_fu_737_p2       |   icmp   |      0|  0|   9|           3|           1|
    |lshr_ln12_fu_793_p2       |   lshr   |      0|  0|  78|          31|          31|
    |lshr_ln14_fu_851_p2       |   lshr   |      0|  0|  78|          31|          31|
    |or_ln12_fu_803_p2         |    or    |      0|  0|  31|          31|          31|
    |or_ln14_fu_861_p2         |    or    |      0|  0|  31|          31|          31|
    |or_ln47_1_fu_1076_p2      |    or    |      0|  0|  32|          32|          32|
    |or_ln47_fu_1058_p2        |    or    |      0|  0|  32|          32|          32|
    |or_ln63_fu_927_p2         |    or    |      0|  0|  32|          32|          32|
    |select_ln11_fu_883_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_751_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln28_2_fu_1082_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_933_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_743_p3     |  select  |      0|  0|  28|           1|          28|
    |shl_ln12_fu_777_p2        |    shl   |      0|  0|  85|          32|          32|
    |shl_ln14_fu_835_p2        |    shl   |      0|  0|  85|          32|          32|
    |E_1_fu_1196_p2            |    xor   |      0|  0|  32|          32|          32|
    |SS2_fu_1040_p2            |    xor   |      0|  0|  32|          32|          32|
    |W_d1                      |    xor   |      0|  0|  32|          32|          32|
    |W_s_d0                    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln123_fu_479_p2       |    xor   |      0|  0|   4|           4|           2|
    |xor_ln136_1_fu_555_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln136_fu_550_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln137_2_fu_651_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln137_3_fu_657_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln137_fu_645_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln14_fu_825_p2        |    xor   |      0|  0|   7|           6|           7|
    |xor_ln190_fu_963_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln191_fu_969_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln192_fu_1202_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln193_fu_1208_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln194_fu_1214_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln195_fu_975_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln196_fu_980_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln197_fu_1219_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln45_1_fu_1052_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln45_fu_1046_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln61_1_fu_903_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln61_fu_897_p2        |    xor   |      0|  0|  32|          32|          32|
    |xor_ln63_fu_915_p2        |    xor   |      0|  0|  32|           2|          32|
    |xor_ln75_fu_1190_p2       |    xor   |      0|  0|  32|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|2028|        1488|        1666|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |B_1_reg_415                |   9|          2|   32|         64|
    |D_0_reg_384                |   9|          2|   32|         64|
    |D_1_reg_394                |   9|          2|   32|         64|
    |F_1_reg_373                |   9|          2|   32|         64|
    |H_0_reg_447                |   9|          2|   32|         64|
    |H_1_reg_437                |   9|          2|   32|         64|
    |W_address0                 |  33|          6|    7|         42|
    |W_address1                 |  33|          6|    7|         42|
    |W_s_address0               |  15|          3|    6|         18|
    |Y_assign_2_reg_364         |   9|          2|   32|         64|
    |Y_assign_reg_405           |   9|          2|   32|         64|
    |ap_NS_fsm                  |  93|         19|    1|         19|
    |i_0_reg_330                |   9|          2|    5|         10|
    |i_1_reg_341                |   9|          2|    7|         14|
    |i_2_reg_353                |   9|          2|    7|         14|
    |i_assign_reg_426           |   9|          2|    7|         14|
    |intermediateHash_address0  |  41|          8|    3|         24|
    |intermediateHash_address1  |  44|          9|    3|         27|
    |intermediateHash_d0        |  27|          5|   32|        160|
    |intermediateHash_d1        |  27|          5|   32|        160|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 421|         85|  373|       1056|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_reg_1322              |  32|   0|   32|          0|
    |B_1_reg_415             |  32|   0|   32|          0|
    |B_reg_1328              |  32|   0|   32|          0|
    |C_reg_1344              |  32|   0|   32|          0|
    |D_0_reg_384             |  32|   0|   32|          0|
    |D_1_reg_394             |  32|   0|   32|          0|
    |D_reg_1350              |  32|   0|   32|          0|
    |E_reg_1366              |  32|   0|   32|          0|
    |F_1_reg_373             |  32|   0|   32|          0|
    |F_reg_1372              |  32|   0|   32|          0|
    |G_1_reg_1433            |  32|   0|   32|          0|
    |G_reg_1388              |  32|   0|   32|          0|
    |H_0_reg_447             |  32|   0|   32|          0|
    |H_1_reg_437             |  32|   0|   32|          0|
    |H_reg_1394              |  32|   0|   32|          0|
    |W_load_reg_1255         |  32|   0|   32|          0|
    |Y_assign_2_reg_364      |  32|   0|   32|          0|
    |Y_assign_reg_405        |  32|   0|   32|          0|
    |ap_CS_fsm               |  18|   0|   18|          0|
    |i_0_reg_330             |   5|   0|    5|          0|
    |i_1_reg_341             |   7|   0|    7|          0|
    |i_2_reg_353             |   7|   0|    7|          0|
    |i_4_reg_1297            |   7|   0|    7|          0|
    |i_5_reg_1403            |   7|   0|    7|          0|
    |i_assign_reg_426        |   7|   0|    7|          0|
    |i_reg_1232              |   5|   0|    5|          0|
    |icmp_ln28_reg_1408      |   1|   0|    1|          0|
    |select_ln11_reg_1413    |  32|   0|   32|          0|
    |select_ln28_3_reg_1423  |  32|   0|   32|          0|
    |trunc_ln123_reg_1242    |   4|   0|    4|          0|
    |xor_ln136_1_reg_1270    |  32|   0|   32|          0|
    |xor_ln194_reg_1463      |  32|   0|   32|          0|
    |xor_ln195_reg_1438      |  32|   0|   32|          0|
    |xor_ln196_reg_1443      |  32|   0|   32|          0|
    |xor_ln197_reg_1468      |  32|   0|   32|          0|
    |zext_ln150_reg_1302     |   7|   0|   64|         57|
    +------------------------+----+----+-----+-----------+
    |Total                   | 875|   0|  932|         57|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | processmessageblock | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | processmessageblock | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | processmessageblock | return value |
|ap_done                    | out |    1| ap_ctrl_hs | processmessageblock | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | processmessageblock | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | processmessageblock | return value |
|intermediateHash_address0  | out |    3|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_ce0       | out |    1|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_we0       | out |    1|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_d0        | out |   32|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_q0        |  in |   32|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_address1  | out |    3|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_ce1       | out |    1|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_we1       | out |    1|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_d1        | out |   32|  ap_memory |   intermediateHash  |     array    |
|intermediateHash_q1        |  in |   32|  ap_memory |   intermediateHash  |     array    |
|messageBlock_address0      | out |    4|  ap_memory |     messageBlock    |     array    |
|messageBlock_ce0           | out |    1|  ap_memory |     messageBlock    |     array    |
|messageBlock_q0            |  in |   32|  ap_memory |     messageBlock    |     array    |
+---------------------------+-----+-----+------------+---------------------+--------------+

