/* (c) HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_BMU_SHAREMASKS_H_
#define _HAVE_TRICORE_BMU_SHAREMASKS_H_


/****************** Masks for BMU_PSETm_t **********************/
/*
   BMU_PSET0             "Peripheral Set 0 Configuration"
   BMU_PSET1             "Peripheral Set 1 Configuration"
*/
/**********************************************************/

#define BMU_PSETm_MASK                  0xffffffff
#define BMU_PSETm_FPI_SEL0_MASK         0x00000001
#define BMU_PSETm_FPI_SEL0_SHIFT        0
#define BMU_PSETm_FPI_SEL1_MASK         0x00000002
#define BMU_PSETm_FPI_SEL1_SHIFT        1
#define BMU_PSETm_FPI_SEL2_MASK         0x00000004
#define BMU_PSETm_FPI_SEL2_SHIFT        2
#define BMU_PSETm_FPI_SEL3_MASK         0x00000008
#define BMU_PSETm_FPI_SEL3_SHIFT        3
#define BMU_PSETm_FPI_SEL4_MASK         0x00000010
#define BMU_PSETm_FPI_SEL4_SHIFT        4
#define BMU_PSETm_FPI_SEL5_MASK         0x00000020
#define BMU_PSETm_FPI_SEL5_SHIFT        5
#define BMU_PSETm_FPI_SEL6_MASK         0x00000040
#define BMU_PSETm_FPI_SEL6_SHIFT        6
#define BMU_PSETm_FPI_SEL7_MASK         0x00000080
#define BMU_PSETm_FPI_SEL7_SHIFT        7
#define BMU_PSETm_FPI_SEL8_MASK         0x00000100
#define BMU_PSETm_FPI_SEL8_SHIFT        8
#define BMU_PSETm_FPI_SEL9_MASK         0x00000200
#define BMU_PSETm_FPI_SEL9_SHIFT        9
#define BMU_PSETm_FPI_SEL10_MASK        0x00000400
#define BMU_PSETm_FPI_SEL10_SHIFT       10
#define BMU_PSETm_FPI_SEL11_MASK        0x00000800
#define BMU_PSETm_FPI_SEL11_SHIFT       11
#define BMU_PSETm_FPI_SEL12_MASK        0x00001000
#define BMU_PSETm_FPI_SEL12_SHIFT       12
#define BMU_PSETm_FPI_SEL13_MASK        0x00002000
#define BMU_PSETm_FPI_SEL13_SHIFT       13
#define BMU_PSETm_FPI_SEL14_MASK        0x00004000
#define BMU_PSETm_FPI_SEL14_SHIFT       14
#define BMU_PSETm_FPI_SEL15_MASK        0x00008000
#define BMU_PSETm_FPI_SEL15_SHIFT       15
#define BMU_PSETm_FPI_SEL16_MASK        0x00010000
#define BMU_PSETm_FPI_SEL16_SHIFT       16
#define BMU_PSETm_FPI_SEL17_MASK        0x00020000
#define BMU_PSETm_FPI_SEL17_SHIFT       17
#define BMU_PSETm_FPI_SEL18_MASK        0x00040000
#define BMU_PSETm_FPI_SEL18_SHIFT       18
#define BMU_PSETm_FPI_SEL19_MASK        0x00080000
#define BMU_PSETm_FPI_SEL19_SHIFT       19
#define BMU_PSETm_FPI_SEL20_MASK        0x00100000
#define BMU_PSETm_FPI_SEL20_SHIFT       20
#define BMU_PSETm_FPI_SEL21_MASK        0x00200000
#define BMU_PSETm_FPI_SEL21_SHIFT       21
#define BMU_PSETm_FPI_SEL22_MASK        0x00400000
#define BMU_PSETm_FPI_SEL22_SHIFT       22
#define BMU_PSETm_FPI_SEL23_MASK        0x00800000
#define BMU_PSETm_FPI_SEL23_SHIFT       23
#define BMU_PSETm_FPI_SEL24_MASK        0x01000000
#define BMU_PSETm_FPI_SEL24_SHIFT       24
#define BMU_PSETm_FPI_SEL25_MASK        0x02000000
#define BMU_PSETm_FPI_SEL25_SHIFT       25
#define BMU_PSETm_FPI_SEL26_MASK        0x04000000
#define BMU_PSETm_FPI_SEL26_SHIFT       26
#define BMU_PSETm_FPI_SEL27_MASK        0x08000000
#define BMU_PSETm_FPI_SEL27_SHIFT       27
#define BMU_PSETm_FPI_SEL28_MASK        0x10000000
#define BMU_PSETm_FPI_SEL28_SHIFT       28
#define BMU_PSETm_FPI_SEL29_MASK        0x20000000
#define BMU_PSETm_FPI_SEL29_SHIFT       29
#define BMU_PSETm_FPI_SEL30_MASK        0x40000000
#define BMU_PSETm_FPI_SEL30_SHIFT       30
#define BMU_PSETm_FPI_SEL31_MASK        0x80000000
#define BMU_PSETm_FPI_SEL31_SHIFT       31




#endif /* _HAVE_TRICORE_BMU_SHAREMASKS_H_ */

