#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug  8 23:30:55 2024
# Process ID: 17212
# Current directory: C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1
# Command line: vivado.exe -log blq_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blq_top_wrapper.tcl -notrace
# Log file: C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper.vdi
# Journal file: C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1\vivado.jou
# Running On        :COURIE
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16856 MB
# Swap memory       :6941 MB
# Total Virtual     :23797 MB
# Available Virtual :4836 MB
#-----------------------------------------------------------
source blq_top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 492.070 ; gain = 203.086
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top blq_top_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_LMX2594_0_0/blq_top_LMX2594_0_0.dcp' for cell 'blq_top_i/LMX2594_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_0_0/blq_top_axi_gpio_0_0.dcp' for cell 'blq_top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_1_0/blq_top_axi_gpio_1_0.dcp' for cell 'blq_top_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_2_0/blq_top_axi_gpio_2_0.dcp' for cell 'blq_top_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_3_0/blq_top_axi_gpio_3_0.dcp' for cell 'blq_top_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_4_0/blq_top_axi_gpio_4_0.dcp' for cell 'blq_top_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0.dcp' for cell 'blq_top_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_processing_system7_0_0/blq_top_processing_system7_0_0.dcp' for cell 'blq_top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_rst_ps7_0_100M_0/blq_top_rst_ps7_0_100M_0.dcp' for cell 'blq_top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_xbar_0/blq_top_xbar_0.dcp' for cell 'blq_top_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_auto_pc_0/blq_top_auto_pc_0.dcp' for cell 'blq_top_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 972.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_processing_system7_0_0/blq_top_processing_system7_0_0.xdc] for cell 'blq_top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_processing_system7_0_0/blq_top_processing_system7_0_0.xdc] for cell 'blq_top_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_0_0/blq_top_axi_gpio_0_0_board.xdc] for cell 'blq_top_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_0_0/blq_top_axi_gpio_0_0_board.xdc] for cell 'blq_top_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_0_0/blq_top_axi_gpio_0_0.xdc] for cell 'blq_top_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_0_0/blq_top_axi_gpio_0_0.xdc] for cell 'blq_top_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_rst_ps7_0_100M_0/blq_top_rst_ps7_0_100M_0_board.xdc] for cell 'blq_top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_rst_ps7_0_100M_0/blq_top_rst_ps7_0_100M_0_board.xdc] for cell 'blq_top_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_rst_ps7_0_100M_0/blq_top_rst_ps7_0_100M_0.xdc] for cell 'blq_top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_rst_ps7_0_100M_0/blq_top_rst_ps7_0_100M_0.xdc] for cell 'blq_top_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_1_0/blq_top_axi_gpio_1_0_board.xdc] for cell 'blq_top_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_1_0/blq_top_axi_gpio_1_0_board.xdc] for cell 'blq_top_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_1_0/blq_top_axi_gpio_1_0.xdc] for cell 'blq_top_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_1_0/blq_top_axi_gpio_1_0.xdc] for cell 'blq_top_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_2_0/blq_top_axi_gpio_2_0_board.xdc] for cell 'blq_top_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_2_0/blq_top_axi_gpio_2_0_board.xdc] for cell 'blq_top_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_2_0/blq_top_axi_gpio_2_0.xdc] for cell 'blq_top_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_2_0/blq_top_axi_gpio_2_0.xdc] for cell 'blq_top_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_3_0/blq_top_axi_gpio_3_0_board.xdc] for cell 'blq_top_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_3_0/blq_top_axi_gpio_3_0_board.xdc] for cell 'blq_top_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_3_0/blq_top_axi_gpio_3_0.xdc] for cell 'blq_top_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_3_0/blq_top_axi_gpio_3_0.xdc] for cell 'blq_top_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_4_0/blq_top_axi_gpio_4_0_board.xdc] for cell 'blq_top_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_4_0/blq_top_axi_gpio_4_0_board.xdc] for cell 'blq_top_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_4_0/blq_top_axi_gpio_4_0.xdc] for cell 'blq_top_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_axi_gpio_4_0/blq_top_axi_gpio_4_0.xdc] for cell 'blq_top_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0_board.xdc] for cell 'blq_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0_board.xdc] for cell 'blq_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0.xdc] for cell 'blq_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.543 ; gain = 573.457
Finished Parsing XDC File [c:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.gen/sources_1/bd/blq_top/ip/blq_top_clk_wiz_0_0/blq_top_clk_wiz_0_0.xdc] for cell 'blq_top_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_spi]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[0]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[1]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[2]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[3]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[0]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[1]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[2]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits[3]'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io3'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io5'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io6'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io7'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io8'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io9'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io10'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io11'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io12'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_io13'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a0'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a1'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a2'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a3'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a4'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_a5'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux12_p'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux12_n'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux0_p'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux0_n'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux8_p'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vaux8_n'. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1697.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1697.543 ; gain = 1174.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1697.543 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1723.133 ; gain = 25.590

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 1 Initialization | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a7890083

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 237cf913c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2088.527 ; gain = 0.000
Retarget | Checksum: 237cf913c
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 50 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2440bc39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2088.527 ; gain = 0.000
Constant propagation | Checksum: 2440bc39b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 283d50f92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.479 . Memory (MB): peak = 2088.527 ; gain = 0.000
Sweep | Checksum: 283d50f92
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 103 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG blq_top_i/LMX2594_0/U0/internaCLK_reg_n_0_BUFG_inst to drive 68 load(s) on clock net blq_top_i/LMX2594_0/U0/internaCLK_reg_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2772d157a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.545 . Memory (MB): peak = 2088.527 ; gain = 0.000
BUFG optimization | Checksum: 2772d157a
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2772d157a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 2088.527 ; gain = 0.000
Shift Register Optimization | Checksum: 2772d157a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 27ebb736f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.585 . Memory (MB): peak = 2088.527 ; gain = 0.000
Post Processing Netlist | Checksum: 27ebb736f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 23ba05fe4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 23ba05fe4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 9 Finalization | Checksum: 23ba05fe4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 2088.527 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              50  |                                              5  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               4  |             103  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 23ba05fe4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.712 . Memory (MB): peak = 2088.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23ba05fe4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2088.527 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23ba05fe4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2088.527 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2088.527 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23ba05fe4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 390.984
INFO: [Vivado 12-24828] Executing command : report_drc -file blq_top_wrapper_drc_opted.rpt -pb blq_top_wrapper_drc_opted.pb -rpx blq_top_wrapper_drc_opted.rpx
Command: report_drc -file blq_top_wrapper_drc_opted.rpt -pb blq_top_wrapper_drc_opted.pb -rpx blq_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.527 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2088.527 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 143bb932f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2088.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ff8bcb64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.680 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cbc42635

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cbc42635

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cbc42635

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 753773ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 90c44f29

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 90c44f29

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 62b9f94c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 54 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 0 LUT, combined 20 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2088.527 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             20  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             20  |                    20  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12e569046

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: e691c3ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 2 Global Placement | Checksum: e691c3ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f7acd85f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19336b385

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ada2355a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 135953c77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 202480bbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dfb3c685

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 177a2cdea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 177a2cdea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d72bf30c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.432 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 26a26142b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1d7472c44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d72bf30c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.432. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ab02cb3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ab02cb3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab02cb3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab02cb3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ab02cb3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2088.527 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c73bf0b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000
Ending Placer Task | Checksum: fb9b8508

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2088.527 ; gain = 0.000
80 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file blq_top_wrapper_utilization_placed.rpt -pb blq_top_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file blq_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file blq_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.527 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2088.527 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2088.527 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 2088.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2091.516 ; gain = 2.988
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.432 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2109.402 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 2111.293 ; gain = 1.891
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2111.293 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2111.293 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2111.293 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2111.293 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2111.293 ; gain = 1.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4ef138a6 ConstDB: 0 ShapeSum: 96b0d972 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 350df609 | NumContArr: 48185cb6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2027847f9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.957 ; gain = 112.145

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2027847f9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.957 ; gain = 112.145

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2027847f9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 2233.957 ; gain = 112.145
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23d8d4388

Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2304.906 ; gain = 183.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.377  | TNS=0.000  | WHS=-0.189 | THS=-31.166|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000103552 %
  Global Horizontal Routing Utilization  = 8.45166e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2020
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2019
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1af8fa00c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1af8fa00c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2cc8889a7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2309.883 ; gain = 188.070
Phase 4 Initial Routing | Checksum: 2cc8889a7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 30d1645e9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 24ec09105

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070
Phase 5 Rip-up And Reroute | Checksum: 24ec09105

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 24ec09105

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24ec09105

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070
Phase 6 Delay and Skew Optimization | Checksum: 24ec09105

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.696  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f8ee6ef5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070
Phase 7 Post Hold Fix | Checksum: 1f8ee6ef5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.270426 %
  Global Horizontal Routing Utilization  = 0.349391 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f8ee6ef5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f8ee6ef5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 223855b86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 223855b86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.696  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 223855b86

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070
Total Elapsed time in route_design: 38.165 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19d1b3b4d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19d1b3b4d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2309.883 ; gain = 188.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2309.883 ; gain = 198.590
INFO: [Vivado 12-24828] Executing command : report_drc -file blq_top_wrapper_drc_routed.rpt -pb blq_top_wrapper_drc_routed.pb -rpx blq_top_wrapper_drc_routed.rpx
Command: report_drc -file blq_top_wrapper_drc_routed.rpt -pb blq_top_wrapper_drc_routed.pb -rpx blq_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file blq_top_wrapper_methodology_drc_routed.rpt -pb blq_top_wrapper_methodology_drc_routed.pb -rpx blq_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blq_top_wrapper_methodology_drc_routed.rpt -pb blq_top_wrapper_methodology_drc_routed.pb -rpx blq_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file blq_top_wrapper_timing_summary_routed.rpt -pb blq_top_wrapper_timing_summary_routed.pb -rpx blq_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file blq_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file blq_top_wrapper_route_status.rpt -pb blq_top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file blq_top_wrapper_power_routed.rpt -pb blq_top_wrapper_power_summary_routed.pb -rpx blq_top_wrapper_power_routed.rpx
Command: report_power -file blq_top_wrapper_power_routed.rpt -pb blq_top_wrapper_power_summary_routed.pb -rpx blq_top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 33 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file blq_top_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file blq_top_wrapper_bus_skew_routed.rpt -pb blq_top_wrapper_bus_skew_routed.pb -rpx blq_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2309.883 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 2309.883 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.883 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2309.883 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2309.883 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2309.883 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 2309.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpaur/.Xilinx/PruebaVitis/project_clp/project_vhdl.runs/impl_1/blq_top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 23:32:54 2024...
