Fitter Route Stage Report for G1
Wed Dec 13 11:39:16 2023
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Delay Chain Summary
  3. Routing Usage Summary
  4. Route Messages
  5. Estimated Delay Added for Hold Timing Summary
  6. Estimated Delay Added for Hold Timing Details
  7. Global Router Congestion Hotspot Summary
  8. Global Router Wire Utilization Map
  9. Peak Wire Demand Summary
 10. Peak Wire Demand Details
 11. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                          ;
+-----------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name                        ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-----------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; emif_hps_mem_mem_ck[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_ck_n[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[2]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[3]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[4]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[5]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[6]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[7]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[8]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[9]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[10]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[11]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[12]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[13]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[14]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[15]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_a[16]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_act_n[0]   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_ba[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_ba[1]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_bg[0]      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_cke[0]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_cs_n[0]    ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_odt[0]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_reset_n[0] ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; emif_hps_mem_mem_par[0]     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_jtag_tdo                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdmmc_CCLK              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_STP                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TX_CLK            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TX_CTL            ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD0              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD1              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD2              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_TXD3              ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_MDC               ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; hps_uart0_TX                ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; led2                        ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; led[0]                      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; led[1]                      ; Output   ; --                  ; 0                  ; --             ; --                                ; --                                  ;
; refclk_bti                  ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_hps_mem_mem_dbi_n[0]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[1]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[2]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[3]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[4]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[5]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[6]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[7]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dbi_n[8]   ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[0]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[1]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[2]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[3]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[4]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[5]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[6]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[7]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[8]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[9]      ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[10]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[11]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[12]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[13]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[14]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[15]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[16]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[17]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[18]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[19]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[20]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[21]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[22]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[23]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[24]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[25]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[26]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[27]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[28]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[29]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[30]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[31]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[32]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[33]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[34]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[35]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[36]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[37]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[38]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[39]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[40]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[41]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[42]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[43]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[44]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[45]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[46]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[47]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[48]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[49]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[50]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[51]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[52]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[53]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[54]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[55]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[56]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[57]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[58]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[59]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[60]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[61]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[62]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[63]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[64]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[65]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[66]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[67]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[68]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[69]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[70]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dq[71]     ; Bidir    ; 0                   ; 0                  ; 0              ; 125                               ; --                                  ;
; emif_hps_mem_mem_dqs[0]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[1]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[2]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[3]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[4]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[5]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[6]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[7]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs[8]     ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[0]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[1]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[2]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[3]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[4]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[5]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[6]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[7]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; emif_hps_mem_mem_dqs_n[8]   ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; hps_sdmmc_CMD               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdmmc_D0                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdmmc_D1                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdmmc_D2                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_sdmmc_D3                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA0              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA1              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA2              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA3              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA4              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA5              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA6              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_usb0_DATA7              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_emac0_MDIO              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_i2c1_SDA                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_i2c1_SCL                ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io0               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io1               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io4               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io5               ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io19              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io20              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; hps_gpio1_io21              ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; fpga_clk_100                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_hps_oct_oct_rzqin      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_hps_mem_mem_alert_n[0] ; Input    ; 0                   ; --                 ; --             ; 125                               ; --                                  ;
; hps_emac0_RX_CTL            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RX_CLK            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD0              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD1              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD2              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_emac0_RXD3              ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb0_CLK                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb0_DIR                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_usb0_NXT                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_uart0_RX                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_jtag_tck                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_jtag_tms                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_jtag_tdi                ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; hps_ref_clk                 ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_hps_pll_ref_clk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fpga_reset_n[0]             ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; emif_hps_pll_ref_clk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; refclk_bti(n)               ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-----------------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------+------------------------------+
; Routing Resource Type       ; Usage                        ;
+-----------------------------+------------------------------+
; Block Input Mux Wrapbacks   ; 10 / 516,600 ( < 1 % )       ;
; Block Input Muxes           ; 107,839 / 5,658,000 ( 2 % )  ;
; Block interconnects         ; 87,620 / 6,625,600 ( 1 % )   ;
; C1 interconnects            ; 52,063 / 2,769,200 ( 2 % )   ;
; C4 interconnects            ; 23,065 / 2,640,400 ( < 1 % ) ;
; C8 interconnects            ; 34 / 264,040 ( < 1 % )       ;
; DCM_muxes                   ; 1 / 824 ( < 1 % )            ;
; DELAY_CHAINs                ; 0 / 17,290 ( 0 % )           ;
; Direct links                ; 7,078 / 6,625,600 ( < 1 % )  ;
; HIO Buffers                 ; 0 / 45,920 ( 0 % )           ;
; Programmable Invert Buffers ; 0 / 480 ( 0 % )              ;
; Programmable Invert Inputs  ; 4,029 / 513,810 ( < 1 % )    ;
; Programmable Inverts        ; 4,029 / 513,810 ( < 1 % )    ;
; R0 interconnects            ; 53,600 / 4,620,700 ( 1 % )   ;
; R1 interconnects            ; 32,549 / 2,640,400 ( 1 % )   ;
; R12 interconnects           ; 36 / 396,060 ( < 1 % )       ;
; R2 interconnects            ; 11,700 / 1,324,300 ( < 1 % ) ;
; R4 interconnects            ; 9,593 / 1,332,500 ( < 1 % )  ;
; R6 interconnects            ; 12,336 / 1,336,600 ( < 1 % ) ;
; Redundancy Muxes            ; 0 / 90,920 ( 0 % )           ;
; Row Clock Tap-Offs          ; 2,956 / 396,060 ( < 1 % )    ;
; Switchbox_clock_muxes       ; 138 / 13,440 ( 1 % )         ;
; VIO Buffers                 ; 848 / 19,200 ( 4 % )         ;
; Vertical_seam_tap_muxes     ; 127 / 6,720 ( 2 % )          ;
+-----------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Wed Dec 13 11:19:09 2023
    Info: System process ID: 25397
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off G1 -c G1
Info: qfit2_default_script.tcl version: #1
Info: Project  = G1
Info: Revision = G1
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 33% of down directional wire in region X252_Y200 to X263_Y207
    Info (20265): Estimated peak short right directional wire demand : 0% in region X252_Y168 to X263_Y175
    Info (20265): Estimated peak short left directional wire demand : 0% in region X276_Y184 to X287_Y191
    Info (20265): Estimated peak short up directional wire demand : 13% in region X252_Y192 to X263_Y199
    Info (20265): Estimated peak short down directional wire demand : 33% in region X252_Y200 to X263_Y207
Info (20215): Router estimated peak long high speed interconnect demand : 95% of down directional wire in region X276_Y200 to X287_Y207
    Info (20265): Estimated peak long high speed right directional wire demand : 75% in region X252_Y192 to X263_Y199
    Info (20265): Estimated peak long high speed left directional wire demand : 89% in region X264_Y200 to X275_Y207
    Info (20265): Estimated peak long high speed up directional wire demand : 79% in region X240_Y192 to X251_Y199
    Info (20265): Estimated peak long high speed down directional wire demand : 95% in region X276_Y200 to X287_Y207
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 11.51 seconds.
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (16607): Fitter routing operations ending: elapsed time is 00:04:08


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; MAIN_CLOCK          ; MAIN_CLOCK           ; 390.5             ;
; altera_reserved_tck ; altera_reserved_tck  ; 9.1               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                 ; Destination Register                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][95]   ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.669             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][97]   ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.662             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][96]   ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.662             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][98]   ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.644             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[68]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.633             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rsp_fifo|mem[0][122]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.631             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[83]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.617             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[62]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.610             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][1]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.610             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[59]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.609             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[27]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.606             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[73]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.600             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[89]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.598             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[76]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.595             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[88]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.592             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[82]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.589             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[84]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.589             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][0]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.589             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[77]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.587             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[25]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.587             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][5]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.582             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[28]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.581             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[54]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.581             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][29] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.579             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][30] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.576             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[50]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.576             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[64]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.576             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[35]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.573             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[22]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.573             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[19]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.570             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[87]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.570             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[66]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.565             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[17]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.562             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[63]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.562             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[48]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.559             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[47]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.557             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[42]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.551             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[26]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.551             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[13]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.548             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[44]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.548             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[56]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.546             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][25] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.541             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][13] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.541             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[55]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.540             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[31]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.537             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[3]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.537             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[30]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.535             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][2]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.532             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[49]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.532             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][19] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.532             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[11]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.532             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[60]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.532             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[70]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.532             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[9]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.532             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[61]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.529             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[33]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.529             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[46]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.526             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[8]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.526             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[45]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.526             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[40]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.526             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[4]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.524             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][28] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.522             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[58]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.521             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[75]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.521             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[24]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.521             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[10]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.521             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[65]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.518             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[23]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.518             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[43]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.516             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][12] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.516             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[41]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.515             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][31] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.514             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[95]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.513             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[15]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.510             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[29]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.510             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][8]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.509             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[93]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.507             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[7]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.505             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][7]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.502             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[57]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.502             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[18]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.502             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[67]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.499             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[105]     ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.496             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][21] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.494             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[1]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.494             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[21]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.491             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[6]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.491             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[0]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.491             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[74]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.488             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[32]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.485             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[36]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.485             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][14] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.484             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[12]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.483             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][10] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.482             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[39]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.480             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[14]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.480             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[37]      ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.472             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][6]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.468             ;
; soc_inst|mm_interconnect_2|dma_0_control_port_slave_agent_rdata_fifo|mem[0][4]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg  ; 0.468             ;
; soc_inst|mm_interconnect_1|limiter_pipeline_003|gen_inst[0].core|data1[5]       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; 0.466             ;
+---------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------------
; Global Router Congestion Hotspot Summary ;
--------------------------------------------
No congestion hotspots found where global router short wire usage exceeded 100%.
If the design is hard to route, use other techniques to analyze congestion. Refer to the Estimated Delay Added for Hold Timing section in the Fitter report and routing utilization in the Chip Planner.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(252, 168), (263, 175)]          ; 0.104 %     ;
; short           ; left      ; [(276, 184), (287, 191)]          ; 0.089 %     ;
; short           ; up        ; [(252, 192), (263, 199)]          ; 13.472 %    ;
; short           ; down      ; [(252, 200), (263, 207)]          ; 33.472 %    ;
; long high speed ; right     ; [(252, 192), (263, 199)]          ; 75.329 %    ;
; long high speed ; left      ; [(264, 200), (275, 207)]          ; 89.931 %    ;
; long high speed ; up        ; [(240, 192), (251, 199)]          ; 79.167 %    ;
; long high speed ; down      ; [(276, 200), (287, 207)]          ; 95.238 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                                                    ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(252, 168), (263, 175)]          ; 0.104 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out                                                                        ;
; short           ; right     ; [(252, 168), (263, 175)]          ; 0.104 %     ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out                                                                        ;
; short           ; left      ; [(276, 184), (287, 191)]          ; 0.089 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_condition_deserialize|dffs[3] ;
; short           ; left      ; [(276, 184), (287, 191)]          ; 0.089 %     ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_combinational.combinational_qualifier_basic.combinational_qualifier_basic|trigger_condition_deserialize|dffs[3] ;
; short           ; up        ; [(252, 192), (263, 199)]          ; 13.472 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][60]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][61]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][62]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][63]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][69]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][68]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][67]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][66]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][65]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][64]                                                                                                         ;
; short           ; up        ; [(252, 192), (263, 199)]          ; 13.472 %    ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][61]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][62]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][63]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][69]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][68]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][67]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][65]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][64]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][66]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][60]                                                                                                         ;
; short           ; down      ; [(252, 200), (263, 207)]          ; 33.472 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|offload_shift_ena                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]                    ;
; short           ; down      ; [(252, 200), (263, 207)]          ; 33.472 %    ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[2]                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[4]                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[6]                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|offload_shift_ena                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[2]                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[3]                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[3]                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[10]                                                                                                    ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]                   ;
; long high speed ; right     ; [(252, 192), (263, 199)]          ; 75.329 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_126~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_126~1                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_wr_cmd_width_adapter|shift_left_1~259                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][579]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][578]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|saved_grant[1]                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|saved_grant[0]                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][610]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|jtag2mm_s_master_agent|reduce_nor_0~15                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|jtag2mm_s_master_agent|reduce_nor_0~14                                                                                                                                                                                                            ;
; long high speed ; right     ; [(252, 192), (263, 199)]          ; 75.329 %    ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_126~1                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_126~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_agent|awready~0                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][537]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][538]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][544]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][549]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][516]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|axi_wbus_bp~0xsyn                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_wr_cmd_width_adapter|shift_left_1~283                                                                                                                                                                                    ;
; long high speed ; left      ; [(264, 200), (275, 207)]          ; 89.931 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; soc_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem[0][580]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_133~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_140~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_164~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_158~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_157~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_139~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_134~0                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_160~0                                                                                                                                                                                                                              ;
; long high speed ; left      ; [(264, 200), (275, 207)]          ; 89.931 %    ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[21]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[14]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[15]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[16]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[17]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[19]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[13]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[11]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; soc_inst|dma_0|dma_0|writeaddress[10]                                                                                                                                                                                                                                        ;
; long high speed ; up        ; [(240, 192), (251, 199)]          ; 79.167 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[7]                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[1]                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[0]                                   ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[7]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[1]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[6]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[5]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[2]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[3]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[4]                                                                                                                                                             ;
; long high speed ; up        ; [(240, 192), (251, 199)]          ; 79.167 %    ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[1]                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[7]                                                                                                     ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[0]                                   ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~136                                    ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[6]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][62]                                                                                                         ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i11973                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][63]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][64]                                                                                                         ;
;     --          ;           ;                                   ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][65]                                                                                                         ;
; long high speed ; down      ; [(276, 200), (287, 207)]          ; 95.238 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[7]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[4]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[3]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[2]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[5]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[6]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[1]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_126~3                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|cmd_mux|Select_126~2                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_wr_cmd_width_adapter|shift_left_1~33                                                                                                                                                                                     ;
; long high speed ; down      ; [(276, 200), (287, 207)]          ; 95.238 %    ;    Long Distance                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[6]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i11973                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[4]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[7]                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i14083                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i5643                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i3533                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i9863                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|i7753                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|write_rsp_fifo|my_altera_avalon_sc_fifo_wr|mem_used[5]                                                                                                                                                             ;
+-----------------+-----------+-----------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                                                   ; Total Grid Crossings ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[10]                                                                                  ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[9]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[8]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[7]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[6]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[5]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[4]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[3]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[2]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[1]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[0]                                                                                   ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|offload_shift_ena                                       ; 97                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[3]                 ; 77                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[1]                 ; 76                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[0]                 ; 74                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[2]                 ; 74                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|acq_data_in_pipe_reg[3][130]                                                                                      ; 53                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|stp_non_zero_ram_gen.gap_detect_on.gap_detector|q                                                                 ; 52                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[4]                 ; 49                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~129                  ; 41                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~105                  ; 41                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~137                  ; 40                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~131                  ; 38                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~96                   ; 38                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~89                   ; 38                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3                                                                                                                                                              ; 38                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|address_reg_b[5]                 ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~133                  ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~128                  ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~120                  ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~107                  ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~97                   ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~94                   ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~93                   ; 37                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                                                                                                                                                            ; 36                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~136                  ; 36                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~116                  ; 36                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~106                  ; 36                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|decode3|rtl~143                  ; 35                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


