Analysis & Synthesis report for clap
Sat Dec 31 10:49:47 2016
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst
 14. Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst|spimaster:spimaster_inst
 15. Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst|driver:driver_inst
 16. Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst|fifo:fifo_inst
 17. Parameter Settings for User Entity Instance: ComputeEnergy:ComputeEnergy_inst
 18. Parameter Settings for User Entity Instance: DetermineClap:DetermineClap_inst
 19. Parameter Settings for User Entity Instance: ToggleLight:ToggleLight_inst
 20. Parameter Settings for Inferred Entity Instance: ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "GetSignal:GetSignal_inst|fifo:fifo_inst"
 23. Port Connectivity Checks: "GetSignal:GetSignal_inst"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 31 10:49:47 2016       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; clap                                        ;
; Top-level Entity Name              ; top2                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 868                                         ;
;     Total combinational functions  ; 601                                         ;
;     Dedicated logic registers      ; 633                                         ;
; Total registers                    ; 633                                         ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; top2               ; clap               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; ../hdl/ToggleLight.v             ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v                 ;         ;
; ../hdl/DetermineClap.v           ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v               ;         ;
; ../hdl/ComputeEnergy.v           ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v               ;         ;
; ../hdl/spimaster.v               ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v                   ;         ;
; ../hdl/GetSignal.v               ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v                   ;         ;
; ../hdl/fifo.v                    ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/fifo.v                        ;         ;
; ../hdl/driver.v                  ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/driver.v                      ;         ;
; ../hdl/top2.v                    ; yes             ; User Verilog HDL File        ; C:/projects/de0_nano_clap_clap_light/hdl/top2.v                        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/projects/de0_nano_clap_clap_light/quartus/db/mult_36t.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 868         ;
;                                             ;             ;
; Total combinational functions               ; 601         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 216         ;
;     -- 3 input functions                    ; 77          ;
;     -- <=2 input functions                  ; 308         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 321         ;
;     -- arithmetic mode                      ; 280         ;
;                                             ;             ;
; Total registers                             ; 633         ;
;     -- Dedicated logic registers            ; 633         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 6           ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 612         ;
; Total fan-out                               ; 3821        ;
; Average fan-out                             ; 3.06        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Entity Name   ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+---------------+--------------+
; |top2                                 ; 601 (0)             ; 633 (0)                   ; 0           ; 2            ; 0       ; 1         ; 6    ; 0            ; |top2                                                                         ; top2          ; work         ;
;    |ComputeEnergy:ComputeEnergy_inst| ; 289 (289)           ; 287 (287)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top2|ComputeEnergy:ComputeEnergy_inst                                        ; ComputeEnergy ; work         ;
;       |lpm_mult:Mult0|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top2|ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0                         ; lpm_mult      ; work         ;
;          |mult_36t:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top2|ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0|mult_36t:auto_generated ; mult_36t      ; work         ;
;    |DetermineClap:DetermineClap_inst| ; 225 (225)           ; 203 (203)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|DetermineClap:DetermineClap_inst                                        ; DetermineClap ; work         ;
;    |GetSignal:GetSignal_inst|         ; 79 (0)              ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|GetSignal:GetSignal_inst                                                ; GetSignal     ; work         ;
;       |driver:driver_inst|            ; 14 (14)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|GetSignal:GetSignal_inst|driver:driver_inst                             ; driver        ; work         ;
;       |fifo:fifo_inst|                ; 53 (53)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|GetSignal:GetSignal_inst|fifo:fifo_inst                                 ; fifo          ; work         ;
;       |spimaster:spimaster_inst|      ; 12 (12)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|GetSignal:GetSignal_inst|spimaster:spimaster_inst                       ; spimaster     ; work         ;
;    |ToggleLight:ToggleLight_inst|     ; 8 (8)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top2|ToggleLight:ToggleLight_inst                                            ; ToggleLight   ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                              ;
+--------------------------------------------------------------+-----------------------------------------------------------------+
; DetermineClap:DetermineClap_inst|counters_state[2..9,11..31] ; Merged with DetermineClap:DetermineClap_inst|counters_state[10] ;
; ComputeEnergy:ComputeEnergy_inst|compute_state[1..9,11..31]  ; Merged with ComputeEnergy:ComputeEnergy_inst|compute_state[10]  ;
; ComputeEnergy:ComputeEnergy_inst|sample_state[1..9,11..31]   ; Merged with ComputeEnergy:ComputeEnergy_inst|sample_state[10]   ;
; ComputeEnergy:ComputeEnergy_inst|compute_state[10]           ; Stuck at GND due to stuck port data_in                          ;
; ComputeEnergy:ComputeEnergy_inst|sample_state[10]            ; Stuck at GND due to stuck port data_in                          ;
; DetermineClap:DetermineClap_inst|counters_state[10]          ; Stuck at GND due to stuck port clock_enable                     ;
; Total Number of Removed Registers = 92                       ;                                                                 ;
+--------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 633   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 149   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 593   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; DetermineClap:DetermineClap_inst|claps_total_nreset   ; 19      ;
; DetermineClap:DetermineClap_inst|claps_counter_nreset ; 34      ;
; GetSignal:GetSignal_inst|fifo:fifo_inst|free_cnt[2]   ; 1       ;
; Total number of inverted registers = 3                ;         ;
+-------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top2|GetSignal:GetSignal_inst|spimaster:spimaster_inst|spi_cnt[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top2|ComputeEnergy:ComputeEnergy_inst|sample_fifo[0][6]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top2|GetSignal:GetSignal_inst|fifo:fifo_inst|rd_addr[0]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top2|GetSignal:GetSignal_inst|fifo:fifo_inst|wr_addr[0]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top2|ComputeEnergy:ComputeEnergy_inst|compute_state[0]            ;
; 5:1                ; 67 bits   ; 201 LEs       ; 67 LEs               ; 134 LEs                ; Yes        ; |top2|ComputeEnergy:ComputeEnergy_inst|compute_ptr[30]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top2|ComputeEnergy:ComputeEnergy_inst|sample_state[10]            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top2|ComputeEnergy:ComputeEnergy_inst|sample_ptr[17]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top2|ComputeEnergy:ComputeEnergy_inst|Mux19                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top2|ComputeEnergy:ComputeEnergy_inst|Mux6                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst ;
+------------------------+-------+--------------------------------------+
; Parameter Name         ; Value ; Type                                 ;
+------------------------+-------+--------------------------------------+
; CLK_TRIG               ; 2     ; Signed Integer                       ;
; GRAB_TRIG              ; 128   ; Signed Integer                       ;
; RAM_ADDR_WIDTH         ; 2     ; Signed Integer                       ;
; C_M00_AXIS_TDATA_WIDTH ; 16    ; Signed Integer                       ;
+------------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst|spimaster:spimaster_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; CLK_TRIG       ; 2     ; Signed Integer                                                        ;
; SAMPLE_WIDTH   ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst|driver:driver_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; GRAB_TRIG      ; 128   ; Signed Integer                                                  ;
; SAMPLE_WIDTH   ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GetSignal:GetSignal_inst|fifo:fifo_inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; RAM_ADDR_WIDTH ; 2     ; Signed Integer                                              ;
; FIFO_WIDTH     ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ComputeEnergy:ComputeEnergy_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SAMPLE_WIDTH   ; 16    ; Signed Integer                                       ;
; ENERGY_WIDTH   ; 35    ; Signed Integer                                       ;
; SIGNAL_BIAS    ; -64   ; Signed Integer                                       ;
; DURATION       ; 4     ; Signed Integer                                       ;
; LAG            ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DetermineClap:DetermineClap_inst ;
+-------------------------+-------+---------------------------------------------+
; Parameter Name          ; Value ; Type                                        ;
+-------------------------+-------+---------------------------------------------+
; ENERGY_WIDTH            ; 35    ; Signed Integer                              ;
; ENERGY_HIGH_THRESHOLD   ; 4000  ; Signed Integer                              ;
; ENERGY_LOW_THRESHOLD    ; 2000  ; Signed Integer                              ;
; SAMPLE_HIGH_THRESHOLD   ; 4     ; Signed Integer                              ;
; SAMPLE_MIDDLE_THRESHOLD ; 8     ; Signed Integer                              ;
; SAMPLE_LOW_THRESHOLD    ; 8     ; Signed Integer                              ;
; CLAPS_SAMPLE_THRESHOLD  ; 40    ; Signed Integer                              ;
; CLAPS_OUT_WIDTH         ; 16    ; Signed Integer                              ;
+-------------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ToggleLight:ToggleLight_inst ;
+-----------------+-------+-------------------------------------------------+
; Parameter Name  ; Value ; Type                                            ;
+-----------------+-------+-------------------------------------------------+
; CLAPS_WIDTH     ; 16    ; Signed Integer                                  ;
; TOGLITE_ON_VAL  ; 3     ; Signed Integer                                  ;
; TOGLITE_OFF_VAL ; 1     ; Signed Integer                                  ;
+-----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 16           ; Untyped                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                          ;
; LPM_WIDTHP                                     ; 32           ; Untyped                          ;
; LPM_WIDTHR                                     ; 32           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                          ;
+---------------------------------------+-------------------------------------------------+
; Name                                  ; Value                                           ;
+---------------------------------------+-------------------------------------------------+
; Number of entity instances            ; 1                                               ;
; Entity Instance                       ; ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                              ;
;     -- LPM_WIDTHB                     ; 16                                              ;
;     -- LPM_WIDTHP                     ; 32                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                              ;
;     -- USE_EAB                        ; OFF                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                              ;
+---------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GetSignal:GetSignal_inst|fifo:fifo_inst"                                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; in_ack    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GetSignal:GetSignal_inst"                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; m00_axis_tstrb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 633                         ;
;     CLR               ; 9                           ;
;     ENA               ; 376                         ;
;     ENA CLR           ; 140                         ;
;     ENA SCLR          ; 67                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 1                           ;
;     plain             ; 27                          ;
; cycloneiii_lcell_comb ; 602                         ;
;     arith             ; 280                         ;
;         2 data inputs ; 243                         ;
;         3 data inputs ; 37                          ;
;     normal            ; 322                         ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 216                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Dec 31 10:49:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clap -c clap
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top.v
    Info (12023): Found entity 1: top File: C:/projects/de0_nano_clap_clap_light/hdl/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/togglelight.v
    Info (12023): Found entity 1: ToggleLight File: C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determinesuccessiveclapsamount.v
    Info (12023): Found entity 1: DetermineSuccessiveClapsAmount File: C:/projects/de0_nano_clap_clap_light/hdl/DetermineSuccessiveClapsAmount.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/determineclap.v
    Info (12023): Found entity 1: DetermineClap File: C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/computeenergy.v
    Info (12023): Found entity 1: ComputeEnergy File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/spimaster.v
    Info (12023): Found entity 1: spimaster File: C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/getsignal.v
    Info (12023): Found entity 1: GetSignal File: C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/fifo.v
    Info (12023): Found entity 1: fifo File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/driver.v
    Info (12023): Found entity 1: driver File: C:/projects/de0_nano_clap_clap_light/hdl/driver.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /projects/de0_nano_clap_clap_light/hdl/top2.v
    Info (12023): Found entity 1: top2 File: C:/projects/de0_nano_clap_clap_light/hdl/top2.v Line: 1
Info (12127): Elaborating entity "top2" for the top level hierarchy
Info (12128): Elaborating entity "GetSignal" for hierarchy "GetSignal:GetSignal_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/top2.v Line: 57
Info (12128): Elaborating entity "spimaster" for hierarchy "GetSignal:GetSignal_inst|spimaster:spimaster_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v Line: 46
Warning (10230): Verilog HDL assignment warning at spimaster.v(76): truncated value with size 32 to match size of target (2) File: C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v Line: 76
Warning (10230): Verilog HDL assignment warning at spimaster.v(95): truncated value with size 32 to match size of target (5) File: C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v Line: 95
Info (12128): Elaborating entity "driver" for hierarchy "GetSignal:GetSignal_inst|driver:driver_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v Line: 57
Warning (10230): Verilog HDL assignment warning at driver.v(47): truncated value with size 32 to match size of target (8) File: C:/projects/de0_nano_clap_clap_light/hdl/driver.v Line: 47
Info (12128): Elaborating entity "fifo" for hierarchy "GetSignal:GetSignal_inst|fifo:fifo_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v Line: 71
Warning (10230): Verilog HDL assignment warning at fifo.v(42): truncated value with size 32 to match size of target (3) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at fifo.v(45): truncated value with size 32 to match size of target (1) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 45
Warning (10230): Verilog HDL assignment warning at fifo.v(46): truncated value with size 32 to match size of target (1) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 46
Warning (10230): Verilog HDL assignment warning at fifo.v(55): truncated value with size 32 to match size of target (3) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 55
Warning (10230): Verilog HDL assignment warning at fifo.v(64): truncated value with size 32 to match size of target (2) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 64
Warning (10230): Verilog HDL assignment warning at fifo.v(65): truncated value with size 32 to match size of target (3) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 65
Warning (10230): Verilog HDL assignment warning at fifo.v(69): truncated value with size 32 to match size of target (2) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 69
Warning (10230): Verilog HDL assignment warning at fifo.v(70): truncated value with size 32 to match size of target (3) File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 70
Info (12128): Elaborating entity "ComputeEnergy" for hierarchy "ComputeEnergy:ComputeEnergy_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/top2.v Line: 72
Warning (10230): Verilog HDL assignment warning at ComputeEnergy.v(74): truncated value with size 32 to match size of target (16) File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 74
Warning (10762): Verilog HDL Case Statement warning at ComputeEnergy.v(49): can't check case statement for completeness because the case expression has too many possible states File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 49
Warning (10762): Verilog HDL Case Statement warning at ComputeEnergy.v(91): can't check case statement for completeness because the case expression has too many possible states File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 91
Info (12128): Elaborating entity "DetermineClap" for hierarchy "DetermineClap:DetermineClap_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/top2.v Line: 90
Warning (10762): Verilog HDL Case Statement warning at DetermineClap.v(92): can't check case statement for completeness because the case expression has too many possible states File: C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v Line: 92
Warning (10230): Verilog HDL assignment warning at DetermineClap.v(184): truncated value with size 32 to match size of target (16) File: C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v Line: 184
Info (12128): Elaborating entity "ToggleLight" for hierarchy "ToggleLight:ToggleLight_inst" File: C:/projects/de0_nano_clap_clap_light/hdl/top2.v Line: 101
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "GetSignal:GetSignal_inst|fifo:fifo_inst|data_fifo" is uninferred due to inappropriate RAM size File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v Line: 27
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ComputeEnergy:ComputeEnergy_inst|Mult0" File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 107
Info (12130): Elaborated megafunction instantiation "ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0" File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 107
Info (12133): Instantiated megafunction "ComputeEnergy:ComputeEnergy_inst|lpm_mult:Mult0" with the following parameter: File: C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v Line: 107
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/projects/de0_nano_clap_clap_light/quartus/db/mult_36t.tdf Line: 29
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 894 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 886 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Sat Dec 31 10:49:47 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/projects/de0_nano_clap_clap_light/quartus/output_files/clap.map.smsg.


