{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638745759528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638745759528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 17:09:19 2021 " "Processing started: Sun Dec 05 17:09:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638745759528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745759528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745759528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638745759819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638745759819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "nbitbinary.v(10) " "Verilog HDL information at nbitbinary.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638745767769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/nbitbinary/nbitbinary.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/nbitbinary/nbitbinary.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbitbinary " "Found entity 1: nbitbinary" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/triscfsm/triscfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/triscfsm/triscfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM " "Found entity 1: triscFSM" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/pipo/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/pipo/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "../pipo/pipo.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/pipo/pipo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/two2onemux/two2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/two2onemux/two2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2onemux " "Found entity 1: two2onemux" {  } { { "../two2onemux/two2onemux.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/two2onemux/two2onemux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/triscpcu/triscpcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/triscpcu/triscpcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscPCU " "Found entity 1: triscPCU" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/addersubtractor/addersubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/addersubtractor/addersubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../AdderSubtractor/AdderSubtractor.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/AdderSubtractor/AdderSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder/fulladder.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/fulladder/fulladder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../binary2seven/binary2seven.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/fourtosixteen/fourtosixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/fourtosixteen/fourtosixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourtosixteen " "Found entity 1: fourtosixteen" {  } { { "../fourtosixteen/fourtosixteen.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/fourtosixteen/fourtosixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc " "Found entity 1: trisc" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/triscram/triscram.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/triscram/triscram.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscRAM " "Found entity 1: triscRAM" {  } { { "../triscRAM/triscRAM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/IR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two2one.v 1 1 " "Found 1 design units, including 1 entities, in source file two2one.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2one " "Found entity 1: two2one" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767788 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(14) " "Verilog HDL Instantiation warning at alu.v(14): instance has no name" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767788 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "triscPCU.v(10) " "Verilog HDL Instantiation warning at triscPCU.v(10): instance has no name" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767789 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "triscPCU.v(15) " "Verilog HDL Instantiation warning at triscPCU.v(15): instance has no name" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767789 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(116) " "Verilog HDL Instantiation warning at trisc.v(116): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767789 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(117) " "Verilog HDL Instantiation warning at trisc.v(117): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(118) " "Verilog HDL Instantiation warning at trisc.v(118): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(119) " "Verilog HDL Instantiation warning at trisc.v(119): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(120) " "Verilog HDL Instantiation warning at trisc.v(120): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767790 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(121) " "Verilog HDL Instantiation warning at trisc.v(121): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745767790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc " "Elaborating entity \"trisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638745767821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Acc2Alu trisc.v(14) " "Verilog HDL or VHDL warning at trisc.v(14): object \"Acc2Alu\" assigned a value but never read" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638745767822 "|trisc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 trisc.v(22) " "Verilog HDL assignment warning at trisc.v(22): truncated value with size 8 to match size of target (4)" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638745767822 "|trisc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc.v(16) " "Net \"MDI\[7..4\]\" at trisc.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638745767822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDOut\[7\] trisc.v(8) " "Output port \"MDOut\[7\]\" at trisc.v(8) has no driver" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638745767822 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDIn\[7\] trisc.v(8) " "Output port \"MDIn\[7\]\" at trisc.v(8) has no driver" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638745767823 "|trisc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:InstructionReg " "Elaborating entity \"IR\" for hierarchy \"IR:InstructionReg\"" {  } { { "trisc.v" "InstructionReg" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscPCU triscPCU:triscPCU_inst " "Elaborating entity \"triscPCU\" for hierarchy \"triscPCU:triscPCU_inst\"" {  } { { "trisc.v" "triscPCU_inst" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767825 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[6\] triscPCU.v(7) " "Output port \"C\[6\]\" at triscPCU.v(7) has no driver" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638745767826 "|trisc|triscPCU:comb_42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtosixteen triscPCU:triscPCU_inst\|fourtosixteen:comb_3 " "Elaborating entity \"fourtosixteen\" for hierarchy \"triscPCU:triscPCU_inst\|fourtosixteen:comb_3\"" {  } { { "../triscPCU/triscPCU.v" "comb_3" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM triscPCU:triscPCU_inst\|triscFSM:comb_4 " "Elaborating entity \"triscFSM\" for hierarchy \"triscPCU:triscPCU_inst\|triscFSM:comb_4\"" {  } { { "../triscPCU/triscPCU.v" "comb_4" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767827 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM.v(13) " "Verilog HDL Always Construct warning at triscFSM.v(13): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638745767828 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM.v(13) " "Inferred latch for \"nextstate.U\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767828 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM.v(13) " "Inferred latch for \"nextstate.T\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767828 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM.v(13) " "Inferred latch for \"nextstate.S\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM.v(13) " "Inferred latch for \"nextstate.R\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM.v(13) " "Inferred latch for \"nextstate.Q\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM.v(13) " "Inferred latch for \"nextstate.P\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM.v(13) " "Inferred latch for \"nextstate.O\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM.v(13) " "Inferred latch for \"nextstate.N\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM.v(13) " "Inferred latch for \"nextstate.M\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM.v(13) " "Inferred latch for \"nextstate.L\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM.v(13) " "Inferred latch for \"nextstate.K\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM.v(13) " "Inferred latch for \"nextstate.J\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM.v(13) " "Inferred latch for \"nextstate.I\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM.v(13) " "Inferred latch for \"nextstate.H\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM.v(13) " "Inferred latch for \"nextstate.G\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM.v(13) " "Inferred latch for \"nextstate.F\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM.v(13) " "Inferred latch for \"nextstate.E\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM.v(13) " "Inferred latch for \"nextstate.D\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM.v(13) " "Inferred latch for \"nextstate.C\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM.v(13) " "Inferred latch for \"nextstate.B\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767829 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitbinary nbitbinary:ProgramCounter " "Elaborating entity \"nbitbinary\" for hierarchy \"nbitbinary:ProgramCounter\"" {  } { { "trisc.v" "ProgramCounter" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc acc:acc_inst " "Elaborating entity \"acc\" for hierarchy \"acc:acc_inst\"" {  } { { "trisc.v" "acc_inst" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2one acc:acc_inst\|two2one:two2oneMUX " "Elaborating entity \"two2one\" for hierarchy \"acc:acc_inst\|two2one:two2oneMUX\"" {  } { { "acc.v" "two2oneMUX" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/acc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767833 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B two2one.v(8) " "Verilog HDL Always Construct warning at two2one.v(8): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745767833 "|trisc|acc:acc_inst|two2one:two2oneMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A two2one.v(9) " "Verilog HDL Always Construct warning at two2one.v(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745767834 "|trisc|acc:acc_inst|two2one:two2oneMUX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y two2one.v(7) " "Verilog HDL Always Construct warning at two2one.v(7): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638745767834 "|trisc|acc:acc_inst|two2one:two2oneMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp acc:acc_inst\|BinUp:RegCount " "Elaborating entity \"BinUp\" for hierarchy \"acc:acc_inst\|BinUp:RegCount\"" {  } { { "acc.v" "RegCount" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/acc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "trisc.v" "alu_inst" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767836 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ad alu.v(23) " "Verilog HDL Always Construct warning at alu.v(23): variable \"Ad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ad alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): variable \"Ad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "La alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): variable \"La\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Lx alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"Lx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] alu.v(19) " "Inferred latch for \"R\[0\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] alu.v(19) " "Inferred latch for \"R\[1\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] alu.v(19) " "Inferred latch for \"R\[2\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] alu.v(19) " "Inferred latch for \"R\[3\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767837 "|trisc|alu:comb_36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor alu:alu_inst\|AdderSubtractor:comb_3 " "Elaborating entity \"AdderSubtractor\" for hierarchy \"alu:alu_inst\|AdderSubtractor:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:alu_inst\|AdderSubtractor:comb_3\|fulladder:s0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:alu_inst\|AdderSubtractor:comb_3\|fulladder:s0\"" {  } { { "../AdderSubtractor/AdderSubtractor.v" "s0" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/AdderSubtractor/AdderSubtractor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc.v" "DivideX2" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc.v" "AddressGen" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscRAM triscRAM:RAM " "Elaborating entity \"triscRAM\" for hierarchy \"triscRAM:RAM\"" {  } { { "trisc.v" "RAM" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triscRAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triscRAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../triscRAM/triscRAM.v" "altsyncram_component" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triscRAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triscRAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../triscRAM/triscRAM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triscRAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"triscRAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.mif " "Parameter \"init_file\" = \"../../My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745767875 ""}  } { { "../triscRAM/triscRAM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638745767875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fl1 " "Found entity 1: altsyncram_6fl1" {  } { { "db/altsyncram_6fl1.tdf" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/db/altsyncram_6fl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745767916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745767916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fl1 triscRAM:RAM\|altsyncram:altsyncram_component\|altsyncram_6fl1:auto_generated " "Elaborating entity \"altsyncram_6fl1\" for hierarchy \"triscRAM:RAM\|altsyncram:altsyncram_component\|altsyncram_6fl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:comb_51 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:comb_51\"" {  } { { "trisc.v" "comb_51" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745767920 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1638745768083 "|trisc|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1638745768083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[0\] " "LATCH primitive \"alu:alu_inst\|R\[0\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[1\] " "LATCH primitive \"alu:alu_inst\|R\[1\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[2\] " "LATCH primitive \"alu:alu_inst\|R\[2\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[3\] " "LATCH primitive \"alu:alu_inst\|R\[3\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[0\] " "LATCH primitive \"alu:alu_inst\|R\[0\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[1\] " "LATCH primitive \"alu:alu_inst\|R\[1\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[2\] " "LATCH primitive \"alu:alu_inst\|R\[2\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[3\] " "LATCH primitive \"alu:alu_inst\|R\[3\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745768106 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[0\] nbitbinary:ProgramCounter\|y\[0\]~_emulated nbitbinary:ProgramCounter\|y\[0\]~1 " "Register \"nbitbinary:ProgramCounter\|y\[0\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[0\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[0\]~1\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|nbitbinary:ProgramCounter|y[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[1\] nbitbinary:ProgramCounter\|y\[1\]~_emulated nbitbinary:ProgramCounter\|y\[1\]~6 " "Register \"nbitbinary:ProgramCounter\|y\[1\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[1\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[1\]~6\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|nbitbinary:ProgramCounter|y[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[2\] nbitbinary:ProgramCounter\|y\[2\]~_emulated nbitbinary:ProgramCounter\|y\[2\]~11 " "Register \"nbitbinary:ProgramCounter\|y\[2\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[2\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[2\]~11\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|nbitbinary:ProgramCounter|y[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[3\] nbitbinary:ProgramCounter\|y\[3\]~_emulated nbitbinary:ProgramCounter\|y\[3\]~16 " "Register \"nbitbinary:ProgramCounter\|y\[3\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[3\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[3\]~16\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|nbitbinary:ProgramCounter|y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[0\] acc:acc_inst\|BinUp:RegCount\|Q\[0\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[0\]~1 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[0\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[0\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[0\]~1\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|acc:acc_inst|BinUp:RegCount|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[1\] acc:acc_inst\|BinUp:RegCount\|Q\[1\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[1\]~6 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[1\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[1\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[1\]~6\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|acc:acc_inst|BinUp:RegCount|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[2\] acc:acc_inst\|BinUp:RegCount\|Q\[2\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[2\]~11 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[2\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[2\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[2\]~11\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|acc:acc_inst|BinUp:RegCount|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[3\] acc:acc_inst\|BinUp:RegCount\|Q\[3\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[3\]~16 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[3\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[3\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[3\]~16\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745768349 "|trisc|acc:acc_inst|BinUp:RegCount|Q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1638745768349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MDOut\[7\] GND " "Pin \"MDOut\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745768381 "|trisc|MDOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDIn\[7\] GND " "Pin \"MDIn\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745768381 "|trisc|MDIn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[13\] GND " "Pin \"C\[13\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745768381 "|trisc|C[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[12\] GND " "Pin \"C\[12\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745768381 "|trisc|C[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745768381 "|trisc|C[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638745768381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638745768451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638745768785 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../OnOffToggle/OnOffToggle.v" "Mult0" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638745768791 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638745768791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/output_files/trisc.map.smsg " "Generated suppressed messages file D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/output_files/trisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745768824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638745768988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745768988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638745769038 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638745769038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638745769038 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638745769038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638745769038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638745769059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 17:09:29 2021 " "Processing ended: Sun Dec 05 17:09:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638745769059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638745769059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638745769059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745769059 ""}
