Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/ISE/CyclicCodeFPGA/VHDL/tb_coder_isim_beh.exe -prj F:/ISE/CyclicCodeFPGA/VHDL/tb_coder_beh.prj work.tb_coder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/sr.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/csection.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/control.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/main.vhd" into library work
Parsing VHDL file "F:/ISE/CyclicCodeFPGA/VHDL/tb_coder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package math_real
Compiling architecture behavioral of entity sr [sr_default]
Compiling architecture behavioral of entity control [\control(7,4)\]
Compiling architecture behavioral of entity csection [csection_default]
Compiling architecture behavioral of entity coder [\coder(7,4,1)\]
Compiling architecture behavior of entity tb_coder
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable F:/ISE/CyclicCodeFPGA/VHDL/tb_coder_isim_beh.exe
Fuse Memory Usage: 34484 KB
Fuse CPU Usage: 468 ms
